//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition.vg
<Physical Constraints File>: C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM_UART_pins.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.9 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Sat Dec 28 10:18:20 2024


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2166
<Numbers of Endpoints Analyzed>:1540
<Numbers of Falling Endpoints>:113
<Numbers of Setup Violated Endpoints>:45
<Numbers of Hold Violated Endpoints>:4

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master             Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= =========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I             
  tck_pad_i                                 Base        50.000   20.000MHz   0.000   25.000                              gw_gao_inst_0/tck_ibuf/I   
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT      
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP     
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   23.810   42.000MHz   0.000   11.905   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD     
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   35.714   28.000MHz   0.000   17.857   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3    

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax    Level   Entity  
 ===== ======================================= ============= ============== ======= ======== 
  1     sys_clk                                 27.000(MHz)   172.498(MHz)   5       TOP     
  2     tck_pad_i                               20.000(MHz)   94.102(MHz)    5       TOP     
  3     clk2/rpll_inst/CLKOUT.default_gen_clk   84.000(MHz)   100.500(MHz)   4       TOP     
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  tck_pad_i                                 setup           0.000           0                    
  tck_pad_i                                 hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                               To Node                                           From Clock                    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ================================================ =========================================================== =========================================== ============= ========== ============ ============ 
  1             -2.333       address_acq_11_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[0]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.904       
  2             -2.317       address_acq_14_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[3]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.888       
  3             -2.180       gw_gao_inst_0/u_ao_top/internal_reg_start_s1/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/D        tck_pad_i:[R]                               sys_clk:[R]   1.852      2.099        1.503       
  4             -2.169       address_acq_13_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[2]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.740       
  5             -2.167       address_acq_18_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[7]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.738       
  6             -2.004       address_acq_20_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[9]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.575       
  7             -1.997       address_acq_19_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[8]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.568       
  8             -1.997       address_acq_17_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[6]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.568       
  9             -1.997       address_acq_16_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[5]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.568       
  10            -1.997       address_acq_15_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[4]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.568       
  11            -1.683       i_pivot_20_s0/Q                                  gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[4]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.254       
  12            -1.683       address_acq_22_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[11]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.253       
  13            -1.683       address_acq_21_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[10]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.253       
  14            -1.679       address_acq_12_s0/Q                              gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[1]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.249       
  15            -1.522       i_pivot_18_s0/Q                                  gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        2.093       
  16            -1.368       address_acq_1_s0/Q                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[6]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.939       
  17            -1.368       i_pivot_17_s0/Q                                  gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[1]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.939       
  18            -1.368       i_pivot_1_s0/Q                                   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.939       
  19            -1.364       i_pivot_21_s0/Q                                  gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[5]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.935       
  20            -1.354       i_pivot_7_s0/Q                                   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.924       
  21            -1.204       i_pivot_4_s0/Q                                   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[4]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.775       
  22            -1.187       i_pivot_16_s0/Q                                  gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[0]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.758       
  23            -1.182       i_pivot_2_s0/Q                                   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.752       
  24            -1.038       i_pivot_19_s0/Q                                  gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.608       
  25            -1.034       i_pivot_13_s0/Q                                  gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[13]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   sys_clk:[R]   1.323      0.679        1.604       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                              To Node                                            From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ============================================================ =========================================== =========================================== ========== ============ ============ 
  1             -0.683       gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D                sys_clk:[R]                                 tck_pad_i:[R]                               0.000      -1.626       0.973       
  2             0.561        debuttonA/sync_button_debounced/resync_2_s0/Q   debuttonA/sync_button_debounced/button_once_s0/RESET         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.576       
  3             0.676        gw_gao_inst_0/u_ao_top/address_counter_9_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/ADB[13]   tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.836       
  4             0.708        initialize/command_4_s2/Q                       initialize/command_4_s2/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  5             0.708        initialize/timer_0_s1/Q                         initialize/timer_0_s1/D                                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  6             0.708        address_0_s2/Q                                  address_0_s2/D                                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  7             0.708        adc_data_in_11_s0/Q                             adc_data_in_11_s0/D                                          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  8             0.708        buttons_pressed_1_s0/Q                          buttons_pressed_1_s0/D                                       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  9             0.708        initialize/PSRAM_com/idx_2_s1/Q                 initialize/PSRAM_com/idx_2_s1/D                              clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.708       
  10            0.708        gw_gao_inst_0/u_ao_top/address_counter_6_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/ADB[10]   tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.868       
  11            0.709        gw_gao_inst_0/u_ao_top/bit_count_5_s1/Q         gw_gao_inst_0/u_ao_top/bit_count_5_s1/D                      tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.709       
  12            0.709        gw_gao_inst_0/u_ao_top/word_count_0_s0/Q        gw_gao_inst_0/u_ao_top/word_count_0_s0/D                     tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.709       
  13            0.709        gw_gao_inst_0/u_ao_top/word_count_6_s0/Q        gw_gao_inst_0/u_ao_top/word_count_6_s0/D                     tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.709       
  14            0.709        gw_gao_inst_0/u_ao_top/word_count_12_s0/Q       gw_gao_inst_0/u_ao_top/word_count_12_s0/D                    tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.709       
  15            0.709        gw_gao_inst_0/u_ao_top/word_count_15_s0/Q       gw_gao_inst_0/u_ao_top/word_count_15_s0/D                    tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.709       
  16            0.709        gw_gao_inst_0/u_ao_top/address_counter_9_s0/Q   gw_gao_inst_0/u_ao_top/address_counter_9_s0/D                tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.709       
  17            0.709        data_in_15_s2/Q                                 data_in_15_s2/D                                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  18            0.709        process_1_s5/Q                                  process_1_s5/D                                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  19            0.709        adc_data_in_10_s0/Q                             adc_data_in_10_s0/D                                          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  20            0.709        i_11_s0/Q                                       i_11_s0/D                                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  21            0.710        gw_gao_inst_0/u_ao_top/word_count_1_s0/Q        gw_gao_inst_0/u_ao_top/word_count_1_s0/D                     tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.710       
  22            0.710        gw_gao_inst_0/u_ao_top/word_count_9_s0/Q        gw_gao_inst_0/u_ao_top/word_count_9_s0/D                     tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.710       
  23            0.710        gw_gao_inst_0/u_ao_top/word_count_13_s0/Q       gw_gao_inst_0/u_ao_top/word_count_13_s0/D                    tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.710       
  24            0.710        gw_gao_inst_0/u_ao_top/address_counter_1_s0/Q   gw_gao_inst_0/u_ao_top/address_counter_1_s0/D                tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.710       
  25            0.710        gw_gao_inst_0/u_ao_top/address_counter_5_s0/Q   gw_gao_inst_0/u_ao_top/address_counter_5_s0/D                tck_pad_i:[R]                               tck_pad_i:[R]                               0.000      0.000        0.710       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack               From Node                                            To Node                                From Clock      To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ==================================== ================================================================== ============= =============== ========== ============ ============ 
  1             2.554        gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR                  sys_clk:[F]   tck_pad_i:[R]   1.852      -2.078       1.302       
  2             2.554        gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR                  sys_clk:[F]   tck_pad_i:[R]   1.852      -2.078       1.302       
  3             2.554        gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR                  sys_clk:[F]   tck_pad_i:[R]   1.852      -2.078       1.302       
  4             17.136       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR       sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.318       
  5             17.136       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR                  sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.318       
  6             17.136       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR           sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.318       
  7             17.146       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.308       
  8             17.146       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.308       
  9             17.146       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR           sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.308       
  10            17.152       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR           sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.302       
  11            17.161       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR           sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.293       
  12            17.163       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.291       
  13            17.163       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.291       
  14            17.163       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.291       
  15            17.163       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR         sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.291       
  16            17.163       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.291       
  17            17.163       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.291       
  18            17.163       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.291       
  19            17.163       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR      sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.291       
  20            17.168       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR                  sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.286       
  21            17.168       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET                   sys_clk:[F]   sys_clk:[R]     18.519     0.021        1.286       
  22            17.640       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        0.814       
  23            17.640       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     18.519     0.021        0.814       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack               From Node                                            To Node                                From Clock      To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ==================================== ================================================================== ============= =============== ========== ============ ============ 
  1             -0.739       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR                  sys_clk:[F]   tck_pad_i:[R]   0.000      -1.612       0.919       
  2             -0.739       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR                  sys_clk:[F]   tck_pad_i:[R]   0.000      -1.612       0.919       
  3             -0.739       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR                  sys_clk:[F]   tck_pad_i:[R]   0.000      -1.612       0.919       
  4             19.092       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.576       
  5             19.092       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.576       
  6             19.362       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.846       
  7             19.362       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.846       
  8             19.362       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR           sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.846       
  9             19.369       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR       sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.852       
  10            19.369       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR                  sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.852       
  11            19.369       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR           sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.852       
  12            19.428       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR           sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.911       
  13            19.430       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR                  sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.913       
  14            19.430       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET                   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.913       
  15            19.434       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.917       
  16            19.434       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.917       
  17            19.434       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.917       
  18            19.434       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR         sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.917       
  19            19.434       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.917       
  20            19.434       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.917       
  21            19.434       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR   sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.917       
  22            19.434       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR      sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.917       
  23            19.435       gw_gao_inst_0/u_ao_top/rst_ao_s0/Q   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR           sys_clk:[F]   sys_clk:[R]     -18.519    0.013        0.919       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                 Objects                
 ======== ======= ============== ================ ================= ======================================= ===================================== 
  1        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                       
  2        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   com_start_s0                         
  3        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   next_step_s0                         
  4        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   process_2_s0                         
  5        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   process_0_s0                         
  6        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_6_s0                               
  7        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   samples_after_adjusted_18_s0         
  8        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/data_out_10_s0  
  9        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/data_out_11_s0  
  10       4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   samples_after_adjusted_19_s0         

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -2.333
Data Arrival Time : 40.523
Data Required Time: 38.190
From              : address_acq_11_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C17[2][A]   address_acq_11_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C17[2][A]   address_acq_11_s0/Q                                       
  40.523   2.446    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[0]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.446 84.218%, 
                    tC2Q: 0.458 15.782%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path2						
Path Summary:
Slack             : -2.317
Data Arrival Time : 40.506
Data Required Time: 38.190
From              : address_acq_14_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C18[0][B]   address_acq_14_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C18[0][B]   address_acq_14_s0/Q                                       
  40.506   2.429    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[3]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.429 84.128%, 
                    tC2Q: 0.458 15.872%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path3						
Path Summary:
Slack             : -2.180
Data Arrival Time : 854.828
Data Required Time: 852.648
From              : internal_reg_start_s1
To                : internal_reg_start_syn_0_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                               NODE                          
 ========= ========= ====== ==== ======== ============ ====================================================== 
  850.000   850.000                                     active clock edge time                                
  850.000   0.000                                       tck_pad_i                                             
  850.000   0.000     tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                              
  850.982   0.982     tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                              
  850.982   0.000     tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                     
  851.964   0.982     tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                         
  853.325   1.361     tNET   RR   1        R4C7[0][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_s1/CLK      
  853.783   0.458     tC2Q   RR   2        R4C7[0][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_s1/Q        
  854.828   1.045     tNET   RR   1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/D  

Data Required Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                                NODE                           
 ========= ========= ====== ==== ======== ============ ======================================================== 
  851.852   851.852                                     active clock edge time                                  
  851.852   0.000                                       sys_clk                                                 
  851.852   0.000     tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  852.834   0.982     tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  853.078   0.244     tNET   RR   1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK  
  853.048   -0.030    tUnc                              gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0      
  852.648   -0.400    tSu         1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0      

Path Statistics:
Clock Skew: -2.099
Setup Relationship: 1.852
Logic Level: 1
Arrival Clock Path delay: (cell: 1.964 59.066%, 
                     route: 1.361 40.934%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.045 69.514%, 
                    tC2Q: 0.458 30.486%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path4						
Path Summary:
Slack             : -2.169
Data Arrival Time : 40.359
Data Required Time: 38.190
From              : address_acq_13_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C18[0][A]   address_acq_13_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C18[0][A]   address_acq_13_s0/Q                                       
  40.359   2.282    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[2]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.282 83.272%, 
                    tC2Q: 0.458 16.728%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path5						
Path Summary:
Slack             : -2.167
Data Arrival Time : 40.357
Data Required Time: 38.190
From              : address_acq_18_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C18[2][B]   address_acq_18_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C18[2][B]   address_acq_18_s0/Q                                       
  40.357   2.280    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[7]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.280 83.260%, 
                    tC2Q: 0.458 16.740%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path6						
Path Summary:
Slack             : -2.004
Data Arrival Time : 40.194
Data Required Time: 38.190
From              : address_acq_20_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C19[0][B]   address_acq_20_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C19[0][B]   address_acq_20_s0/Q                                       
  40.194   2.117    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[9]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.117 82.200%, 
                    tC2Q: 0.458 17.800%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path7						
Path Summary:
Slack             : -1.997
Data Arrival Time : 40.186
Data Required Time: 38.190
From              : address_acq_19_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C19[0][A]   address_acq_19_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C19[0][A]   address_acq_19_s0/Q                                       
  40.186   2.109    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[8]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.109 82.150%, 
                    tC2Q: 0.458 17.850%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path8						
Path Summary:
Slack             : -1.997
Data Arrival Time : 40.186
Data Required Time: 38.190
From              : address_acq_17_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C18[2][A]   address_acq_17_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C18[2][A]   address_acq_17_s0/Q                                       
  40.186   2.109    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[6]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.109 82.150%, 
                    tC2Q: 0.458 17.850%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path9						
Path Summary:
Slack             : -1.997
Data Arrival Time : 40.186
Data Required Time: 38.190
From              : address_acq_16_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C18[1][B]   address_acq_16_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C18[1][B]   address_acq_16_s0/Q                                       
  40.186   2.109    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[5]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.109 82.150%, 
                    tC2Q: 0.458 17.850%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path10						
Path Summary:
Slack             : -1.997
Data Arrival Time : 40.186
Data Required Time: 38.190
From              : address_acq_15_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C18[1][A]   address_acq_15_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C18[1][A]   address_acq_15_s0/Q                                       
  40.186   2.109    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[4]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.109 82.150%, 
                    tC2Q: 0.458 17.850%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path11						
Path Summary:
Slack             : -1.683
Data Arrival Time : 39.872
Data Required Time: 38.190
From              : i_pivot_20_s0
To                : mem_mem_0_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C19[0][B]   i_pivot_20_s0/CLK                                         
  38.077   0.458    tC2Q   RF   4        R7C19[0][B]   i_pivot_20_s0/Q                                           
  39.872   1.795    tNET   FF   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[4]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       
  38.190   -0.043   tSu         1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.795 79.661%, 
                    tC2Q: 0.458 20.339%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path12						
Path Summary:
Slack             : -1.683
Data Arrival Time : 39.872
Data Required Time: 38.190
From              : address_acq_22_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                             
 ======== ======== ====== ==== ======== ============= =========================================================== 
  35.714   35.714                                      active clock edge time                                     
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                      
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                      
  37.619   0.244    tNET   RR   1        R5C19[1][B]   address_acq_22_s0/CLK                                      
  38.077   0.458    tC2Q   RF   3        R5C19[1][B]   address_acq_22_s0/Q                                        
  39.872   1.795    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[11]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.795 79.660%, 
                    tC2Q: 0.458 20.340%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path13						
Path Summary:
Slack             : -1.683
Data Arrival Time : 39.872
Data Required Time: 38.190
From              : address_acq_21_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                             
 ======== ======== ====== ==== ======== ============= =========================================================== 
  35.714   35.714                                      active clock edge time                                     
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                      
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                      
  37.619   0.244    tNET   RR   1        R5C19[1][A]   address_acq_21_s0/CLK                                      
  38.077   0.458    tC2Q   RF   3        R5C19[1][A]   address_acq_21_s0/Q                                        
  39.872   1.795    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[10]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.795 79.660%, 
                    tC2Q: 0.458 20.340%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path14						
Path Summary:
Slack             : -1.679
Data Arrival Time : 39.868
Data Required Time: 38.190
From              : address_acq_12_s0
To                : mem_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R5C17[2][B]   address_acq_12_s0/CLK                                     
  38.077   0.458    tC2Q   RF   3        R5C17[2][B]   address_acq_12_s0/Q                                       
  39.868   1.791    tNET   FF   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[1]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       
  38.190   -0.043   tSu         1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.791 79.623%, 
                    tC2Q: 0.458 20.377%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path15						
Path Summary:
Slack             : -1.522
Data Arrival Time : 39.712
Data Required Time: 38.190
From              : i_pivot_18_s0
To                : mem_mem_0_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C19[1][B]   i_pivot_18_s0/CLK                                         
  38.077   0.458    tC2Q   RF   4        R7C19[1][B]   i_pivot_18_s0/Q                                           
  39.712   1.635    tNET   FF   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       
  38.190   -0.043   tSu         1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.635 78.101%, 
                    tC2Q: 0.458 21.899%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path16						
Path Summary:
Slack             : -1.368
Data Arrival Time : 39.558
Data Required Time: 38.190
From              : address_acq_1_s0
To                : mem_mem_0_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C18[1][A]   address_acq_1_s0/CLK                                      
  38.077   0.458    tC2Q   RF   4        R7C18[1][A]   address_acq_1_s0/Q                                        
  39.558   1.481    tNET   FF   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[6]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       
  38.190   -0.043   tSu         1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.481 76.365%, 
                    tC2Q: 0.458 23.635%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path17						
Path Summary:
Slack             : -1.368
Data Arrival Time : 39.558
Data Required Time: 38.190
From              : i_pivot_17_s0
To                : mem_mem_0_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C18[2][A]   i_pivot_17_s0/CLK                                         
  38.077   0.458    tC2Q   RF   4        R7C18[2][A]   i_pivot_17_s0/Q                                           
  39.558   1.481    tNET   FF   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[1]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       
  38.190   -0.043   tSu         1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.481 76.365%, 
                    tC2Q: 0.458 23.635%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path18						
Path Summary:
Slack             : -1.368
Data Arrival Time : 39.558
Data Required Time: 38.190
From              : i_pivot_1_s0
To                : mem_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C16[2][B]   i_pivot_1_s0/CLK                                          
  38.077   0.458    tC2Q   RF   4        R7C16[2][B]   i_pivot_1_s0/Q                                            
  39.558   1.481    tNET   FF   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       
  38.190   -0.043   tSu         1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.481 76.365%, 
                    tC2Q: 0.458 23.635%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path19						
Path Summary:
Slack             : -1.364
Data Arrival Time : 39.554
Data Required Time: 38.190
From              : i_pivot_21_s0
To                : mem_mem_0_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C19[1][A]   i_pivot_21_s0/CLK                                         
  38.077   0.458    tC2Q   RF   5        R7C19[1][A]   i_pivot_21_s0/Q                                           
  39.554   1.477    tNET   FF   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[5]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       
  38.190   -0.043   tSu         1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.315%, 
                    tC2Q: 0.458 23.685%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path20						
Path Summary:
Slack             : -1.354
Data Arrival Time : 39.543
Data Required Time: 38.190
From              : i_pivot_7_s0
To                : mem_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                  NODE                            
 ======== ======== ====== ==== ======== ============== ========================================================== 
  35.714   35.714                                       active clock edge time                                    
  35.714   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R10C16[2][A]   i_pivot_7_s0/CLK                                          
  38.077   0.458    tC2Q   RF   4        R10C16[2][A]   i_pivot_7_s0/Q                                            
  39.543   1.466    tNET   FF   1        BSRAM_R6[3]    gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       
  38.190   -0.043   tSu         1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.466 76.182%, 
                    tC2Q: 0.458 23.818%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path21						
Path Summary:
Slack             : -1.204
Data Arrival Time : 39.393
Data Required Time: 38.190
From              : i_pivot_4_s0
To                : mem_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R8C15[1][B]   i_pivot_4_s0/CLK                                          
  38.077   0.458    tC2Q   RF   4        R8C15[1][B]   i_pivot_4_s0/Q                                            
  39.393   1.316    tNET   FF   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[4]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       
  38.190   -0.043   tSu         1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.316 74.173%, 
                    tC2Q: 0.458 25.827%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path22						
Path Summary:
Slack             : -1.187
Data Arrival Time : 39.377
Data Required Time: 38.190
From              : i_pivot_16_s0
To                : mem_mem_0_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C17[0][A]   i_pivot_16_s0/CLK                                         
  38.077   0.458    tC2Q   RF   4        R7C17[0][A]   i_pivot_16_s0/Q                                           
  39.377   1.300    tNET   FF   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[0]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       
  38.190   -0.043   tSu         1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.300 73.931%, 
                    tC2Q: 0.458 26.069%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path23						
Path Summary:
Slack             : -1.182
Data Arrival Time : 39.371
Data Required Time: 38.190
From              : i_pivot_2_s0
To                : mem_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C16[2][A]   i_pivot_2_s0/CLK                                          
  38.077   0.458    tC2Q   RF   4        R7C16[2][A]   i_pivot_2_s0/Q                                            
  39.371   1.294    tNET   FF   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       
  38.190   -0.043   tSu         1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.294 73.846%, 
                    tC2Q: 0.458 26.154%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path24						
Path Summary:
Slack             : -1.038
Data Arrival Time : 39.227
Data Required Time: 38.190
From              : i_pivot_19_s0
To                : mem_mem_0_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================== 
  35.714   35.714                                      active clock edge time                                    
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                     
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                     
  37.619   0.244    tNET   RR   1        R7C19[0][A]   i_pivot_19_s0/CLK                                         
  38.077   0.458    tC2Q   RF   4        R7C19[0][A]   i_pivot_19_s0/Q                                           
  39.227   1.150    tNET   FF   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       
  38.190   -0.043   tSu         1        BSRAM_R6[2]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.150 71.504%, 
                    tC2Q: 0.458 28.496%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path25						
Path Summary:
Slack             : -1.034
Data Arrival Time : 39.223
Data Required Time: 38.190
From              : i_pivot_13_s0
To                : mem_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                 NODE                             
 ======== ======== ====== ==== ======== ============= =========================================================== 
  35.714   35.714                                      active clock edge time                                     
  35.714   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk                      
  37.375   1.661    tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                      
  37.619   0.244    tNET   RR   1        R7C18[0][A]   i_pivot_13_s0/CLK                                          
  38.077   0.458    tC2Q   RF   4        R7C18[0][A]   i_pivot_13_s0/Q                                            
  39.223   1.146    tNET   FF   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[13]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                NODE                            
 ======== ======== ====== ==== ======== ============= ========================================================= 
  37.037   37.037                                      active clock edge time                                   
  37.037   0.000                                       sys_clk                                                  
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                           
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                           
  38.263   0.244    tNET   RR   1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA  
  38.233   -0.030   tUnc                               gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       
  38.190   -0.043   tSu         1        BSRAM_R6[3]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s       

Path Statistics:
Clock Skew: -0.679
Setup Relationship: 1.323
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.146 71.431%, 
                    tC2Q: 0.458 28.569%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.683
Data Arrival Time : 1002.002
Data Required Time: 1002.685
From              : capture_start_sel_s1
To                : capture_end_tck_0_s0
Launch Clk        : sys_clk:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                            NODE                        
 ========== ========== ====== ==== ======== ============= ================================================= 
  1000.000   1000.000                                      active clock edge time                           
  1000.000   0.000                                         sys_clk                                          
  1000.000   0.000      tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                   
  1000.844   0.844      tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                   
  1001.029   0.185      tNET   RR   1        R3C10[1][A]   gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK  
  1001.362   0.333      tC2Q   RR   3        R3C10[1][A]   gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q    
  1001.630   0.267      tNET   RR   1        R3C8[0][A]    gw_gao_inst_0/u_ao_top/n1081_s1/I1               
  1002.002   0.372      tINS   RF   1        R3C8[0][A]    gw_gao_inst_0/u_ao_top/n1081_s1/F                
  1002.002   0.000      tNET   FF   1        R3C8[0][A]    gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D    

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT      LOC                            NODE                        
 ========== ========== ====== ==== ======== ============ ================================================= 
  1000.000   1000.000                                     active clock edge time                           
  1000.000   0.000                                        tck_pad_i                                        
  1000.000   0.000      tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  1000.844   0.844      tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  1000.844   0.000      tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  1001.689   0.844      tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  1002.655   0.966      tNET   RR   1        R3C8[0][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK  
  1002.685   0.030      tUnc                              gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0      
  1002.685   0.000      tHld        1        R3C8[0][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0      

Path Statistics:
Clock Skew: 1.626
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)
Arrival Data Path Delay: (cell: 0.372 38.247%, 
                    route: 0.267 27.481%, 
                    tC2Q: 0.333 34.272%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path2						
Path Summary:
Slack             : 0.561
Data Arrival Time : 2.421
Data Required Time: 1.860
From              : resync_2_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                               NODE                          
 ======= ======= ====== ==== ======== ============= ====================================================== 
  0.000   0.000                                      active clock edge time                                
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk                 
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                                 
  1.845   0.185   tNET   RR   1        R2C19[1][B]   debuttonA/sync_button_debounced/resync_2_s0/CLK       
  2.178   0.333   tC2Q   RR   2        R2C19[1][B]   debuttonA/sync_button_debounced/resync_2_s0/Q         
  2.421   0.243   tNET   RR   1        R2C19[0][A]   debuttonA/sync_button_debounced/button_once_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============= ==================================================== 
  0.000   0.000                                      active clock edge time                              
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk               
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                               
  1.845   0.185   tNET   RR   1        R2C19[0][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  1.860   0.015   tHld        1        R2C19[0][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.243 42.123%, 
                    tC2Q: 0.333 57.877%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.676
Data Arrival Time : 3.491
Data Required Time: 2.815
From              : address_counter_9_s0
To                : mem_mem_0_2_s
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============= ============================================================ 
  0.000   0.000                                      active clock edge time                                      
  0.000   0.000                                      tck_pad_i                                                   
  0.000   0.000   tCL    RR   1        IOT7[B]       gw_gao_inst_0/tck_ibuf/I                                    
  0.844   0.844   tINS   RR   1        IOT7[B]       gw_gao_inst_0/tck_ibuf/O                                    
  0.844   0.000   tNET   RR   1        -             gw_gao_inst_0/u_gw_jtag/tck_pad_i                           
  1.689   0.844   tINS   RR   229      -             gw_gao_inst_0/u_gw_jtag/tck_o                               
  2.655   0.966   tNET   RR   1        R4C6[0][A]    gw_gao_inst_0/u_ao_top/address_counter_9_s0/CLK             
  2.988   0.333   tC2Q   RR   4        R4C6[0][A]    gw_gao_inst_0/u_ao_top/address_counter_9_s0/Q               
  3.491   0.503   tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/ADB[13]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                NODE                            
 ======= ======= ====== ==== ======== ============= ========================================================= 
  0.000   0.000                                      active clock edge time                                   
  0.000   0.000                                      tck_pad_i                                                
  0.000   0.000   tCL    RR   1        IOT7[B]       gw_gao_inst_0/tck_ibuf/I                                 
  0.844   0.844   tINS   RR   1        IOT7[B]       gw_gao_inst_0/tck_ibuf/O                                 
  0.844   0.000   tNET   RR   1        -             gw_gao_inst_0/u_gw_jtag/tck_pad_i                        
  1.689   0.844   tINS   RR   229      -             gw_gao_inst_0/u_gw_jtag/tck_o                            
  2.655   0.966   tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKB  
  2.815   0.160   tHld        1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.503 60.120%, 
                    tC2Q: 0.333 39.880%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path4						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.553
Data Required Time: 1.845
From              : command_4_s2
To                : command_4_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R9C11[1][A]   initialize/command_4_s2/CLK            
  2.178   0.333   tC2Q   RR   2        R9C11[1][A]   initialize/command_4_s2/Q              
  2.181   0.002   tNET   RR   1        R9C11[1][A]   initialize/n139_s2/I3                  
  2.553   0.372   tINS   RF   1        R9C11[1][A]   initialize/n139_s2/F                   
  2.553   0.000   tNET   FF   1        R9C11[1][A]   initialize/command_4_s2/D              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R9C11[1][A]   initialize/command_4_s2/CLK            
  1.845   0.000   tHld        1        R9C11[1][A]   initialize/command_4_s2                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.553
Data Required Time: 1.845
From              : timer_0_s1
To                : timer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R10C12[0][A]   initialize/timer_0_s1/CLK              
  2.178   0.333   tC2Q   RR   2        R10C12[0][A]   initialize/timer_0_s1/Q                
  2.181   0.002   tNET   RR   1        R10C12[0][A]   initialize/n41_s3/I0                   
  2.553   0.372   tINS   RF   1        R10C12[0][A]   initialize/n41_s3/F                    
  2.553   0.000   tNET   FF   1        R10C12[0][A]   initialize/timer_0_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R10C12[0][A]   initialize/timer_0_s1/CLK              
  1.845   0.000   tHld        1        R10C12[0][A]   initialize/timer_0_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.553
Data Required Time: 1.845
From              : address_0_s2
To                : address_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R5C13[0][A]   address_0_s2/CLK                       
  2.178   0.333   tC2Q   RR   2        R5C13[0][A]   address_0_s2/Q                         
  2.181   0.002   tNET   RR   1        R5C13[0][A]   n129_s2/I3                             
  2.553   0.372   tINS   RF   1        R5C13[0][A]   n129_s2/F                              
  2.553   0.000   tNET   FF   1        R5C13[0][A]   address_0_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R5C13[0][A]   address_0_s2/CLK                       
  1.845   0.000   tHld        1        R5C13[0][A]   address_0_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.553
Data Required Time: 1.845
From              : adc_data_in_11_s0
To                : adc_data_in_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R10C16[1][A]   adc_data_in_11_s0/CLK                  
  2.178   0.333   tC2Q   RR   2        R10C16[1][A]   adc_data_in_11_s0/Q                    
  2.181   0.002   tNET   RR   1        R10C16[1][A]   n923_s8/I2                             
  2.553   0.372   tINS   RF   1        R10C16[1][A]   n923_s8/F                              
  2.553   0.000   tNET   FF   1        R10C16[1][A]   adc_data_in_11_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R10C16[1][A]   adc_data_in_11_s0/CLK                  
  1.845   0.000   tHld        1        R10C16[1][A]   adc_data_in_11_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.553
Data Required Time: 1.845
From              : buttons_pressed_1_s0
To                : buttons_pressed_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R10C19[0][A]   buttons_pressed_1_s0/CLK               
  2.178   0.333   tC2Q   RR   2        R10C19[0][A]   buttons_pressed_1_s0/Q                 
  2.181   0.002   tNET   RR   1        R10C19[0][A]   n875_s8/I1                             
  2.553   0.372   tINS   RF   1        R10C19[0][A]   n875_s8/F                              
  2.553   0.000   tNET   FF   1        R10C19[0][A]   buttons_pressed_1_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R10C19[0][A]   buttons_pressed_1_s0/CLK               
  1.845   0.000   tHld        1        R10C19[0][A]   buttons_pressed_1_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.708
Data Arrival Time : 8.516
Data Required Time: 7.808
From              : idx_2_s1
To                : idx_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  7.808   0.195   tNET   FF   1        R8C12[0][A]   initialize/PSRAM_com/idx_2_s1/CLK      
  8.142   0.333   tC2Q   FR   2        R8C12[0][A]   initialize/PSRAM_com/idx_2_s1/Q        
  8.144   0.002   tNET   RR   1        R8C12[0][A]   initialize/PSRAM_com/n215_s0/I2        
  8.516   0.372   tINS   RF   1        R8C12[0][A]   initialize/PSRAM_com/n215_s0/F         
  8.516   0.000   tNET   FF   1        R8C12[0][A]   initialize/PSRAM_com/idx_2_s1/D        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  7.808   0.195   tNET   FF   1        R8C12[0][A]   initialize/PSRAM_com/idx_2_s1/CLK      
  7.808   0.000   tHld        1        R8C12[0][A]   initialize/PSRAM_com/idx_2_s1          

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path10						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.523
Data Required Time: 2.815
From              : address_counter_6_s0
To                : mem_mem_0_2_s
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============= ============================================================ 
  0.000   0.000                                      active clock edge time                                      
  0.000   0.000                                      tck_pad_i                                                   
  0.000   0.000   tCL    RR   1        IOT7[B]       gw_gao_inst_0/tck_ibuf/I                                    
  0.844   0.844   tINS   RR   1        IOT7[B]       gw_gao_inst_0/tck_ibuf/O                                    
  0.844   0.000   tNET   RR   1        -             gw_gao_inst_0/u_gw_jtag/tck_pad_i                           
  1.689   0.844   tINS   RR   229      -             gw_gao_inst_0/u_gw_jtag/tck_o                               
  2.655   0.966   tNET   RR   1        R3C5[1][B]    gw_gao_inst_0/u_ao_top/address_counter_6_s0/CLK             
  2.988   0.333   tC2Q   RR   7        R3C5[1][B]    gw_gao_inst_0/u_ao_top/address_counter_6_s0/Q               
  3.523   0.535   tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/ADB[10]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                NODE                            
 ======= ======= ====== ==== ======== ============= ========================================================= 
  0.000   0.000                                      active clock edge time                                   
  0.000   0.000                                      tck_pad_i                                                
  0.000   0.000   tCL    RR   1        IOT7[B]       gw_gao_inst_0/tck_ibuf/I                                 
  0.844   0.844   tINS   RR   1        IOT7[B]       gw_gao_inst_0/tck_ibuf/O                                 
  0.844   0.000   tNET   RR   1        -             gw_gao_inst_0/u_gw_jtag/tck_pad_i                        
  1.689   0.844   tINS   RR   229      -             gw_gao_inst_0/u_gw_jtag/tck_o                            
  2.655   0.966   tNET   RR   1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKB  
  2.815   0.160   tHld        1        BSRAM_R6[1]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.535 61.594%, 
                    tC2Q: 0.333 38.406%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path11						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.364
Data Required Time: 2.655
From              : bit_count_5_s1
To                : bit_count_5_s1
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                     
 ======= ======= ====== ==== ======== ============ =========================================== 
  0.000   0.000                                     active clock edge time                     
  0.000   0.000                                     tck_pad_i                                  
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                   
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                   
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i          
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o              
  2.655   0.966   tNET   RR   1        R2C5[1][A]   gw_gao_inst_0/u_ao_top/bit_count_5_s1/CLK  
  2.988   0.333   tC2Q   RR   3        R2C5[1][A]   gw_gao_inst_0/u_ao_top/bit_count_5_s1/Q    
  2.992   0.004   tNET   RR   1        R2C5[1][A]   gw_gao_inst_0/u_ao_top/n585_s2/I3          
  3.364   0.372   tINS   RF   1        R2C5[1][A]   gw_gao_inst_0/u_ao_top/n585_s2/F           
  3.364   0.000   tNET   FF   1        R2C5[1][A]   gw_gao_inst_0/u_ao_top/bit_count_5_s1/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                     
 ======= ======= ====== ==== ======== ============ =========================================== 
  0.000   0.000                                     active clock edge time                     
  0.000   0.000                                     tck_pad_i                                  
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                   
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                   
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i          
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o              
  2.655   0.966   tNET   RR   1        R2C5[1][A]   gw_gao_inst_0/u_ao_top/bit_count_5_s1/CLK  
  2.655   0.000   tHld        1        R2C5[1][A]   gw_gao_inst_0/u_ao_top/bit_count_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path12						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.364
Data Required Time: 2.655
From              : word_count_0_s0
To                : word_count_0_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                          
 ======= ======= ====== ==== ======== ============ ===================================================== 
  0.000   0.000                                     active clock edge time                               
  0.000   0.000                                     tck_pad_i                                            
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                             
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                             
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                    
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                        
  2.655   0.966   tNET   RR   1        R2C3[0][A]   gw_gao_inst_0/u_ao_top/word_count_0_s0/CLK           
  2.988   0.333   tC2Q   RR   5        R2C3[0][A]   gw_gao_inst_0/u_ao_top/word_count_0_s0/Q             
  2.992   0.004   tNET   RR   1        R2C3[0][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_0_s4/I0  
  3.364   0.372   tINS   RF   1        R2C3[0][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_0_s4/F   
  3.364   0.000   tNET   FF   1        R2C3[0][A]   gw_gao_inst_0/u_ao_top/word_count_0_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                          NODE                     
 ======= ======= ====== ==== ======== ============ ============================================ 
  0.000   0.000                                     active clock edge time                      
  0.000   0.000                                     tck_pad_i                                   
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                    
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                    
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i           
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o               
  2.655   0.966   tNET   RR   1        R2C3[0][A]   gw_gao_inst_0/u_ao_top/word_count_0_s0/CLK  
  2.655   0.000   tHld        1        R2C3[0][A]   gw_gao_inst_0/u_ao_top/word_count_0_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path13						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.364
Data Required Time: 2.655
From              : word_count_6_s0
To                : word_count_6_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                          
 ======= ======= ====== ==== ======== ============ ===================================================== 
  0.000   0.000                                     active clock edge time                               
  0.000   0.000                                     tck_pad_i                                            
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                             
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                             
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                    
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                        
  2.655   0.966   tNET   RR   1        R5C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_6_s0/CLK           
  2.988   0.333   tC2Q   RR   3        R5C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_6_s0/Q             
  2.992   0.004   tNET   RR   1        R5C7[0][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_6_s2/I2  
  3.364   0.372   tINS   RF   1        R5C7[0][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_6_s2/F   
  3.364   0.000   tNET   FF   1        R5C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_6_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                          NODE                     
 ======= ======= ====== ==== ======== ============ ============================================ 
  0.000   0.000                                     active clock edge time                      
  0.000   0.000                                     tck_pad_i                                   
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                    
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                    
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i           
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o               
  2.655   0.966   tNET   RR   1        R5C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_6_s0/CLK  
  2.655   0.000   tHld        1        R5C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_6_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path14						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.364
Data Required Time: 2.655
From              : word_count_12_s0
To                : word_count_12_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                               NODE                          
 ======= ======= ====== ==== ======== ============ ====================================================== 
  0.000   0.000                                     active clock edge time                                
  0.000   0.000                                     tck_pad_i                                             
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                              
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                              
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                     
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                         
  2.655   0.966   tNET   RR   1        R4C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_12_s0/CLK           
  2.988   0.333   tC2Q   RR   4        R4C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_12_s0/Q             
  2.992   0.004   tNET   RR   1        R4C7[1][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_12_s2/I3  
  3.364   0.372   tINS   RF   1        R4C7[1][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_12_s2/F   
  3.364   0.000   tNET   FF   1        R4C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_12_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======= ====== ==== ======== ============ ============================================= 
  0.000   0.000                                     active clock edge time                       
  0.000   0.000                                     tck_pad_i                                    
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                     
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                     
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i            
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                
  2.655   0.966   tNET   RR   1        R4C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_12_s0/CLK  
  2.655   0.000   tHld        1        R4C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_12_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path15						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.364
Data Required Time: 2.655
From              : word_count_15_s0
To                : word_count_15_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                               NODE                          
 ======= ======= ====== ==== ======== ============ ====================================================== 
  0.000   0.000                                     active clock edge time                                
  0.000   0.000                                     tck_pad_i                                             
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                              
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                              
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                     
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                         
  2.655   0.966   tNET   RR   1        R3C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_15_s0/CLK           
  2.988   0.333   tC2Q   RR   3        R3C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_15_s0/Q             
  2.992   0.004   tNET   RR   1        R3C7[0][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_15_s2/I3  
  3.364   0.372   tINS   RF   1        R3C7[0][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_15_s2/F   
  3.364   0.000   tNET   FF   1        R3C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_15_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======= ====== ==== ======== ============ ============================================= 
  0.000   0.000                                     active clock edge time                       
  0.000   0.000                                     tck_pad_i                                    
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                     
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                     
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i            
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                
  2.655   0.966   tNET   RR   1        R3C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_15_s0/CLK  
  2.655   0.000   tHld        1        R3C7[0][A]   gw_gao_inst_0/u_ao_top/word_count_15_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path16						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.364
Data Required Time: 2.655
From              : address_counter_9_s0
To                : address_counter_9_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                          
 ======= ======= ====== ==== ======== ============ ===================================================== 
  0.000   0.000                                     active clock edge time                               
  0.000   0.000                                     tck_pad_i                                            
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                             
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                             
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                    
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                        
  2.655   0.966   tNET   RR   1        R4C6[0][A]   gw_gao_inst_0/u_ao_top/address_counter_9_s0/CLK      
  2.988   0.333   tC2Q   RR   4        R4C6[0][A]   gw_gao_inst_0/u_ao_top/address_counter_9_s0/Q        
  2.992   0.004   tNET   RR   1        R4C6[0][A]   gw_gao_inst_0/u_ao_top/data_to_addr_counter_9_s0/I2  
  3.364   0.372   tINS   RF   1        R4C6[0][A]   gw_gao_inst_0/u_ao_top/data_to_addr_counter_9_s0/F   
  3.364   0.000   tNET   FF   1        R4C6[0][A]   gw_gao_inst_0/u_ao_top/address_counter_9_s0/D        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                            NODE                        
 ======= ======= ====== ==== ======== ============ ================================================= 
  0.000   0.000                                     active clock edge time                           
  0.000   0.000                                     tck_pad_i                                        
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  2.655   0.966   tNET   RR   1        R4C6[0][A]   gw_gao_inst_0/u_ao_top/address_counter_9_s0/CLK  
  2.655   0.000   tHld        1        R4C6[0][A]   gw_gao_inst_0/u_ao_top/address_counter_9_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path17						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.554
Data Required Time: 1.845
From              : data_in_15_s2
To                : data_in_15_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R5C12[0][A]   data_in_15_s2/CLK                      
  2.178   0.333   tC2Q   RR   3        R5C12[0][A]   data_in_15_s2/Q                        
  2.182   0.004   tNET   RR   1        R5C12[0][A]   n766_s3/I3                             
  2.554   0.372   tINS   RF   1        R5C12[0][A]   n766_s3/F                              
  2.554   0.000   tNET   FF   1        R5C12[0][A]   data_in_15_s2/D                        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R5C12[0][A]   data_in_15_s2/CLK                      
  1.845   0.000   tHld        1        R5C12[0][A]   data_in_15_s2                          

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.554
Data Required Time: 1.845
From              : process_1_s5
To                : process_1_s5
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R8C14[1][A]   process_1_s5/CLK                       
  2.178   0.333   tC2Q   RR   55       R8C14[1][A]   process_1_s5/Q                         
  2.182   0.004   tNET   RR   1        R8C14[1][A]   n787_s15/I0                            
  2.554   0.372   tINS   RF   1        R8C14[1][A]   n787_s15/F                             
  2.554   0.000   tNET   FF   1        R8C14[1][A]   process_1_s5/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R8C14[1][A]   process_1_s5/CLK                       
  1.845   0.000   tHld        1        R8C14[1][A]   process_1_s5                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.554
Data Required Time: 1.845
From              : adc_data_in_10_s0
To                : adc_data_in_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R10C19[1][A]   adc_data_in_10_s0/CLK                  
  2.178   0.333   tC2Q   RR   3        R10C19[1][A]   adc_data_in_10_s0/Q                    
  2.182   0.004   tNET   RR   1        R10C19[1][A]   n925_s8/I1                             
  2.554   0.372   tINS   RF   1        R10C19[1][A]   n925_s8/F                              
  2.554   0.000   tNET   FF   1        R10C19[1][A]   adc_data_in_10_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R10C19[1][A]   adc_data_in_10_s0/CLK                  
  1.845   0.000   tHld        1        R10C19[1][A]   adc_data_in_10_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.554
Data Required Time: 1.845
From              : i_11_s0
To                : i_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R8C15[0][A]   i_11_s0/CLK                            
  2.178   0.333   tC2Q   RR   6        R8C15[0][A]   i_11_s0/Q                              
  2.182   0.004   tNET   RR   1        R8C15[0][A]   n851_s8/I2                             
  2.554   0.372   tINS   RF   1        R8C15[0][A]   n851_s8/F                              
  2.554   0.000   tNET   FF   1        R8C15[0][A]   i_11_s0/D                              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.661   1.661   tCL    RR   323      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.845   0.185   tNET   RR   1        R8C15[0][A]   i_11_s0/CLK                            
  1.845   0.000   tHld        1        R8C15[0][A]   i_11_s0                                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.710
Data Arrival Time : 3.365
Data Required Time: 2.655
From              : word_count_1_s0
To                : word_count_1_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                          
 ======= ======= ====== ==== ======== ============ ===================================================== 
  0.000   0.000                                     active clock edge time                               
  0.000   0.000                                     tck_pad_i                                            
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                             
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                             
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                    
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                        
  2.655   0.966   tNET   RR   1        R2C6[1][A]   gw_gao_inst_0/u_ao_top/word_count_1_s0/CLK           
  2.988   0.333   tC2Q   RR   5        R2C6[1][A]   gw_gao_inst_0/u_ao_top/word_count_1_s0/Q             
  2.993   0.005   tNET   RR   1        R2C6[1][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_1_s2/I1  
  3.365   0.372   tINS   RF   1        R2C6[1][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_1_s2/F   
  3.365   0.000   tNET   FF   1        R2C6[1][A]   gw_gao_inst_0/u_ao_top/word_count_1_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                          NODE                     
 ======= ======= ====== ==== ======== ============ ============================================ 
  0.000   0.000                                     active clock edge time                      
  0.000   0.000                                     tck_pad_i                                   
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                    
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                    
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i           
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o               
  2.655   0.966   tNET   RR   1        R2C6[1][A]   gw_gao_inst_0/u_ao_top/word_count_1_s0/CLK  
  2.655   0.000   tHld        1        R2C6[1][A]   gw_gao_inst_0/u_ao_top/word_count_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path22						
Path Summary:
Slack             : 0.710
Data Arrival Time : 3.365
Data Required Time: 2.655
From              : word_count_9_s0
To                : word_count_9_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                          
 ======= ======= ====== ==== ======== ============ ===================================================== 
  0.000   0.000                                     active clock edge time                               
  0.000   0.000                                     tck_pad_i                                            
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                             
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                             
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                    
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                        
  2.655   0.966   tNET   RR   1        R3C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_9_s0/CLK           
  2.988   0.333   tC2Q   RR   4        R3C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_9_s0/Q             
  2.993   0.005   tNET   RR   1        R3C7[1][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_9_s2/I3  
  3.365   0.372   tINS   RF   1        R3C7[1][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_9_s2/F   
  3.365   0.000   tNET   FF   1        R3C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_9_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                          NODE                     
 ======= ======= ====== ==== ======== ============ ============================================ 
  0.000   0.000                                     active clock edge time                      
  0.000   0.000                                     tck_pad_i                                   
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                    
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                    
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i           
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o               
  2.655   0.966   tNET   RR   1        R3C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_9_s0/CLK  
  2.655   0.000   tHld        1        R3C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_9_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path23						
Path Summary:
Slack             : 0.710
Data Arrival Time : 3.365
Data Required Time: 2.655
From              : word_count_13_s0
To                : word_count_13_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                               NODE                          
 ======= ======= ====== ==== ======== ============ ====================================================== 
  0.000   0.000                                     active clock edge time                                
  0.000   0.000                                     tck_pad_i                                             
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                              
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                              
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                     
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                         
  2.655   0.966   tNET   RR   1        R5C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_13_s0/CLK           
  2.988   0.333   tC2Q   RR   4        R5C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_13_s0/Q             
  2.993   0.005   tNET   RR   1        R5C7[1][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_13_s2/I1  
  3.365   0.372   tINS   RF   1        R5C7[1][A]   gw_gao_inst_0/u_ao_top/data_to_word_counter_13_s2/F   
  3.365   0.000   tNET   FF   1        R5C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_13_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======= ====== ==== ======== ============ ============================================= 
  0.000   0.000                                     active clock edge time                       
  0.000   0.000                                     tck_pad_i                                    
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                     
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                     
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i            
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                
  2.655   0.966   tNET   RR   1        R5C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_13_s0/CLK  
  2.655   0.000   tHld        1        R5C7[1][A]   gw_gao_inst_0/u_ao_top/word_count_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path24						
Path Summary:
Slack             : 0.710
Data Arrival Time : 3.365
Data Required Time: 2.655
From              : address_counter_1_s0
To                : address_counter_1_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                          
 ======= ======= ====== ==== ======== ============ ===================================================== 
  0.000   0.000                                     active clock edge time                               
  0.000   0.000                                     tck_pad_i                                            
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                             
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                             
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                    
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                        
  2.655   0.966   tNET   RR   1        R4C5[0][A]   gw_gao_inst_0/u_ao_top/address_counter_1_s0/CLK      
  2.988   0.333   tC2Q   RR   7        R4C5[0][A]   gw_gao_inst_0/u_ao_top/address_counter_1_s0/Q        
  2.993   0.005   tNET   RR   1        R4C5[0][A]   gw_gao_inst_0/u_ao_top/data_to_addr_counter_1_s0/I2  
  3.365   0.372   tINS   RF   1        R4C5[0][A]   gw_gao_inst_0/u_ao_top/data_to_addr_counter_1_s0/F   
  3.365   0.000   tNET   FF   1        R4C5[0][A]   gw_gao_inst_0/u_ao_top/address_counter_1_s0/D        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                            NODE                        
 ======= ======= ====== ==== ======== ============ ================================================= 
  0.000   0.000                                     active clock edge time                           
  0.000   0.000                                     tck_pad_i                                        
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  2.655   0.966   tNET   RR   1        R4C5[0][A]   gw_gao_inst_0/u_ao_top/address_counter_1_s0/CLK  
  2.655   0.000   tHld        1        R4C5[0][A]   gw_gao_inst_0/u_ao_top/address_counter_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path25						
Path Summary:
Slack             : 0.710
Data Arrival Time : 3.365
Data Required Time: 2.655
From              : address_counter_5_s0
To                : address_counter_5_s0
Launch Clk        : tck_pad_i:[R]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                          
 ======= ======= ====== ==== ======== ============ ===================================================== 
  0.000   0.000                                     active clock edge time                               
  0.000   0.000                                     tck_pad_i                                            
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                             
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                             
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                    
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                        
  2.655   0.966   tNET   RR   1        R4C6[1][A]   gw_gao_inst_0/u_ao_top/address_counter_5_s0/CLK      
  2.988   0.333   tC2Q   RR   5        R4C6[1][A]   gw_gao_inst_0/u_ao_top/address_counter_5_s0/Q        
  2.993   0.005   tNET   RR   1        R4C6[1][A]   gw_gao_inst_0/u_ao_top/data_to_addr_counter_5_s0/I2  
  3.365   0.372   tINS   RF   1        R4C6[1][A]   gw_gao_inst_0/u_ao_top/data_to_addr_counter_5_s0/F   
  3.365   0.000   tNET   FF   1        R4C6[1][A]   gw_gao_inst_0/u_ao_top/address_counter_5_s0/D        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                            NODE                        
 ======= ======= ====== ==== ======== ============ ================================================= 
  0.000   0.000                                     active clock edge time                           
  0.000   0.000                                     tck_pad_i                                        
  0.000   0.000   tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  0.844   0.844   tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  0.844   0.000   tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  1.689   0.844   tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  2.655   0.966   tNET   RR   1        R4C6[1][A]   gw_gao_inst_0/u_ao_top/address_counter_5_s0/CLK  
  2.655   0.000   tHld        1        R4C6[1][A]   gw_gao_inst_0/u_ao_top/address_counter_5_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 2.554
Data Arrival Time : 650.697
Data Required Time: 653.251
From              : rst_ao_s0
To                : capture_end_tck_0_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                             NODE                         
 ========= ========= ====== ==== ======== ============ =================================================== 
  648.148   648.148                                     active clock edge time                             
  648.148   0.000                                       sys_clk                                            
  648.148   0.000     tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                     
  649.133   0.984     tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                     
  649.395   0.262     tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  649.853   0.458     tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  650.697   0.844     tNET   FF   1        R3C8[0][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR  

Data Required Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                            NODE                        
 ========= ========= ====== ==== ======== ============ ================================================= 
  650.000   650.000                                     active clock edge time                           
  650.000   0.000                                       tck_pad_i                                        
  650.000   0.000     tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  650.982   0.982     tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  650.982   0.000     tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  651.964   0.982     tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  653.325   1.361     tNET   RR   1        R3C8[0][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK  
  653.295   -0.030    tUnc                              gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0      
  653.251   -0.043    tSu         1        R3C8[0][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0      

Path Statistics:
Clock Skew: 2.078
Setup Relationship: 1.852
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.844 64.803%, 
                    tC2Q: 0.458 35.197%)
Required Clock Path Delay: (cell: 1.964 59.066%, 
                     route: 1.361 40.934%)

						Path2						
Path Summary:
Slack             : 2.554
Data Arrival Time : 650.697
Data Required Time: 653.251
From              : rst_ao_s0
To                : capture_end_tck_1_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                             NODE                         
 ========= ========= ====== ==== ======== ============ =================================================== 
  648.148   648.148                                     active clock edge time                             
  648.148   0.000                                       sys_clk                                            
  648.148   0.000     tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                     
  649.133   0.984     tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                     
  649.395   0.262     tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  649.853   0.458     tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  650.697   0.844     tNET   FF   1        R3C8[1][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR  

Data Required Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                            NODE                        
 ========= ========= ====== ==== ======== ============ ================================================= 
  650.000   650.000                                     active clock edge time                           
  650.000   0.000                                       tck_pad_i                                        
  650.000   0.000     tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  650.982   0.982     tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  650.982   0.000     tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  651.964   0.982     tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  653.325   1.361     tNET   RR   1        R3C8[1][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK  
  653.295   -0.030    tUnc                              gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0      
  653.251   -0.043    tSu         1        R3C8[1][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0      

Path Statistics:
Clock Skew: 2.078
Setup Relationship: 1.852
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.844 64.803%, 
                    tC2Q: 0.458 35.197%)
Required Clock Path Delay: (cell: 1.964 59.066%, 
                     route: 1.361 40.934%)

						Path3						
Path Summary:
Slack             : 2.554
Data Arrival Time : 650.697
Data Required Time: 653.251
From              : rst_ao_s0
To                : capture_end_tck_2_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                             NODE                         
 ========= ========= ====== ==== ======== ============ =================================================== 
  648.148   648.148                                     active clock edge time                             
  648.148   0.000                                       sys_clk                                            
  648.148   0.000     tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                     
  649.133   0.984     tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                     
  649.395   0.262     tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  649.853   0.458     tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  650.697   0.844     tNET   FF   1        R3C8[0][B]   gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR  

Data Required Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                            NODE                        
 ========= ========= ====== ==== ======== ============ ================================================= 
  650.000   650.000                                     active clock edge time                           
  650.000   0.000                                       tck_pad_i                                        
  650.000   0.000     tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  650.982   0.982     tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  650.982   0.000     tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  651.964   0.982     tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  653.325   1.361     tNET   RR   1        R3C8[0][B]   gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK  
  653.295   -0.030    tUnc                              gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0      
  653.251   -0.043    tSu         1        R3C8[0][B]   gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0      

Path Statistics:
Clock Skew: 2.078
Setup Relationship: 1.852
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.844 64.803%, 
                    tC2Q: 0.458 35.197%)
Required Clock Path Delay: (cell: 1.964 59.066%, 
                     route: 1.361 40.934%)

						Path4						
Path Summary:
Slack             : 17.136
Data Arrival Time : 21.083
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_wr_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============ ============================================================== 
  18.519   18.519                                     active clock edge time                                        
  18.519   0.000                                      sys_clk                                                       
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                          
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                            
  21.083   0.860    tNET   FF   1        R2C9[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============ ============================================================ 
  37.037   37.037                                     active clock edge time                                      
  37.037   0.000                                      sys_clk                                                     
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                              
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                              
  38.263   0.244    tNET   RR   1        R2C9[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK  
  38.220   -0.043   tSu         1        R2C9[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.860 65.223%, 
                    tC2Q: 0.458 34.777%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path5						
Path Summary:
Slack             : 17.136
Data Arrival Time : 21.083
Data Required Time: 38.220
From              : rst_ao_s0
To                : trigger_seq_start_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                             NODE                         
 ======== ======== ====== ==== ======== ============ =================================================== 
  18.519   18.519                                     active clock edge time                             
  18.519   0.000                                      sys_clk                                            
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                     
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                     
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  21.083   0.860    tNET   FF   1        R2C9[0][B]   gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                            NODE                        
 ======== ======== ====== ==== ======== ============ ================================================= 
  37.037   37.037                                     active clock edge time                           
  37.037   0.000                                      sys_clk                                          
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                   
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                   
  38.263   0.244    tNET   RR   1        R2C9[0][B]   gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK  
  38.220   -0.043   tSu         1        R2C9[0][B]   gw_gao_inst_0/u_ao_top/trigger_seq_start_s1      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.860 65.223%, 
                    tC2Q: 0.458 34.777%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path6						
Path Summary:
Slack             : 17.136
Data Arrival Time : 21.083
Data Required Time: 38.220
From              : rst_ao_s0
To                : internal_reg_start_dly_0_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  18.519   18.519                                     active clock edge time                                    
  18.519   0.000                                      sys_clk                                                   
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                            
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                            
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                      
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                        
  21.083   0.860    tNET   FF   1        R2C9[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                NODE                           
 ======== ======== ====== ==== ======== ============ ======================================================== 
  37.037   37.037                                     active clock edge time                                  
  37.037   0.000                                      sys_clk                                                 
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  38.263   0.244    tNET   RR   1        R2C9[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK  
  38.220   -0.043   tSu         1        R2C9[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.860 65.223%, 
                    tC2Q: 0.458 34.777%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path7						
Path Summary:
Slack             : 17.146
Data Arrival Time : 21.073
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_0_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  21.073   0.850    tNET   FF   1        R4C8[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============ ================================================================ 
  37.037   37.037                                     active clock edge time                                          
  37.037   0.000                                      sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C8[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK  
  38.220   -0.043   tSu         1        R4C8[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.850 64.962%, 
                    tC2Q: 0.458 35.038%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path8						
Path Summary:
Slack             : 17.146
Data Arrival Time : 21.073
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_1_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  21.073   0.850    tNET   FF   1        R4C8[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============ ================================================================ 
  37.037   37.037                                     active clock edge time                                          
  37.037   0.000                                      sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C8[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLK  
  38.220   -0.043   tSu         1        R4C8[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.850 64.962%, 
                    tC2Q: 0.458 35.038%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path9						
Path Summary:
Slack             : 17.146
Data Arrival Time : 21.073
Data Required Time: 38.220
From              : rst_ao_s0
To                : internal_reg_start_syn_0_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  18.519   18.519                                     active clock edge time                                    
  18.519   0.000                                      sys_clk                                                   
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                            
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                            
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                      
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                        
  21.073   0.850    tNET   FF   1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                NODE                           
 ======== ======== ====== ==== ======== ============ ======================================================== 
  37.037   37.037                                     active clock edge time                                  
  37.037   0.000                                      sys_clk                                                 
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  38.263   0.244    tNET   RR   1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK  
  38.220   -0.043   tSu         1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.850 64.962%, 
                    tC2Q: 0.458 35.038%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path10						
Path Summary:
Slack             : 17.152
Data Arrival Time : 21.068
Data Required Time: 38.220
From              : rst_ao_s0
To                : internal_reg_start_syn_1_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  18.519   18.519                                     active clock edge time                                    
  18.519   0.000                                      sys_clk                                                   
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                            
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                            
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                      
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                        
  21.068   0.844    tNET   FF   1        R3C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                NODE                           
 ======== ======== ====== ==== ======== ============ ======================================================== 
  37.037   37.037                                     active clock edge time                                  
  37.037   0.000                                      sys_clk                                                 
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  38.263   0.244    tNET   RR   1        R3C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK  
  38.220   -0.043   tSu         1        R3C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.844 64.803%, 
                    tC2Q: 0.458 35.197%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path11						
Path Summary:
Slack             : 17.161
Data Arrival Time : 21.058
Data Required Time: 38.220
From              : rst_ao_s0
To                : internal_reg_start_dly_1_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  18.519   18.519                                     active clock edge time                                    
  18.519   0.000                                      sys_clk                                                   
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                            
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                            
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                      
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                        
  21.058   0.835    tNET   FF   1        R2C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                NODE                           
 ======== ======== ====== ==== ======== ============ ======================================================== 
  37.037   37.037                                     active clock edge time                                  
  37.037   0.000                                      sys_clk                                                 
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  38.263   0.244    tNET   RR   1        R2C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK  
  38.220   -0.043   tSu         1        R2C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.835 64.555%, 
                    tC2Q: 0.458 35.445%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path12						
Path Summary:
Slack             : 17.163
Data Arrival Time : 21.056
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_3_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  21.056   0.833    tNET   FF   1        R4C10[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============= ================================================================ 
  37.037   37.037                                      active clock edge time                                          
  37.037   0.000                                       sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C10[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLK  
  38.220   -0.043   tSu         1        R4C10[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.833 64.495%, 
                    tC2Q: 0.458 35.505%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path13						
Path Summary:
Slack             : 17.163
Data Arrival Time : 21.056
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_8_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  21.056   0.833    tNET   FF   1        R4C10[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============= ================================================================ 
  37.037   37.037                                      active clock edge time                                          
  37.037   0.000                                       sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C10[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLK  
  38.220   -0.043   tSu         1        R4C10[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.833 64.495%, 
                    tC2Q: 0.458 35.505%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path14						
Path Summary:
Slack             : 17.163
Data Arrival Time : 21.056
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_9_s6
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  21.056   0.833    tNET   FF   1        R3C9[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============ ================================================================ 
  37.037   37.037                                     active clock edge time                                          
  37.037   0.000                                      sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R3C9[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLK  
  38.220   -0.043   tSu         1        R3C9[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.833 64.495%, 
                    tC2Q: 0.458 35.505%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path15						
Path Summary:
Slack             : 17.163
Data Arrival Time : 21.056
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_loop_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============ ============================================================ 
  18.519   18.519                                     active clock edge time                                      
  18.519   0.000                                      sys_clk                                                     
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                              
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                              
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                        
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                          
  21.056   0.833    tNET   FF   1        R3C9[2][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  37.037   37.037                                     active clock edge time                                    
  37.037   0.000                                      sys_clk                                                   
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                            
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                            
  38.263   0.244    tNET   RR   1        R3C9[2][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK  
  38.220   -0.043   tSu         1        R3C9[2][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.833 64.495%, 
                    tC2Q: 0.458 35.505%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path16						
Path Summary:
Slack             : 17.163
Data Arrival Time : 21.056
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_2_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  21.056   0.833    tNET   FF   1        R4C10[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============= ================================================================ 
  37.037   37.037                                      active clock edge time                                          
  37.037   0.000                                       sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C10[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK  
  38.220   -0.043   tSu         1        R4C10[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.833 64.495%, 
                    tC2Q: 0.458 35.505%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path17						
Path Summary:
Slack             : 17.163
Data Arrival Time : 21.056
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_5_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  21.056   0.833    tNET   FF   1        R4C10[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============= ================================================================ 
  37.037   37.037                                      active clock edge time                                          
  37.037   0.000                                       sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C10[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK  
  38.220   -0.043   tSu         1        R4C10[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.833 64.495%, 
                    tC2Q: 0.458 35.505%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path18						
Path Summary:
Slack             : 17.163
Data Arrival Time : 21.056
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_7_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  21.056   0.833    tNET   FF   1        R4C10[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============= ================================================================ 
  37.037   37.037                                      active clock edge time                                          
  37.037   0.000                                       sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C10[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK  
  38.220   -0.043   tSu         1        R4C10[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.833 64.495%, 
                    tC2Q: 0.458 35.505%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path19						
Path Summary:
Slack             : 17.163
Data Arrival Time : 21.056
Data Required Time: 38.220
From              : rst_ao_s0
To                : mem_addr_inc_en_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                   NODE                               
 ======== ======== ====== ==== ======== ============ =============================================================== 
  18.519   18.519                                     active clock edge time                                         
  18.519   0.000                                      sys_clk                                                        
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                 
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                 
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                           
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                             
  21.056   0.833    tNET   FF   1        R3C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                  NODE                              
 ======== ======== ====== ==== ======== ============ ============================================================= 
  37.037   37.037                                     active clock edge time                                       
  37.037   0.000                                      sys_clk                                                      
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                               
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                               
  38.263   0.244    tNET   RR   1        R3C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK  
  38.220   -0.043   tSu         1        R3C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.833 64.495%, 
                    tC2Q: 0.458 35.505%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path20						
Path Summary:
Slack             : 17.168
Data Arrival Time : 21.052
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_start_sel_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                         
 ======== ======== ====== ==== ======== ============= =================================================== 
  18.519   18.519                                      active clock edge time                             
  18.519   0.000                                       sys_clk                                            
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                     
  19.503   0.984    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                     
  19.765   0.262    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  21.052   0.828    tNET   FF   1        R3C10[1][A]   gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                        
 ======== ======== ====== ==== ======== ============= ================================================= 
  37.037   37.037                                      active clock edge time                           
  37.037   0.000                                       sys_clk                                          
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                   
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                   
  38.263   0.244    tNET   RR   1        R3C10[1][A]   gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK  
  38.220   -0.043   tSu         1        R3C10[1][A]   gw_gao_inst_0/u_ao_top/capture_start_sel_s1      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.828 64.369%, 
                    tC2Q: 0.458 35.631%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path21						
Path Summary:
Slack             : 17.168
Data Arrival Time : 21.052
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_end_dly_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============= ================================================== 
  18.519   18.519                                      active clock edge time                            
  18.519   0.000                                       sys_clk                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                    
  19.503   0.984    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                
  21.052   0.828    tNET   FF   1        R3C10[2][A]   gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======== ====== ==== ======== ============= =============================================== 
  37.037   37.037                                      active clock edge time                         
  37.037   0.000                                       sys_clk                                        
  37.037   0.000    tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                 
  38.019   0.982    tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                 
  38.263   0.244    tNET   RR   1        R3C10[2][A]   gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK  
  38.220   -0.043   tSu         1        R3C10[2][A]   gw_gao_inst_0/u_ao_top/capture_end_dly_s0      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.828 64.369%, 
                    tC2Q: 0.458 35.631%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path22						
Path Summary:
Slack             : 17.640
Data Arrival Time : 20.579
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_4_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.579   0.355    tNET   FF   1        R4C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============ ================================================================ 
  37.037   37.037                                     active clock edge time                                          
  37.037   0.000                                      sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLK  
  38.220   -0.043   tSu         1        R4C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.355 43.675%, 
                    tC2Q: 0.458 56.325%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

						Path23						
Path Summary:
Slack             : 17.640
Data Arrival Time : 20.579
Data Required Time: 38.220
From              : rst_ao_s0
To                : capture_mem_addr_6_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.503   0.984    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.765   0.262    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  20.224   0.458    tC2Q   FF   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.579   0.355    tNET   FF   1        R4C9[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============ ================================================================ 
  37.037   37.037                                     active clock edge time                                          
  37.037   0.000                                      sys_clk                                                         
  37.037   0.000    tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  38.019   0.982    tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  38.263   0.244    tNET   RR   1        R4C9[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLK  
  38.220   -0.043   tSu         1        R4C9[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5      

Path Statistics:
Clock Skew: -0.021
Setup Relationship: 18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.984 78.948%, 
                     route: 0.262 21.052%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.355 43.675%, 
                    tC2Q: 0.458 56.325%)
Required Clock Path Delay: (cell: 0.982 80.100%, 
                     route: 0.244 19.900%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.739
Data Arrival Time : 501.961
Data Required Time: 502.700
From              : rst_ao_s0
To                : capture_end_tck_0_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                             NODE                         
 ========= ========= ====== ==== ======== ============ =================================================== 
  500.000   500.000                                     active clock edge time                             
  500.000   0.000                                       sys_clk                                            
  500.000   0.000     tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                     
  500.847   0.847     tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                     
  501.042   0.195     tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  501.376   0.333     tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  501.961   0.585     tNET   RR   1        R3C8[0][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR  

Data Required Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                            NODE                        
 ========= ========= ====== ==== ======== ============ ================================================= 
  500.000   500.000                                     active clock edge time                           
  500.000   0.000                                       tck_pad_i                                        
  500.000   0.000     tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  500.844   0.844     tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  500.844   0.000     tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  501.689   0.844     tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  502.655   0.966     tNET   RR   1        R3C8[0][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK  
  502.685   0.030     tUnc                              gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0      
  502.700   0.015     tHld        1        R3C8[0][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0      

Path Statistics:
Clock Skew: 1.612
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.585 63.712%, 
                    tC2Q: 0.333 36.288%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path2						
Path Summary:
Slack             : -0.739
Data Arrival Time : 501.961
Data Required Time: 502.700
From              : rst_ao_s0
To                : capture_end_tck_1_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                             NODE                         
 ========= ========= ====== ==== ======== ============ =================================================== 
  500.000   500.000                                     active clock edge time                             
  500.000   0.000                                       sys_clk                                            
  500.000   0.000     tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                     
  500.847   0.847     tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                     
  501.042   0.195     tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  501.376   0.333     tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  501.961   0.585     tNET   RR   1        R3C8[1][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR  

Data Required Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                            NODE                        
 ========= ========= ====== ==== ======== ============ ================================================= 
  500.000   500.000                                     active clock edge time                           
  500.000   0.000                                       tck_pad_i                                        
  500.000   0.000     tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  500.844   0.844     tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  500.844   0.000     tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  501.689   0.844     tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  502.655   0.966     tNET   RR   1        R3C8[1][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK  
  502.685   0.030     tUnc                              gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0      
  502.700   0.015     tHld        1        R3C8[1][A]   gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0      

Path Statistics:
Clock Skew: 1.612
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.585 63.712%, 
                    tC2Q: 0.333 36.288%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path3						
Path Summary:
Slack             : -0.739
Data Arrival Time : 501.961
Data Required Time: 502.700
From              : rst_ao_s0
To                : capture_end_tck_2_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : tck_pad_i:[R]

Data Arrival Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                             NODE                         
 ========= ========= ====== ==== ======== ============ =================================================== 
  500.000   500.000                                     active clock edge time                             
  500.000   0.000                                       sys_clk                                            
  500.000   0.000     tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                     
  500.847   0.847     tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                     
  501.042   0.195     tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  501.376   0.333     tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  501.961   0.585     tNET   RR   1        R3C8[0][B]   gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR  

Data Required Path:
    AT       DELAY    TYPE   RF   FANOUT      LOC                            NODE                        
 ========= ========= ====== ==== ======== ============ ================================================= 
  500.000   500.000                                     active clock edge time                           
  500.000   0.000                                       tck_pad_i                                        
  500.000   0.000     tCL    RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/I                         
  500.844   0.844     tINS   RR   1        IOT7[B]      gw_gao_inst_0/tck_ibuf/O                         
  500.844   0.000     tNET   RR   1        -            gw_gao_inst_0/u_gw_jtag/tck_pad_i                
  501.689   0.844     tINS   RR   229      -            gw_gao_inst_0/u_gw_jtag/tck_o                    
  502.655   0.966     tNET   RR   1        R3C8[0][B]   gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK  
  502.685   0.030     tUnc                              gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0      
  502.700   0.015     tHld        1        R3C8[0][B]   gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0      

Path Statistics:
Clock Skew: 1.612
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.585 63.712%, 
                    tC2Q: 0.333 36.288%)
Required Clock Path Delay: (cell: 1.689 63.613%, 
                     route: 0.966 36.387%)

						Path4						
Path Summary:
Slack             : 19.092
Data Arrival Time : 20.136
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_4_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.136   0.242    tNET   RR   1        R4C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============ ================================================================ 
  0.000   0.000                                     active clock edge time                                          
  0.000   0.000                                     sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLK  
  1.044   0.015   tHld        1        R4C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.242 42.092%, 
                    tC2Q: 0.333 57.908%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path5						
Path Summary:
Slack             : 19.092
Data Arrival Time : 20.136
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_6_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.136   0.242    tNET   RR   1        R4C9[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============ ================================================================ 
  0.000   0.000                                     active clock edge time                                          
  0.000   0.000                                     sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C9[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLK  
  1.044   0.015   tHld        1        R4C9[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.242 42.092%, 
                    tC2Q: 0.333 57.908%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path6						
Path Summary:
Slack             : 19.362
Data Arrival Time : 20.406
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_0_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.406   0.512    tNET   RR   1        R4C8[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============ ================================================================ 
  0.000   0.000                                     active clock edge time                                          
  0.000   0.000                                     sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C8[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK  
  1.044   0.015   tHld        1        R4C8[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.512 60.580%, 
                    tC2Q: 0.333 39.420%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path7						
Path Summary:
Slack             : 19.362
Data Arrival Time : 20.406
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_1_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.406   0.512    tNET   RR   1        R4C8[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============ ================================================================ 
  0.000   0.000                                     active clock edge time                                          
  0.000   0.000                                     sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C8[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLK  
  1.044   0.015   tHld        1        R4C8[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.512 60.580%, 
                    tC2Q: 0.333 39.420%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path8						
Path Summary:
Slack             : 19.362
Data Arrival Time : 20.406
Data Required Time: 1.044
From              : rst_ao_s0
To                : internal_reg_start_syn_0_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  18.519   18.519                                     active clock edge time                                    
  18.519   0.000                                      sys_clk                                                   
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                            
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                            
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                      
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                        
  20.406   0.512    tNET   RR   1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                NODE                           
 ======= ======= ====== ==== ======== ============ ======================================================== 
  0.000   0.000                                     active clock edge time                                  
  0.000   0.000                                     sys_clk                                                 
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  1.029   0.185   tNET   RR   1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK  
  1.044   0.015   tHld        1        R4C8[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.512 60.580%, 
                    tC2Q: 0.333 39.420%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path9						
Path Summary:
Slack             : 19.369
Data Arrival Time : 20.413
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_wr_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============ ============================================================== 
  18.519   18.519                                     active clock edge time                                        
  18.519   0.000                                      sys_clk                                                       
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                          
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                            
  20.413   0.518    tNET   RR   1        R2C9[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                  NODE                             
 ======= ======= ====== ==== ======== ============ ============================================================ 
  0.000   0.000                                     active clock edge time                                      
  0.000   0.000                                     sys_clk                                                     
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                              
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                              
  1.029   0.185   tNET   RR   1        R2C9[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK  
  1.044   0.015   tHld        1        R2C9[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.518 60.867%, 
                    tC2Q: 0.333 39.133%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path10						
Path Summary:
Slack             : 19.369
Data Arrival Time : 20.413
Data Required Time: 1.044
From              : rst_ao_s0
To                : trigger_seq_start_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                             NODE                         
 ======== ======== ====== ==== ======== ============ =================================================== 
  18.519   18.519                                     active clock edge time                             
  18.519   0.000                                      sys_clk                                            
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                     
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                     
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  20.413   0.518    tNET   RR   1        R2C9[0][B]   gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                            NODE                        
 ======= ======= ====== ==== ======== ============ ================================================= 
  0.000   0.000                                     active clock edge time                           
  0.000   0.000                                     sys_clk                                          
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                   
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                   
  1.029   0.185   tNET   RR   1        R2C9[0][B]   gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK  
  1.044   0.015   tHld        1        R2C9[0][B]   gw_gao_inst_0/u_ao_top/trigger_seq_start_s1      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.518 60.867%, 
                    tC2Q: 0.333 39.133%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path11						
Path Summary:
Slack             : 19.369
Data Arrival Time : 20.413
Data Required Time: 1.044
From              : rst_ao_s0
To                : internal_reg_start_dly_0_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  18.519   18.519                                     active clock edge time                                    
  18.519   0.000                                      sys_clk                                                   
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                            
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                            
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                      
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                        
  20.413   0.518    tNET   RR   1        R2C9[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                NODE                           
 ======= ======= ====== ==== ======== ============ ======================================================== 
  0.000   0.000                                     active clock edge time                                  
  0.000   0.000                                     sys_clk                                                 
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  1.029   0.185   tNET   RR   1        R2C9[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK  
  1.044   0.015   tHld        1        R2C9[1][A]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.518 60.867%, 
                    tC2Q: 0.333 39.133%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path12						
Path Summary:
Slack             : 19.428
Data Arrival Time : 20.472
Data Required Time: 1.044
From              : rst_ao_s0
To                : internal_reg_start_dly_1_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  18.519   18.519                                     active clock edge time                                    
  18.519   0.000                                      sys_clk                                                   
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                            
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                            
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                      
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                        
  20.472   0.578    tNET   RR   1        R2C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                NODE                           
 ======= ======= ====== ==== ======== ============ ======================================================== 
  0.000   0.000                                     active clock edge time                                  
  0.000   0.000                                     sys_clk                                                 
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  1.029   0.185   tNET   RR   1        R2C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK  
  1.044   0.015   tHld        1        R2C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.578 63.414%, 
                    tC2Q: 0.333 36.586%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path13						
Path Summary:
Slack             : 19.430
Data Arrival Time : 20.474
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_start_sel_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                         
 ======== ======== ====== ==== ======== ============= =================================================== 
  18.519   18.519                                      active clock edge time                             
  18.519   0.000                                       sys_clk                                            
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                     
  19.365   0.847    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                     
  19.561   0.195    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK               
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                 
  20.474   0.580    tNET   RR   1        R3C10[1][A]   gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      sys_clk                                          
  0.000   0.000   tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                   
  0.844   0.844   tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                   
  1.029   0.185   tNET   RR   1        R3C10[1][A]   gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK  
  1.044   0.015   tHld        1        R3C10[1][A]   gw_gao_inst_0/u_ao_top/capture_start_sel_s1      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.580 63.505%, 
                    tC2Q: 0.333 36.495%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path14						
Path Summary:
Slack             : 19.430
Data Arrival Time : 20.474
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_end_dly_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============= ================================================== 
  18.519   18.519                                      active clock edge time                            
  18.519   0.000                                       sys_clk                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                    
  19.365   0.847    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                
  20.474   0.580    tNET   RR   1        R3C10[2][A]   gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======= ======= ====== ==== ======== ============= =============================================== 
  0.000   0.000                                      active clock edge time                         
  0.000   0.000                                      sys_clk                                        
  0.000   0.000   tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                 
  0.844   0.844   tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                 
  1.029   0.185   tNET   RR   1        R3C10[2][A]   gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK  
  1.044   0.015   tHld        1        R3C10[2][A]   gw_gao_inst_0/u_ao_top/capture_end_dly_s0      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.580 63.505%, 
                    tC2Q: 0.333 36.495%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path15						
Path Summary:
Slack             : 19.434
Data Arrival Time : 20.478
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_3_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.478   0.584    tNET   RR   1        R4C10[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============= ================================================================ 
  0.000   0.000                                      active clock edge time                                          
  0.000   0.000                                      sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C10[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLK  
  1.044   0.015   tHld        1        R4C10[0][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.655%, 
                    tC2Q: 0.333 36.345%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path16						
Path Summary:
Slack             : 19.434
Data Arrival Time : 20.478
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_8_s5
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.478   0.584    tNET   RR   1        R4C10[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============= ================================================================ 
  0.000   0.000                                      active clock edge time                                          
  0.000   0.000                                      sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C10[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLK  
  1.044   0.015   tHld        1        R4C10[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.655%, 
                    tC2Q: 0.333 36.345%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path17						
Path Summary:
Slack             : 19.434
Data Arrival Time : 20.478
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_9_s6
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============ ================================================================== 
  18.519   18.519                                     active clock edge time                                            
  18.519   0.000                                      sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.478   0.584    tNET   RR   1        R3C9[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============ ================================================================ 
  0.000   0.000                                     active clock edge time                                          
  0.000   0.000                                     sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R3C9[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLK  
  1.044   0.015   tHld        1        R3C9[0][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.655%, 
                    tC2Q: 0.333 36.345%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path18						
Path Summary:
Slack             : 19.434
Data Arrival Time : 20.478
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_loop_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                  NODE                             
 ======== ======== ====== ==== ======== ============ ============================================================ 
  18.519   18.519                                     active clock edge time                                      
  18.519   0.000                                      sys_clk                                                     
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                              
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                              
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                        
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                          
  20.478   0.584    tNET   RR   1        R3C9[2][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                 NODE                            
 ======= ======= ====== ==== ======== ============ ========================================================== 
  0.000   0.000                                     active clock edge time                                    
  0.000   0.000                                     sys_clk                                                   
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                            
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                            
  1.029   0.185   tNET   RR   1        R3C9[2][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK  
  1.044   0.015   tHld        1        R3C9[2][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.655%, 
                    tC2Q: 0.333 36.345%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path19						
Path Summary:
Slack             : 19.434
Data Arrival Time : 20.478
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_2_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.478   0.584    tNET   RR   1        R4C10[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============= ================================================================ 
  0.000   0.000                                      active clock edge time                                          
  0.000   0.000                                      sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C10[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK  
  1.044   0.015   tHld        1        R4C10[2][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.655%, 
                    tC2Q: 0.333 36.345%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path20						
Path Summary:
Slack             : 19.434
Data Arrival Time : 20.478
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_5_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.478   0.584    tNET   RR   1        R4C10[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============= ================================================================ 
  0.000   0.000                                      active clock edge time                                          
  0.000   0.000                                      sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C10[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK  
  1.044   0.015   tHld        1        R4C10[1][B]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.655%, 
                    tC2Q: 0.333 36.345%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path21						
Path Summary:
Slack             : 19.434
Data Arrival Time : 20.478
Data Required Time: 1.044
From              : rst_ao_s0
To                : capture_mem_addr_7_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============= ================================================================== 
  18.519   18.519                                      active clock edge time                                            
  18.519   0.000                                       sys_clk                                                           
  18.519   0.000    tCL    FF   1        IOT10[A]      sys_clk_ibuf/I                                                    
  19.365   0.847    tINS   FF   26       IOT10[A]      sys_clk_ibuf/O                                                    
  19.561   0.195    tNET   FF   1        R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                              
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]    gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                                
  20.478   0.584    tNET   RR   1        R4C10[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                    NODE                               
 ======= ======= ====== ==== ======== ============= ================================================================ 
  0.000   0.000                                      active clock edge time                                          
  0.000   0.000                                      sys_clk                                                         
  0.000   0.000   tCL    RR   1        IOT10[A]      sys_clk_ibuf/I                                                  
  0.844   0.844   tINS   RR   26       IOT10[A]      sys_clk_ibuf/O                                                  
  1.029   0.185   tNET   RR   1        R4C10[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK  
  1.044   0.015   tHld        1        R4C10[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.655%, 
                    tC2Q: 0.333 36.345%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path22						
Path Summary:
Slack             : 19.434
Data Arrival Time : 20.478
Data Required Time: 1.044
From              : rst_ao_s0
To                : mem_addr_inc_en_s1
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                   NODE                               
 ======== ======== ====== ==== ======== ============ =============================================================== 
  18.519   18.519                                     active clock edge time                                         
  18.519   0.000                                      sys_clk                                                        
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                                 
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                                 
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                           
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                             
  20.478   0.584    tNET   RR   1        R3C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                  NODE                              
 ======= ======= ====== ==== ======== ============ ============================================================= 
  0.000   0.000                                     active clock edge time                                       
  0.000   0.000                                     sys_clk                                                      
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                               
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                               
  1.029   0.185   tNET   RR   1        R3C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK  
  1.044   0.015   tHld        1        R3C9[1][A]   gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.655%, 
                    tC2Q: 0.333 36.345%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

						Path23						
Path Summary:
Slack             : 19.435
Data Arrival Time : 20.479
Data Required Time: 1.044
From              : rst_ao_s0
To                : internal_reg_start_syn_1_s0
Launch Clk        : sys_clk:[F]
Latch Clk         : sys_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                                 NODE                            
 ======== ======== ====== ==== ======== ============ ========================================================== 
  18.519   18.519                                     active clock edge time                                    
  18.519   0.000                                      sys_clk                                                   
  18.519   0.000    tCL    FF   1        IOT10[A]     sys_clk_ibuf/I                                            
  19.365   0.847    tINS   FF   26       IOT10[A]     sys_clk_ibuf/O                                            
  19.561   0.195    tNET   FF   1        R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK                      
  19.894   0.333    tC2Q   FR   23       R4C9[2][A]   gw_gao_inst_0/u_ao_top/rst_ao_s0/Q                        
  20.479   0.585    tNET   RR   1        R3C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                                NODE                           
 ======= ======= ====== ==== ======== ============ ======================================================== 
  0.000   0.000                                     active clock edge time                                  
  0.000   0.000                                     sys_clk                                                 
  0.000   0.000   tCL    RR   1        IOT10[A]     sys_clk_ibuf/I                                          
  0.844   0.844   tINS   RR   26       IOT10[A]     sys_clk_ibuf/O                                          
  1.029   0.185   tNET   RR   1        R3C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK  
  1.044   0.015   tHld        1        R3C8[2][B]   gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0      

Path Statistics:
Clock Skew: -0.013
Hold Relationship: -18.519
Logic Level: 1
Arrival Clock Path delay: (cell: 0.847 81.254%, 
                     route: 0.195 18.746%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.585 63.712%, 
                    tC2Q: 0.333 36.288%)
Required Clock Path Delay: (cell: 0.844 82.061%, 
                     route: 0.185 17.939%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.875   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.750   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.875   0.262   tNET   FF   com_start_s0/CLK                       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.750   0.185   tNET   RR   com_start_s0/CLK                       

								MPW3
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        next_step_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.875   0.262   tNET   FF   next_step_s0/CLK                       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.750   0.185   tNET   RR   next_step_s0/CLK                       

								MPW4
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        process_2_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.875   0.262   tNET   FF   process_2_s0/CLK                       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.750   0.185   tNET   RR   process_2_s0/CLK                       

								MPW5
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        process_0_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.875   0.262   tNET   FF   process_0_s0/CLK                       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.750   0.185   tNET   RR   process_0_s0/CLK                       

								MPW6
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.875   0.262   tNET   FF   i_6_s0/CLK                             

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.750   0.185   tNET   RR   i_6_s0/CLK                             

								MPW7
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        samples_after_adjusted_18_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.875   0.262   tNET   FF   samples_after_adjusted_18_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.750   0.185   tNET   RR   samples_after_adjusted_18_s0/CLK       

								MPW8
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/data_out_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                    NODE                    
 ======= ======= ====== ==== ========================================= 
  5.952   0.000               active clock edge time                   
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk    
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                    
  7.875   0.262   tNET   FF   initialize/PSRAM_com/data_out_10_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                    NODE                    
 ======== ======= ====== ==== ========================================= 
  11.905   0.000               active clock edge time                   
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk    
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                    
  13.750   0.185   tNET   RR   initialize/PSRAM_com/data_out_10_s0/CLK  

								MPW9
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/data_out_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF                    NODE                    
 ======= ======= ====== ==== ========================================= 
  5.952   0.000               active clock edge time                   
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk    
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                    
  7.875   0.262   tNET   FF   initialize/PSRAM_com/data_out_11_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                    NODE                    
 ======== ======= ====== ==== ========================================= 
  11.905   0.000               active clock edge time                   
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk    
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                    
  13.750   0.185   tNET   RR   initialize/PSRAM_com/data_out_11_s0/CLK  

								MPW10
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        samples_after_adjusted_19_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.613   1.661   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.875   0.262   tNET   FF   samples_after_adjusted_19_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.565   1.661   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.750   0.185   tNET   RR   samples_after_adjusted_19_s0/CLK       

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT          NET NAME           WORST SLACK   MAX DELAY  
 ======== ========================= ============= =========== 
  323      clk_PSRAM                 -2.333        0.661      
  229      control0[0]               -2.180        1.726      
  66       n65_3                     43.293        3.269      
  55       process[1]                1.954         2.647      
  54       process[2]                2.120         2.797      
  54       n767_6                    40.566        2.692      
  47       n1939_10                  3.734         1.816      
  46       n471_5                    3.734         1.801      
  46       n724_7                    39.373        3.461      
  45       data_out_shift_reg_44_8   42.784        4.257      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C7       1.000              
  R2C10      1.000              
  R2C11      1.000              
  R7C8       1.000              
  R7C9       1.000              
  R7C10      1.000              
  R7C5       1.000              
  R3C4       1.000              
  R3C8       1.000              
  R3C9       1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

