INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/absoluter/absoluter.srcs/sources_1/new/Absoluter_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Absoluter_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/absoluter/absoluter.srcs/sources_1/new/Absoluter_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Absoluter_18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/absoluter/absoluter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
