{"vcs1":{"timestamp_begin":1712990005.298019547, "rt":1.06, "ut":0.24, "st":0.17}}
{"vcselab":{"timestamp_begin":1712990006.432054040, "rt":0.74, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1712990007.233661873, "rt":0.34, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712990004.737507842}
{"VCS_COMP_START_TIME": 1712990004.737507842}
{"VCS_COMP_END_TIME": 1712990008.709001630}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329808}}
{"stitch_vcselab": {"peak_mem": 215180}}
