*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  2 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2593748 heartbeat IPC: 3.85543 cumulative IPC: 3.85543 (Simulation time: 0 hr 0 min 21 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5182896 heartbeat IPC: 3.86227 cumulative IPC: 3.85885 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6477364 (Simulation time: 0 hr 1 min 2 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30004724 heartbeat IPC: 0.402871 cumulative IPC: 0.212519 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76956871 heartbeat IPC: 0.212983 cumulative IPC: 0.212828 (Simulation time: 0 hr 4 min 47 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125020985 heartbeat IPC: 0.208055 cumulative IPC: 0.210893 (Simulation time: 0 hr 6 min 48 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118543621 cumulative IPC: 0.210893 (Simulation time: 0 hr 6 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210893 instructions: 25000000 cycles: 118543621
cpu0_DTLB TOTAL     ACCESS:    4450798  HIT:    4416751  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980526  HIT:    1975905  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470272  HIT:    2440846  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 512.809 cycles
cpu0_ITLB TOTAL     ACCESS:     472441  HIT:     472441  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472441  HIT:     472441  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551142  HIT:     551142  MISS:          0
cpu0_L1I LOAD      ACCESS:     551142  HIT:     551142  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 928.264 cycles
cpu0_L1D TOTAL     ACCESS:    5916838  HIT:    3966265  MISS:    1950573
cpu0_L1D LOAD      ACCESS:    1404739  HIT:    1109187  MISS:     295552
cpu0_L1D RFO       ACCESS:    4494577  HIT:    2839565  MISS:    1655012
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17522  HIT:      17513  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 760.998 cycles
cpu0_L2C TOTAL     ACCESS:    3711178  HIT:    2491455  MISS:    1219723
cpu0_L2C LOAD      ACCESS:     295552  HIT:          4  MISS:     295548
cpu0_L2C RFO       ACCESS:    1655012  HIT:     740295  MISS:     914717
cpu0_L2C PREFETCH  ACCESS:     105567  HIT:      96172  MISS:       9395
cpu0_L2C WRITEBACK ACCESS:    1655038  HIT:    1654984  MISS:         54
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     114161  ISSUED:     113704  USEFUL:       9023  USELESS:        368
cpu0_L2C AVERAGE MISS LATENCY: 1209.34 cycles
LLC TOTAL     ACCESS:    2136365  HIT:     944427  MISS:    1191938
LLC LOAD      ACCESS:     295548  HIT:          0  MISS:     295548
LLC RFO       ACCESS:     914674  HIT:      28093  MISS:     886581
LLC PREFETCH  ACCESS:      11525  HIT:       1770  MISS:       9755
LLC WRITEBACK ACCESS:     914609  HIT:     914564  MISS:         45
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1218.67 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35547  ROW_BUFFER_MISS:    1156346
 DBUS AVG_CONGESTED_CYCLE:    4.00291
 WQ ROW_BUFFER_HIT:      15929  ROW_BUFFER_MISS:     870345  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.099
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
