

================================================================
== Vitis HLS Report for 'hexToBin'
================================================================
* Date:           Sat Apr 23 18:59:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        SHA256
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.648 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_318_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_449_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        | + VITIS_LOOP_460_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 7 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%br_ln318 = br void" [main.c:318]   --->   Operation 11 'br' 'br_ln318' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i64 %add_ln322, void %cat.exit, i64 0, void" [main.c:322]   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (3.56ns)   --->   "%add_ln322 = add i64 %i, i64 1" [main.c:322]   --->   Operation 13 'add' 'add_ln322' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%string_addr = getelementptr i8 %string_r, i64 0, i64 %i" [main.c:318]   --->   Operation 14 'getelementptr' 'string_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.15ns)   --->   "%string_load = load i4 %string_addr" [main.c:318]   --->   Operation 15 'load' 'string_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>

State 3 <SV = 2> <Delay = 5.18>
ST_3 : Operation 16 [1/2] (2.15ns)   --->   "%string_load = load i4 %string_addr" [main.c:318]   --->   Operation 16 'load' 'string_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_3 : Operation 17 [1/1] (1.47ns)   --->   "%icmp_ln318 = icmp_eq  i8 %string_load, i8 0" [main.c:318]   --->   Operation 17 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln318, void, void" [main.c:318]   --->   Operation 18 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [main.c:319]   --->   Operation 19 'specloopname' 'specloopname_ln319' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %i, i32 1, i32 63" [main.c:319]   --->   Operation 20 'partselect' 'tmp' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.83ns)   --->   "%icmp_ln319 = icmp_sgt  i63 %tmp, i63 0" [main.c:319]   --->   Operation 21 'icmp' 'icmp_ln319' <Predicate = (!icmp_ln318)> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %cat.exit, void" [main.c:319]   --->   Operation 22 'br' 'br_ln319' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.02ns)   --->   "%switch_ln331 = switch i8 %string_load, void, i8 48, void %hToB.exit, i8 49, void, i8 50, void, i8 51, void, i8 52, void, i8 53, void, i8 54, void, i8 55, void, i8 56, void, i8 57, void, i8 65, void, i8 66, void, i8 67, void, i8 68, void, i8 69, void, i8 70, void, i8 97, void, i8 98, void, i8 99, void, i8 100, void, i8 101, void, i8 102, void" [main.c:331]   --->   Operation 23 'switch' 'switch_ln331' <Predicate = (!icmp_ln318 & icmp_ln319)> <Delay = 3.02>
ST_3 : Operation 24 [1/1] (3.02ns)   --->   "%br_ln375 = br void %hToB.exit" [main.c:375]   --->   Operation 24 'br' 'br_ln375' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 102)> <Delay = 3.02>
ST_3 : Operation 25 [1/1] (3.02ns)   --->   "%br_ln373 = br void %hToB.exit" [main.c:373]   --->   Operation 25 'br' 'br_ln373' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 101)> <Delay = 3.02>
ST_3 : Operation 26 [1/1] (3.02ns)   --->   "%br_ln371 = br void %hToB.exit" [main.c:371]   --->   Operation 26 'br' 'br_ln371' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 100)> <Delay = 3.02>
ST_3 : Operation 27 [1/1] (3.02ns)   --->   "%br_ln369 = br void %hToB.exit" [main.c:369]   --->   Operation 27 'br' 'br_ln369' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 99)> <Delay = 3.02>
ST_3 : Operation 28 [1/1] (3.02ns)   --->   "%br_ln367 = br void %hToB.exit" [main.c:367]   --->   Operation 28 'br' 'br_ln367' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 98)> <Delay = 3.02>
ST_3 : Operation 29 [1/1] (3.02ns)   --->   "%br_ln365 = br void %hToB.exit" [main.c:365]   --->   Operation 29 'br' 'br_ln365' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 97)> <Delay = 3.02>
ST_3 : Operation 30 [1/1] (3.02ns)   --->   "%br_ln363 = br void %hToB.exit" [main.c:363]   --->   Operation 30 'br' 'br_ln363' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 70)> <Delay = 3.02>
ST_3 : Operation 31 [1/1] (3.02ns)   --->   "%br_ln361 = br void %hToB.exit" [main.c:361]   --->   Operation 31 'br' 'br_ln361' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 69)> <Delay = 3.02>
ST_3 : Operation 32 [1/1] (3.02ns)   --->   "%br_ln359 = br void %hToB.exit" [main.c:359]   --->   Operation 32 'br' 'br_ln359' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 68)> <Delay = 3.02>
ST_3 : Operation 33 [1/1] (3.02ns)   --->   "%br_ln357 = br void %hToB.exit" [main.c:357]   --->   Operation 33 'br' 'br_ln357' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 67)> <Delay = 3.02>
ST_3 : Operation 34 [1/1] (3.02ns)   --->   "%br_ln355 = br void %hToB.exit" [main.c:355]   --->   Operation 34 'br' 'br_ln355' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 66)> <Delay = 3.02>
ST_3 : Operation 35 [1/1] (3.02ns)   --->   "%br_ln353 = br void %hToB.exit" [main.c:353]   --->   Operation 35 'br' 'br_ln353' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 65)> <Delay = 3.02>
ST_3 : Operation 36 [1/1] (3.02ns)   --->   "%br_ln351 = br void %hToB.exit" [main.c:351]   --->   Operation 36 'br' 'br_ln351' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 57)> <Delay = 3.02>
ST_3 : Operation 37 [1/1] (3.02ns)   --->   "%br_ln349 = br void %hToB.exit" [main.c:349]   --->   Operation 37 'br' 'br_ln349' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 56)> <Delay = 3.02>
ST_3 : Operation 38 [1/1] (3.02ns)   --->   "%br_ln347 = br void %hToB.exit" [main.c:347]   --->   Operation 38 'br' 'br_ln347' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 55)> <Delay = 3.02>
ST_3 : Operation 39 [1/1] (3.02ns)   --->   "%br_ln345 = br void %hToB.exit" [main.c:345]   --->   Operation 39 'br' 'br_ln345' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 54)> <Delay = 3.02>
ST_3 : Operation 40 [1/1] (3.02ns)   --->   "%br_ln343 = br void %hToB.exit" [main.c:343]   --->   Operation 40 'br' 'br_ln343' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 53)> <Delay = 3.02>
ST_3 : Operation 41 [1/1] (3.02ns)   --->   "%br_ln341 = br void %hToB.exit" [main.c:341]   --->   Operation 41 'br' 'br_ln341' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 52)> <Delay = 3.02>
ST_3 : Operation 42 [1/1] (3.02ns)   --->   "%br_ln339 = br void %hToB.exit" [main.c:339]   --->   Operation 42 'br' 'br_ln339' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 51)> <Delay = 3.02>
ST_3 : Operation 43 [1/1] (3.02ns)   --->   "%br_ln337 = br void %hToB.exit" [main.c:337]   --->   Operation 43 'br' 'br_ln337' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 50)> <Delay = 3.02>
ST_3 : Operation 44 [1/1] (3.02ns)   --->   "%br_ln335 = br void %hToB.exit" [main.c:335]   --->   Operation 44 'br' 'br_ln335' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load == 49)> <Delay = 3.02>
ST_3 : Operation 45 [1/1] (3.02ns)   --->   "%br_ln377 = br void %hToB.exit" [main.c:377]   --->   Operation 45 'br' 'br_ln377' <Predicate = (!icmp_ln318 & icmp_ln319 & string_load != 48 & string_load != 49 & string_load != 50 & string_load != 51 & string_load != 52 & string_load != 53 & string_load != 54 & string_load != 55 & string_load != 56 & string_load != 57 & string_load != 65 & string_load != 66 & string_load != 67 & string_load != 68 & string_load != 69 & string_load != 70 & string_load != 97 & string_load != 98 & string_load != 99 & string_load != 100 & string_load != 101 & string_load != 102)> <Delay = 3.02>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%retval_0_i8 = phi i5 0, void, i5 1, void, i5 2, void, i5 3, void, i5 4, void, i5 5, void, i5 6, void, i5 7, void, i5 8, void, i5 9, void, i5 10, void, i5 11, void, i5 12, void, i5 13, void, i5 14, void, i5 15, void, i5 16, void, i5 17, void, i5 18, void, i5 19, void, i5 20, void, i5 21, void, i5 22, void"   --->   Operation 46 'phi' 'retval_0_i8' <Predicate = (!icmp_ln318 & icmp_ln319)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.61ns)   --->   "%br_ln449 = br void" [main.c:449]   --->   Operation 47 'br' 'br_ln449' <Predicate = (!icmp_ln318 & icmp_ln319)> <Delay = 1.61>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln318)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = phi i64 %add_ln450, void, i64 0, void %hToB.exit" [main.c:450]   --->   Operation 49 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%bits_addr = getelementptr i7 %bits, i64 0, i64 %i_1" [main.c:449]   --->   Operation 50 'getelementptr' 'bits_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.15ns)   --->   "%bits_load = load i4 %bits_addr" [main.c:449]   --->   Operation 51 'load' 'bits_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 3.61>
ST_5 : Operation 52 [1/1] (3.56ns)   --->   "%add_ln450 = add i64 %i_1, i64 1" [main.c:450]   --->   Operation 52 'add' 'add_ln450' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str4"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (2.15ns)   --->   "%bits_load = load i4 %bits_addr" [main.c:449]   --->   Operation 54 'load' 'bits_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_5 : Operation 55 [1/1] (1.46ns)   --->   "%icmp_ln449 = icmp_eq  i7 %bits_load, i7 0" [main.c:449]   --->   Operation 55 'icmp' 'icmp_ln449' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln449 = br i1 %icmp_ln449, void, void %len.exit.i" [main.c:449]   --->   Operation 56 'br' 'br_ln449' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln450 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [main.c:450]   --->   Operation 57 'specloopname' 'specloopname_ln450' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln449 = br void" [main.c:449]   --->   Operation 58 'br' 'br_ln449' <Predicate = (!icmp_ln449)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln457 = trunc i64 %i_1" [main.c:457]   --->   Operation 59 'trunc' 'trunc_ln457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.61ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 60 'br' 'br_ln460' <Predicate = true> <Delay = 1.61>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%j = phi i64 %add_ln463, void, i64 0, void %len.exit.i" [main.c:463]   --->   Operation 61 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.45ns)   --->   "%switch_ln460 = switch i5 %retval_0_i8, void, i5 1, void, i5 2, void, i5 3, void, i5 4, void, i5 5, void, i5 6, void, i5 7, void, i5 8, void, i5 9, void, i5 10, void, i5 11, void, i5 12, void, i5 13, void, i5 14, void, i5 15, void, i5 16, void, i5 17, void, i5 18, void, i5 19, void, i5 20, void, i5 21, void, i5 22, void" [main.c:460]   --->   Operation 62 'switch' 'switch_ln460' <Predicate = true> <Delay = 1.45>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%p_str_9_addr = getelementptr i8 %p_str_9, i64 0, i64 %j" [main.c:460]   --->   Operation 63 'getelementptr' 'p_str_9_addr' <Predicate = (retval_0_i8 == 22)> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (2.15ns)   --->   "%p_str_9_load = load i3 %p_str_9_addr" [main.c:460]   --->   Operation 64 'load' 'p_str_9_load' <Predicate = (retval_0_i8 == 22)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%p_str_10_addr = getelementptr i8 %p_str_10, i64 0, i64 %j" [main.c:460]   --->   Operation 65 'getelementptr' 'p_str_10_addr' <Predicate = (retval_0_i8 == 21)> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (2.15ns)   --->   "%p_str_10_load = load i3 %p_str_10_addr" [main.c:460]   --->   Operation 66 'load' 'p_str_10_load' <Predicate = (retval_0_i8 == 21)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_str_11_addr = getelementptr i8 %p_str_11, i64 0, i64 %j" [main.c:460]   --->   Operation 67 'getelementptr' 'p_str_11_addr' <Predicate = (retval_0_i8 == 20)> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (2.15ns)   --->   "%p_str_11_load = load i3 %p_str_11_addr" [main.c:460]   --->   Operation 68 'load' 'p_str_11_load' <Predicate = (retval_0_i8 == 20)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%p_str_12_addr = getelementptr i8 %p_str_12, i64 0, i64 %j" [main.c:460]   --->   Operation 69 'getelementptr' 'p_str_12_addr' <Predicate = (retval_0_i8 == 19)> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (2.15ns)   --->   "%p_str_12_load = load i3 %p_str_12_addr" [main.c:460]   --->   Operation 70 'load' 'p_str_12_load' <Predicate = (retval_0_i8 == 19)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%p_str_13_addr = getelementptr i8 %p_str_13, i64 0, i64 %j" [main.c:460]   --->   Operation 71 'getelementptr' 'p_str_13_addr' <Predicate = (retval_0_i8 == 18)> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (2.15ns)   --->   "%p_str_13_load = load i3 %p_str_13_addr" [main.c:460]   --->   Operation 72 'load' 'p_str_13_load' <Predicate = (retval_0_i8 == 18)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%p_str_14_addr = getelementptr i8 %p_str_14, i64 0, i64 %j" [main.c:460]   --->   Operation 73 'getelementptr' 'p_str_14_addr' <Predicate = (retval_0_i8 == 17)> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (2.15ns)   --->   "%p_str_14_load = load i3 %p_str_14_addr" [main.c:460]   --->   Operation 74 'load' 'p_str_14_load' <Predicate = (retval_0_i8 == 17)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_str_15_addr = getelementptr i8 %p_str_15, i64 0, i64 %j" [main.c:460]   --->   Operation 75 'getelementptr' 'p_str_15_addr' <Predicate = (retval_0_i8 == 16)> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (2.15ns)   --->   "%p_str_15_load = load i3 %p_str_15_addr" [main.c:460]   --->   Operation 76 'load' 'p_str_15_load' <Predicate = (retval_0_i8 == 16)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_str_16_addr = getelementptr i8 %p_str_16, i64 0, i64 %j" [main.c:460]   --->   Operation 77 'getelementptr' 'p_str_16_addr' <Predicate = (retval_0_i8 == 15)> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (2.15ns)   --->   "%p_str_16_load = load i3 %p_str_16_addr" [main.c:460]   --->   Operation 78 'load' 'p_str_16_load' <Predicate = (retval_0_i8 == 15)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_str_17_addr = getelementptr i8 %p_str_17, i64 0, i64 %j" [main.c:460]   --->   Operation 79 'getelementptr' 'p_str_17_addr' <Predicate = (retval_0_i8 == 14)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (2.15ns)   --->   "%p_str_17_load = load i3 %p_str_17_addr" [main.c:460]   --->   Operation 80 'load' 'p_str_17_load' <Predicate = (retval_0_i8 == 14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_str_18_addr = getelementptr i8 %p_str_18, i64 0, i64 %j" [main.c:460]   --->   Operation 81 'getelementptr' 'p_str_18_addr' <Predicate = (retval_0_i8 == 13)> <Delay = 0.00>
ST_7 : Operation 82 [2/2] (2.15ns)   --->   "%p_str_18_load = load i3 %p_str_18_addr" [main.c:460]   --->   Operation 82 'load' 'p_str_18_load' <Predicate = (retval_0_i8 == 13)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%p_str_19_addr_1 = getelementptr i8 %p_str_19, i64 0, i64 %j" [main.c:460]   --->   Operation 83 'getelementptr' 'p_str_19_addr_1' <Predicate = (retval_0_i8 == 12)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (2.15ns)   --->   "%p_str_19_load_1 = load i3 %p_str_19_addr_1" [main.c:460]   --->   Operation 84 'load' 'p_str_19_load_1' <Predicate = (retval_0_i8 == 12)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%p_str_20_addr_1 = getelementptr i8 %p_str_20, i64 0, i64 %j" [main.c:460]   --->   Operation 85 'getelementptr' 'p_str_20_addr_1' <Predicate = (retval_0_i8 == 11)> <Delay = 0.00>
ST_7 : Operation 86 [2/2] (2.15ns)   --->   "%p_str_20_load_1 = load i3 %p_str_20_addr_1" [main.c:460]   --->   Operation 86 'load' 'p_str_20_load_1' <Predicate = (retval_0_i8 == 11)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_str_21_addr_1 = getelementptr i8 %p_str_21, i64 0, i64 %j" [main.c:460]   --->   Operation 87 'getelementptr' 'p_str_21_addr_1' <Predicate = (retval_0_i8 == 10)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (2.15ns)   --->   "%p_str_21_load_1 = load i3 %p_str_21_addr_1" [main.c:460]   --->   Operation 88 'load' 'p_str_21_load_1' <Predicate = (retval_0_i8 == 10)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%p_str_22_addr_1 = getelementptr i8 %p_str_22, i64 0, i64 %j" [main.c:460]   --->   Operation 89 'getelementptr' 'p_str_22_addr_1' <Predicate = (retval_0_i8 == 9)> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (2.15ns)   --->   "%p_str_22_load_1 = load i3 %p_str_22_addr_1" [main.c:460]   --->   Operation 90 'load' 'p_str_22_load_1' <Predicate = (retval_0_i8 == 9)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%p_str_23_addr_1 = getelementptr i8 %p_str_23, i64 0, i64 %j" [main.c:460]   --->   Operation 91 'getelementptr' 'p_str_23_addr_1' <Predicate = (retval_0_i8 == 8)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (2.15ns)   --->   "%p_str_23_load_1 = load i3 %p_str_23_addr_1" [main.c:460]   --->   Operation 92 'load' 'p_str_23_load_1' <Predicate = (retval_0_i8 == 8)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%p_str_24_addr_1 = getelementptr i8 %p_str_24, i64 0, i64 %j" [main.c:460]   --->   Operation 93 'getelementptr' 'p_str_24_addr_1' <Predicate = (retval_0_i8 == 7)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (2.15ns)   --->   "%p_str_24_load_1 = load i3 %p_str_24_addr_1" [main.c:460]   --->   Operation 94 'load' 'p_str_24_load_1' <Predicate = (retval_0_i8 == 7)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_str_19_addr = getelementptr i8 %p_str_19, i64 0, i64 %j" [main.c:460]   --->   Operation 95 'getelementptr' 'p_str_19_addr' <Predicate = (retval_0_i8 == 6)> <Delay = 0.00>
ST_7 : Operation 96 [2/2] (2.15ns)   --->   "%p_str_19_load = load i3 %p_str_19_addr" [main.c:460]   --->   Operation 96 'load' 'p_str_19_load' <Predicate = (retval_0_i8 == 6)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_str_20_addr = getelementptr i8 %p_str_20, i64 0, i64 %j" [main.c:460]   --->   Operation 97 'getelementptr' 'p_str_20_addr' <Predicate = (retval_0_i8 == 5)> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (2.15ns)   --->   "%p_str_20_load = load i3 %p_str_20_addr" [main.c:460]   --->   Operation 98 'load' 'p_str_20_load' <Predicate = (retval_0_i8 == 5)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_str_21_addr = getelementptr i8 %p_str_21, i64 0, i64 %j" [main.c:460]   --->   Operation 99 'getelementptr' 'p_str_21_addr' <Predicate = (retval_0_i8 == 4)> <Delay = 0.00>
ST_7 : Operation 100 [2/2] (2.15ns)   --->   "%p_str_21_load = load i3 %p_str_21_addr" [main.c:460]   --->   Operation 100 'load' 'p_str_21_load' <Predicate = (retval_0_i8 == 4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_str_22_addr = getelementptr i8 %p_str_22, i64 0, i64 %j" [main.c:460]   --->   Operation 101 'getelementptr' 'p_str_22_addr' <Predicate = (retval_0_i8 == 3)> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (2.15ns)   --->   "%p_str_22_load = load i3 %p_str_22_addr" [main.c:460]   --->   Operation 102 'load' 'p_str_22_load' <Predicate = (retval_0_i8 == 3)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_str_23_addr = getelementptr i8 %p_str_23, i64 0, i64 %j" [main.c:460]   --->   Operation 103 'getelementptr' 'p_str_23_addr' <Predicate = (retval_0_i8 == 2)> <Delay = 0.00>
ST_7 : Operation 104 [2/2] (2.15ns)   --->   "%p_str_23_load = load i3 %p_str_23_addr" [main.c:460]   --->   Operation 104 'load' 'p_str_23_load' <Predicate = (retval_0_i8 == 2)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%p_str_24_addr = getelementptr i8 %p_str_24, i64 0, i64 %j" [main.c:460]   --->   Operation 105 'getelementptr' 'p_str_24_addr' <Predicate = (retval_0_i8 == 1)> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (2.15ns)   --->   "%p_str_24_load = load i3 %p_str_24_addr" [main.c:460]   --->   Operation 106 'load' 'p_str_24_load' <Predicate = (retval_0_i8 == 1)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_str_25_addr = getelementptr i8 %p_str_25, i64 0, i64 %j" [main.c:460]   --->   Operation 107 'getelementptr' 'p_str_25_addr' <Predicate = (retval_0_i8 == 31) | (retval_0_i8 == 30) | (retval_0_i8 == 29) | (retval_0_i8 == 28) | (retval_0_i8 == 27) | (retval_0_i8 == 26) | (retval_0_i8 == 25) | (retval_0_i8 == 24) | (retval_0_i8 == 23) | (retval_0_i8 == 0)> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (2.15ns)   --->   "%p_str_25_load = load i3 %p_str_25_addr" [main.c:460]   --->   Operation 108 'load' 'p_str_25_load' <Predicate = (retval_0_i8 == 31) | (retval_0_i8 == 30) | (retval_0_i8 == 29) | (retval_0_i8 == 28) | (retval_0_i8 == 27) | (retval_0_i8 == 26) | (retval_0_i8 == 25) | (retval_0_i8 == 24) | (retval_0_i8 == 23) | (retval_0_i8 == 0)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>

State 8 <SV = 7> <Delay = 6.64>
ST_8 : Operation 109 [1/1] (3.56ns)   --->   "%add_ln463 = add i64 %j, i64 1" [main.c:463]   --->   Operation 109 'add' 'add_ln463' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/2] (2.15ns)   --->   "%p_str_9_load = load i3 %p_str_9_addr" [main.c:460]   --->   Operation 110 'load' 'p_str_9_load' <Predicate = (retval_0_i8 == 22)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln460_22 = trunc i8 %p_str_9_load" [main.c:460]   --->   Operation 111 'trunc' 'trunc_ln460_22' <Predicate = (retval_0_i8 == 22)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln460_21 = zext i6 %trunc_ln460_22" [main.c:460]   --->   Operation 112 'zext' 'zext_ln460_21' <Predicate = (retval_0_i8 == 22)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 113 'br' 'br_ln460' <Predicate = (retval_0_i8 == 22)> <Delay = 3.02>
ST_8 : Operation 114 [1/2] (2.15ns)   --->   "%p_str_10_load = load i3 %p_str_10_addr" [main.c:460]   --->   Operation 114 'load' 'p_str_10_load' <Predicate = (retval_0_i8 == 21)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln460_21 = trunc i8 %p_str_10_load" [main.c:460]   --->   Operation 115 'trunc' 'trunc_ln460_21' <Predicate = (retval_0_i8 == 21)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln460_20 = zext i6 %trunc_ln460_21" [main.c:460]   --->   Operation 116 'zext' 'zext_ln460_20' <Predicate = (retval_0_i8 == 21)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 117 'br' 'br_ln460' <Predicate = (retval_0_i8 == 21)> <Delay = 3.02>
ST_8 : Operation 118 [1/2] (2.15ns)   --->   "%p_str_11_load = load i3 %p_str_11_addr" [main.c:460]   --->   Operation 118 'load' 'p_str_11_load' <Predicate = (retval_0_i8 == 20)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln460_20 = trunc i8 %p_str_11_load" [main.c:460]   --->   Operation 119 'trunc' 'trunc_ln460_20' <Predicate = (retval_0_i8 == 20)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln460_19 = zext i6 %trunc_ln460_20" [main.c:460]   --->   Operation 120 'zext' 'zext_ln460_19' <Predicate = (retval_0_i8 == 20)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 121 'br' 'br_ln460' <Predicate = (retval_0_i8 == 20)> <Delay = 3.02>
ST_8 : Operation 122 [1/2] (2.15ns)   --->   "%p_str_12_load = load i3 %p_str_12_addr" [main.c:460]   --->   Operation 122 'load' 'p_str_12_load' <Predicate = (retval_0_i8 == 19)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln460_19 = trunc i8 %p_str_12_load" [main.c:460]   --->   Operation 123 'trunc' 'trunc_ln460_19' <Predicate = (retval_0_i8 == 19)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln460_18 = zext i6 %trunc_ln460_19" [main.c:460]   --->   Operation 124 'zext' 'zext_ln460_18' <Predicate = (retval_0_i8 == 19)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 125 'br' 'br_ln460' <Predicate = (retval_0_i8 == 19)> <Delay = 3.02>
ST_8 : Operation 126 [1/2] (2.15ns)   --->   "%p_str_13_load = load i3 %p_str_13_addr" [main.c:460]   --->   Operation 126 'load' 'p_str_13_load' <Predicate = (retval_0_i8 == 18)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln460_18 = trunc i8 %p_str_13_load" [main.c:460]   --->   Operation 127 'trunc' 'trunc_ln460_18' <Predicate = (retval_0_i8 == 18)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln460_17 = zext i6 %trunc_ln460_18" [main.c:460]   --->   Operation 128 'zext' 'zext_ln460_17' <Predicate = (retval_0_i8 == 18)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 129 'br' 'br_ln460' <Predicate = (retval_0_i8 == 18)> <Delay = 3.02>
ST_8 : Operation 130 [1/2] (2.15ns)   --->   "%p_str_14_load = load i3 %p_str_14_addr" [main.c:460]   --->   Operation 130 'load' 'p_str_14_load' <Predicate = (retval_0_i8 == 17)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln460_17 = trunc i8 %p_str_14_load" [main.c:460]   --->   Operation 131 'trunc' 'trunc_ln460_17' <Predicate = (retval_0_i8 == 17)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln460_16 = zext i6 %trunc_ln460_17" [main.c:460]   --->   Operation 132 'zext' 'zext_ln460_16' <Predicate = (retval_0_i8 == 17)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 133 'br' 'br_ln460' <Predicate = (retval_0_i8 == 17)> <Delay = 3.02>
ST_8 : Operation 134 [1/2] (2.15ns)   --->   "%p_str_15_load = load i3 %p_str_15_addr" [main.c:460]   --->   Operation 134 'load' 'p_str_15_load' <Predicate = (retval_0_i8 == 16)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln460_16 = trunc i8 %p_str_15_load" [main.c:460]   --->   Operation 135 'trunc' 'trunc_ln460_16' <Predicate = (retval_0_i8 == 16)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln460_15 = zext i6 %trunc_ln460_16" [main.c:460]   --->   Operation 136 'zext' 'zext_ln460_15' <Predicate = (retval_0_i8 == 16)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 137 'br' 'br_ln460' <Predicate = (retval_0_i8 == 16)> <Delay = 3.02>
ST_8 : Operation 138 [1/2] (2.15ns)   --->   "%p_str_16_load = load i3 %p_str_16_addr" [main.c:460]   --->   Operation 138 'load' 'p_str_16_load' <Predicate = (retval_0_i8 == 15)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln460_15 = trunc i8 %p_str_16_load" [main.c:460]   --->   Operation 139 'trunc' 'trunc_ln460_15' <Predicate = (retval_0_i8 == 15)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln460_14 = zext i6 %trunc_ln460_15" [main.c:460]   --->   Operation 140 'zext' 'zext_ln460_14' <Predicate = (retval_0_i8 == 15)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 141 'br' 'br_ln460' <Predicate = (retval_0_i8 == 15)> <Delay = 3.02>
ST_8 : Operation 142 [1/2] (2.15ns)   --->   "%p_str_17_load = load i3 %p_str_17_addr" [main.c:460]   --->   Operation 142 'load' 'p_str_17_load' <Predicate = (retval_0_i8 == 14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln460_14 = trunc i8 %p_str_17_load" [main.c:460]   --->   Operation 143 'trunc' 'trunc_ln460_14' <Predicate = (retval_0_i8 == 14)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln460_13 = zext i6 %trunc_ln460_14" [main.c:460]   --->   Operation 144 'zext' 'zext_ln460_13' <Predicate = (retval_0_i8 == 14)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 145 'br' 'br_ln460' <Predicate = (retval_0_i8 == 14)> <Delay = 3.02>
ST_8 : Operation 146 [1/2] (2.15ns)   --->   "%p_str_18_load = load i3 %p_str_18_addr" [main.c:460]   --->   Operation 146 'load' 'p_str_18_load' <Predicate = (retval_0_i8 == 13)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln460_13 = trunc i8 %p_str_18_load" [main.c:460]   --->   Operation 147 'trunc' 'trunc_ln460_13' <Predicate = (retval_0_i8 == 13)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln460_12 = zext i6 %trunc_ln460_13" [main.c:460]   --->   Operation 148 'zext' 'zext_ln460_12' <Predicate = (retval_0_i8 == 13)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 149 'br' 'br_ln460' <Predicate = (retval_0_i8 == 13)> <Delay = 3.02>
ST_8 : Operation 150 [1/2] (2.15ns)   --->   "%p_str_19_load_1 = load i3 %p_str_19_addr_1" [main.c:460]   --->   Operation 150 'load' 'p_str_19_load_1' <Predicate = (retval_0_i8 == 12)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln460_12 = trunc i8 %p_str_19_load_1" [main.c:460]   --->   Operation 151 'trunc' 'trunc_ln460_12' <Predicate = (retval_0_i8 == 12)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln460_11 = zext i6 %trunc_ln460_12" [main.c:460]   --->   Operation 152 'zext' 'zext_ln460_11' <Predicate = (retval_0_i8 == 12)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 153 'br' 'br_ln460' <Predicate = (retval_0_i8 == 12)> <Delay = 3.02>
ST_8 : Operation 154 [1/2] (2.15ns)   --->   "%p_str_20_load_1 = load i3 %p_str_20_addr_1" [main.c:460]   --->   Operation 154 'load' 'p_str_20_load_1' <Predicate = (retval_0_i8 == 11)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln460_11 = trunc i8 %p_str_20_load_1" [main.c:460]   --->   Operation 155 'trunc' 'trunc_ln460_11' <Predicate = (retval_0_i8 == 11)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln460_10 = zext i6 %trunc_ln460_11" [main.c:460]   --->   Operation 156 'zext' 'zext_ln460_10' <Predicate = (retval_0_i8 == 11)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 157 'br' 'br_ln460' <Predicate = (retval_0_i8 == 11)> <Delay = 3.02>
ST_8 : Operation 158 [1/2] (2.15ns)   --->   "%p_str_21_load_1 = load i3 %p_str_21_addr_1" [main.c:460]   --->   Operation 158 'load' 'p_str_21_load_1' <Predicate = (retval_0_i8 == 10)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln460_10 = trunc i8 %p_str_21_load_1" [main.c:460]   --->   Operation 159 'trunc' 'trunc_ln460_10' <Predicate = (retval_0_i8 == 10)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln460_9 = zext i6 %trunc_ln460_10" [main.c:460]   --->   Operation 160 'zext' 'zext_ln460_9' <Predicate = (retval_0_i8 == 10)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 161 'br' 'br_ln460' <Predicate = (retval_0_i8 == 10)> <Delay = 3.02>
ST_8 : Operation 162 [1/2] (2.15ns)   --->   "%p_str_22_load_1 = load i3 %p_str_22_addr_1" [main.c:460]   --->   Operation 162 'load' 'p_str_22_load_1' <Predicate = (retval_0_i8 == 9)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln460_9 = trunc i8 %p_str_22_load_1" [main.c:460]   --->   Operation 163 'trunc' 'trunc_ln460_9' <Predicate = (retval_0_i8 == 9)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln460_8 = zext i6 %trunc_ln460_9" [main.c:460]   --->   Operation 164 'zext' 'zext_ln460_8' <Predicate = (retval_0_i8 == 9)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 165 'br' 'br_ln460' <Predicate = (retval_0_i8 == 9)> <Delay = 3.02>
ST_8 : Operation 166 [1/2] (2.15ns)   --->   "%p_str_23_load_1 = load i3 %p_str_23_addr_1" [main.c:460]   --->   Operation 166 'load' 'p_str_23_load_1' <Predicate = (retval_0_i8 == 8)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln460_8 = trunc i8 %p_str_23_load_1" [main.c:460]   --->   Operation 167 'trunc' 'trunc_ln460_8' <Predicate = (retval_0_i8 == 8)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln460_7 = zext i6 %trunc_ln460_8" [main.c:460]   --->   Operation 168 'zext' 'zext_ln460_7' <Predicate = (retval_0_i8 == 8)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 169 'br' 'br_ln460' <Predicate = (retval_0_i8 == 8)> <Delay = 3.02>
ST_8 : Operation 170 [1/2] (2.15ns)   --->   "%p_str_24_load_1 = load i3 %p_str_24_addr_1" [main.c:460]   --->   Operation 170 'load' 'p_str_24_load_1' <Predicate = (retval_0_i8 == 7)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln460_7 = trunc i8 %p_str_24_load_1" [main.c:460]   --->   Operation 171 'trunc' 'trunc_ln460_7' <Predicate = (retval_0_i8 == 7)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln460_6 = zext i6 %trunc_ln460_7" [main.c:460]   --->   Operation 172 'zext' 'zext_ln460_6' <Predicate = (retval_0_i8 == 7)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 173 'br' 'br_ln460' <Predicate = (retval_0_i8 == 7)> <Delay = 3.02>
ST_8 : Operation 174 [1/2] (2.15ns)   --->   "%p_str_19_load = load i3 %p_str_19_addr" [main.c:460]   --->   Operation 174 'load' 'p_str_19_load' <Predicate = (retval_0_i8 == 6)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln460_6 = trunc i8 %p_str_19_load" [main.c:460]   --->   Operation 175 'trunc' 'trunc_ln460_6' <Predicate = (retval_0_i8 == 6)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln460_5 = zext i6 %trunc_ln460_6" [main.c:460]   --->   Operation 176 'zext' 'zext_ln460_5' <Predicate = (retval_0_i8 == 6)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 177 'br' 'br_ln460' <Predicate = (retval_0_i8 == 6)> <Delay = 3.02>
ST_8 : Operation 178 [1/2] (2.15ns)   --->   "%p_str_20_load = load i3 %p_str_20_addr" [main.c:460]   --->   Operation 178 'load' 'p_str_20_load' <Predicate = (retval_0_i8 == 5)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln460_5 = trunc i8 %p_str_20_load" [main.c:460]   --->   Operation 179 'trunc' 'trunc_ln460_5' <Predicate = (retval_0_i8 == 5)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln460_4 = zext i6 %trunc_ln460_5" [main.c:460]   --->   Operation 180 'zext' 'zext_ln460_4' <Predicate = (retval_0_i8 == 5)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 181 'br' 'br_ln460' <Predicate = (retval_0_i8 == 5)> <Delay = 3.02>
ST_8 : Operation 182 [1/2] (2.15ns)   --->   "%p_str_21_load = load i3 %p_str_21_addr" [main.c:460]   --->   Operation 182 'load' 'p_str_21_load' <Predicate = (retval_0_i8 == 4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln460_4 = trunc i8 %p_str_21_load" [main.c:460]   --->   Operation 183 'trunc' 'trunc_ln460_4' <Predicate = (retval_0_i8 == 4)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln460_3 = zext i6 %trunc_ln460_4" [main.c:460]   --->   Operation 184 'zext' 'zext_ln460_3' <Predicate = (retval_0_i8 == 4)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 185 'br' 'br_ln460' <Predicate = (retval_0_i8 == 4)> <Delay = 3.02>
ST_8 : Operation 186 [1/2] (2.15ns)   --->   "%p_str_22_load = load i3 %p_str_22_addr" [main.c:460]   --->   Operation 186 'load' 'p_str_22_load' <Predicate = (retval_0_i8 == 3)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln460_3 = trunc i8 %p_str_22_load" [main.c:460]   --->   Operation 187 'trunc' 'trunc_ln460_3' <Predicate = (retval_0_i8 == 3)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln460_2 = zext i6 %trunc_ln460_3" [main.c:460]   --->   Operation 188 'zext' 'zext_ln460_2' <Predicate = (retval_0_i8 == 3)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 189 'br' 'br_ln460' <Predicate = (retval_0_i8 == 3)> <Delay = 3.02>
ST_8 : Operation 190 [1/2] (2.15ns)   --->   "%p_str_23_load = load i3 %p_str_23_addr" [main.c:460]   --->   Operation 190 'load' 'p_str_23_load' <Predicate = (retval_0_i8 == 2)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln460_2 = trunc i8 %p_str_23_load" [main.c:460]   --->   Operation 191 'trunc' 'trunc_ln460_2' <Predicate = (retval_0_i8 == 2)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln460_1 = zext i6 %trunc_ln460_2" [main.c:460]   --->   Operation 192 'zext' 'zext_ln460_1' <Predicate = (retval_0_i8 == 2)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 193 'br' 'br_ln460' <Predicate = (retval_0_i8 == 2)> <Delay = 3.02>
ST_8 : Operation 194 [1/2] (2.15ns)   --->   "%p_str_24_load = load i3 %p_str_24_addr" [main.c:460]   --->   Operation 194 'load' 'p_str_24_load' <Predicate = (retval_0_i8 == 1)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln460_1 = trunc i8 %p_str_24_load" [main.c:460]   --->   Operation 195 'trunc' 'trunc_ln460_1' <Predicate = (retval_0_i8 == 1)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln460 = zext i6 %trunc_ln460_1" [main.c:460]   --->   Operation 196 'zext' 'zext_ln460' <Predicate = (retval_0_i8 == 1)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 197 'br' 'br_ln460' <Predicate = (retval_0_i8 == 1)> <Delay = 3.02>
ST_8 : Operation 198 [1/2] (2.15ns)   --->   "%p_str_25_load = load i3 %p_str_25_addr" [main.c:460]   --->   Operation 198 'load' 'p_str_25_load' <Predicate = (retval_0_i8 == 31) | (retval_0_i8 == 30) | (retval_0_i8 == 29) | (retval_0_i8 == 28) | (retval_0_i8 == 27) | (retval_0_i8 == 26) | (retval_0_i8 == 25) | (retval_0_i8 == 24) | (retval_0_i8 == 23) | (retval_0_i8 == 0)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 6> <ROM>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln460 = trunc i8 %p_str_25_load" [main.c:460]   --->   Operation 199 'trunc' 'trunc_ln460' <Predicate = (retval_0_i8 == 31) | (retval_0_i8 == 30) | (retval_0_i8 == 29) | (retval_0_i8 == 28) | (retval_0_i8 == 27) | (retval_0_i8 == 26) | (retval_0_i8 == 25) | (retval_0_i8 == 24) | (retval_0_i8 == 23) | (retval_0_i8 == 0)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (3.02ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 200 'br' 'br_ln460' <Predicate = (retval_0_i8 == 31) | (retval_0_i8 == 30) | (retval_0_i8 == 29) | (retval_0_i8 == 28) | (retval_0_i8 == 27) | (retval_0_i8 == 26) | (retval_0_i8 == 25) | (retval_0_i8 == 24) | (retval_0_i8 == 23) | (retval_0_i8 == 0)> <Delay = 3.02>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%empty = phi i7 %trunc_ln460, void, i7 %zext_ln460, void, i7 %zext_ln460_1, void, i7 %zext_ln460_2, void, i7 %zext_ln460_3, void, i7 %zext_ln460_4, void, i7 %zext_ln460_5, void, i7 %zext_ln460_6, void, i7 %zext_ln460_7, void, i7 %zext_ln460_8, void, i7 %zext_ln460_9, void, i7 %zext_ln460_10, void, i7 %zext_ln460_11, void, i7 %zext_ln460_12, void, i7 %zext_ln460_13, void, i7 %zext_ln460_14, void, i7 %zext_ln460_15, void, i7 %zext_ln460_16, void, i7 %zext_ln460_17, void, i7 %zext_ln460_18, void, i7 %zext_ln460_19, void, i7 %zext_ln460_20, void, i7 %zext_ln460_21, void" [main.c:460]   --->   Operation 201 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (1.46ns)   --->   "%icmp_ln460 = icmp_eq  i7 %empty, i7 0" [main.c:460]   --->   Operation 202 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %icmp_ln460, void, void %cat.exit.loopexit" [main.c:460]   --->   Operation 203 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%i_2 = phi i4 %add_ln462, void, i4 %trunc_ln457, void %len.exit.i" [main.c:462]   --->   Operation 204 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str5"   --->   Operation 205 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln458 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [main.c:458]   --->   Operation 206 'specloopname' 'specloopname_ln458' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%i_2_cast1 = zext i4 %i_2" [main.c:462]   --->   Operation 207 'zext' 'i_2_cast1' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%bits_addr_1 = getelementptr i7 %bits, i64 0, i64 %i_2_cast1" [main.c:461]   --->   Operation 208 'getelementptr' 'bits_addr_1' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (2.15ns)   --->   "%store_ln461 = store i7 %empty, i4 %bits_addr_1" [main.c:461]   --->   Operation 209 'store' 'store_ln461' <Predicate = (!icmp_ln460)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_9 : Operation 210 [1/1] (1.77ns)   --->   "%add_ln462 = add i4 %i_2, i4 1" [main.c:462]   --->   Operation 210 'add' 'add_ln462' <Predicate = (!icmp_ln460)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln460 = br void" [main.c:460]   --->   Operation 211 'br' 'br_ln460' <Predicate = (!icmp_ln460)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cat.exit"   --->   Operation 212 'br' 'br_ln0' <Predicate = (icmp_ln319)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln318 = br void" [main.c:318]   --->   Operation 213 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', main.c:322) with incoming values : ('add_ln322', main.c:322) [39]  (1.61 ns)

 <State 2>: 3.56ns
The critical path consists of the following:
	'phi' operation ('i', main.c:322) with incoming values : ('add_ln322', main.c:322) [39]  (0 ns)
	'add' operation ('add_ln322', main.c:322) [40]  (3.56 ns)

 <State 3>: 5.18ns
The critical path consists of the following:
	'load' operation ('oneHex', main.c:318) on array 'string_r' [42]  (2.15 ns)
	multiplexor before 'phi' operation ('retval_0_i8') [97]  (3.03 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i', main.c:450) with incoming values : ('add_ln450', main.c:450) [100]  (0 ns)
	'getelementptr' operation ('bits_addr', main.c:449) [103]  (0 ns)
	'load' operation ('bits_load', main.c:449) on array 'bits' [104]  (2.15 ns)

 <State 5>: 3.62ns
The critical path consists of the following:
	'load' operation ('bits_load', main.c:449) on array 'bits' [104]  (2.15 ns)
	'icmp' operation ('icmp_ln449', main.c:449) [105]  (1.47 ns)

 <State 6>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', main.c:463) with incoming values : ('add_ln463', main.c:463) [114]  (1.61 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'phi' operation ('j', main.c:463) with incoming values : ('add_ln463', main.c:463) [114]  (0 ns)
	'getelementptr' operation ('p_str_9_addr', main.c:460) [121]  (0 ns)
	'load' operation ('p_str_9_load', main.c:460) on array 'p_str_9' [122]  (2.15 ns)

 <State 8>: 6.65ns
The critical path consists of the following:
	'load' operation ('p_str_9_load', main.c:460) on array 'p_str_9' [122]  (2.15 ns)
	multiplexor before 'phi' operation ('empty', main.c:460) with incoming values : ('zext_ln460_21', main.c:460) ('zext_ln460_20', main.c:460) ('zext_ln460_19', main.c:460) ('zext_ln460_18', main.c:460) ('zext_ln460_17', main.c:460) ('zext_ln460_16', main.c:460) ('zext_ln460_15', main.c:460) ('zext_ln460_14', main.c:460) ('zext_ln460_13', main.c:460) ('zext_ln460_12', main.c:460) ('zext_ln460_11', main.c:460) ('zext_ln460_10', main.c:460) ('zext_ln460_9', main.c:460) ('zext_ln460_8', main.c:460) ('zext_ln460_7', main.c:460) ('zext_ln460_6', main.c:460) ('zext_ln460_5', main.c:460) ('zext_ln460_4', main.c:460) ('zext_ln460_3', main.c:460) ('zext_ln460_2', main.c:460) ('zext_ln460_1', main.c:460) ('zext_ln460', main.c:460) ('trunc_ln460', main.c:460) [258]  (3.03 ns)
	'phi' operation ('empty', main.c:460) with incoming values : ('zext_ln460_21', main.c:460) ('zext_ln460_20', main.c:460) ('zext_ln460_19', main.c:460) ('zext_ln460_18', main.c:460) ('zext_ln460_17', main.c:460) ('zext_ln460_16', main.c:460) ('zext_ln460_15', main.c:460) ('zext_ln460_14', main.c:460) ('zext_ln460_13', main.c:460) ('zext_ln460_12', main.c:460) ('zext_ln460_11', main.c:460) ('zext_ln460_10', main.c:460) ('zext_ln460_9', main.c:460) ('zext_ln460_8', main.c:460) ('zext_ln460_7', main.c:460) ('zext_ln460_6', main.c:460) ('zext_ln460_5', main.c:460) ('zext_ln460_4', main.c:460) ('zext_ln460_3', main.c:460) ('zext_ln460_2', main.c:460) ('zext_ln460_1', main.c:460) ('zext_ln460', main.c:460) ('trunc_ln460', main.c:460) [258]  (0 ns)
	'icmp' operation ('icmp_ln460', main.c:460) [259]  (1.47 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i', main.c:462) with incoming values : ('trunc_ln457', main.c:457) ('add_ln462', main.c:462) [115]  (0 ns)
	'getelementptr' operation ('bits_addr_1', main.c:461) [263]  (0 ns)
	'store' operation ('store_ln461', main.c:461) of variable 'empty', main.c:460 on array 'bits' [264]  (2.15 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
