{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 14:44:38 2013 " "Info: Processing started: Tue Aug 20 14:44:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist miniula -c miniula " "Info: Command: quartus_map --generate_functional_sim_netlist miniula -c miniula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic " "Info: Found design unit 1: logic" {  } { { "logic.vhd" "" { Text "C:/Users/labhw.DCOMP/Desktop/miniula/logic.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 logic-body " "Info: Found design unit 2: logic-body" {  } { { "logic.vhd" "" { Text "C:/Users/labhw.DCOMP/Desktop/miniula/logic.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file miniula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miniula-arch " "Info: Found design unit 1: miniula-arch" {  } { { "miniula.vhd" "" { Text "C:/Users/labhw.DCOMP/Desktop/miniula/miniula.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 miniula " "Info: Found entity 1: miniula" {  } { { "miniula.vhd" "" { Text "C:/Users/labhw.DCOMP/Desktop/miniula/miniula.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file arith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arith " "Info: Found design unit 1: arith" {  } { { "arith.vhd" "" { Text "C:/Users/labhw.DCOMP/Desktop/miniula/arith.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 arith-body " "Info: Found design unit 2: arith-body" {  } { { "arith.vhd" "" { Text "C:/Users/labhw.DCOMP/Desktop/miniula/arith.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "util.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 util " "Info: Found design unit 1: util" {  } { { "util.vhd" "" { Text "C:/Users/labhw.DCOMP/Desktop/miniula/util.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 util-body " "Info: Found design unit 2: util-body" {  } { { "util.vhd" "" { Text "C:/Users/labhw.DCOMP/Desktop/miniula/util.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniula " "Info: Elaborating entity \"miniula\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 14:44:40 2013 " "Info: Processing ended: Tue Aug 20 14:44:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
