<!doctype html>
<html class="no-js" lang="en" data-content_root="../../../../">
  <head><meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../../../../genindex.html"><link rel="search" title="Search" href="../../../../search.html"><link rel="next" title="mlir.dialects._arith_enum_gen" href="../_arith_enum_gen/index.html"><link rel="prev" title="mlir.dialects._amdgpu_enum_gen" href="../_amdgpu_enum_gen/index.html">

    <!-- Generated with Sphinx 8.1.3 and Furo 2025.09.25 -->
        <title>mlir.dialects._amdgpu_ops_gen - MLIR Python bindings documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=d111a655" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/styles/furo.css?v=580074bf" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/graphviz.css?v=4ae1632d" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/styles/furo-extensions.css?v=8dab3a3b" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/ignore_highlight_err.css?v=07bcfcf5" />
    
    


<style>
  body {
    --color-code-background: #f2f2f2;
  --color-code-foreground: #1e1e1e;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
      }
    }
  }
</style></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation" aria-label="Toggle site navigation sidebar">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc" aria-label="Toggle table of contents sidebar">
<label class="overlay sidebar-overlay" for="__navigation"></label>
<label class="overlay toc-overlay" for="__toc"></label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <span class="icon"><svg><use href="#svg-menu"></use></svg></span>
      </label>
    </div>
    <div class="header-center">
      <a href="../../../../index.html"><div class="brand">MLIR Python bindings  documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle" aria-label="Toggle Light / Dark / Auto color theme">
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <span class="icon"><svg><use href="#svg-toc"></use></svg></span>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../../../index.html">
  
  <span class="sidebar-brand-text">MLIR Python bindings  documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../../../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul class="current">
<li class="toctree-l1 current has-children"><a class="reference internal" href="../../index.html">mlir namespace</a><input aria-label="Toggle navigation of mlir namespace" checked="" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/dialects/pdl/index.html">mlir._mlir_libs._mlir.dialects.pdl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/dialects/quant/index.html">mlir._mlir_libs._mlir.dialects.quant</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/dialects/transform/index.html">mlir._mlir_libs._mlir.dialects.transform</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../_mlir_libs/_mlir/index.html">mlir._mlir_libs._mlir</a><input aria-label="Toggle navigation of mlir._mlir_libs._mlir" class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlir/ir/index.html">mlir._mlir_libs._mlir.ir</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlir/passmanager/index.html">mlir._mlir_libs._mlir.passmanager</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlir/rewrite/index.html">mlir._mlir_libs._mlir.rewrite</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/ir/index.html">mlir._mlir_libs._mlir.ir</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/passmanager/index.html">mlir._mlir_libs._mlir.passmanager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/rewrite/index.html">mlir._mlir_libs._mlir.rewrite</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlirExecutionEngine/index.html">mlir._mlir_libs._mlirExecutionEngine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlirPythonTestNanobind/index.html">mlir._mlir_libs._mlirPythonTestNanobind</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../_mlir_libs/index.html">mlir._mlir_libs</a><input aria-label="Toggle navigation of mlir._mlir_libs" class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3 has-children"><a class="reference internal" href="../../_mlir_libs/_mlir/index.html">mlir._mlir_libs._mlir</a><input aria-label="Toggle navigation of mlir._mlir_libs._mlir" class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../../_mlir_libs/_mlir/ir/index.html">mlir._mlir_libs._mlir.ir</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../_mlir_libs/_mlir/passmanager/index.html">mlir._mlir_libs._mlir.passmanager</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../_mlir_libs/_mlir/rewrite/index.html">mlir._mlir_libs._mlir.rewrite</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlirExecutionEngine/index.html">mlir._mlir_libs._mlirExecutionEngine</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlirPythonTestNanobind/index.html">mlir._mlir_libs._mlirPythonTestNanobind</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../_acc_ops_gen/index.html">mlir.dialects._acc_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_affine_enum_gen/index.html">mlir.dialects._affine_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_affine_ops_gen/index.html">mlir.dialects._affine_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_amdgpu_enum_gen/index.html">mlir.dialects._amdgpu_enum_gen</a></li>
<li class="toctree-l2 current current-page"><a class="current reference internal" href="#">mlir.dialects._amdgpu_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_arith_enum_gen/index.html">mlir.dialects._arith_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_arith_ops_gen/index.html">mlir.dialects._arith_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_async_ops_gen/index.html">mlir.dialects._async_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_bufferization_enum_gen/index.html">mlir.dialects._bufferization_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_bufferization_ops_gen/index.html">mlir.dialects._bufferization_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_bufferization_transform_ops_gen/index.html">mlir.dialects._bufferization_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_builtin_ops_gen/index.html">mlir.dialects._builtin_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_cf_ops_gen/index.html">mlir.dialects._cf_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_complex_ops_gen/index.html">mlir.dialects._complex_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_emitc_ops_gen/index.html">mlir.dialects._emitc_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_func_ops_gen/index.html">mlir.dialects._func_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_gpu_enum_gen/index.html">mlir.dialects._gpu_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_gpu_ops_gen/index.html">mlir.dialects._gpu_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_gpu_transform_ops_gen/index.html">mlir.dialects._gpu_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_index_enum_gen/index.html">mlir.dialects._index_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_index_ops_gen/index.html">mlir.dialects._index_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_irdl_enum_gen/index.html">mlir.dialects._irdl_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_irdl_ops_gen/index.html">mlir.dialects._irdl_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_linalg_enum_gen/index.html">mlir.dialects._linalg_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_linalg_ops_gen/index.html">mlir.dialects._linalg_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_llvm_enum_gen/index.html">mlir.dialects._llvm_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_llvm_ops_gen/index.html">mlir.dialects._llvm_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_loop_transform_ops_gen/index.html">mlir.dialects._loop_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_math_ops_gen/index.html">mlir.dialects._math_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_memref_ops_gen/index.html">mlir.dialects._memref_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_memref_transform_ops_gen/index.html">mlir.dialects._memref_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_ml_program_ops_gen/index.html">mlir.dialects._ml_program_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvgpu_enum_gen/index.html">mlir.dialects._nvgpu_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvgpu_ops_gen/index.html">mlir.dialects._nvgpu_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvgpu_transform_ops_gen/index.html">mlir.dialects._nvgpu_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvvm_enum_gen/index.html">mlir.dialects._nvvm_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvvm_ops_gen/index.html">mlir.dialects._nvvm_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_ods_common/index.html">mlir.dialects._ods_common</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_omp_ops_gen/index.html">mlir.dialects._omp_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_pdl_ops_gen/index.html">mlir.dialects._pdl_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_python_test_ops_gen/index.html">mlir.dialects._python_test_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_rocdl_ops_gen/index.html">mlir.dialects._rocdl_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_scf_ops_gen/index.html">mlir.dialects._scf_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_shape_ops_gen/index.html">mlir.dialects._shape_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_shard_enum_gen/index.html">mlir.dialects._shard_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_shard_ops_gen/index.html">mlir.dialects._shard_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_smt_enum_gen/index.html">mlir.dialects._smt_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_smt_ops_gen/index.html">mlir.dialects._smt_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_sparse_tensor_enum_gen/index.html">mlir.dialects._sparse_tensor_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_sparse_tensor_ops_gen/index.html">mlir.dialects._sparse_tensor_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_sparse_tensor_transform_ops_gen/index.html">mlir.dialects._sparse_tensor_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_spirv_ops_gen/index.html">mlir.dialects._spirv_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_structured_transform_enum_gen/index.html">mlir.dialects._structured_transform_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_structured_transform_ops_gen/index.html">mlir.dialects._structured_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_tensor_ops_gen/index.html">mlir.dialects._tensor_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_tensor_transform_ops_gen/index.html">mlir.dialects._tensor_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_tosa_ops_gen/index.html">mlir.dialects._tosa_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_debug_extension_ops_gen/index.html">mlir.dialects._transform_debug_extension_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_enum_gen/index.html">mlir.dialects._transform_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_ops_gen/index.html">mlir.dialects._transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_pdl_extension_ops_gen/index.html">mlir.dialects._transform_pdl_extension_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_smt_extension_ops_gen/index.html">mlir.dialects._transform_smt_extension_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_tune_extension_ops_gen/index.html">mlir.dialects._transform_tune_extension_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_ub_ops_gen/index.html">mlir.dialects._ub_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_vector_enum_gen/index.html">mlir.dialects._vector_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_vector_ops_gen/index.html">mlir.dialects._vector_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_vector_transform_enum_gen/index.html">mlir.dialects._vector_transform_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_vector_transform_ops_gen/index.html">mlir.dialects._vector_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_xegpu_transform_ops_gen/index.html">mlir.dialects._xegpu_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../affine/index.html">mlir.dialects.affine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../amdgpu/index.html">mlir.dialects.amdgpu</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arith/index.html">mlir.dialects.arith</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../async_dialect/index.html">mlir.dialects.async_dialect</a><input aria-label="Toggle navigation of mlir.dialects.async_dialect" class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../async_dialect/passes/index.html">mlir.dialects.async_dialect.passes</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../async_dialect/passes/index.html">mlir.dialects.async_dialect.passes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bufferization/index.html">mlir.dialects.bufferization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../builtin/index.html">mlir.dialects.builtin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cf/index.html">mlir.dialects.cf</a></li>
<li class="toctree-l2"><a class="reference internal" href="../complex/index.html">mlir.dialects.complex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../emitc/index.html">mlir.dialects.emitc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../func/index.html">mlir.dialects.func</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../gpu/index.html">mlir.dialects.gpu</a><input aria-label="Toggle navigation of mlir.dialects.gpu" class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../gpu/passes/index.html">mlir.dialects.gpu.passes</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../gpu/passes/index.html">mlir.dialects.gpu.passes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index/index.html">mlir.dialects.index</a></li>
<li class="toctree-l2"><a class="reference internal" href="../irdl/index.html">mlir.dialects.irdl</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../linalg/index.html">mlir.dialects.linalg</a><input aria-label="Toggle navigation of mlir.dialects.linalg" class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3 has-children"><a class="reference internal" href="../linalg/opdsl/index.html">mlir.dialects.linalg.opdsl</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl" class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/dump_oplib/index.html">mlir.dialects.linalg.opdsl.dump_oplib</a></li>
<li class="toctree-l4 has-children"><a class="reference internal" href="../linalg/opdsl/lang/index.html">mlir.dialects.linalg.opdsl.lang</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.lang" class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/affine/index.html">mlir.dialects.linalg.opdsl.lang.affine</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/comprehension/index.html">mlir.dialects.linalg.opdsl.lang.comprehension</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/config/index.html">mlir.dialects.linalg.opdsl.lang.config</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/dsl/index.html">mlir.dialects.linalg.opdsl.lang.dsl</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/emitter/index.html">mlir.dialects.linalg.opdsl.lang.emitter</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/scalar_expr/index.html">mlir.dialects.linalg.opdsl.lang.scalar_expr</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/types/index.html">mlir.dialects.linalg.opdsl.lang.types</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/yaml_helper/index.html">mlir.dialects.linalg.opdsl.lang.yaml_helper</a></li>
</ul>
</li>
<li class="toctree-l4 has-children"><a class="reference internal" href="../linalg/opdsl/ops/index.html">mlir.dialects.linalg.opdsl.ops</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.ops" class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/ops/core_named_ops/index.html">mlir.dialects.linalg.opdsl.ops.core_named_ops</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/passes/index.html">mlir.dialects.linalg.passes</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/dump_oplib/index.html">mlir.dialects.linalg.opdsl.dump_oplib</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../linalg/opdsl/index.html">mlir.dialects.linalg.opdsl</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl" class="toctree-checkbox" id="toctree-checkbox-11" name="toctree-checkbox-11" role="switch" type="checkbox"/><label for="toctree-checkbox-11"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/dump_oplib/index.html">mlir.dialects.linalg.opdsl.dump_oplib</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../linalg/opdsl/lang/index.html">mlir.dialects.linalg.opdsl.lang</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.lang" class="toctree-checkbox" id="toctree-checkbox-12" name="toctree-checkbox-12" role="switch" type="checkbox"/><label for="toctree-checkbox-12"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/affine/index.html">mlir.dialects.linalg.opdsl.lang.affine</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/comprehension/index.html">mlir.dialects.linalg.opdsl.lang.comprehension</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/config/index.html">mlir.dialects.linalg.opdsl.lang.config</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/dsl/index.html">mlir.dialects.linalg.opdsl.lang.dsl</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/emitter/index.html">mlir.dialects.linalg.opdsl.lang.emitter</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/scalar_expr/index.html">mlir.dialects.linalg.opdsl.lang.scalar_expr</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/types/index.html">mlir.dialects.linalg.opdsl.lang.types</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/yaml_helper/index.html">mlir.dialects.linalg.opdsl.lang.yaml_helper</a></li>
</ul>
</li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../linalg/opdsl/ops/index.html">mlir.dialects.linalg.opdsl.ops</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.ops" class="toctree-checkbox" id="toctree-checkbox-13" name="toctree-checkbox-13" role="switch" type="checkbox"/><label for="toctree-checkbox-13"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/ops/core_named_ops/index.html">mlir.dialects.linalg.opdsl.ops.core_named_ops</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/affine/index.html">mlir.dialects.linalg.opdsl.lang.affine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/comprehension/index.html">mlir.dialects.linalg.opdsl.lang.comprehension</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/config/index.html">mlir.dialects.linalg.opdsl.lang.config</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/dsl/index.html">mlir.dialects.linalg.opdsl.lang.dsl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/emitter/index.html">mlir.dialects.linalg.opdsl.lang.emitter</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../linalg/opdsl/lang/index.html">mlir.dialects.linalg.opdsl.lang</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.lang" class="toctree-checkbox" id="toctree-checkbox-14" name="toctree-checkbox-14" role="switch" type="checkbox"/><label for="toctree-checkbox-14"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/affine/index.html">mlir.dialects.linalg.opdsl.lang.affine</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/comprehension/index.html">mlir.dialects.linalg.opdsl.lang.comprehension</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/config/index.html">mlir.dialects.linalg.opdsl.lang.config</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/dsl/index.html">mlir.dialects.linalg.opdsl.lang.dsl</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/emitter/index.html">mlir.dialects.linalg.opdsl.lang.emitter</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/scalar_expr/index.html">mlir.dialects.linalg.opdsl.lang.scalar_expr</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/types/index.html">mlir.dialects.linalg.opdsl.lang.types</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/yaml_helper/index.html">mlir.dialects.linalg.opdsl.lang.yaml_helper</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/scalar_expr/index.html">mlir.dialects.linalg.opdsl.lang.scalar_expr</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/types/index.html">mlir.dialects.linalg.opdsl.lang.types</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/yaml_helper/index.html">mlir.dialects.linalg.opdsl.lang.yaml_helper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/ops/core_named_ops/index.html">mlir.dialects.linalg.opdsl.ops.core_named_ops</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../linalg/opdsl/ops/index.html">mlir.dialects.linalg.opdsl.ops</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.ops" class="toctree-checkbox" id="toctree-checkbox-15" name="toctree-checkbox-15" role="switch" type="checkbox"/><label for="toctree-checkbox-15"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/ops/core_named_ops/index.html">mlir.dialects.linalg.opdsl.ops.core_named_ops</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/passes/index.html">mlir.dialects.linalg.passes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../llvm/index.html">mlir.dialects.llvm</a></li>
<li class="toctree-l2"><a class="reference internal" href="../math/index.html">mlir.dialects.math</a></li>
<li class="toctree-l2"><a class="reference internal" href="../memref/index.html">mlir.dialects.memref</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ml_program/index.html">mlir.dialects.ml_program</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nvgpu/index.html">mlir.dialects.nvgpu</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nvvm/index.html">mlir.dialects.nvvm</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openacc/index.html">mlir.dialects.openacc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openmp/index.html">mlir.dialects.openmp</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pdl/index.html">mlir.dialects.pdl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../python_test/index.html">mlir.dialects.python_test</a></li>
<li class="toctree-l2"><a class="reference internal" href="../quant/index.html">mlir.dialects.quant</a></li>
<li class="toctree-l2"><a class="reference internal" href="../rocdl/index.html">mlir.dialects.rocdl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scf/index.html">mlir.dialects.scf</a></li>
<li class="toctree-l2"><a class="reference internal" href="../shape/index.html">mlir.dialects.shape</a></li>
<li class="toctree-l2"><a class="reference internal" href="../shard/index.html">mlir.dialects.shard</a></li>
<li class="toctree-l2"><a class="reference internal" href="../smt/index.html">mlir.dialects.smt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparse_tensor/index.html">mlir.dialects.sparse_tensor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spirv/index.html">mlir.dialects.spirv</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tensor/index.html">mlir.dialects.tensor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tosa/index.html">mlir.dialects.tosa</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/bufferization/index.html">mlir.dialects.transform.bufferization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/debug/index.html">mlir.dialects.transform.debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/extras/index.html">mlir.dialects.transform.extras</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/gpu/index.html">mlir.dialects.transform.gpu</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../transform/index.html">mlir.dialects.transform</a><input aria-label="Toggle navigation of mlir.dialects.transform" class="toctree-checkbox" id="toctree-checkbox-16" name="toctree-checkbox-16" role="switch" type="checkbox"/><label for="toctree-checkbox-16"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../transform/bufferization/index.html">mlir.dialects.transform.bufferization</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/debug/index.html">mlir.dialects.transform.debug</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/extras/index.html">mlir.dialects.transform.extras</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/gpu/index.html">mlir.dialects.transform.gpu</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/interpreter/index.html">mlir.dialects.transform.interpreter</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/loop/index.html">mlir.dialects.transform.loop</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/memref/index.html">mlir.dialects.transform.memref</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/nvgpu/index.html">mlir.dialects.transform.nvgpu</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/pdl/index.html">mlir.dialects.transform.pdl</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/smt/index.html">mlir.dialects.transform.smt</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/sparse_tensor/index.html">mlir.dialects.transform.sparse_tensor</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/structured/index.html">mlir.dialects.transform.structured</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/tensor/index.html">mlir.dialects.transform.tensor</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/tune/index.html">mlir.dialects.transform.tune</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/vector/index.html">mlir.dialects.transform.vector</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/xegpu/index.html">mlir.dialects.transform.xegpu</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../transform/interpreter/index.html">mlir.dialects.transform.interpreter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/loop/index.html">mlir.dialects.transform.loop</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/memref/index.html">mlir.dialects.transform.memref</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/nvgpu/index.html">mlir.dialects.transform.nvgpu</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/pdl/index.html">mlir.dialects.transform.pdl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/smt/index.html">mlir.dialects.transform.smt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/sparse_tensor/index.html">mlir.dialects.transform.sparse_tensor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/structured/index.html">mlir.dialects.transform.structured</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/tensor/index.html">mlir.dialects.transform.tensor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/tune/index.html">mlir.dialects.transform.tune</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/vector/index.html">mlir.dialects.transform.vector</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/xegpu/index.html">mlir.dialects.transform.xegpu</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ub/index.html">mlir.dialects.ub</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vector/index.html">mlir.dialects.vector</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../execution_engine/index.html">mlir.execution_engine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../extras/meta/index.html">mlir.extras.meta</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../extras/types/index.html">mlir.extras.types</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ir/index.html">mlir.ir</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../passmanager/index.html">mlir.passmanager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../rewrite/index.html">mlir.rewrite</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../runtime/index.html">mlir.runtime</a><input aria-label="Toggle navigation of mlir.runtime" class="toctree-checkbox" id="toctree-checkbox-17" name="toctree-checkbox-17" role="switch" type="checkbox"/><label for="toctree-checkbox-17"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../runtime/np_to_memref/index.html">mlir.runtime.np_to_memref</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../runtime/np_to_memref/index.html">mlir.runtime.np_to_memref</a></li>
</ul>
</li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="../../../../_sources/autoapi/mlir/dialects/_amdgpu_ops_gen/index.rst.txt" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div>
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle" aria-label="Toggle Light / Dark / Auto color theme">
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <span class="icon"><svg><use href="#svg-toc"></use></svg></span>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="module-mlir.dialects._amdgpu_ops_gen">
<span id="mlir-dialects-amdgpu-ops-gen"></span><h1>mlir.dialects._amdgpu_ops_gen<a class="headerlink" href="#module-mlir.dialects._amdgpu_ops_gen" title="Link to this heading">¶</a></h1>
<section id="attributes">
<h2>Attributes<a class="headerlink" href="#attributes" title="Link to this heading">¶</a></h2>
<div class="table-wrapper autosummary longtable docutils container">
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="classes">
<h2>Classes<a class="headerlink" href="#classes" title="Link to this heading">¶</a></h2>
<div class="table-wrapper autosummary longtable docutils container">
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._Dialect" title="mlir.dialects._amdgpu_ops_gen._Dialect"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_Dialect</span></code></a></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp" title="mlir.dialects._amdgpu_ops_gen.DPPOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">DPPOp</span></code></a></p></td>
<td><p>This operation represents DPP functionality in a GPU program.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op" title="mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op"><code class="xref py py-obj docutils literal notranslate"><span class="pre">ExtPackedFp8Op</span></code></a></p></td>
<td><p>Extend one or two 8-bit floats in <code class="docutils literal notranslate"><span class="pre">source[index]</span></code> to a 32-bit float or</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp" title="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">FatRawBufferCastOp</span></code></a></p></td>
<td><p>Wraps the memory pointed to by <code class="docutils literal notranslate"><span class="pre">source</span></code> as a raw buffer fat pointer, or,</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp" title="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">GatherToLDSOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.gather_to_lds</span></code> op is a wrapper around the <code class="docutils literal notranslate"><span class="pre">global_load_lds</span></code> instructions.</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.LDSBarrierOp" title="mlir.dialects._amdgpu_ops_gen.LDSBarrierOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">LDSBarrierOp</span></code></a></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">amdgpu.lds_barrier</span></code> is both a barrier (all workitems in a workgroup must reach</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp" title="mlir.dialects._amdgpu_ops_gen.MFMAOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MFMAOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.mfma</span></code> op is an MLIR wrapper around intrinsics</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp" title="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MakeDmaBaseOp</span></code></a></p></td>
<td><p>This operation creates a pair of addresses that will be used by tensor_load_to_lds</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp" title="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp</span></code></a></p></td>
<td><p>Make all descriptor groups needed by tensor memory operations.</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp" title="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp</span></code></a></p></td>
<td><p>This operation creates a pair of addresses that will be used by <code class="docutils literal notranslate"><span class="pre">tensor_load_to_lds</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp" title="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MemoryCounterWaitOp</span></code></a></p></td>
<td><p>Wait for the specified counters to be less-than or equal-to the provided</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp" title="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">PackedScaledTruncOp</span></code></a></p></td>
<td><p>Scale and round the inputs <code class="docutils literal notranslate"><span class="pre">source</span></code> (which is undefined if not</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op" title="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op"><code class="xref py py-obj docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op</span></code></a></p></td>
<td><p>Round the input <code class="docutils literal notranslate"><span class="pre">source</span></code>, adding in <code class="docutils literal notranslate"><span class="pre">stochiasticParam</span></code>, and place it into</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op" title="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op"><code class="xref py py-obj docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op</span></code></a></p></td>
<td><p>Round the inputs <code class="docutils literal notranslate"><span class="pre">sourceA</span></code> and <code class="docutils literal notranslate"><span class="pre">sourceB</span></code> (which is undefined if not</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp" title="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">PermlaneSwapOp</span></code></a></p></td>
<td><p>High-level wrapper on <code class="docutils literal notranslate"><span class="pre">rocdl.permlane{16,32}.swap</span></code> variants for permutations</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_cmpswap</span></code> op is a wrapper around the</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_fadd</span></code> op is a wrapper around the</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_fmax</span></code> op is a wrapper around the</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_smax</span></code> op is a wrapper around the</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_umin</span></code> op is a wrapper around the</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">RawBufferLoadOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_load</span></code> op is a wrapper around the buffer load intrinsics</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">RawBufferStoreOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_store</span></code> op is a wrapper around the buffer store</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp" title="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp</span></code></a></p></td>
<td><p>Extend matrix of microfloats (8 or 16 elements per lane) using a set of scales</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp" title="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">ScaledExtPackedOp</span></code></a></p></td>
<td><p>Extend and scale two packed floats in <code class="docutils literal notranslate"><span class="pre">source[index]</span></code> to two floats and</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp" title="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">ScaledMFMAOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.scaled_mfma</span></code> op is an MLIR wrapper around intrinsics</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp" title="mlir.dialects._amdgpu_ops_gen.SchedBarrierOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">SchedBarrierOp</span></code></a></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">amdgpu.sched_barrier</span></code> serves as a barrier that could be</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp" title="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">SwizzleBitModeOp</span></code></a></p></td>
<td><p>High-level wrapper on bitmode <code class="docutils literal notranslate"><span class="pre">rocdl.ds_swizzle</span></code> op, masks are represented</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp" title="mlir.dialects._amdgpu_ops_gen.TransposeLoadOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">TransposeLoadOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.transpose_load</span></code> op is a wrapper around the <code class="docutils literal notranslate"><span class="pre">ds_read_tr</span></code> instructions.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp" title="mlir.dialects._amdgpu_ops_gen.WMMAOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">WMMAOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.wmma</span></code> op is an MLIR wrapper around intrinsics for various <code class="docutils literal notranslate"><span class="pre">wmma</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="functions">
<h2>Functions<a class="headerlink" href="#functions" title="Link to this heading">¶</a></h2>
<div class="table-wrapper autosummary longtable docutils container">
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.dpp" title="mlir.dialects._amdgpu_ops_gen.dpp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">dpp</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ext_packed_fp8" title="mlir.dialects._amdgpu_ops_gen.ext_packed_fp8"><code class="xref py py-obj docutils literal notranslate"><span class="pre">ext_packed_fp8</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.fat_raw_buffer_cast" title="mlir.dialects._amdgpu_ops_gen.fat_raw_buffer_cast"><code class="xref py py-obj docutils literal notranslate"><span class="pre">fat_raw_buffer_cast</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.gather_to_lds" title="mlir.dialects._amdgpu_ops_gen.gather_to_lds"><code class="xref py py-obj docutils literal notranslate"><span class="pre">gather_to_lds</span></code></a>(→ GatherToLDSOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.lds_barrier" title="mlir.dialects._amdgpu_ops_gen.lds_barrier"><code class="xref py py-obj docutils literal notranslate"><span class="pre">lds_barrier</span></code></a>(→ LDSBarrierOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.mfma" title="mlir.dialects._amdgpu_ops_gen.mfma"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mfma</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.make_dma_base" title="mlir.dialects._amdgpu_ops_gen.make_dma_base"><code class="xref py py-obj docutils literal notranslate"><span class="pre">make_dma_base</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.make_dma_descriptor" title="mlir.dialects._amdgpu_ops_gen.make_dma_descriptor"><code class="xref py py-obj docutils literal notranslate"><span class="pre">make_dma_descriptor</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.make_gather_dma_base" title="mlir.dialects._amdgpu_ops_gen.make_gather_dma_base"><code class="xref py py-obj docutils literal notranslate"><span class="pre">make_gather_dma_base</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.memory_counter_wait" title="mlir.dialects._amdgpu_ops_gen.memory_counter_wait"><code class="xref py py-obj docutils literal notranslate"><span class="pre">memory_counter_wait</span></code></a>(→ MemoryCounterWaitOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.packed_scaled_trunc" title="mlir.dialects._amdgpu_ops_gen.packed_scaled_trunc"><code class="xref py py-obj docutils literal notranslate"><span class="pre">packed_scaled_trunc</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.packed_stoch_round_fp8" title="mlir.dialects._amdgpu_ops_gen.packed_stoch_round_fp8"><code class="xref py py-obj docutils literal notranslate"><span class="pre">packed_stoch_round_fp8</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.packed_trunc_2xfp8" title="mlir.dialects._amdgpu_ops_gen.packed_trunc_2xfp8"><code class="xref py py-obj docutils literal notranslate"><span class="pre">packed_trunc_2xfp8</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.permlane_swap" title="mlir.dialects._amdgpu_ops_gen.permlane_swap"><code class="xref py py-obj docutils literal notranslate"><span class="pre">permlane_swap</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_cmpswap" title="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_cmpswap"><code class="xref py py-obj docutils literal notranslate"><span class="pre">raw_buffer_atomic_cmpswap</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fadd" title="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fadd"><code class="xref py py-obj docutils literal notranslate"><span class="pre">raw_buffer_atomic_fadd</span></code></a>(→ RawBufferAtomicFaddOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fmax" title="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fmax"><code class="xref py py-obj docutils literal notranslate"><span class="pre">raw_buffer_atomic_fmax</span></code></a>(→ RawBufferAtomicFmaxOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_smax" title="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_smax"><code class="xref py py-obj docutils literal notranslate"><span class="pre">raw_buffer_atomic_smax</span></code></a>(→ RawBufferAtomicSmaxOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_umin" title="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_umin"><code class="xref py py-obj docutils literal notranslate"><span class="pre">raw_buffer_atomic_umin</span></code></a>(→ RawBufferAtomicUminOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_load" title="mlir.dialects._amdgpu_ops_gen.raw_buffer_load"><code class="xref py py-obj docutils literal notranslate"><span class="pre">raw_buffer_load</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_store" title="mlir.dialects._amdgpu_ops_gen.raw_buffer_store"><code class="xref py py-obj docutils literal notranslate"><span class="pre">raw_buffer_store</span></code></a>(→ RawBufferStoreOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.scaled_ext_packed_matrix" title="mlir.dialects._amdgpu_ops_gen.scaled_ext_packed_matrix"><code class="xref py py-obj docutils literal notranslate"><span class="pre">scaled_ext_packed_matrix</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.scaled_ext_packed" title="mlir.dialects._amdgpu_ops_gen.scaled_ext_packed"><code class="xref py py-obj docutils literal notranslate"><span class="pre">scaled_ext_packed</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.scaled_mfma" title="mlir.dialects._amdgpu_ops_gen.scaled_mfma"><code class="xref py py-obj docutils literal notranslate"><span class="pre">scaled_mfma</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.sched_barrier" title="mlir.dialects._amdgpu_ops_gen.sched_barrier"><code class="xref py py-obj docutils literal notranslate"><span class="pre">sched_barrier</span></code></a>(→ SchedBarrierOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.swizzle_bitmode" title="mlir.dialects._amdgpu_ops_gen.swizzle_bitmode"><code class="xref py py-obj docutils literal notranslate"><span class="pre">swizzle_bitmode</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.transpose_load" title="mlir.dialects._amdgpu_ops_gen.transpose_load"><code class="xref py py-obj docutils literal notranslate"><span class="pre">transpose_load</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.wmma" title="mlir.dialects._amdgpu_ops_gen.wmma"><code class="xref py py-obj docutils literal notranslate"><span class="pre">wmma</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="module-contents">
<h2>Module Contents<a class="headerlink" href="#module-contents" title="Link to this heading">¶</a></h2>
<dl class="py data">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen._ods_ir">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">_ods_ir</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen._Dialect">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">_Dialect</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">descriptor</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">object</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen._Dialect" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen._Dialect.DIALECT_NAMESPACE">
<span class="sig-name descname"><span class="pre">DIALECT_NAMESPACE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen._Dialect.DIALECT_NAMESPACE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">DPPOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">old</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">kind</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">permArgument</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">row_mask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bank_mask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bound_ctrl</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>This operation represents DPP functionality in a GPU program.
DPP provides the following operations:</p>
<ul class="simple">
<li><p>Full crossbar in a group of four (<code class="docutils literal notranslate"><span class="pre">quad_perm</span></code>)</p></li>
<li><p>Wavefront shift left by one lane (<code class="docutils literal notranslate"><span class="pre">wave_shl</span></code>)</p></li>
<li><p>Wavefront shift right by one lane (<code class="docutils literal notranslate"><span class="pre">wave_shr</span></code>)</p></li>
<li><p>Wavefront rotate right by one lane (<code class="docutils literal notranslate"><span class="pre">wave_ror</span></code>)</p></li>
<li><p>Wavefront rotate left by one lane (<code class="docutils literal notranslate"><span class="pre">wave_rol</span></code>)</p></li>
<li><p>Row shift left by 1–15 lanes (<code class="docutils literal notranslate"><span class="pre">row_shl</span></code>)</p></li>
<li><p>Row shift right by 1–15 lanes (<code class="docutils literal notranslate"><span class="pre">row_shr</span></code>)</p></li>
<li><p>Row rotate right by 1–15 lanes (<code class="docutils literal notranslate"><span class="pre">row_ror</span></code>)</p></li>
<li><p>Reverse within a row (<code class="docutils literal notranslate"><span class="pre">row_mirror</span></code>)</p></li>
<li><p>Reverse within a half-row (<code class="docutils literal notranslate"><span class="pre">row_half_mirror</span></code>)</p></li>
<li><p>Broadcast the 15th lane of each row to the next row (<code class="docutils literal notranslate"><span class="pre">row_bcast</span></code>)</p></li>
<li><p>Broadcast lane 31 to rows 2 and 3 (<code class="docutils literal notranslate"><span class="pre">row_bcast</span></code>)</p></li>
</ul>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.dpp'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.old">
<span class="sig-name descname"><span class="pre">old</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.old" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.src">
<span class="sig-name descname"><span class="pre">src</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.src" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.kind">
<span class="sig-name descname"><span class="pre">kind</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.kind" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.permArgument">
<span class="sig-name descname"><span class="pre">permArgument</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.permArgument" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.row_mask">
<span class="sig-name descname"><span class="pre">row_mask</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.row_mask" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.bank_mask">
<span class="sig-name descname"><span class="pre">bank_mask</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.bank_mask" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.bound_ctrl">
<span class="sig-name descname"><span class="pre">bound_ctrl</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.bound_ctrl" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.DPPOp.result">
<span class="sig-name descname"><span class="pre">result</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.result" title="Link to this definition">¶</a></dt>
<dd><p>Shortcut to get an op result if it has only one (throws an error otherwise).</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.dpp">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">dpp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">old</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">kind</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">perm_argument</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">row_mask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bank_mask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bound_ctrl</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.dpp" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">ExtPackedFp8Op</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Extend one or two 8-bit floats in <code class="docutils literal notranslate"><span class="pre">source[index]</span></code> to a 32-bit float or
two floats and return them.</p>
<p>This rather unusual signature arises from the fact that AMD GPUs cannot
easily work with sub 32-bit quantities, so the compiler intrinsics for
extending 8-bit floats (which are, currently, the only way to work with
this operation) take packed vectors of 4 such floats.</p>
<p>If the passed-in vector has fewer than four elements, or the input is scalar,
the remaining values in the &lt;4 x i8&gt; will be filled with
undefined values as needed.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.ext_packed_fp8'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.source">
<span class="sig-name descname"><span class="pre">source</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.source" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.index">
<span class="sig-name descname"><span class="pre">index</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.index" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ext_packed_fp8">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">ext_packed_fp8</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ext_packed_fp8" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">FatRawBufferCastOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">validBytes</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cacheSwizzleStride</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boundsCheck</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">resetOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Wraps the memory pointed to by <code class="docutils literal notranslate"><span class="pre">source</span></code> as a raw buffer fat pointer, or,
in LLVM terms, a <code class="docutils literal notranslate"><span class="pre">ptr</span> <span class="pre">addrspace(7)</span></code>, returning a memref that has the same
sizes and layout but the <code class="docutils literal notranslate"><span class="pre">#amdgpu.address_space&lt;fat_raw_buffer&gt;</span></code>
address space.</p>
<p>This memref can be used with standard memref operations like <code class="docutils literal notranslate"><span class="pre">memref.load</span></code>,
<code class="docutils literal notranslate"><span class="pre">memref.store</span></code>, and <code class="docutils literal notranslate"><span class="pre">memref.atomicrmw</span></code>, which will be lowered to the relevant
buffer intrinsics. (<code class="docutils literal notranslate"><span class="pre">vector.masked_load/store</span></code> will work once there’s backend
support for lowering them, and then this document will be updated)</p>
<p>If <code class="docutils literal notranslate"><span class="pre">validBytes</span></code> is given, it is the number of bytes that will be valid as
an offset to <code class="docutils literal notranslate"><span class="pre">out</span></code>. If it is not provided, this will be inferred from
the size of the memref during lowering. This size is
max_{d = 0 upto rank(source)} (sizes[d] * strides[d]) * sizeof(element type).</p>
<p>The flags of the buffer descriptor will be set up to enable raw usage -
for example, stride = 0, add_tid = 0, and so on. The <code class="docutils literal notranslate"><span class="pre">boundsCheck</span></code>
property determines if bounds checking is enabled or not (on architectures
where this can be controlled - that is, on RDNA chips).</p>
<p>If <code class="docutils literal notranslate"><span class="pre">cacheSwizzleStride</span></code> is provided, L1 cache swizzling will be enabled
on architectures that support it. This swizzling, unlike the main swizzling
mode (whose usage makes a buffer non-raw) does not affect index calculation,
but does affect cache behavior. Mixing access between cache-swizzled raw
buffers and other forms of memory access, like ordinary pointer loads or
unswizzled buffer pointers can cause incorrect behavior and must be avoided.</p>
<p>This operation preserves the sizes, strides, and offset of the input
memref - they’ll be added in by <code class="docutils literal notranslate"><span class="pre">memref.load</span></code> later. However, if
<code class="docutils literal notranslate"><span class="pre">resetOffset</span></code> is set, that offset will be added to the base pointer.
If the value of the memref’s offset is not uniform (independent of the lane/thread ID),
this will lead to substantially decreased performance due to the need for
a waterfall loop on the base address of the buffer resource.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.fat_raw_buffer_cast'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[1,</span> <span class="pre">0,</span> <span class="pre">0]</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.source">
<span class="sig-name descname"><span class="pre">source</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.source" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.validBytes">
<span class="sig-name descname"><span class="pre">validBytes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.validBytes" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.cacheSwizzleStride">
<span class="sig-name descname"><span class="pre">cacheSwizzleStride</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.cacheSwizzleStride" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.boundsCheck">
<span class="sig-name descname"><span class="pre">boundsCheck</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.boundsCheck" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.resetOffset">
<span class="sig-name descname"><span class="pre">resetOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.resetOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.result">
<span class="sig-name descname"><span class="pre">result</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.result" title="Link to this definition">¶</a></dt>
<dd><p>Shortcut to get an op result if it has only one (throws an error otherwise).</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.fat_raw_buffer_cast">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">fat_raw_buffer_cast</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">valid_bytes</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cache_swizzle_stride</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bounds_check</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">reset_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.fat_raw_buffer_cast" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">GatherToLDSOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">srcIndices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dst</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dstIndices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">transferType</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.gather_to_lds</span></code> op is a wrapper around the <code class="docutils literal notranslate"><span class="pre">global_load_lds</span></code> instructions.</p>
<p>Operands:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">$src</span></code>: global memory (including fat buffer) memref to read from.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">$srcIndices</span></code>: indices into <code class="docutils literal notranslate"><span class="pre">$src</span></code> to read from for this thread.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">$dst</span></code>: LDS memory memref to write to.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">$dstIndices</span></code>: base indices into <code class="docutils literal notranslate"><span class="pre">$dst</span></code> to write to for the subgroup of this thread.</p></li>
</ul>
<p>The elements gathered by the subgroup will be written contiguously in order of lane ID
starting at <code class="docutils literal notranslate"><span class="pre">$dst[$dstIndices]</span></code>. Byte-sized (ex. i8) or short-sized (ex. i16)
types will be zero-padded/extended to 32 bits before being written. 96-bit types
(ex. vector&lt;3xf32&gt;) will be zero-padded to 128 bits before being written. Only the
offsets held by lane 0 are used.
* <code class="docutils literal notranslate"><span class="pre">$transferType</span></code>: type of the data to be transferred by each thread. This is used to determine
the size of the data to be transferred and the number of threads in the subgroup.
The transfer type must be a scalar type or a vector type with a single element type.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">$dst</span></code>, along with its indices, points to the memory location the subgroup of this thread
will write to.</p>
<p>Note: only supported on gfx9 and gfx10.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.gather_to_lds'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.src">
<span class="sig-name descname"><span class="pre">src</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.src" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.srcIndices">
<span class="sig-name descname"><span class="pre">srcIndices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.srcIndices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.dst">
<span class="sig-name descname"><span class="pre">dst</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.dst" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.dstIndices">
<span class="sig-name descname"><span class="pre">dstIndices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.dstIndices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.transferType">
<span class="sig-name descname"><span class="pre">transferType</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.transferType" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.gather_to_lds">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">gather_to_lds</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src_indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dst</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dst_indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">transfer_type</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp" title="mlir.dialects._amdgpu_ops_gen.GatherToLDSOp"><span class="pre">GatherToLDSOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.gather_to_lds" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.LDSBarrierOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">LDSBarrierOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.LDSBarrierOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p><code class="docutils literal notranslate"><span class="pre">amdgpu.lds_barrier</span></code> is both a barrier (all workitems in a workgroup must reach
the barrier before any of them may proceed past it) and a wait for all
operations that affect the Local Data Store (LDS) issued from that wrokgroup
to complete before the workgroup may continue. Since the LDS is per-workgroup
memory, this barrier may be used, for example, to ensure all workitems have
written data to LDS before any workitem attempts to read from it.</p>
<p>Note that <code class="docutils literal notranslate"><span class="pre">lds_barrier</span></code> does <strong>not</strong> force reads to or from global memory
to complete before execution continues. Therefore, it should be used when
operations on global memory can be issued far in advance of when their results
are used (for example, by writing them to LDS).</p>
<p>WARNING: On architectures that do not support the BackOffBarrier feature,
(those which will implement this barrier by emitting inline assembly),
use of this operation will impede the usabiliity of memory watches (including
breakpoints set on variables) when debugging.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.LDSBarrierOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.lds_barrier'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.LDSBarrierOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.LDSBarrierOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.LDSBarrierOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.lds_barrier">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">lds_barrier</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.LDSBarrierOp" title="mlir.dialects._amdgpu_ops_gen.LDSBarrierOp"><span class="pre">LDSBarrierOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.lds_barrier" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MFMAOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">k</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sourceA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sourceB</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">destC</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">blocks</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cbsz</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">abid</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">blgp</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">reducePrecision</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">negateA</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">negateB</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">negateC</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.mfma</span></code> op is an MLIR wrapper around intrinsics
for various <code class="docutils literal notranslate"><span class="pre">mfma</span></code> instructions in the CDNA architecture, which perform
multiple outer products in order to allow fast matrix multiplication.</p>
<p>The wrapper will select an appropriate <code class="docutils literal notranslate"><span class="pre">mfma</span></code> instruction, if one is available,
based on the provided <code class="docutils literal notranslate"><span class="pre">m</span></code>, <code class="docutils literal notranslate"><span class="pre">k</span></code>, <code class="docutils literal notranslate"><span class="pre">n</span></code>, and <code class="docutils literal notranslate"><span class="pre">nBlks</span></code> attributes, along with the
types of the source and destination arguments.</p>
<p>For information on the layouts of the input and output matrices (which are stored
in <code class="docutils literal notranslate"><span class="pre">sourceA</span></code>, <code class="docutils literal notranslate"><span class="pre">sourceB</span></code>, <code class="docutils literal notranslate"><span class="pre">destC</span></code>, and <code class="docutils literal notranslate"><span class="pre">destD</span></code>), see the CDNA ISA documentation.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">cbsz</span></code>, <code class="docutils literal notranslate"><span class="pre">abid</span></code>, and <code class="docutils literal notranslate"><span class="pre">blgp</span></code> parameters control how the lanes of the wave
are permuted when matrix data is being loaded: <code class="docutils literal notranslate"><span class="pre">blgp</span></code> can be any number of
fixed permutations, <code class="docutils literal notranslate"><span class="pre">cbsz</span></code> specifies the log_2 of the number of chunks the lanes
holding sourceA are split into, and <code class="docutils literal notranslate"><span class="pre">abid</span></code> selects one of those chunks.</p>
<p>Note, this wrapper allows specifying <code class="docutils literal notranslate"><span class="pre">vector&lt;4Kxi8&gt;</span></code> arguments to MFMA
intrinsics that take an integer type of width <code class="docutils literal notranslate"><span class="pre">4K</span></code>. For example,
one can provide a vector&lt;4xi8&gt; as an argument to an MFMA instruction that
logically takes 4 i8s but whose intrinsics are specified to take an i32.
In these cases, the bytes in the vector will be concatenated in little-endian
order (that is, v[0] will go to arg[7:0], v[1] to arg[15:8] and so on).</p>
<p>The negateA, negateB, and negateC flags are only supported for double-precision
operations on gfx94x.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%0</span> <span class="o">=</span> <span class="nb">amdgpu.mfma</span><span class="err"> 16x16x16 </span><span class="nv">%matA</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="nv">%matB</span><span class="err"> </span><span class="o">+</span><span class="err"> </span><span class="nv">%matC</span>
<span class="err">  </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>

<span class="nv">%1</span> <span class="o">=</span> <span class="nb">amdgpu.mfma</span><span class="err"> 32x32x1 </span><span class="nv">%matD</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="nv">%matE</span><span class="err"> </span><span class="o">+</span><span class="err"> </span><span class="nv">%matF</span>
<span class="err">  </span><span class="p">{</span><span class="err"> </span><span class="nx">abid</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="mf">1</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="nx">cbsz</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="mf">1</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="nx">blocks</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="mf">2</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">i32</span><span class="err"> </span><span class="p">}</span>
  <span class="nb">blgp</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="nx">bcast_second_32</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">f32</span><span class="p">,</span><span class="err"> </span><span class="kt">f32</span><span class="p">,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">32</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.mfma'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.sourceA">
<span class="sig-name descname"><span class="pre">sourceA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.sourceA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.sourceB">
<span class="sig-name descname"><span class="pre">sourceB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.sourceB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.destC">
<span class="sig-name descname"><span class="pre">destC</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.destC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.m">
<span class="sig-name descname"><span class="pre">m</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.m" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.n">
<span class="sig-name descname"><span class="pre">n</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.n" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.k">
<span class="sig-name descname"><span class="pre">k</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.k" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.blocks">
<span class="sig-name descname"><span class="pre">blocks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.blocks" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.cbsz">
<span class="sig-name descname"><span class="pre">cbsz</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.cbsz" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.abid">
<span class="sig-name descname"><span class="pre">abid</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.abid" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.blgp">
<span class="sig-name descname"><span class="pre">blgp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.blgp" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.reducePrecision">
<span class="sig-name descname"><span class="pre">reducePrecision</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.reducePrecision" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.negateA">
<span class="sig-name descname"><span class="pre">negateA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.negateA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.negateB">
<span class="sig-name descname"><span class="pre">negateB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.negateB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.negateC">
<span class="sig-name descname"><span class="pre">negateC</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.negateC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MFMAOp.destD">
<span class="sig-name descname"><span class="pre">destD</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.destD" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.mfma">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mfma</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">k</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source_b</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dest_c</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">blocks</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cbsz</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">abid</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">blgp</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">reduce_precision</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">negate_a</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">negate_b</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">negate_c</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.mfma" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MakeDmaBaseOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">base</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds_indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>This operation creates a pair of addresses that will be used by tensor_load_to_lds
and tensor_store_from_lds.</p>
<p>This operation creates a value corresponding to the tensor descriptor (D#) group 0
found in TensorLoadToLDSOp and TensorStoreFromLDSOp in the rocdl dialect.</p>
<p>For example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%base</span> <span class="o">=</span> <span class="nb">amdgpu.make_dma_base</span><span class="err"> </span><span class="nv">%global</span><span class="p">[</span><span class="nv">%idx0</span><span class="p">,</span><span class="err"> </span><span class="nv">%idx1</span><span class="p">],</span><span class="err"> </span><span class="nv">%lds</span><span class="p">[</span><span class="nv">%idx2</span><span class="p">,</span><span class="err"> </span><span class="nv">%idx3</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">64</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">64</span><span class="p">x</span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!amdgpu.tdm_base</span><span class="p">&lt;</span><span class="kt">i32</span><span class="p">&gt;</span>
<span class="nv">%descriptor</span> <span class="o">=</span> <span class="nb">amdgpu.make_dma_descriptor</span><span class="err"> </span><span class="nv">%base</span><span class="err"> </span><span class="nx">globalSize</span><span class="err"> </span><span class="p">[</span><span class="mf">2</span><span class="p">,</span><span class="err"> </span><span class="mf">2</span><span class="p">]</span><span class="err"> </span><span class="nx">globalStride</span><span class="err"> </span><span class="p">[</span><span class="mf">2</span><span class="p">,</span><span class="err"> </span><span class="mf">1</span><span class="p">]</span><span class="err"> </span><span class="nx">sharedSize</span><span class="err"> </span><span class="p">[</span><span class="mf">2</span><span class="p">,</span><span class="err"> </span><span class="mf">2</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!amdgpu.tdm_base</span><span class="p">&lt;</span><span class="kt">i32</span><span class="p">&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!amdgpu.tdm_descriptor</span>
<span class="nb">amdgpu.tensor_load_to_lds</span><span class="err"> </span><span class="nv">%descriptor</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!amdgpu.tdm_descriptor</span>
</pre></div>
</div>
<p>to</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="c1">// pseudo-code</span>
<span class="nv">%global_base</span> <span class="o">=</span> <span class="nb">llvm.extractvalue</span><span class="err"> </span><span class="nv">%global_memref</span><span class="p">[</span><span class="mf">1</span><span class="p">]</span>
<span class="nv">%global_address</span> <span class="o">=</span> <span class="nb">llvm.get_element_ptr</span><span class="err"> </span><span class="p">...</span>

<span class="nv">%lds_base</span> <span class="o">=</span> <span class="nb">llvm.extractvalue</span><span class="err"> </span><span class="nv">%lds_memref</span><span class="p">[</span><span class="mf">1</span><span class="p">]</span>
<span class="nv">%lds_address</span> <span class="o">=</span> <span class="nb">llvm.get_element_ptr</span><span class="err"> </span><span class="p">...</span>

<span class="c1">// Definition of %base</span>
<span class="nv">%undef</span> <span class="o">=</span> <span class="nb">llvm.mlir.undef</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;</span>
<span class="nv">%v0</span> <span class="o">=</span> <span class="nb">llvm.insertelement</span><span class="err"> </span><span class="nv">%15</span><span class="p">,</span><span class="err"> </span><span class="nv">%undef</span><span class="p">[</span><span class="mf">0</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;</span>
<span class="nv">%v1</span> <span class="o">=</span> <span class="nb">llvm.insertelement</span><span class="err"> </span><span class="nv">%lds_address</span><span class="p">,</span><span class="err"> </span><span class="nv">%v0</span><span class="p">[</span><span class="mf">1</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;</span>
<span class="nv">%v2</span> <span class="o">=</span> <span class="nb">llvm.insertelement</span><span class="err"> </span><span class="nv">%global_address_low</span><span class="p">,</span><span class="err"> </span><span class="nv">%v1</span><span class="p">[</span><span class="mf">2</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;</span>
<span class="nv">%base</span> <span class="o">=</span> <span class="nb">llvm.insertelement</span><span class="err"> </span><span class="nv">%global_address_high</span><span class="p">,</span><span class="err"> </span><span class="nv">%v2</span><span class="p">[</span><span class="mf">3</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;</span>

<span class="nb">rocdl.tensor.load.to.lds</span><span class="err"> </span><span class="nv">%base</span><span class="p">,</span><span class="err"> </span><span class="nv">%dgroup1</span><span class="p">,</span><span class="err"> </span><span class="nv">%dgroup2</span><span class="p">,</span><span class="err"> </span><span class="nv">%dgroup3</span><span class="err"> </span><span class="nx">cachepolicy</span><span class="err"> </span><span class="mf">0</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;</span>
</pre></div>
</div>
<p>These tensor DMA operations were introduced in gfx1250.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.make_dma_base'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.global_">
<span class="sig-name descname"><span class="pre">global_</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.global_" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.global_indices">
<span class="sig-name descname"><span class="pre">global_indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.global_indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.lds">
<span class="sig-name descname"><span class="pre">lds</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.lds" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.lds_indices">
<span class="sig-name descname"><span class="pre">lds_indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.lds_indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.base">
<span class="sig-name descname"><span class="pre">base</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.base" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.make_dma_base">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">make_dma_base</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">base</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds_indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.make_dma_base" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MakeDmaDescriptorOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">base</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_dynamic_sizes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_static_sizes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_dynamic_strides</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_static_strides</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">shared_dynamic_sizes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">shared_static_sizes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">atomic_barrier_indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">workgroup_mask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">early_timeout</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pad_amount</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pad_interval</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">atomic_barrier_address</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_increment</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds_increment</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">iteration_count</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Make all descriptor groups needed by tensor memory operations.</p>
<p>The $base operand corresponds to the base pair addresses, one must be an address in LDS
while the other must be a global memory location.</p>
<p>$global_{static/dynamic}*sizes determine the size of the tensor.
$global*{static/dynamic}*strides determine the strides of the tensor.
$shared*{static/dynamic}_sizes determines the size of the tile.</p>
<p>$workgroup_mask broadcast load to workgroups inside of a workgroup cluster
(0 = do not broadcast result to workgroup, 1 = broadcast result to workgroup). Ignored for stores.
An all zeros mask is interpreted as a non-broadcasted load.</p>
<p>$early_timeout return data to requesters as soon as cache supplies it.</p>
<p>Padding can be applied to the LDS address when copying from memory to LDS,
but not when copying from LDS to memory.
The values in the padded target addresses remain the same as before the operation was applied.
$pad_interval must be a power of two contained in [2, 256].
$pad_amount must be a value contained in [1, 128].</p>
<p>$atomic_barrier_address must be aligned to 8 bytes.</p>
<p>2D and 3D tensors may be iterated over by setting $global_increment, $lds_increment, and $iteration_count.
$global_increment determines how much to increment the starting global memory address per iteration in units of the $base’s element type.
$lds_increment determines how much to increment the starting LDS address per iteration in units of the $base’s element type.
$iterate_count determines how many times to iterate, it must be a value in the inclusive interval [1, 256].</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="c1">// Example of moving a two-dimensional tensor to LDS.</span>
<span class="nv">%base</span> <span class="o">=</span> <span class="nb">amdgpu.make_dma_base</span><span class="err"> </span><span class="nv">%global</span><span class="p">[</span><span class="mf">0</span><span class="p">,</span><span class="err"> </span><span class="mf">0</span><span class="p">],</span><span class="err"> </span><span class="nv">%lds</span><span class="p">[</span><span class="mf">0</span><span class="p">,</span><span class="err"> </span><span class="mf">0</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">64</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">64</span><span class="p">x</span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!amdgpu.tdm_base</span><span class="p">&lt;</span><span class="kt">i32</span><span class="p">&gt;</span>
<span class="nv">%descriptor</span> <span class="o">=</span> <span class="nb">amdgpu.make_dma_descriptor</span><span class="err"> </span><span class="nv">%base</span><span class="err"> </span><span class="nx">globalSize</span><span class="err"> </span><span class="p">[</span><span class="mf">64</span><span class="p">,</span><span class="err"> </span><span class="mf">64</span><span class="p">]</span><span class="err"> </span><span class="nx">globalStride</span><span class="err"> </span><span class="p">[</span><span class="mf">64</span><span class="p">,</span><span class="err"> </span><span class="mf">1</span><span class="p">]</span><span class="err"> </span><span class="nx">sharedSize</span><span class="err"> </span><span class="p">[</span><span class="mf">64</span><span class="p">,</span><span class="err"> </span><span class="mf">64</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!amdgpu.tdm_base</span><span class="p">&lt;</span><span class="kt">i32</span><span class="p">&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!amdgpu.tdm_descriptor</span>
<span class="nb">amdgpu.tensor_load_to_lds</span><span class="err"> </span><span class="nv">%descriptor</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!amdgpu.tdm_descriptor</span>

<span class="c1">// Example of moving a two dimension tensor to LDS where padding is applied after every integer.</span>
<span class="nv">%base</span> <span class="o">=</span> <span class="nb">amdgpu.make_dma_base</span><span class="err"> </span><span class="nv">%global</span><span class="p">[</span><span class="mf">0</span><span class="p">,</span><span class="err"> </span><span class="mf">0</span><span class="p">],</span><span class="err"> </span><span class="nv">%lds</span><span class="p">[</span><span class="mf">0</span><span class="p">,</span><span class="err"> </span><span class="mf">0</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">32</span><span class="p">x</span><span class="mi">32</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">64</span><span class="p">x</span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!amdgpu.tdm_base</span><span class="p">&lt;</span><span class="kt">i32</span><span class="p">&gt;</span>
<span class="nv">%descriptor</span> <span class="o">=</span> <span class="nb">amdgpu.make_dma_descriptor</span><span class="err"> </span><span class="nv">%base</span><span class="err"> </span><span class="nx">globalSize</span><span class="err"> </span><span class="p">[</span><span class="mf">32</span><span class="p">,</span><span class="err"> </span><span class="mf">32</span><span class="p">]</span><span class="err"> </span><span class="nx">globalStride</span><span class="err"> </span><span class="p">[</span><span class="mf">32</span><span class="p">,</span><span class="err"> </span><span class="mf">1</span><span class="p">]</span><span class="err"> </span><span class="nx">sharedSize</span><span class="err"> </span><span class="p">[</span><span class="mf">64</span><span class="p">,</span><span class="err"> </span><span class="mf">64</span><span class="p">]</span><span class="err"> </span><span class="nx">padShared</span><span class="p">(</span><span class="nv">%pad_amount</span><span class="err"> </span><span class="nx">every</span><span class="err"> </span><span class="nv">%pad_interval</span><span class="p">)</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!amdgpu.tdm_base</span><span class="p">&lt;</span><span class="kt">i32</span><span class="p">&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!amdgpu.tdm_descriptor</span>
<span class="nb">amdgpu.tensor_load_to_lds</span><span class="err"> </span><span class="nv">%descriptor</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!amdgpu.tdm_descriptor</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.make_dma_descriptor'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.base">
<span class="sig-name descname"><span class="pre">base</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.base" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_dynamic_sizes">
<span class="sig-name descname"><span class="pre">global_dynamic_sizes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_dynamic_sizes" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_dynamic_strides">
<span class="sig-name descname"><span class="pre">global_dynamic_strides</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_dynamic_strides" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.shared_dynamic_sizes">
<span class="sig-name descname"><span class="pre">shared_dynamic_sizes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.shared_dynamic_sizes" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.workgroup_mask">
<span class="sig-name descname"><span class="pre">workgroup_mask</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.workgroup_mask" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.early_timeout">
<span class="sig-name descname"><span class="pre">early_timeout</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.early_timeout" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.pad_amount">
<span class="sig-name descname"><span class="pre">pad_amount</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.pad_amount" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.pad_interval">
<span class="sig-name descname"><span class="pre">pad_interval</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.pad_interval" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.atomic_barrier_address">
<span class="sig-name descname"><span class="pre">atomic_barrier_address</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.atomic_barrier_address" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.atomic_barrier_indices">
<span class="sig-name descname"><span class="pre">atomic_barrier_indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.atomic_barrier_indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_increment">
<span class="sig-name descname"><span class="pre">global_increment</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_increment" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.lds_increment">
<span class="sig-name descname"><span class="pre">lds_increment</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.lds_increment" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.iteration_count">
<span class="sig-name descname"><span class="pre">iteration_count</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.iteration_count" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_static_sizes">
<span class="sig-name descname"><span class="pre">global_static_sizes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_static_sizes" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_static_strides">
<span class="sig-name descname"><span class="pre">global_static_strides</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_static_strides" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.shared_static_sizes">
<span class="sig-name descname"><span class="pre">shared_static_sizes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.shared_static_sizes" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.desc">
<span class="sig-name descname"><span class="pre">desc</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.desc" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.make_dma_descriptor">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">make_dma_descriptor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">base</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_dynamic_sizes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_static_sizes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_dynamic_strides</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_static_strides</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">shared_dynamic_sizes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">shared_static_sizes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">atomic_barrier_indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">workgroup_mask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">early_timeout</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pad_amount</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pad_interval</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">atomic_barrier_address</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_increment</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds_increment</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">iteration_count</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.make_dma_descriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MakeGatherDmaBaseOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">base</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds_indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>This operation creates a pair of addresses that will be used by <code class="docutils literal notranslate"><span class="pre">tensor_load_to_lds</span></code>
and <code class="docutils literal notranslate"><span class="pre">tensor_store_from_lds</span></code>.</p>
<p>This operation creates a value corresponding to the tensor descriptor (D#) group 0
found in TensorLoadToLDSOp and TensorStoreFromLDSOp in the rocdl dialect.</p>
<p>Unlike <code class="docutils literal notranslate"><span class="pre">make_dma_base</span></code>, this operation returns <code class="docutils literal notranslate"><span class="pre">!amdgpu.tdm_gather_base&lt;$element_type,</span> <span class="pre">$index_type&gt;</span></code>
which is only compatible with <code class="docutils literal notranslate"><span class="pre">make_gather_dma_descriptor</span></code>. Using the descriptor returned
by <code class="docutils literal notranslate"><span class="pre">make_gather_dma_descriptor</span></code> will set the <code class="docutils literal notranslate"><span class="pre">tensor_load_to_lds</span></code> and <code class="docutils literal notranslate"><span class="pre">tensor_store_from_lds</span></code> to gather mode.</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%base</span> <span class="o">=</span> <span class="nb">amdgpu.make_gather_dma_base</span><span class="err"> </span><span class="nv">%global</span><span class="p">[</span><span class="nv">%idx0</span><span class="p">,</span><span class="err"> </span><span class="nv">%idx1</span><span class="p">],</span><span class="err"> </span><span class="nv">%lds</span><span class="p">[</span><span class="nv">%idx2</span><span class="p">,</span><span class="err"> </span><span class="nv">%idx3</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">64</span><span class="p">x</span><span class="kt">i32</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">64</span><span class="p">x</span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!amdgpu.tdm_gather_base</span><span class="p">&lt;</span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="kt">i16</span><span class="p">&gt;</span>
<span class="c1">// %indices : i16</span>
<span class="nv">%descriptor</span> <span class="o">=</span> <span class="nb">amdgpu.make_gather_dma_descriptor</span><span class="err"> </span><span class="nv">%base</span><span class="p">[</span><span class="nv">%indices</span><span class="p">]</span><span class="err"> </span><span class="nx">globalSize</span><span class="err"> </span><span class="p">[</span><span class="mf">2</span><span class="p">,</span><span class="err"> </span><span class="mf">2</span><span class="p">]</span><span class="err"> </span><span class="nx">globalStride</span><span class="err"> </span><span class="p">[</span><span class="mf">2</span><span class="p">,</span><span class="err"> </span><span class="mf">1</span><span class="p">]</span><span class="err"> </span><span class="nx">sharedSize</span><span class="err"> </span><span class="p">[</span><span class="mf">2</span><span class="p">,</span><span class="err"> </span><span class="mf">2</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!amdgpu.tdm_gather_base</span><span class="p">&lt;</span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="kt">i16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">i16</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!amdgpu.tdm_descriptor</span>
<span class="nb">amdgpu.tensor_load_to_lds</span><span class="err"> </span><span class="nv">%descriptor</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!amdgpu.tdm_descriptor</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.make_gather_dma_base'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.global_">
<span class="sig-name descname"><span class="pre">global_</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.global_" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.global_indices">
<span class="sig-name descname"><span class="pre">global_indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.global_indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.lds">
<span class="sig-name descname"><span class="pre">lds</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.lds" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.lds_indices">
<span class="sig-name descname"><span class="pre">lds_indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.lds_indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.base">
<span class="sig-name descname"><span class="pre">base</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.base" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.make_gather_dma_base">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">make_gather_dma_base</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">base</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">global_indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lds_indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.make_gather_dma_base" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MemoryCounterWaitOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">load</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">store</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ds</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exp</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Wait for the specified counters to be less-than or equal-to the provided
values before continuing.</p>
<p>Counters can lower to different instructions on different architectires,
including clamping to the some HW supported max value or combining multiple
counters into one.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.memory_counter_wait'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.load">
<span class="sig-name descname"><span class="pre">load</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.load" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.store">
<span class="sig-name descname"><span class="pre">store</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.store" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.ds">
<span class="sig-name descname"><span class="pre">ds</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.ds" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.exp">
<span class="sig-name descname"><span class="pre">exp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.exp" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.tensor">
<span class="sig-name descname"><span class="pre">tensor</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.tensor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.memory_counter_wait">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">memory_counter_wait</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">load</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">store</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ds</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exp</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp" title="mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp"><span class="pre">MemoryCounterWaitOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.memory_counter_wait" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">PackedScaledTruncOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scale</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">existing</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Scale and round the inputs <code class="docutils literal notranslate"><span class="pre">source</span></code> (which is undefined if not
specified) into the low or high word (bottom two or top two) elements
of the returned vector, keeping the other two elements of <code class="docutils literal notranslate"><span class="pre">existing</span></code>
unchanged if present (or undefined if it was not passed in).</p>
<p>The reason for this odd signature is that AMD GPUs cannot easily work with
sub-registers, and so the conversion intrinsics take 32-bit wide
packed vectors of float values.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.packed_scaled_trunc'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.source">
<span class="sig-name descname"><span class="pre">source</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.source" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.scale">
<span class="sig-name descname"><span class="pre">scale</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.scale" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.existing">
<span class="sig-name descname"><span class="pre">existing</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.existing" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.index">
<span class="sig-name descname"><span class="pre">index</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.index" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.packed_scaled_trunc">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">packed_scaled_trunc</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scale</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">existing</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.packed_scaled_trunc" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">PackedStochRoundFp8Op</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">stochiasticParam</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">storeIndex</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">existing</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Round the input <code class="docutils literal notranslate"><span class="pre">source</span></code>, adding in <code class="docutils literal notranslate"><span class="pre">stochiasticParam</span></code>, and place it into
the <code class="docutils literal notranslate"><span class="pre">storeIndex``th</span> <span class="pre">element</span> <span class="pre">of</span> <span class="pre">``res</span></code>.</p>
<p>If <code class="docutils literal notranslate"><span class="pre">existing</span></code> is passed in, elements of <code class="docutils literal notranslate"><span class="pre">res</span></code> other than the one at <code class="docutils literal notranslate"><span class="pre">storeIndex</span></code>
are copied from <code class="docutils literal notranslate"><span class="pre">existing</span></code>.</p>
<p>The reason for this odd signature is that AMD GPUs cannot easily work with
sub-registers, and so the conversion intrinsics (which are currently the
only way to work with 8-bit float types) take packed vectors of 4 8-bit
values.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.packed_stoch_round_fp8'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.source">
<span class="sig-name descname"><span class="pre">source</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.source" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.stochiasticParam">
<span class="sig-name descname"><span class="pre">stochiasticParam</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.stochiasticParam" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.existing">
<span class="sig-name descname"><span class="pre">existing</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.existing" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.storeIndex">
<span class="sig-name descname"><span class="pre">storeIndex</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.storeIndex" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.packed_stoch_round_fp8">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">packed_stoch_round_fp8</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">stochiastic_param</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">store_index</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">existing</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.packed_stoch_round_fp8" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">PackedTrunc2xFp8Op</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sourceA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">wordIndex</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sourceB</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">existing</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Round the inputs <code class="docutils literal notranslate"><span class="pre">sourceA</span></code> and <code class="docutils literal notranslate"><span class="pre">sourceB</span></code> (which is undefined if not
specified) into the low or high word (bottom two or top two) elements
of the returned vector, keeping the other two elements of <code class="docutils literal notranslate"><span class="pre">existing</span></code>
unchanged if present (or undefined if it was not passed in).</p>
<p>The reason for this odd signature is that AMD GPUs cannot easily work with
sub-registers, and so the conversion intrinsics (which are currently the
only way to work with 8-bit float types) take packed vectors of 4 8-bit
values.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.packed_trunc_2xfp8'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[1,</span> <span class="pre">0,</span> <span class="pre">0]</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.sourceA">
<span class="sig-name descname"><span class="pre">sourceA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.sourceA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.sourceB">
<span class="sig-name descname"><span class="pre">sourceB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.sourceB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.existing">
<span class="sig-name descname"><span class="pre">existing</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.existing" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.wordIndex">
<span class="sig-name descname"><span class="pre">wordIndex</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.wordIndex" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.packed_trunc_2xfp8">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">packed_trunc_2xfp8</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">word_index</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source_b</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">existing</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.packed_trunc_2xfp8" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">PermlaneSwapOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">row_length</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">fetch_inactive</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bound_ctrl</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>High-level wrapper on <code class="docutils literal notranslate"><span class="pre">rocdl.permlane{16,32}.swap</span></code> variants for permutations
on rows of lanes in a subgroup.</p>
<p>Supports arbitrary int/float/vector types, which will be repacked to i32 and
one or more <code class="docutils literal notranslate"><span class="pre">rocdl.permlane_swap</span></code> ops during lowering.
Supported lane permutations:</p>
<ul class="simple">
<li><p>Swap the data between odd and even rows of 16 lanes</p></li>
<li><p>Swap the data between the first 32 lanes and the last 32 lanes</p></li>
</ul>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%0</span> <span class="o">=</span> <span class="nb">amdgpu.permlane_swap</span><span class="err"> </span><span class="nv">%src</span><span class="err"> </span><span class="mf">16</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">f16</span>
<span class="nv">%1</span> <span class="o">=</span> <span class="nb">amdgpu.permlane_swap</span><span class="err"> </span><span class="nv">%src</span><span class="err"> </span><span class="mf">32</span><span class="err"> </span><span class="p">{</span><span class="err"> </span><span class="nx">fetch_inactive</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="nx">true</span><span class="p">,</span><span class="err"> </span><span class="nx">bound_ctrl</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="nx">true</span><span class="err"> </span><span class="p">}</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">f16</span>
</pre></div>
</div>
<p>Operands:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">$src</span></code>: Vector register to permute across lanes of the subgroup.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">$row_length</span></code>: The length of a row to permute in number of lanes (valid values are 16 and 32).</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">$fetch_inactive</span></code>: Optional. Used to dertermine behavior of a fetch from a disabled lane.</p></li>
</ul>
<p><code class="docutils literal notranslate"><span class="pre">fetch_inactive</span> <span class="pre">=</span> <span class="pre">false</span></code>: If the source lane is disabled, use <code class="docutils literal notranslate"><span class="pre">bound_ctrl</span></code> to determine the source value.
<code class="docutils literal notranslate"><span class="pre">fetch_inactive</span> <span class="pre">=</span> <span class="pre">true</span></code>: If the source lane is disabled, fetch the source value anyway (ignoring <code class="docutils literal notranslate"><span class="pre">bound_ctrl</span></code>).
* <code class="docutils literal notranslate"><span class="pre">$bound_ctrl</span></code>: Optional. Used to determine what a thread should do if its source operand is from
a disabled lane: use the value zero, or disable the write.
<code class="docutils literal notranslate"><span class="pre">bound_ctrl</span> <span class="pre">=</span> <span class="pre">false</span></code>: Do not write when source is from a disabled lane
<code class="docutils literal notranslate"><span class="pre">bound_ctrl</span> <span class="pre">=</span> <span class="pre">true</span></code>: Use zero as input if source is from a disabled lane</p>
<p>Note: Lowering is only supported on gfx950 and up.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.permlane_swap'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.src">
<span class="sig-name descname"><span class="pre">src</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.src" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.row_length">
<span class="sig-name descname"><span class="pre">row_length</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.row_length" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.fetch_inactive">
<span class="sig-name descname"><span class="pre">fetch_inactive</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.fetch_inactive" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.bound_ctrl">
<span class="sig-name descname"><span class="pre">bound_ctrl</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.bound_ctrl" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.result">
<span class="sig-name descname"><span class="pre">result</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.result" title="Link to this definition">¶</a></dt>
<dd><p>Shortcut to get an op result if it has only one (throws an error otherwise).</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.permlane_swap">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">permlane_swap</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">row_length</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">fetch_inactive</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bound_ctrl</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.permlane_swap" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">RawBufferAtomicCmpswapOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cmp</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boundsCheck</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indexOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgprOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_cmpswap</span></code> op is a wrapper around the
buffer-based atomic compare-and-swap min available on AMD GPUs.</p>
<p>The index into the buffer is computed as for <code class="docutils literal notranslate"><span class="pre">memref.store</span></code> with the addition
of <code class="docutils literal notranslate"><span class="pre">indexOffset</span></code> (which is used to aid in emitting vectorized code) and,
if present <code class="docutils literal notranslate"><span class="pre">sgprOffset</span></code> (which is added after bounds checks and includes
any non-zero offset on the memref type).</p>
<p>All indexing components are given in terms of the memref’s element size, not
the byte lengths required by the intrinsic.</p>
<p>Out of bounds atomic operations are ignored in hardware.</p>
<p>See <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_load</span></code> for a description of how the underlying
instruction is constructed.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.raw_buffer_atomic_cmpswap'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.src">
<span class="sig-name descname"><span class="pre">src</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.src" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.cmp">
<span class="sig-name descname"><span class="pre">cmp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.cmp" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.memref">
<span class="sig-name descname"><span class="pre">memref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.memref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.indices">
<span class="sig-name descname"><span class="pre">indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.sgprOffset">
<span class="sig-name descname"><span class="pre">sgprOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.sgprOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.boundsCheck">
<span class="sig-name descname"><span class="pre">boundsCheck</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.boundsCheck" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.indexOffset">
<span class="sig-name descname"><span class="pre">indexOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.indexOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.value">
<span class="sig-name descname"><span class="pre">value</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.value" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_cmpswap">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">raw_buffer_atomic_cmpswap</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cmp</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bounds_check</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgpr_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_cmpswap" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">RawBufferAtomicFaddOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boundsCheck</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indexOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgprOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_fadd</span></code> op is a wrapper around the
buffer-based atomic floating point addition available on the MI-* series
of AMD GPUs.</p>
<p>The index into the buffer is computed as for <code class="docutils literal notranslate"><span class="pre">memref.store</span></code> with the addition
of <code class="docutils literal notranslate"><span class="pre">indexOffset</span></code> (which is used to aid in emitting vectorized code) and,
if present <code class="docutils literal notranslate"><span class="pre">sgprOffset</span></code> (which is added after bounds checks and includes
any non-zero offset on the memref type).</p>
<p>All indexing components are given in terms of the memref’s element size, not
the byte lengths required by the intrinsic.</p>
<p>Out of bounds atomic operations are ignored in hardware.</p>
<p>See <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_load</span></code> for a description of how the underlying
instruction is constructed.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.raw_buffer_atomic_fadd'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.value">
<span class="sig-name descname"><span class="pre">value</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.value" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.memref">
<span class="sig-name descname"><span class="pre">memref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.memref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.indices">
<span class="sig-name descname"><span class="pre">indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.sgprOffset">
<span class="sig-name descname"><span class="pre">sgprOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.sgprOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.boundsCheck">
<span class="sig-name descname"><span class="pre">boundsCheck</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.boundsCheck" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.indexOffset">
<span class="sig-name descname"><span class="pre">indexOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.indexOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fadd">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">raw_buffer_atomic_fadd</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bounds_check</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgpr_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp"><span class="pre">RawBufferAtomicFaddOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fadd" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">RawBufferAtomicFmaxOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boundsCheck</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indexOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgprOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_fmax</span></code> op is a wrapper around the
buffer-based atomic floating point max available on AMD GPUs (except GFX9).</p>
<p>The index into the buffer is computed as for <code class="docutils literal notranslate"><span class="pre">memref.store</span></code> with the addition
of <code class="docutils literal notranslate"><span class="pre">indexOffset</span></code> (which is used to aid in emitting vectorized code) and,
if present <code class="docutils literal notranslate"><span class="pre">sgprOffset</span></code> (which is added after bounds checks and includes
any non-zero offset on the memref type).</p>
<p>All indexing components are given in terms of the memref’s element size, not
the byte lengths required by the intrinsic.</p>
<p>Out of bounds atomic operations are ignored in hardware.</p>
<p>See <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_load</span></code> for a description of how the underlying
instruction is constructed.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.raw_buffer_atomic_fmax'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.value">
<span class="sig-name descname"><span class="pre">value</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.value" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.memref">
<span class="sig-name descname"><span class="pre">memref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.memref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.indices">
<span class="sig-name descname"><span class="pre">indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.sgprOffset">
<span class="sig-name descname"><span class="pre">sgprOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.sgprOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.boundsCheck">
<span class="sig-name descname"><span class="pre">boundsCheck</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.boundsCheck" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.indexOffset">
<span class="sig-name descname"><span class="pre">indexOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.indexOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fmax">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">raw_buffer_atomic_fmax</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bounds_check</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgpr_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp"><span class="pre">RawBufferAtomicFmaxOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fmax" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">RawBufferAtomicSmaxOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boundsCheck</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indexOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgprOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_smax</span></code> op is a wrapper around the
buffer-based atomic signed integer max available on AMD GPUs.</p>
<p>The index into the buffer is computed as for <code class="docutils literal notranslate"><span class="pre">memref.store</span></code> with the addition
of <code class="docutils literal notranslate"><span class="pre">indexOffset</span></code> (which is used to aid in emitting vectorized code) and,
if present <code class="docutils literal notranslate"><span class="pre">sgprOffset</span></code> (which is added after bounds checks and includes
any non-zero offset on the memref type).</p>
<p>All indexing components are given in terms of the memref’s element size, not
the byte lengths required by the intrinsic.</p>
<p>Out of bounds atomic operations are ignored in hardware.</p>
<p>See <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_load</span></code> for a description of how the underlying
instruction is constructed.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.raw_buffer_atomic_smax'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.value">
<span class="sig-name descname"><span class="pre">value</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.value" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.memref">
<span class="sig-name descname"><span class="pre">memref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.memref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.indices">
<span class="sig-name descname"><span class="pre">indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.sgprOffset">
<span class="sig-name descname"><span class="pre">sgprOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.sgprOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.boundsCheck">
<span class="sig-name descname"><span class="pre">boundsCheck</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.boundsCheck" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.indexOffset">
<span class="sig-name descname"><span class="pre">indexOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.indexOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_smax">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">raw_buffer_atomic_smax</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bounds_check</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgpr_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp"><span class="pre">RawBufferAtomicSmaxOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_smax" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">RawBufferAtomicUminOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boundsCheck</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indexOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgprOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_atomic_umin</span></code> op is a wrapper around the
buffer-based atomic signed integer min available on AMD GPUs.</p>
<p>The index into the buffer is computed as for <code class="docutils literal notranslate"><span class="pre">memref.store</span></code> with the addition
of <code class="docutils literal notranslate"><span class="pre">indexOffset</span></code> (which is used to aid in emitting vectorized code) and,
if present <code class="docutils literal notranslate"><span class="pre">sgprOffset</span></code> (which is added after bounds checks and includes
any non-zero offset on the memref type).</p>
<p>All indexing components are given in terms of the memref’s element size, not
the byte lengths required by the intrinsic.</p>
<p>Out of bounds atomic operations are ignored in hardware.</p>
<p>See <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_load</span></code> for a description of how the underlying
instruction is constructed.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.raw_buffer_atomic_umin'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.value">
<span class="sig-name descname"><span class="pre">value</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.value" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.memref">
<span class="sig-name descname"><span class="pre">memref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.memref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.indices">
<span class="sig-name descname"><span class="pre">indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.sgprOffset">
<span class="sig-name descname"><span class="pre">sgprOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.sgprOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.boundsCheck">
<span class="sig-name descname"><span class="pre">boundsCheck</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.boundsCheck" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.indexOffset">
<span class="sig-name descname"><span class="pre">indexOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.indexOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_umin">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">raw_buffer_atomic_umin</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bounds_check</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgpr_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp"><span class="pre">RawBufferAtomicUminOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_umin" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">RawBufferLoadOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boundsCheck</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indexOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgprOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_load</span></code> op is a wrapper around the buffer load intrinsics
available on AMD GPUs, including extensions in newer GPUs.</p>
<p>The index into the buffer is computed as for <code class="docutils literal notranslate"><span class="pre">memref.load</span></code> with the additon
of <code class="docutils literal notranslate"><span class="pre">indexOffset</span></code> and <code class="docutils literal notranslate"><span class="pre">sgprOffset</span></code> (which <strong>may or may not</strong> be considered
in bounds checks and includes any offset present on the memref type if it’s
non-zero).</p>
<p>All indices and offsets are in units of the memref’s data type and are
converted to bytes during lowering.</p>
<p>When a load is out of bounds, the instruction returns zero.
Partially-out of bounds have chipset-dependent behavior: whether reading
2 elements starting at index 7 of a <code class="docutils literal notranslate"><span class="pre">memref&lt;8xf32&gt;</span></code> returns the last element
in the first vector component depends on the architecture.</p>
<p>The memref struct is converted into a buffer resource (a V#) and the arguments
are translated to intrinsic arguments as follows:</p>
<ul class="simple">
<li><p>The base address of the buffer is the base address of the memref</p></li>
<li><p>The stride is 0 to enable raw mode</p></li>
<li><p>The number of records is the size of the memref, in bytes</p></li>
</ul>
<p>In the case of dynamically-shaped memrefs, this is computed at runtime
as max_d (size(d) * stride(d)) * sizeof(elementType(memref))
* The offset enable bit is 1, the index enable bit is 0.
* The thread ID addition bit is off
* If <code class="docutils literal notranslate"><span class="pre">boundsCheck</span></code> is false and the target chipset is RDNA, OOB_SELECT is set
to 2 to disable bounds checks, otherwise it is 3
* The cache coherency bits are off</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.raw_buffer_load'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.memref">
<span class="sig-name descname"><span class="pre">memref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.memref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.indices">
<span class="sig-name descname"><span class="pre">indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.sgprOffset">
<span class="sig-name descname"><span class="pre">sgprOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.sgprOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.boundsCheck">
<span class="sig-name descname"><span class="pre">boundsCheck</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.boundsCheck" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.indexOffset">
<span class="sig-name descname"><span class="pre">indexOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.indexOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.value">
<span class="sig-name descname"><span class="pre">value</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.value" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.raw_buffer_load">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">raw_buffer_load</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bounds_check</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgpr_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_load" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">RawBufferStoreOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boundsCheck</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indexOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgprOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_store</span></code> op is a wrapper around the buffer store
intrinsics available on AMD GPUs, including extensions in newer GPUs.</p>
<p>The store index is computed as in <code class="docutils literal notranslate"><span class="pre">memref.store</span></code> with the addition of
<code class="docutils literal notranslate"><span class="pre">indexOffset</span></code> (which is included for uniformity with atomics and may be useful
when writing vectorized code) and <code class="docutils literal notranslate"><span class="pre">sgprOffset</span></code> (which is added after bounds
checks and implicitly includes the offset of the memref type if non-zero).
All index components are in terms of the elements of the memref, not bytes,
and are scaled up appropriately.</p>
<p>Out of bounds stores are ignored in hardware.
Wthether a vector write that includes some in-bounds and soeme out-of-bounds
components is partically completed is chipset-dependent.</p>
<p>See <code class="docutils literal notranslate"><span class="pre">amdgpu.raw_buffer_load</span></code> for a description of how the underlying
instruction is constructed.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.raw_buffer_store'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.value">
<span class="sig-name descname"><span class="pre">value</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.value" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.memref">
<span class="sig-name descname"><span class="pre">memref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.memref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.indices">
<span class="sig-name descname"><span class="pre">indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.sgprOffset">
<span class="sig-name descname"><span class="pre">sgprOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.sgprOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.boundsCheck">
<span class="sig-name descname"><span class="pre">boundsCheck</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.boundsCheck" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.indexOffset">
<span class="sig-name descname"><span class="pre">indexOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.indexOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.raw_buffer_store">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">raw_buffer_store</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bounds_check</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sgpr_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp" title="mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp"><span class="pre">RawBufferStoreOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_store" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">ScaledExtPackedMatrixOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scale</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">blockSize</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">firstScaleLane</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">firstScaleByte</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Extend matrix of microfloats (8 or 16 elements per lane) using a set of scales
that may be stored on other lanes.</p>
<p>The scales applied to the input microfloats are stored in bytes which
come from the <code class="docutils literal notranslate"><span class="pre">scales</span></code> input provided in a <em>half</em> of the wave identified
by <code class="docutils literal notranslate"><span class="pre">firstScaleLane</span></code>. The bytes used is selected by <code class="docutils literal notranslate"><span class="pre">firstScaleByte</span></code> and depends
on the type of <code class="docutils literal notranslate"><span class="pre">source</span></code>. The 16 vectors in consecutive lanes starting from
<code class="docutils literal notranslate"><span class="pre">firstScaleLane</span></code> (which we’ll call the scale vectors) will be used by both
halves of the wave (with lane L reading from L % 16’th scale vector).</p>
<p>When <code class="docutils literal notranslate"><span class="pre">source</span></code> is either F4E2M1FN, F6E2M3FN, or F6E3M2FN each half of the
wave will use a different byte. The first one being <code class="docutils literal notranslate"><span class="pre">firstScaleByte</span></code> and
the second one being <code class="docutils literal notranslate"><span class="pre">firstScaleByte</span></code> + 1. When the block size is 32,
<code class="docutils literal notranslate"><span class="pre">firstScaleByte</span></code> can be either 0 or 2, selecting halves of the scale vectors.
Lanes 0-15 will read from <code class="docutils literal notranslate"><span class="pre">firstScaleByte</span></code> and lanes 16-31 will read
from <code class="docutils literal notranslate"><span class="pre">firstScaleByte</span></code> + 1.</p>
<p>For example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="c1">// Input: 8-element vector of F8E4M3FN, converting to F32</span>
<span class="c1">// Lanes 0-15 read from byte 0, lanes 16-31 read from byte 1</span>
<span class="nv">%result</span> <span class="o">=</span> <span class="nb">amdgpu.scaled_ext_packed_matrix</span><span class="err"> </span><span class="nv">%source</span><span class="err"> </span><span class="nx">scale</span><span class="p">(</span><span class="nv">%scales</span><span class="p">)</span>
  <span class="nb">blockSize</span><span class="p">(</span><span class="mf">32</span><span class="p">)</span><span class="err"> </span><span class="nx">firstScaleLane</span><span class="p">(</span><span class="mf">0</span><span class="p">)</span><span class="err"> </span><span class="nx">firstScaleByte</span><span class="p">(</span><span class="mf">0</span><span class="p">)</span>
<span class="err">  </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="err">f</span><span class="mi">8</span><span class="err">E</span><span class="mi">4</span><span class="err">M</span><span class="mi">3</span><span class="err">FN</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="err">f</span><span class="mi">8</span><span class="err">E</span><span class="mi">8</span><span class="err">M</span><span class="mi">0</span><span class="err">FNU</span><span class="p">&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>

<span class="c1">// Input: 16-element vector of F6E2M3FN, converting to F16</span>
<span class="c1">// Lanes 0-15 read from byte 2, lanes 16-31 read from byte 3</span>
<span class="nv">%result</span> <span class="o">=</span> <span class="nb">amdgpu.scaled_ext_packed_matrix</span><span class="err"> </span><span class="nv">%source</span><span class="err"> </span><span class="nx">scale</span><span class="p">(</span><span class="nv">%scales</span><span class="p">)</span>
  <span class="nb">blockSize</span><span class="p">(</span><span class="mf">32</span><span class="p">)</span><span class="err"> </span><span class="nx">firstScaleLane</span><span class="p">(</span><span class="mf">16</span><span class="p">)</span><span class="err"> </span><span class="nx">firstScaleByte</span><span class="p">(</span><span class="mf">2</span><span class="p">)</span>
<span class="err">  </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">16</span><span class="p">x</span><span class="err">f</span><span class="mi">6</span><span class="err">E</span><span class="mi">2</span><span class="err">M</span><span class="mi">3</span><span class="err">FN</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="err">f</span><span class="mi">8</span><span class="err">E</span><span class="mi">8</span><span class="err">M</span><span class="mi">0</span><span class="err">FNU</span><span class="p">&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">16</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;</span>
</pre></div>
</div>
<p>When <code class="docutils literal notranslate"><span class="pre">source</span></code> is either F4E2M1FN, F6E2M3FN, or F6E3M2FN and
the block size is 16, <code class="docutils literal notranslate"><span class="pre">firstScaleByte</span></code> can be 0 or 1.
Lanes 0-15 read from the <code class="docutils literal notranslate"><span class="pre">firstScaleByte``th</span> <span class="pre">element</span> <span class="pre">of</span> <span class="pre">the</span> <span class="pre">scale</span> <span class="pre">vectors,</span>
<span class="pre">while</span> <span class="pre">lanes</span> <span class="pre">16-31</span> <span class="pre">read</span> <span class="pre">from</span> <span class="pre">``firstScaleByte</span></code> + 2.
For example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="c1">// Input: 8-element vector of F8E5M2, converting to BF16</span>
<span class="c1">// Lanes 0-15 read from byte 0, lanes 16-31 read from byte 2 (0+2)</span>
<span class="nv">%result</span> <span class="o">=</span> <span class="nb">amdgpu.scaled_ext_packed_matrix</span><span class="err"> </span><span class="nv">%source</span><span class="err"> </span><span class="nx">scale</span><span class="p">(</span><span class="nv">%scales</span><span class="p">)</span>
  <span class="nb">blockSize</span><span class="p">(</span><span class="mf">16</span><span class="p">)</span><span class="err"> </span><span class="nx">firstScaleLane</span><span class="p">(</span><span class="mf">0</span><span class="p">)</span><span class="err"> </span><span class="nx">firstScaleByte</span><span class="p">(</span><span class="mf">0</span><span class="p">)</span>
<span class="err">  </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="err">f</span><span class="mi">8</span><span class="err">E</span><span class="mi">5</span><span class="err">M</span><span class="mi">2</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="err">f</span><span class="mi">8</span><span class="err">E</span><span class="mi">8</span><span class="err">M</span><span class="mi">0</span><span class="err">FNU</span><span class="p">&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">bf16</span><span class="p">&gt;</span>

<span class="c1">// Input: 16-element vector of F6E3M2FN, converting to F32</span>
<span class="c1">// Lanes 0-15 read from byte 1, lanes 16-31 read from byte 3 (1+2)</span>
<span class="nv">%result</span> <span class="o">=</span> <span class="nb">amdgpu.scaled_ext_packed_matrix</span><span class="err"> </span><span class="nv">%source</span><span class="err"> </span><span class="nx">scale</span><span class="p">(</span><span class="nv">%scales</span><span class="p">)</span>
  <span class="nb">blockSize</span><span class="p">(</span><span class="mf">16</span><span class="p">)</span><span class="err"> </span><span class="nx">firstScaleLane</span><span class="p">(</span><span class="mf">16</span><span class="p">)</span><span class="err"> </span><span class="nx">firstScaleByte</span><span class="p">(</span><span class="mf">1</span><span class="p">)</span>
<span class="err">  </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">16</span><span class="p">x</span><span class="err">f</span><span class="mi">6</span><span class="err">E</span><span class="mi">3</span><span class="err">M</span><span class="mi">2</span><span class="err">FN</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="err">f</span><span class="mi">8</span><span class="err">E</span><span class="mi">8</span><span class="err">M</span><span class="mi">0</span><span class="err">FNU</span><span class="p">&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">16</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>
</pre></div>
</div>
<p>Note: the layout for the scales generally mirrors how the WMMA
instructions use for matrix scales. These selection operands allows
one to choose portions of the matrix to convert.</p>
<p>When <code class="docutils literal notranslate"><span class="pre">source</span></code> is either F8E4M3FN or F8E5M2 and <code class="docutils literal notranslate"><span class="pre">blockSize</span></code> is 32,
then the same byte will be used by both halves of the wave.
In this case, <code class="docutils literal notranslate"><span class="pre">firstScaleByte</span></code> can be any value from 0 to 3.</p>
<p>When <code class="docutils literal notranslate"><span class="pre">source</span></code> is either F8E4M3FN or F8E5M2 and <code class="docutils literal notranslate"><span class="pre">blockSize</span></code> is 16,
following combinations are allowed:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">firstScaleLane(0),</span> <span class="pre">firstScaleByte(0)</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">firstScaleLane(16),</span> <span class="pre">firstScaleByte(2)</span></code></p></li>
</ul>
<p>all other combinations are reserved.</p>
<p>Available on gfx1250+.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.scaled_ext_packed_matrix'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.source">
<span class="sig-name descname"><span class="pre">source</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.source" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.scale">
<span class="sig-name descname"><span class="pre">scale</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.scale" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.blockSize">
<span class="sig-name descname"><span class="pre">blockSize</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.blockSize" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.firstScaleLane">
<span class="sig-name descname"><span class="pre">firstScaleLane</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.firstScaleLane" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.firstScaleByte">
<span class="sig-name descname"><span class="pre">firstScaleByte</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.firstScaleByte" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.scaled_ext_packed_matrix">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">scaled_ext_packed_matrix</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scale</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">block_size</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">first_scale_lane</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">first_scale_byte</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.scaled_ext_packed_matrix" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">ScaledExtPackedOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scale</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Extend and scale two packed floats in <code class="docutils literal notranslate"><span class="pre">source[index]</span></code> to two floats and
return them.</p>
<p>This rather unusual signature arises from the fact that AMD GPUs cannot
easily work with sub 32-bit quantities, so the compiler intrinsics for
extending 8-bit floats (which are, currently, the only way to work with
this operation) take packed vectors of 2 such floats.</p>
<p>If the passed-in vector has fewer than two elements, or the input is scalar,
the remaining values in the &lt;2 x i8&gt; will be filled with
undefined values as needed.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.scaled_ext_packed'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.source">
<span class="sig-name descname"><span class="pre">source</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.source" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.scale">
<span class="sig-name descname"><span class="pre">scale</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.scale" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.index">
<span class="sig-name descname"><span class="pre">index</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.index" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.scaled_ext_packed">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">scaled_ext_packed</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scale</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">index</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.scaled_ext_packed" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">ScaledMFMAOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">k</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sourceA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sourceB</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">destC</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scalesA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scalesB</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scalesIdxA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scalesIdxB</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.scaled_mfma</span></code> op is an MLIR wrapper around intrinsics
for various scaled versions of <code class="docutils literal notranslate"><span class="pre">mfma</span></code> instructions in the CDNA architecture, which
perform multiple outer products in order to allow fast matrix multiplication.</p>
<p>The wrapper will select an appropriate <code class="docutils literal notranslate"><span class="pre">mfma</span></code> instruction, if one is available,
based on the provided <code class="docutils literal notranslate"><span class="pre">m</span></code>, <code class="docutils literal notranslate"><span class="pre">k</span></code>, <code class="docutils literal notranslate"><span class="pre">n</span></code>, and <code class="docutils literal notranslate"><span class="pre">nBlks</span></code> attributes, along with the
types of the source and destination arguments.</p>
<p>Note, this wrapper allows specifying <code class="docutils literal notranslate"><span class="pre">vector&lt;4Kxi8&gt;</span></code> arguments to MFMA
intrinsics that take an integer type of width <code class="docutils literal notranslate"><span class="pre">4K</span></code>. For example,
one can provide a <code class="docutils literal notranslate"><span class="pre">vector&lt;4xi8&gt;</span></code> as an argument to an MFMA instruction that
logically takes 4 i8s but whose intrinsics are specified to take an i32.
In these cases, the bytes in the vector will be concatenated in little-endian
order (that is, v[0] will go to arg[7:0], v[1] to arg[15:8] and so on).</p>
<p>This wrapper takes inspiration from <code class="docutils literal notranslate"><span class="pre">amdgpu.mfma</span></code>, but has some key differences:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">amdgpu.scaled_mfma</span></code> operates on fp4 (f4E2M1FN), fp6 (f6E2M3FN and f6E3M2FN) and</p></li>
</ul>
<p>fp8 (f8E4M3FN and f8E5M2) types using either M=N=16, K=128 or M=N=32, K=64 as
their tile size.
* <code class="docutils literal notranslate"><span class="pre">amdgpu.scaled_mfma</span></code> does not support broadcasting. So, <code class="docutils literal notranslate"><span class="pre">cbsz</span></code>, <code class="docutils literal notranslate"><span class="pre">abid</span></code>, and <code class="docutils literal notranslate"><span class="pre">blgp</span></code>
are omitted from this wrapper.
* The <code class="docutils literal notranslate"><span class="pre">negateA</span></code>, <code class="docutils literal notranslate"><span class="pre">negateB</span></code>, and <code class="docutils literal notranslate"><span class="pre">negateC</span></code> flags in <code class="docutils literal notranslate"><span class="pre">amdgpu.mfma</span></code> are only supported
for double-precision operations on gfx94x and so are not included here.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%0</span> <span class="o">=</span> <span class="nb">amdgpu.scaled_mfma</span><span class="err"> 32x32x64 </span><span class="p">(</span><span class="nv">%arg0</span><span class="p">[</span><span class="mf">0</span><span class="p">]</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="nv">%arg1</span><span class="p">)</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="p">(</span><span class="nv">%arg0</span><span class="p">[</span><span class="mf">1</span><span class="p">]</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="nv">%arg1</span><span class="p">)</span><span class="err"> </span><span class="o">+</span><span class="err"> </span><span class="nv">%arg2</span>
<span class="err">  </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="err">f</span><span class="mi">8</span><span class="err">E</span><span class="mi">8</span><span class="err">M</span><span class="mi">0</span><span class="err">FNU</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">32</span><span class="p">x</span><span class="err">f</span><span class="mi">6</span><span class="err">E</span><span class="mi">2</span><span class="err">M</span><span class="mi">3</span><span class="err">FN</span><span class="p">&gt;,</span><span class="err"> </span><span class="nx">f8E8M0FNU</span><span class="p">,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">32</span><span class="p">x</span><span class="err">f</span><span class="mi">6</span><span class="err">E</span><span class="mi">2</span><span class="err">M</span><span class="mi">3</span><span class="err">FN</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">16</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.scaled_mfma'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.sourceA">
<span class="sig-name descname"><span class="pre">sourceA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.sourceA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.sourceB">
<span class="sig-name descname"><span class="pre">sourceB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.sourceB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.destC">
<span class="sig-name descname"><span class="pre">destC</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.destC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesA">
<span class="sig-name descname"><span class="pre">scalesA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesB">
<span class="sig-name descname"><span class="pre">scalesB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.m">
<span class="sig-name descname"><span class="pre">m</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.m" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.n">
<span class="sig-name descname"><span class="pre">n</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.n" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.k">
<span class="sig-name descname"><span class="pre">k</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.k" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesIdxA">
<span class="sig-name descname"><span class="pre">scalesIdxA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesIdxA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesIdxB">
<span class="sig-name descname"><span class="pre">scalesIdxB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesIdxB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.destD">
<span class="sig-name descname"><span class="pre">destD</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.destD" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.scaled_mfma">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">scaled_mfma</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">k</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source_b</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dest_c</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scales_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scales_b</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scales_idx_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">scales_idx_b</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.scaled_mfma" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SchedBarrierOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">SchedBarrierOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opts</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p><code class="docutils literal notranslate"><span class="pre">amdgpu.sched_barrier</span></code> serves as a barrier that could be
configured to restrict movements of instructions through it as
defined by sched_barrier_opts.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SchedBarrierOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.sched_barrier'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SchedBarrierOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SchedBarrierOp.opts">
<span class="sig-name descname"><span class="pre">opts</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp.opts" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.sched_barrier">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">sched_barrier</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opts</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp" title="mlir.dialects._amdgpu_ops_gen.SchedBarrierOp"><span class="pre">SchedBarrierOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.sched_barrier" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">SwizzleBitModeOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">and_mask</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">or_mask</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">xor_mask</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>High-level wrapper on bitmode <code class="docutils literal notranslate"><span class="pre">rocdl.ds_swizzle</span></code> op, masks are represented
as separate fields so user won’t need to do manual bitpacking.</p>
<p>Supports arbitrary int/float/vector types, which will be repacked to i32 and
one or more <code class="docutils literal notranslate"><span class="pre">rocdl.ds_swizzle</span></code> ops during lowering.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.swizzle_bitmode'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.src">
<span class="sig-name descname"><span class="pre">src</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.src" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.and_mask">
<span class="sig-name descname"><span class="pre">and_mask</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.and_mask" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.or_mask">
<span class="sig-name descname"><span class="pre">or_mask</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.or_mask" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.xor_mask">
<span class="sig-name descname"><span class="pre">xor_mask</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.xor_mask" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.result">
<span class="sig-name descname"><span class="pre">result</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.result" title="Link to this definition">¶</a></dt>
<dd><p>Shortcut to get an op result if it has only one (throws an error otherwise).</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.swizzle_bitmode">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">swizzle_bitmode</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">and_mask</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">or_mask</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">xor_mask</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.swizzle_bitmode" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.TransposeLoadOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">TransposeLoadOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">result</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">srcIndices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.transpose_load</span></code> op is a wrapper around the <code class="docutils literal notranslate"><span class="pre">ds_read_tr</span></code> instructions.
The transpose load op represents a subgroup load from LDS memory,
where the subgroup of threads collectively reads a matrix from the source
memref, with each thread reading a vector of the matrix, and gets a transposed matrix
in as the result. That is, each thread reads a vector of the col-major matrix at different
indices, and the thread’s read result is a vector of the corresponding row of the transposed
matrix.</p>
<p>This op is a direct wrapper around the ROCDL <code class="docutils literal notranslate"><span class="pre">ds_read_tr</span></code> family intrinsics. Please refer
to the CDNA4 ISA documentation for more details about its exact semantics.</p>
<p>Format example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span><span class="mi">0</span> <span class="o">=</span> <span class="n">amdgpu</span><span class="o">.</span><span class="n">transpose_load</span> <span class="o">%</span><span class="n">src</span><span class="p">[</span><span class="o">%</span><span class="n">srcIndices</span><span class="p">]</span> <span class="p">:</span> <span class="n">memref</span><span class="o">&lt;</span><span class="mi">128</span><span class="n">x256xf16</span><span class="o">&gt;</span> <span class="o">-&gt;</span> <span class="n">vector</span><span class="o">&lt;</span><span class="mi">4</span><span class="n">xf16</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Operands:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">$src</span></code>: LDS memref to read from.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">$srcIndices</span></code>: indices into <code class="docutils literal notranslate"><span class="pre">$src</span></code> to read from for this thread.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">$result</span></code>: target register this transpose load instruction will write to.</p></li>
</ul>
<p>Note: Lowering is only supported on gfx950 and up.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.transpose_load'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.TransposeLoadOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.src">
<span class="sig-name descname"><span class="pre">src</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.src" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.srcIndices">
<span class="sig-name descname"><span class="pre">srcIndices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.srcIndices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.result">
<span class="sig-name descname"><span class="pre">result</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.result" title="Link to this definition">¶</a></dt>
<dd><p>Shortcut to get an op result if it has only one (throws an error otherwise).</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.transpose_load">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">transpose_load</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">result</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src_indices</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.transpose_load" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">WMMAOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">k</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sourceA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sourceB</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">destC</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">subwordOffset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">unsignedA</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">unsignedB</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">clamp</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir" title="mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">amdgpu.wmma</span></code> op is an MLIR wrapper around intrinsics for various <code class="docutils literal notranslate"><span class="pre">wmma</span></code>
instructions in the AMDGPU architecture, which perform matrix multiplication.</p>
<p>On gfx11/RDNA3, wmma intrinsics have M=N=K=16 dimensions.</p>
<p>On gfx12/RDNA4, wmma intrinsics have M=N=16 dimensions and support K=16 for
all element types, and K=32 for i4 sources.</p>
<p>On gfx1250, wmma intrinsics have M=N=16 and K dimensions of 4, 32, 64, or 128,
depending on the element types.</p>
<p>On gfx11/RDNA3, emitting f16-&gt;f16 (or bf16-&gt;bf16) wmma the output is a 16xf16
(or 16xbf16) vector containing only 8 valid values:</p>
<ul class="simple">
<li><p>If <code class="docutils literal notranslate"><span class="pre">subwordOffset</span></code> is 0, then the output is stored at indices 0, 2, 4, …, 14.</p></li>
<li><p>If <code class="docutils literal notranslate"><span class="pre">subwordOffset</span></code> is 1, then the output is stored at indices 1, 3, 5, …, 15.</p></li>
</ul>
<p>On gfx12/RDNA4 and gfx1250, the result is instead returned as vector where all
the values are valid and the <code class="docutils literal notranslate"><span class="pre">subwordOffset</span></code> must be <code class="docutils literal notranslate"><span class="pre">0</span></code>, as it cannot be used.</p>
<p><code class="docutils literal notranslate"><span class="pre">unsignedA</span></code> and <code class="docutils literal notranslate"><span class="pre">unsignedB</span></code> flag that the <code class="docutils literal notranslate"><span class="pre">int8</span></code> LLVM inputs are unsigned.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">clamp</span></code> flag is used to saturate the output of type T to <code class="docutils literal notranslate"><span class="pre">numeric_limits&lt;T&gt;::max()</span></code>
in case of overflow.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%0</span> <span class="o">=</span> <span class="nb">amdgpu.wmma</span><span class="err"> 16x16x16 </span><span class="nv">%matA</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="nv">%matB</span><span class="err"> </span><span class="o">+</span><span class="err"> </span><span class="nv">%matC</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;</span>

<span class="nv">%1</span> <span class="o">=</span> <span class="nb">amdgpu.wmma</span><span class="err"> 16x16x64 </span><span class="nv">%matD</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="nv">%matE</span><span class="err"> </span><span class="o">+</span><span class="err"> </span><span class="nv">%matF</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">32</span><span class="p">x</span><span class="kt">i8</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>

<span class="nv">%2</span> <span class="o">=</span> <span class="nb">amdgpu.wmma</span><span class="err"> 16x16x128 </span><span class="nv">%matG</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="nv">%matH</span><span class="err"> </span><span class="o">+</span><span class="err"> </span><span class="nv">%matI</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="err">f</span><span class="mi">4</span><span class="err">E</span><span class="mi">2</span><span class="err">M</span><span class="mi">1</span><span class="err">FN</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="err">f</span><span class="mi">4</span><span class="err">E</span><span class="mi">2</span><span class="err">M</span><span class="mi">1</span><span class="err">FN</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>

<span class="nv">%3</span> <span class="o">=</span> <span class="nb">amdgpu.wmma</span><span class="err"> 16x16x4 </span><span class="nv">%matJ</span><span class="err"> </span><span class="o">*</span><span class="err"> </span><span class="nv">%matK</span><span class="err"> </span><span class="o">+</span><span class="err"> </span><span class="nv">%matL</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">8</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'amdgpu.wmma'</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.sourceA">
<span class="sig-name descname"><span class="pre">sourceA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.sourceA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.sourceB">
<span class="sig-name descname"><span class="pre">sourceB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.sourceB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.destC">
<span class="sig-name descname"><span class="pre">destC</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.destC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.m">
<span class="sig-name descname"><span class="pre">m</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.m" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.n">
<span class="sig-name descname"><span class="pre">n</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.n" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.k">
<span class="sig-name descname"><span class="pre">k</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.k" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.subwordOffset">
<span class="sig-name descname"><span class="pre">subwordOffset</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.subwordOffset" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.unsignedA">
<span class="sig-name descname"><span class="pre">unsignedA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.unsignedA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.unsignedB">
<span class="sig-name descname"><span class="pre">unsignedB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.unsignedB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.clamp">
<span class="sig-name descname"><span class="pre">clamp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.clamp" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.WMMAOp.destD">
<span class="sig-name descname"><span class="pre">destD</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.destD" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._amdgpu_ops_gen.wmma">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._amdgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">wmma</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">k</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">source_b</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dest_c</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">subword_offset</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">unsigned_a</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">unsigned_b</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">clamp</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._amdgpu_ops_gen.wmma" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</section>
</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="../_arith_enum_gen/index.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">mlir.dialects._arith_enum_gen</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="../_amdgpu_enum_gen/index.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">mlir.dialects._amdgpu_enum_gen</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2025, MLIR authors
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">mlir.dialects._amdgpu_ops_gen</a><ul>
<li><a class="reference internal" href="#attributes">Attributes</a></li>
<li><a class="reference internal" href="#classes">Classes</a></li>
<li><a class="reference internal" href="#functions">Functions</a></li>
<li><a class="reference internal" href="#module-contents">Module Contents</a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._ods_ir"><code class="docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._Dialect"><code class="docutils literal notranslate"><span class="pre">_Dialect</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen._Dialect.DIALECT_NAMESPACE"><code class="docutils literal notranslate"><span class="pre">_Dialect.DIALECT_NAMESPACE</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp"><code class="docutils literal notranslate"><span class="pre">DPPOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">DPPOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">DPPOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.old"><code class="docutils literal notranslate"><span class="pre">DPPOp.old()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.src"><code class="docutils literal notranslate"><span class="pre">DPPOp.src()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.kind"><code class="docutils literal notranslate"><span class="pre">DPPOp.kind()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.permArgument"><code class="docutils literal notranslate"><span class="pre">DPPOp.permArgument()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.row_mask"><code class="docutils literal notranslate"><span class="pre">DPPOp.row_mask()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.bank_mask"><code class="docutils literal notranslate"><span class="pre">DPPOp.bank_mask()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.bound_ctrl"><code class="docutils literal notranslate"><span class="pre">DPPOp.bound_ctrl()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.DPPOp.result"><code class="docutils literal notranslate"><span class="pre">DPPOp.result()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.dpp"><code class="docutils literal notranslate"><span class="pre">dpp()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op"><code class="docutils literal notranslate"><span class="pre">ExtPackedFp8Op</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">ExtPackedFp8Op.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">ExtPackedFp8Op._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.source"><code class="docutils literal notranslate"><span class="pre">ExtPackedFp8Op.source()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.index"><code class="docutils literal notranslate"><span class="pre">ExtPackedFp8Op.index()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ExtPackedFp8Op.res"><code class="docutils literal notranslate"><span class="pre">ExtPackedFp8Op.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ext_packed_fp8"><code class="docutils literal notranslate"><span class="pre">ext_packed_fp8()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.source"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp.source()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.validBytes"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp.validBytes()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.cacheSwizzleStride"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp.cacheSwizzleStride()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.boundsCheck"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp.boundsCheck()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.resetOffset"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp.resetOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.FatRawBufferCastOp.result"><code class="docutils literal notranslate"><span class="pre">FatRawBufferCastOp.result()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.fat_raw_buffer_cast"><code class="docutils literal notranslate"><span class="pre">fat_raw_buffer_cast()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.src"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp.src()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.srcIndices"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp.srcIndices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.dst"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp.dst()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.dstIndices"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp.dstIndices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.GatherToLDSOp.transferType"><code class="docutils literal notranslate"><span class="pre">GatherToLDSOp.transferType()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.gather_to_lds"><code class="docutils literal notranslate"><span class="pre">gather_to_lds()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.LDSBarrierOp"><code class="docutils literal notranslate"><span class="pre">LDSBarrierOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.LDSBarrierOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">LDSBarrierOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.LDSBarrierOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">LDSBarrierOp._ODS_REGIONS</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.lds_barrier"><code class="docutils literal notranslate"><span class="pre">lds_barrier()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp"><code class="docutils literal notranslate"><span class="pre">MFMAOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MFMAOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MFMAOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.sourceA"><code class="docutils literal notranslate"><span class="pre">MFMAOp.sourceA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.sourceB"><code class="docutils literal notranslate"><span class="pre">MFMAOp.sourceB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.destC"><code class="docutils literal notranslate"><span class="pre">MFMAOp.destC()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.m"><code class="docutils literal notranslate"><span class="pre">MFMAOp.m()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.n"><code class="docutils literal notranslate"><span class="pre">MFMAOp.n()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.k"><code class="docutils literal notranslate"><span class="pre">MFMAOp.k()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.blocks"><code class="docutils literal notranslate"><span class="pre">MFMAOp.blocks()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.cbsz"><code class="docutils literal notranslate"><span class="pre">MFMAOp.cbsz()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.abid"><code class="docutils literal notranslate"><span class="pre">MFMAOp.abid()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.blgp"><code class="docutils literal notranslate"><span class="pre">MFMAOp.blgp()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.reducePrecision"><code class="docutils literal notranslate"><span class="pre">MFMAOp.reducePrecision()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.negateA"><code class="docutils literal notranslate"><span class="pre">MFMAOp.negateA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.negateB"><code class="docutils literal notranslate"><span class="pre">MFMAOp.negateB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.negateC"><code class="docutils literal notranslate"><span class="pre">MFMAOp.negateC()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MFMAOp.destD"><code class="docutils literal notranslate"><span class="pre">MFMAOp.destD()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.mfma"><code class="docutils literal notranslate"><span class="pre">mfma()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.global_"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp.global_()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.global_indices"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp.global_indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.lds"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp.lds()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.lds_indices"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp.lds_indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaBaseOp.base"><code class="docutils literal notranslate"><span class="pre">MakeDmaBaseOp.base()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.make_dma_base"><code class="docutils literal notranslate"><span class="pre">make_dma_base()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.base"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.base()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_dynamic_sizes"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.global_dynamic_sizes()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_dynamic_strides"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.global_dynamic_strides()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.shared_dynamic_sizes"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.shared_dynamic_sizes()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.workgroup_mask"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.workgroup_mask()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.early_timeout"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.early_timeout()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.pad_amount"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.pad_amount()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.pad_interval"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.pad_interval()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.atomic_barrier_address"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.atomic_barrier_address()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.atomic_barrier_indices"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.atomic_barrier_indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_increment"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.global_increment()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.lds_increment"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.lds_increment()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.iteration_count"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.iteration_count()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_static_sizes"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.global_static_sizes()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.global_static_strides"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.global_static_strides()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.shared_static_sizes"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.shared_static_sizes()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeDmaDescriptorOp.desc"><code class="docutils literal notranslate"><span class="pre">MakeDmaDescriptorOp.desc()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.make_dma_descriptor"><code class="docutils literal notranslate"><span class="pre">make_dma_descriptor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.global_"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp.global_()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.global_indices"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp.global_indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.lds"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp.lds()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.lds_indices"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp.lds_indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MakeGatherDmaBaseOp.base"><code class="docutils literal notranslate"><span class="pre">MakeGatherDmaBaseOp.base()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.make_gather_dma_base"><code class="docutils literal notranslate"><span class="pre">make_gather_dma_base()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp"><code class="docutils literal notranslate"><span class="pre">MemoryCounterWaitOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MemoryCounterWaitOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MemoryCounterWaitOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.load"><code class="docutils literal notranslate"><span class="pre">MemoryCounterWaitOp.load()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.store"><code class="docutils literal notranslate"><span class="pre">MemoryCounterWaitOp.store()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.ds"><code class="docutils literal notranslate"><span class="pre">MemoryCounterWaitOp.ds()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.exp"><code class="docutils literal notranslate"><span class="pre">MemoryCounterWaitOp.exp()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.MemoryCounterWaitOp.tensor"><code class="docutils literal notranslate"><span class="pre">MemoryCounterWaitOp.tensor()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.memory_counter_wait"><code class="docutils literal notranslate"><span class="pre">memory_counter_wait()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp"><code class="docutils literal notranslate"><span class="pre">PackedScaledTruncOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">PackedScaledTruncOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">PackedScaledTruncOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.source"><code class="docutils literal notranslate"><span class="pre">PackedScaledTruncOp.source()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.scale"><code class="docutils literal notranslate"><span class="pre">PackedScaledTruncOp.scale()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.existing"><code class="docutils literal notranslate"><span class="pre">PackedScaledTruncOp.existing()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.index"><code class="docutils literal notranslate"><span class="pre">PackedScaledTruncOp.index()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedScaledTruncOp.res"><code class="docutils literal notranslate"><span class="pre">PackedScaledTruncOp.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.packed_scaled_trunc"><code class="docutils literal notranslate"><span class="pre">packed_scaled_trunc()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op"><code class="docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.source"><code class="docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op.source()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.stochiasticParam"><code class="docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op.stochiasticParam()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.existing"><code class="docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op.existing()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.storeIndex"><code class="docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op.storeIndex()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedStochRoundFp8Op.res"><code class="docutils literal notranslate"><span class="pre">PackedStochRoundFp8Op.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.packed_stoch_round_fp8"><code class="docutils literal notranslate"><span class="pre">packed_stoch_round_fp8()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.sourceA"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op.sourceA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.sourceB"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op.sourceB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.existing"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op.existing()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.wordIndex"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op.wordIndex()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PackedTrunc2xFp8Op.res"><code class="docutils literal notranslate"><span class="pre">PackedTrunc2xFp8Op.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.packed_trunc_2xfp8"><code class="docutils literal notranslate"><span class="pre">packed_trunc_2xfp8()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp"><code class="docutils literal notranslate"><span class="pre">PermlaneSwapOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">PermlaneSwapOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">PermlaneSwapOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.src"><code class="docutils literal notranslate"><span class="pre">PermlaneSwapOp.src()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.row_length"><code class="docutils literal notranslate"><span class="pre">PermlaneSwapOp.row_length()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.fetch_inactive"><code class="docutils literal notranslate"><span class="pre">PermlaneSwapOp.fetch_inactive()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.bound_ctrl"><code class="docutils literal notranslate"><span class="pre">PermlaneSwapOp.bound_ctrl()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.PermlaneSwapOp.result"><code class="docutils literal notranslate"><span class="pre">PermlaneSwapOp.result()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.permlane_swap"><code class="docutils literal notranslate"><span class="pre">permlane_swap()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.src"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.src()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.cmp"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.cmp()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.memref"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.memref()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.indices"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.sgprOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.sgprOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.boundsCheck"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.boundsCheck()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.indexOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.indexOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicCmpswapOp.value"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicCmpswapOp.value()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_cmpswap"><code class="docutils literal notranslate"><span class="pre">raw_buffer_atomic_cmpswap()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.value"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp.value()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.memref"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp.memref()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.indices"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp.indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.sgprOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp.sgprOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.boundsCheck"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp.boundsCheck()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFaddOp.indexOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFaddOp.indexOffset()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fadd"><code class="docutils literal notranslate"><span class="pre">raw_buffer_atomic_fadd()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.value"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp.value()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.memref"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp.memref()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.indices"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp.indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.sgprOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp.sgprOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.boundsCheck"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp.boundsCheck()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicFmaxOp.indexOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicFmaxOp.indexOffset()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_fmax"><code class="docutils literal notranslate"><span class="pre">raw_buffer_atomic_fmax()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.value"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp.value()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.memref"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp.memref()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.indices"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp.indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.sgprOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp.sgprOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.boundsCheck"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp.boundsCheck()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicSmaxOp.indexOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicSmaxOp.indexOffset()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_smax"><code class="docutils literal notranslate"><span class="pre">raw_buffer_atomic_smax()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.value"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp.value()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.memref"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp.memref()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.indices"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp.indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.sgprOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp.sgprOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.boundsCheck"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp.boundsCheck()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferAtomicUminOp.indexOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferAtomicUminOp.indexOffset()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_atomic_umin"><code class="docutils literal notranslate"><span class="pre">raw_buffer_atomic_umin()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.memref"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp.memref()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.indices"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp.indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.sgprOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp.sgprOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.boundsCheck"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp.boundsCheck()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.indexOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp.indexOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferLoadOp.value"><code class="docutils literal notranslate"><span class="pre">RawBufferLoadOp.value()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_load"><code class="docutils literal notranslate"><span class="pre">raw_buffer_load()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.value"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp.value()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.memref"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp.memref()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.indices"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp.indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.sgprOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp.sgprOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.boundsCheck"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp.boundsCheck()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.RawBufferStoreOp.indexOffset"><code class="docutils literal notranslate"><span class="pre">RawBufferStoreOp.indexOffset()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.raw_buffer_store"><code class="docutils literal notranslate"><span class="pre">raw_buffer_store()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.source"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp.source()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.scale"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp.scale()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.blockSize"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp.blockSize()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.firstScaleLane"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp.firstScaleLane()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.firstScaleByte"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp.firstScaleByte()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedMatrixOp.res"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedMatrixOp.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.scaled_ext_packed_matrix"><code class="docutils literal notranslate"><span class="pre">scaled_ext_packed_matrix()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.source"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedOp.source()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.scale"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedOp.scale()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.index"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedOp.index()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledExtPackedOp.res"><code class="docutils literal notranslate"><span class="pre">ScaledExtPackedOp.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.scaled_ext_packed"><code class="docutils literal notranslate"><span class="pre">scaled_ext_packed()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.sourceA"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.sourceA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.sourceB"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.sourceB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.destC"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.destC()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesA"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.scalesA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesB"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.scalesB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.m"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.m()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.n"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.n()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.k"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.k()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesIdxA"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.scalesIdxA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.scalesIdxB"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.scalesIdxB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.ScaledMFMAOp.destD"><code class="docutils literal notranslate"><span class="pre">ScaledMFMAOp.destD()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.scaled_mfma"><code class="docutils literal notranslate"><span class="pre">scaled_mfma()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp"><code class="docutils literal notranslate"><span class="pre">SchedBarrierOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">SchedBarrierOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">SchedBarrierOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SchedBarrierOp.opts"><code class="docutils literal notranslate"><span class="pre">SchedBarrierOp.opts()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.sched_barrier"><code class="docutils literal notranslate"><span class="pre">sched_barrier()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp"><code class="docutils literal notranslate"><span class="pre">SwizzleBitModeOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">SwizzleBitModeOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">SwizzleBitModeOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.src"><code class="docutils literal notranslate"><span class="pre">SwizzleBitModeOp.src()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.and_mask"><code class="docutils literal notranslate"><span class="pre">SwizzleBitModeOp.and_mask()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.or_mask"><code class="docutils literal notranslate"><span class="pre">SwizzleBitModeOp.or_mask()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.xor_mask"><code class="docutils literal notranslate"><span class="pre">SwizzleBitModeOp.xor_mask()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.SwizzleBitModeOp.result"><code class="docutils literal notranslate"><span class="pre">SwizzleBitModeOp.result()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.swizzle_bitmode"><code class="docutils literal notranslate"><span class="pre">swizzle_bitmode()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp"><code class="docutils literal notranslate"><span class="pre">TransposeLoadOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">TransposeLoadOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">TransposeLoadOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.src"><code class="docutils literal notranslate"><span class="pre">TransposeLoadOp.src()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.srcIndices"><code class="docutils literal notranslate"><span class="pre">TransposeLoadOp.srcIndices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.TransposeLoadOp.result"><code class="docutils literal notranslate"><span class="pre">TransposeLoadOp.result()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.transpose_load"><code class="docutils literal notranslate"><span class="pre">transpose_load()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp"><code class="docutils literal notranslate"><span class="pre">WMMAOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">WMMAOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">WMMAOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.sourceA"><code class="docutils literal notranslate"><span class="pre">WMMAOp.sourceA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.sourceB"><code class="docutils literal notranslate"><span class="pre">WMMAOp.sourceB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.destC"><code class="docutils literal notranslate"><span class="pre">WMMAOp.destC()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.m"><code class="docutils literal notranslate"><span class="pre">WMMAOp.m()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.n"><code class="docutils literal notranslate"><span class="pre">WMMAOp.n()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.k"><code class="docutils literal notranslate"><span class="pre">WMMAOp.k()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.subwordOffset"><code class="docutils literal notranslate"><span class="pre">WMMAOp.subwordOffset()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.unsignedA"><code class="docutils literal notranslate"><span class="pre">WMMAOp.unsignedA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.unsignedB"><code class="docutils literal notranslate"><span class="pre">WMMAOp.unsignedB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.clamp"><code class="docutils literal notranslate"><span class="pre">WMMAOp.clamp()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.WMMAOp.destD"><code class="docutils literal notranslate"><span class="pre">WMMAOp.destD()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._amdgpu_ops_gen.wmma"><code class="docutils literal notranslate"><span class="pre">wmma()</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>

          </div>
        </div>
      </div>
      
      
    </aside>
  </div>
</div><script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../../_static/doctools.js?v=9bcbadda"></script>
    <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/scripts/furo.js?v=46bd48cc"></script>
    </body>
</html>