INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2018.2/layouts/workspace/3rd_exercise/exc3/exc3.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
