# Digital Logic Circuits
```mermaid
graph LR;
A(Digital Logic Circuits) --> AB(Number System)
    AB --> ABA(Conversions)
        ABA --> ABAA(Decimal)
        ABA --> ABAB(Hexadecimal)
        ABA --> ABAC(Binary)
        ABA --> ABAD(Octal)
        ABA --> ABAE(Weighted Codes)
        ABA --> ABAF(Binary Coded Decimal)
        ABA --> ABAG(Variety of Logic Gates)
        ABA --> ABAH(1's and 2's complement)
        ABA --> ABAI(Grey Code to binary)
        ABA --> ABAJ(Hamming Code)
        ABA --> ABAK(BCD to excess 3)

    A --> AC(Boolena Algebra)
        AC --> ACA(Canonical and Std Forms)
            ACA --> ACAA(Min Terms)
                ACAA --> ACAAA(SOP Sum of min terms)
            ACA --> ACAB(Max Terms)
                ACAB --> ACABA(POS Product of Max terms)
        AC --> ACB(Minimisation of Algebraic expression/Boolean Fns)
            ACB --> ACBA(K Map Method)
    A --> AD(Combinational and Sequential Ckts)
        AD --> ADA(Sequential Ckts)
            ADA --> ADAA(Clocked)
                ADAA --> ADAAA(Flip Flops)
                    ADAAA --> ADAAAA(SR Flip Flop)
                    ADAAA --> ADAAAB(D Flip Flop)
                    ADAAA --> ADAAAC(JK Flip Flop)
                ADAA --> ADAAB(Register)
                    ADAAB --> ADAABA(Register with Parallel Load)
                    ADAAB --> ADAABB(Shift Registers)
                    ADAAB --> ADAABC(Universal Shift Register)
                ADAA --> ADAAC(Counter)
                    ADAAC --> ADAACA(Asynchornous Counter)
                        ADAACA --> ADAACAA(2 bit upcounter)
                        ADAACA --> ADAACAB(2 bit down counter)
                        ADAACA --> ADAACAC(2 bit up/down counter)
                    ADAAC --> ADAACB(Synchornous Counter/Ring/Modulo-n counter)

            ADA --> ADAB(Asynchronous)
        AD --> ADB(Combinational Ckts)
            ADB --> ADBA(Half Adder)
            ADB --> ADBB(Full Adder)
            ADB --> ADBC(Parallel Adder)
            ADB --> ADBD(Subtractor)
            ADB --> ADBE(Multiplier)
            ADB --> ADBF(Decoder)
            ADB --> ADBG(Encoder)
            ADB --> ADBH(Multiplexer)
            ADB --> ADBI(Demultiplexer)
    A --> AE(Integration)
        AE --> AEA(Small Scale Integration)
        AE --> AEB(Medium Scale Integration)
        AE --> AEC(Large Scale Integration)
        AE --> AED(Very Large Scale Integration)
    A --> AF(Digital Components)
        AF --> AFA(Decoder)
        AF --> AFB(Encoder)
        AF --> AFC(Multiplixer)
        AF --> AFD(Register)
        AF --> AFE(Counter)
    A --> AG(Types of Memory)
        AG --> AGA(RAM)
        AG --> AGB(ROM)
```


# Computer Organisation and Architecture:
```mermaid
graph LR;
B[Architecture] --> BA(Instruction Set Architecture)
  BA --> BAA(RISC)
  BA --> BAB(CISC)
B --> BB(Hardware System Architecture)
B --> BC(Computer Architecture)
  BC --> BCA(Von Neumann Architecture)
  BC --> BCB(Harward Architecture)
  BC --- BCC(Flynn's Classification)
    BCC --> BCCA(SISD)
    BCC --> BCCB(SIMD)
    BCC --> BCCC(MISD)
    BCC --> BCCD(MIMD)
```

# Register Transfer Language
```mermaid
graph LR;
C(Register Transfer Language) --> CA(Characteristics)
  CA --- CAA(Set of registers)
    CAA --> CAAA(Types of registers)
      CAAA --> CAAAA(MAR)
      CAAA --> CAAAB(IR)
      CAAA --> CAAAC(PC)
      CAAA --> CAAAD(AC)
      CAAA --> CAAAE(TR)
      CAAA --> CAAAF(DR)
      CAAA --> CAAAG(OUTR)
      CAAA --> CAAAH(INPR)

  CA --- CAB(Types Micro Operations)
    CAB --> CABA(Arithmetic Micro Operations)
    CAB --> CABB(Logic Micro Operations)
    CAB --> CABC(Shift Micro Operations)
    CAB --> CABD(Arithmetic Shift Operations)
C ---> CB(Register Transfer)
  CB --> CBA(Simple Transfer)
  CB --> CBB(Conditional Transfer)
  CB --> CBC(Simultaneous Transfer)
  CB --> CBD(Bus Transfer)
  CB --> CBE(Memory Transfer)
```
# Data Representation
```mermaid
graph LR;
D(Data Representation) --> DA(Fixed Point Representation)
D --> DB(Floating Point Representation)
D --> DC(IEEE 754 Floating Point Method)
  DC --> DCA(IEEE 754 Single Precision Method)
  DC --> DCB(Normalised IEEE 754 Format)
  DC --> DCC(IEEE 754 Double Precision Method)
D --> DD(Designing ALU and LU and AU)
```
# Control Unit Design
```mermaid
graph LR;
E(Control Unit Design) --> EA(Instruction)
  EA --- EAA(Op Code)
  EA --- EAB(Address Part)
  EA --> EAC(Types Of Instructions)
    EAC --> EACA(Memory Reference Instructions)
      EACA --> EACAA(AND)
      EACA --> EACAB(ADD)
      EACA --> EACAC(LDA)
      EACA --> EACAD(STA)
      EACA --> EACAE(BUN)
      EACA --> EACAF(BUS)
      EACA --> EACAG(ISZ)
    EAC --> EACB(Register Reference Instructions)
    EAC --> EACC(I/O Reference Instructions)
  EA --> EAD(Instructions in Program)
    EAD --> EADA(Simple Instructions)
    EAD --> EADB(Branching Instructions)
    EAD --> EADC(Subroutines)
    EAD --> EADD(Mapping)
  EA --> EAE(Instruction Life Cycle)


E --> EB(Control Unit and design)
  EB --> EBA(Hard Wired Control Unit)
  EB --> EBB(Micro Programmed Control Unit)
    EBB --- EBBA(Control Word)
    EBB --- EBBB(Sequencer)
    EBB --- EBBC(Control Address Generator)
    EBB --- EBBD(Data Register)
```

# CPU
```mermaid
graph LR;
F(CPU) --> FA(Organisation)
  FA --> FAA(Register to Bus Organisation)
  FA --> FAB(Stack Organisation)
  FA --> FAC(Memory Organisation)

F --> FB(Reverse Polish Notation)
F --> FC(Types of CPU Organisation)
  FC --> FCA(Single Accumulator Organisation)
  FC --> FCB(General Register Organisation)
  FC --> FCC(Stack Organisation)
F --> FD(Types of Instructions)
  FD --> FDA(Three Address Instructions)
  FD --> FDB(Two Address Instructions)
  FD --> FDC(One Address Instructions)
  FD --> FDD(Zero Address Instructions)
F --> FE(Addressing Modes)
  FE --> FEA(Implied Mode)
  FE --> FEB(Immediate Mode)
  FE --> FEC(Register Mode)
  FE --> FED(Register Indirect Mode)
  FE --> FEE(Autoincrement/decrement Mode)
  FE --> FEF(Direct Mode)
  FE --> FEG(Indirect Mode)
  FE --> FEH(Relative Addressing Mode)
  FE --> FEI(Indexed Addressing Mode)
  FE --> FEJ(Base Addressing Mode)
F --> FF(Types of Instructions)
  FF --> FFA(Data Transfer)
    FFA --> FFAA(Store)
    FFA --> FFAB(Load)
    FFA --> FFAC(Move)
    FFA --> FFAD(Exchange)
    FFA --> FFAE(Push/Pop)
    FFA --> FFAF(Input/Output)
  FF --> FFB(Data Manipulation)
    FFB --> FFBA(Arithmetic Instructions)
    FFB --> FFBB(Logical Instructions)
    FFB --> FFBC(Shift Instructions)
  FF --> FFC(Program Control Instruction)
    FFC --> FFCA(Branching)
    FFC --> FFCB(Jumping)
F --> FG(Status Register)
F --> FH(Processor Modes)
  FH --> FHA(Processor Mode)
  FH --> FHB(User Mode)
F --> FI(Program Interrupts)
  FI --> FIA(Types of Interrupts)
    FIA --> FIAA(Internal Interrupts)
    FIA --> FIAB(External Interrupts)
    FIA --> FIAC(Software Interrupts)
```
# Parallel Processing
```mermaid
graph LR;
G(Parallel Processing) --> GA(Pipelines)
  GA --> GAA(Arithmetic Pipeline)
    GAA --- GAAA(Floating point Addition/Subtraction Pipeline)
  GA --> GAB(Instruction Pipeline)
  GA --> GAC(Pipeline Hazards)
    GAC --> GACA(Resource Hazards)
    GAC --> GACB(Data Hazards)
    GAC --> GACC(Control Hazards)
```
# RISC and CISC Architecture
```mermaid
graph LR;
H(Architecture)-->HA(RISC Architecture) 
  HA--> HAA(RISC Pipeline)
    HAA --> HAAA(Instruction Fetch)
    HAA --> HAAB(Instruction Decode)
    HAA --> HAAC(Execute Instruction)
    HAA --> HAAD(Memory Access)
    HAA --> HAAE(Write back cycle)
H ---> HB(Processors) 
  HB--> HBA(Vector Processors)
    HBA --> HBAA(Vector Operations)
      HBAA --> HBAAA(Arithmetic Operation)
      HBAA --> HBAAB(Matrix Multiplication)
      HBAA --> HBAAC(Floating Point Multiplier and Adder Pipeline)
    HBA --> HBB(Memory Interleaving)
    HBA --> HBC(Supercomputer)
    HBA --> HBD(Array Processor)
      HBD --> HBDA(Auxilary Array Processor)
      HBD --> HBDB(SIMD Processor)
H --> HC(Super Scaler Architecture)
H --> HD(Computer Arithmetic)
  HD --> HDA(Booths Multiplication Algorithm)
```