# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 18
attribute \src "dut.sv:40.1-49.10"
attribute \top 1
module \pcktest4
  attribute \src "dut.sv:41.19-41.22"
  wire input 1 \clk
  attribute \src "dut.sv:42.23-42.25"
  attribute \wiretype "\\reg2dim1_t"
  wire width 32 input 3 \in
  attribute \src "dut.sv:43.24-43.26"
  wire width 2 input 2 \ix
  attribute \src "dut.sv:44.19-44.22"
  attribute \wiretype "\\reg8_t"
  wire width 8 output 4 \out
  attribute \src "dut.sv:46.5-48.8"
  wire width 8 $0\out[7:0]
  attribute \src "dut.sv:47.19-47.21"
  attribute \unused_bits "29 30 31"
  wire width 32 $sub$dut.sv:47$14_Y
  attribute \src "dut.sv:47.19-47.21"
  wire width 32 $mul$dut.sv:47$15_Y
  attribute \src "dut.sv:47.19-47.21"
  cell $sub $sub$dut.sv:47$14
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A 3
    connect \B \ix
    connect \Y { $sub$dut.sv:47$14_Y [31:29] $mul$dut.sv:47$15_Y [31:3] }
  end
  attribute \src "dut.sv:46.5-48.8"
  attribute \always_ff 1
  cell $dff $procdff$17
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1'1
    connect \D $0\out[7:0]
    connect \Q \out
    connect \CLK \clk
  end
  attribute \src "dut.sv:47.18-47.22"
  cell $shiftx $shiftx$dut.sv:47$16
    parameter \A_SIGNED 0
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \in
    connect \B { $mul$dut.sv:47$15_Y [31:3] 3'000 }
    connect \Y $0\out[7:0]
  end
  connect $mul$dut.sv:47$15_Y [2:0] 3'000
  connect $sub$dut.sv:47$14_Y [28:0] $mul$dut.sv:47$15_Y [31:3]
end
