// Generated by CIRCT firtool-1.62.0
module CPU(
  input         clock,
                reset,
  output [31:0] io_araddr,
  output [1:0]  io_arburst,
  output [3:0]  io_arid,
  output [7:0]  io_arlen,
  input         io_arready,
  output [2:0]  io_arsize,
  output        io_arvalid,
  output [31:0] io_awaddr,
  output [1:0]  io_awburst,
  output [3:0]  io_awid,
  output [7:0]  io_awlen,
  input         io_awready,
  output [2:0]  io_awsize,
  output        io_awvalid,
  input  [3:0]  io_bid,
  output        io_bready,
  input  [1:0]  io_bresp,
  input         io_bvalid,
  input  [31:0] io_rdata,
  input  [3:0]  io_rid,
  input         io_rlast,
  output        io_rready,
  input  [1:0]  io_rresp,
  input         io_rvalid,
  output [31:0] io_wdata,
  output        io_wlast,
  input         io_wready,
  output [3:0]  io_wstrb,
  output        io_wvalid,
  output [31:0] io_diff_csr_crmd,
                io_diff_csr_prmd,
                io_diff_csr_estat,
                io_diff_csr_euen,
                io_diff_csr_ecfg,
                io_diff_csr_era,
                io_diff_csr_badv,
                io_diff_csr_eentry,
                io_diff_csr_cpuid,
                io_diff_csr_save0,
                io_diff_csr_save1,
                io_diff_csr_save2,
                io_diff_csr_save3,
                io_diff_csr_llbctl,
                io_diff_csr_tlbidx,
                io_diff_csr_tlbehi,
                io_diff_csr_tlbelo0,
                io_diff_csr_tlbelo1,
                io_diff_csr_asid,
                io_diff_csr_pgdl,
                io_diff_csr_pgdh,
                io_diff_csr_pgd,
                io_diff_csr_tlbrentry,
                io_diff_csr_dmw0,
                io_diff_csr_dmw1,
                io_diff_csr_tid,
                io_diff_csr_tcfg,
                io_diff_csr_tval,
                io_diff_csr_ticlr,
  output        io_commit_en_0,
                io_commit_en_1,
  output [4:0]  io_commit_rd_0,
                io_commit_rd_1,
  output [5:0]  io_commit_prd_0,
                io_commit_prd_1,
  output        io_commit_rd_valid_0,
                io_commit_rd_valid_1,
  output [31:0] io_commit_rf_wdata_0,
                io_commit_rf_wdata_1,
                io_commit_pc_0,
                io_commit_pc_1,
                io_commit_inst_0,
                io_commit_inst_1,
  output [13:0] io_commit_csr_waddr,
  output [63:0] io_commit_cnt,
  output [7:0]  io_commit_csr_exception
);

  reg  [5:0]       inst_wb3_reg_prd;
  reg              inst_wb3_reg_rd_valid;
  reg  [5:0]       inst_ex0_2_reg_prd;
  reg              inst_ex0_2_reg_rd_valid;
  reg  [4:0]       inst_ex3_reg_mem_type;
  reg  [4:0]       inst_rf3_reg_mem_type;
  reg              inst_rf3_reg_inst_valid;
  reg  [5:0]       inst_rf2_reg_prd;
  reg              inst_rf2_reg_rd_valid;
  reg  [5:0]       inst_rf1_reg_prd;
  reg              inst_rf1_reg_rd_valid;
  wire             iq_full;
  wire             _bypass_io_forward_prj_en_0;
  wire             _bypass_io_forward_prj_en_1;
  wire             _bypass_io_forward_prj_en_2;
  wire             _bypass_io_forward_prj_en_3;
  wire             _bypass_io_forward_prk_en_0;
  wire             _bypass_io_forward_prk_en_1;
  wire             _bypass_io_forward_prk_en_2;
  wire             _bypass_io_forward_prk_en_3;
  wire [31:0]      _bypass_io_forward_prj_data_0;
  wire [31:0]      _bypass_io_forward_prj_data_1;
  wire [31:0]      _bypass_io_forward_prj_data_2;
  wire [31:0]      _bypass_io_forward_prj_data_3;
  wire [31:0]      _bypass_io_forward_prk_data_0;
  wire [31:0]      _bypass_io_forward_prk_data_1;
  wire [31:0]      _bypass_io_forward_prk_data_2;
  wire [31:0]      _bypass_io_forward_prk_data_3;
  wire             _rob_io_dp_is_store_0;
  wire             _rob_io_dp_is_store_1;
  wire             _rob_io_dp_is_br_0;
  wire             _rob_io_dp_is_br_1;
  wire [9:0]       _rob_io_ex_priv_vec;
  wire [13:0]      _rob_io_ex_csr_addr;
  wire [18:0]      _rob_io_ex_tlb_entry_vppn = 19'h0;
  wire [5:0]       _rob_io_ex_tlb_entry_ps = 6'h0;
  wire             _rob_io_ex_tlb_entry_g = 1'h0;
  wire [9:0]       _rob_io_ex_tlb_entry_asid = 10'h0;
  wire             _rob_io_ex_tlb_entry_e = 1'h0;
  wire [19:0]      _rob_io_ex_tlb_entry_ppn0 = 20'h0;
  wire [1:0]       _rob_io_ex_tlb_entry_plv0 = 2'h0;
  wire [1:0]       _rob_io_ex_tlb_entry_mat0 = 2'h0;
  wire             _rob_io_ex_tlb_entry_d0 = 1'h0;
  wire             _rob_io_ex_tlb_entry_v0 = 1'h0;
  wire [19:0]      _rob_io_ex_tlb_entry_ppn1 = 20'h0;
  wire [1:0]       _rob_io_ex_tlb_entry_plv1 = 2'h0;
  wire [1:0]       _rob_io_ex_tlb_entry_mat1 = 2'h0;
  wire             _rob_io_ex_tlb_entry_d1 = 1'h0;
  wire [4:0]       _rob_io_ex_invtlb_op;
  wire [9:0]       _rob_io_ex_invtlb_asid;
  wire [2:0]       _rob_io_ex_priv_vec_ls;
  wire [4:0]       _rob_io_rob_index_0;
  wire [4:0]       _rob_io_rob_index_1;
  wire             _rob_io_arat_commit_en_0;
  wire             _rob_io_arat_commit_en_1;
  wire             _rob_io_arat_rd_valid_0;
  wire             _rob_io_arat_rd_valid_1;
  wire [5:0]       _rob_io_arat_prd_0;
  wire [5:0]       _rob_io_arat_prd_1;
  wire [5:0]       _rob_io_arat_pprd_0;
  wire [5:0]       _rob_io_arat_pprd_1;
  wire             _rob_io_full;
  wire             _rob_io_predict_fail_cmt;
  wire [7:0]       _rob_io_exception_cmt;
  wire             _rob_io_pred_update_en;
  wire [31:0]      _rob_io_pred_pc_cmt;
  wire             _rob_io_pred_real_jump;
  wire [1:0]       _rob_io_pred_br_type;
  wire [13:0]      _rob_io_csr_addr_cmt;
  wire [5:0]       _rob_io_rob_index_cmt;
  wire [1:0]       _sb_io_st_num;
  wire             _sb_io_flush;
  wire             _sb_io_full;
  wire [31:0]      _sb_io_data_out;
  wire [31:0]      _sb_io_addr_out;
  wire             _sb_io_uncache_out;
  wire [4:0]       _sb_io_mem_type_out;
  wire             _sb_io_wb_valid;
  wire [31:0]      _sb_io_ld_data_mem;
  wire             _sb_io_ld_hit_0;
  wire             _sb_io_ld_hit_1;
  wire             _sb_io_ld_hit_2;
  wire             _sb_io_ld_hit_3;
  wire             _dcache_io_store_cmt_EX;
  wire             _dcache_io_cacop_en;
  wire [1:0]       _dcache_io_cacop_op;
  wire             _dcache_io_exception;
  wire [4:0]       _dcache_io_rob_index_CMT;
  wire             _dcache_io_flush;
  wire [31:0]      _dcache_io_rdata_MEM;
  wire             _dcache_io_cache_miss;
  wire             _mmu_io_i_valid;
  wire             _mmu_io_d_rvalid;
  wire             _mmu_io_d_wvalid;
  wire             _mmu_io_tlbwr_en;
  wire [3:0]       _mmu_io_tlbfill_idx;
  wire             _mmu_io_tlbfill_en;
  wire             _mmu_io_invtlb_en;
  wire [4:0]       _mmu_io_invtlb_op;
  wire [9:0]       _mmu_io_invtlb_asid;
  wire [31:0]      _mmu_io_invtlb_vaddr;
  wire [7:0]       _mmu_io_i_exception;
  wire [31:0]      _mmu_io_d_paddr;
  wire             _mmu_io_d_uncache;
  wire [7:0]       _mmu_io_d_exception;
  wire [3:0]       _mmu_io_tlbsrch_idx;
  wire             _mmu_io_tlbsrch_hit;
  wire             _br_io_branch_en;
  wire [31:0]      _br_io_branch_target;
  wire             _br_io_predict_fail;
  wire [31:0]      _alu2_io_src2;
  wire [31:0]      _alu2_io_alu_out;
  wire [63:0]      _cnt_io_cnt;
  wire [31:0]      _alu1_io_src2;
  wire [31:0]      _alu1_io_alu_out;
  wire [31:0]      _mdu_io_mul_res;
  wire [31:0]      _mdu_io_div_res;
  wire             _mdu_io_busy;
  wire [13:0]      _csr_io_raddr;
  wire [13:0]      _csr_io_waddr;
  wire             _csr_io_we;
  wire [31:0]      _csr_io_wdata;
  wire [7:0]       _csr_io_exception;
  wire [31:0]      _csr_io_badv_exp;
  wire             _csr_io_is_ertn;
  wire [31:0]      _csr_io_pc_exp;
  wire [7:0]       _csr_io_interrupt;
  wire [18:0]      _csr_io_tlbentry_in_vppn;
  wire [5:0]       _csr_io_tlbentry_in_ps;
  wire             _csr_io_tlbentry_in_g;
  wire [9:0]       _csr_io_tlbentry_in_asid;
  wire             _csr_io_tlbentry_in_e;
  wire [19:0]      _csr_io_tlbentry_in_ppn0;
  wire [1:0]       _csr_io_tlbentry_in_plv0;
  wire [1:0]       _csr_io_tlbentry_in_mat0;
  wire             _csr_io_tlbentry_in_d0;
  wire             _csr_io_tlbentry_in_v0;
  wire [19:0]      _csr_io_tlbentry_in_ppn1;
  wire [1:0]       _csr_io_tlbentry_in_plv1;
  wire [1:0]       _csr_io_tlbentry_in_mat1;
  wire             _csr_io_tlbentry_in_d1;
  wire             _csr_io_tlbentry_in_v1;
  wire             _csr_io_tlbrd_en;
  wire             _csr_io_tlbsrch_en;
  wire             _csr_io_llbit_set;
  wire             _csr_io_llbit_clear;
  wire [31:0]      _csr_io_rdata;
  wire [31:0]      _csr_io_eentry_global;
  wire [31:0]      _csr_io_tlbrentry_global;
  wire [11:0]      _csr_io_interrupt_vec;
  wire [9:0]       _csr_io_asid_global;
  wire [1:0]       _csr_io_plv_global;
  wire [5:0]       _csr_io_crmd_trans;
  wire [31:0]      _csr_io_dmw0_global;
  wire [31:0]      _csr_io_dmw1_global;
  wire [18:0]      _csr_io_tlbehi_global;
  wire [3:0]       _csr_io_tlbidx_global;
  wire [18:0]      _csr_io_tlbentry_global_vppn;
  wire [5:0]       _csr_io_tlbentry_global_ps;
  wire             _csr_io_tlbentry_global_g;
  wire [9:0]       _csr_io_tlbentry_global_asid;
  wire             _csr_io_tlbentry_global_e;
  wire [19:0]      _csr_io_tlbentry_global_ppn0;
  wire [1:0]       _csr_io_tlbentry_global_plv0;
  wire [1:0]       _csr_io_tlbentry_global_mat0;
  wire             _csr_io_tlbentry_global_d0;
  wire             _csr_io_tlbentry_global_v0;
  wire [19:0]      _csr_io_tlbentry_global_ppn1;
  wire [1:0]       _csr_io_tlbentry_global_plv1;
  wire [1:0]       _csr_io_tlbentry_global_mat1;
  wire             _csr_io_tlbentry_global_d1;
  wire             _csr_io_tlbentry_global_v1;
  wire             _csr_io_llbit_global;
  wire [31:0]      _rf_io_prj_data_0;
  wire [31:0]      _rf_io_prj_data_1;
  wire [31:0]      _rf_io_prj_data_2;
  wire [31:0]      _rf_io_prj_data_3;
  wire [31:0]      _rf_io_prk_data_0;
  wire [31:0]      _rf_io_prk_data_1;
  wire [31:0]      _rf_io_prk_data_2;
  wire [31:0]      _rf_io_prk_data_3;
  wire [4:0]       _iq3_io_insts_rob_index_0;
  wire [4:0]       _iq3_io_insts_rob_index_1;
  wire             _iq3_io_stall;
  wire             _iq3_io_flush;
  wire             _iq3_io_issue_inst_inst_valid;
  wire             _iq3_io_issue_inst_rd_valid;
  wire [31:0]      _iq3_io_issue_inst_imm;
  wire [4:0]       _iq3_io_issue_inst_mem_type;
  wire [12:0]      _iq3_io_issue_inst_priv_vec;
  wire [5:0]       _iq3_io_issue_inst_prj;
  wire [5:0]       _iq3_io_issue_inst_prk;
  wire [5:0]       _iq3_io_issue_inst_prd;
  wire [4:0]       _iq3_io_issue_inst_rob_index;
  wire             _iq3_io_issue_valid;
  wire             _iq3_io_full;
  wire [4:0]       _iq2_io_insts_rob_index_0;
  wire [4:0]       _iq2_io_insts_rob_index_1;
  wire             _iq2_io_flush;
  wire [3:0]       _iq2_io_elem_num;
  wire             _iq2_io_issue_inst_inst_valid;
  wire [31:0]      _iq2_io_issue_inst_pc;
  wire             _iq2_io_issue_inst_pred_jump;
  wire [31:0]      _iq2_io_issue_inst_pred_npc;
  wire             _iq2_io_issue_inst_rd_valid;
  wire [31:0]      _iq2_io_issue_inst_imm;
  wire [3:0]       _iq2_io_issue_inst_alu_op;
  wire             _iq2_io_issue_inst_alu_rs1_sel;
  wire [1:0]       _iq2_io_issue_inst_alu_rs2_sel;
  wire [3:0]       _iq2_io_issue_inst_br_type;
  wire [5:0]       _iq2_io_issue_inst_prj;
  wire [5:0]       _iq2_io_issue_inst_prk;
  wire [5:0]       _iq2_io_issue_inst_prd;
  wire [4:0]       _iq2_io_issue_inst_rob_index;
  wire             _iq2_io_issue_valid;
  wire [5:0]       _iq2_io_to_wake;
  wire             _iq2_io_full;
  wire [4:0]       _iq1_io_insts_rob_index_0;
  wire [4:0]       _iq1_io_insts_rob_index_1;
  wire [5:0]       _iq1_io_wake_preg_2;
  wire             _iq1_io_flush;
  wire [3:0]       _iq1_io_elem_num;
  wire             _iq1_io_issue_inst_inst_valid;
  wire [31:0]      _iq1_io_issue_inst_pc;
  wire             _iq1_io_issue_inst_rd_valid;
  wire [31:0]      _iq1_io_issue_inst_imm;
  wire [3:0]       _iq1_io_issue_inst_alu_op;
  wire             _iq1_io_issue_inst_alu_rs1_sel;
  wire [1:0]       _iq1_io_issue_inst_alu_rs2_sel;
  wire [5:0]       _iq1_io_issue_inst_prj;
  wire [5:0]       _iq1_io_issue_inst_prk;
  wire [5:0]       _iq1_io_issue_inst_prd;
  wire [4:0]       _iq1_io_issue_inst_rob_index;
  wire             _iq1_io_issue_valid;
  wire [5:0]       _iq1_io_to_wake;
  wire             _iq1_io_full;
  wire [4:0]       _iq0_io_insts_rob_index_0;
  wire [4:0]       _iq0_io_insts_rob_index_1;
  wire             _iq0_io_stall;
  wire             _iq0_io_flush;
  wire             _iq0_io_issue_inst_inst_valid;
  wire             _iq0_io_issue_inst_rd_valid;
  wire [31:0]      _iq0_io_issue_inst_imm;
  wire [3:0]       _iq0_io_issue_inst_alu_op;
  wire [12:0]      _iq0_io_issue_inst_priv_vec;
  wire [5:0]       _iq0_io_issue_inst_prj;
  wire [5:0]       _iq0_io_issue_inst_prk;
  wire [5:0]       _iq0_io_issue_inst_prd;
  wire [4:0]       _iq0_io_issue_inst_rob_index;
  wire             _iq0_io_issue_valid;
  wire             _iq0_io_full;
  wire [2:0]       _dp_io_elem_0;
  wire [2:0]       _dp_io_elem_1;
  wire             _dp_io_inst_valid_0_0;
  wire             _dp_io_inst_valid_0_1;
  wire             _dp_io_inst_valid_1_0;
  wire             _dp_io_inst_valid_1_1;
  wire             _dp_io_inst_valid_2_0;
  wire             _dp_io_inst_valid_2_1;
  wire             _dp_io_inst_valid_3_0;
  wire             _dp_io_inst_valid_3_1;
  wire             _rename_io_arch_rat_valid_0;
  wire             _rename_io_arch_rat_valid_1;
  wire             _rename_io_arch_rat_valid_2;
  wire             _rename_io_arch_rat_valid_3;
  wire             _rename_io_arch_rat_valid_4;
  wire             _rename_io_arch_rat_valid_5;
  wire             _rename_io_arch_rat_valid_6;
  wire             _rename_io_arch_rat_valid_7;
  wire             _rename_io_arch_rat_valid_8;
  wire             _rename_io_arch_rat_valid_9;
  wire             _rename_io_arch_rat_valid_10;
  wire             _rename_io_arch_rat_valid_11;
  wire             _rename_io_arch_rat_valid_12;
  wire             _rename_io_arch_rat_valid_13;
  wire             _rename_io_arch_rat_valid_14;
  wire             _rename_io_arch_rat_valid_15;
  wire             _rename_io_arch_rat_valid_16;
  wire             _rename_io_arch_rat_valid_17;
  wire             _rename_io_arch_rat_valid_18;
  wire             _rename_io_arch_rat_valid_19;
  wire             _rename_io_arch_rat_valid_20;
  wire             _rename_io_arch_rat_valid_21;
  wire             _rename_io_arch_rat_valid_22;
  wire             _rename_io_arch_rat_valid_23;
  wire             _rename_io_arch_rat_valid_24;
  wire             _rename_io_arch_rat_valid_25;
  wire             _rename_io_arch_rat_valid_26;
  wire             _rename_io_arch_rat_valid_27;
  wire             _rename_io_arch_rat_valid_28;
  wire             _rename_io_arch_rat_valid_29;
  wire             _rename_io_arch_rat_valid_30;
  wire             _rename_io_arch_rat_valid_31;
  wire             _rename_io_arch_rat_valid_32;
  wire             _rename_io_arch_rat_valid_33;
  wire             _rename_io_arch_rat_valid_34;
  wire             _rename_io_arch_rat_valid_35;
  wire             _rename_io_arch_rat_valid_36;
  wire             _rename_io_arch_rat_valid_37;
  wire             _rename_io_arch_rat_valid_38;
  wire             _rename_io_arch_rat_valid_39;
  wire             _rename_io_arch_rat_valid_40;
  wire             _rename_io_arch_rat_valid_41;
  wire             _rename_io_arch_rat_valid_42;
  wire             _rename_io_arch_rat_valid_43;
  wire             _rename_io_arch_rat_valid_44;
  wire             _rename_io_arch_rat_valid_45;
  wire             _rename_io_arch_rat_valid_46;
  wire             _rename_io_arch_rat_valid_47;
  wire             _rename_io_arch_rat_valid_48;
  wire             _rename_io_arch_rat_valid_49;
  wire             _rename_io_arch_rat_valid_50;
  wire             _rename_io_arch_rat_valid_51;
  wire             _rename_io_arch_rat_valid_52;
  wire             _rename_io_arch_rat_valid_53;
  wire             _rename_io_rename_en_0;
  wire             _rename_io_rename_en_1;
  wire [5:0]       _rename_io_wake_preg_1;
  wire [5:0]       _rename_io_wake_preg_2;
  wire             _rename_io_wake_valid_0;
  wire             _rename_io_wake_valid_1;
  wire             _rename_io_wake_valid_2;
  wire [5:0]       _rename_io_prj_0;
  wire [5:0]       _rename_io_prj_1;
  wire [5:0]       _rename_io_prk_0;
  wire [5:0]       _rename_io_prk_1;
  wire [5:0]       _rename_io_prd_0;
  wire [5:0]       _rename_io_prd_1;
  wire [5:0]       _rename_io_pprd_0;
  wire [5:0]       _rename_io_pprd_1;
  wire             _rename_io_prj_ready_0;
  wire             _rename_io_prj_ready_1;
  wire             _rename_io_prk_ready_0;
  wire             _rename_io_prk_ready_1;
  wire             _freelist_io_commit_en_0;
  wire             _freelist_io_commit_en_1;
  wire             _freelist_io_commit_pprd_valid_0;
  wire             _freelist_io_commit_pprd_valid_1;
  wire [5:0]       _freelist_io_commit_pprd_0;
  wire [5:0]       _freelist_io_commit_pprd_1;
  wire [5:0]       _freelist_io_head_arch;
  wire [5:0]       _freelist_io_alloc_preg_0;
  wire [5:0]       _freelist_io_alloc_preg_1;
  wire             _freelist_io_empty;
  wire             _decode_1_io_inst_ID_inst_valid;
  wire [31:0]      _decode_1_io_inst_ID_pc;
  wire             _decode_1_io_inst_ID_pred_jump;
  wire [31:0]      _decode_1_io_inst_ID_pred_npc;
  wire [7:0]       _decode_1_io_inst_ID_exception;
  wire [1:0]       _decode_1_io_inst_ID_br_cnt;
  wire [31:0]      _decode_1_io_inst_ID_inst;
  wire [4:0]       _decode_1_io_inst_ID_rj;
  wire [4:0]       _decode_1_io_inst_ID_rk;
  wire [4:0]       _decode_1_io_inst_ID_rd;
  wire             _decode_1_io_inst_ID_rd_valid;
  wire [31:0]      _decode_1_io_inst_ID_imm;
  wire [3:0]       _decode_1_io_inst_ID_alu_op;
  wire             _decode_1_io_inst_ID_alu_rs1_sel;
  wire [1:0]       _decode_1_io_inst_ID_alu_rs2_sel;
  wire [3:0]       _decode_1_io_inst_ID_br_type;
  wire [4:0]       _decode_1_io_inst_ID_mem_type;
  wire [12:0]      _decode_1_io_inst_ID_priv_vec;
  wire [2:0]       _decode_1_io_inst_ID_ins_type;
  wire             _decode_0_io_inst_ID_inst_valid;
  wire [31:0]      _decode_0_io_inst_ID_pc;
  wire             _decode_0_io_inst_ID_pred_jump;
  wire [31:0]      _decode_0_io_inst_ID_pred_npc;
  wire [7:0]       _decode_0_io_inst_ID_exception;
  wire [1:0]       _decode_0_io_inst_ID_br_cnt;
  wire [31:0]      _decode_0_io_inst_ID_inst;
  wire [4:0]       _decode_0_io_inst_ID_rj;
  wire [4:0]       _decode_0_io_inst_ID_rk;
  wire [4:0]       _decode_0_io_inst_ID_rd;
  wire             _decode_0_io_inst_ID_rd_valid;
  wire [31:0]      _decode_0_io_inst_ID_imm;
  wire [3:0]       _decode_0_io_inst_ID_alu_op;
  wire             _decode_0_io_inst_ID_alu_rs1_sel;
  wire [1:0]       _decode_0_io_inst_ID_alu_rs2_sel;
  wire [3:0]       _decode_0_io_inst_ID_br_type;
  wire [4:0]       _decode_0_io_inst_ID_mem_type;
  wire [12:0]      _decode_0_io_inst_ID_priv_vec;
  wire [2:0]       _decode_0_io_inst_ID_ins_type;
  wire             _fq_io_flush;
  wire             _fq_io_out_pack_inst_valid_0;
  wire             _fq_io_out_pack_inst_valid_1;
  wire [31:0]      _fq_io_out_pack_pc_0;
  wire [31:0]      _fq_io_out_pack_pc_1;
  wire             _fq_io_out_pack_pred_jump_0;
  wire             _fq_io_out_pack_pred_jump_1;
  wire [31:0]      _fq_io_out_pack_pred_npc_0;
  wire [31:0]      _fq_io_out_pack_pred_npc_1;
  wire [7:0]       _fq_io_out_pack_exception_0;
  wire [7:0]       _fq_io_out_pack_exception_1;
  wire [1:0]       _fq_io_out_pack_br_cnt_0;
  wire [1:0]       _fq_io_out_pack_br_cnt_1;
  wire [31:0]      _fq_io_out_pack_inst_0;
  wire [31:0]      _fq_io_out_pack_inst_1;
  wire             _fq_io_out_valid;
  wire             _fq_io_full;
  wire             _pd_io_insts_PD_inst_valid_0;
  wire             _pd_io_insts_PD_inst_valid_1;
  wire [31:0]      _pd_io_insts_PD_pc_0;
  wire [31:0]      _pd_io_insts_PD_pc_1;
  wire             _pd_io_insts_PD_pred_jump_0;
  wire             _pd_io_insts_PD_pred_jump_1;
  wire [31:0]      _pd_io_insts_PD_pred_npc_0;
  wire [31:0]      _pd_io_insts_PD_pred_npc_1;
  wire [7:0]       _pd_io_insts_PD_exception_0;
  wire [7:0]       _pd_io_insts_PD_exception_1;
  wire [1:0]       _pd_io_insts_PD_br_cnt_0;
  wire [1:0]       _pd_io_insts_PD_br_cnt_1;
  wire [31:0]      _pd_io_insts_PD_inst_0;
  wire [31:0]      _pd_io_insts_PD_inst_1;
  wire             _pd_io_pd_fix_en;
  wire [31:0]      _icache_io_paddr_IF;
  wire             _icache_io_exception;
  wire             _icache_io_rvalid_IF;
  wire             _icache_io_uncache_IF;
  wire [1:0]       _icache_io_cacop_op;
  wire             _icache_io_stall;
  wire             _icache_io_has_cacop_IF;
  wire [31:0]      _icache_io_inst_0;
  wire [31:0]      _icache_io_inst_1;
  wire             _icache_io_inst_valid;
  wire             _icache_io_cache_miss;
  wire             _predict_io_real_jump;
  wire [31:0]      _predict_io_branch_target;
  wire             _predict_io_update_en;
  wire [1:0]       _predict_io_br_type;
  wire [1:0]       _predict_io_cmt_br_cnt;
  wire [2:0]       _predict_io_top_arch;
  wire [31:0]      _predict_io_ras_arch_0;
  wire [31:0]      _predict_io_ras_arch_1;
  wire [31:0]      _predict_io_ras_arch_2;
  wire [31:0]      _predict_io_ras_arch_3;
  wire [31:0]      _predict_io_ras_arch_4;
  wire [31:0]      _predict_io_ras_arch_5;
  wire [31:0]      _predict_io_ras_arch_6;
  wire [31:0]      _predict_io_ras_arch_7;
  wire             _predict_io_predict_fail;
  wire [7:0]       _predict_io_ghr_arch;
  wire             _predict_io_pd_fix_en;
  wire             _predict_io_pd_fix_is_bl;
  wire [31:0]      _predict_io_pd_fix_pc;
  wire             _predict_io_pred_jump_0;
  wire             _predict_io_pred_jump_1;
  wire             _predict_io_pred_valid_0;
  wire             _predict_io_pred_valid_1;
  wire [31:0]      _predict_io_pred_npc;
  wire [1:0]       _predict_io_br_cnt_0;
  wire [1:0]       _predict_io_br_cnt_1;
  wire             _pc_io_stall;
  wire             _pc_io_pred_jump_0;
  wire             _pc_io_pred_jump_1;
  wire [31:0]      _pc_io_pred_npc;
  wire             _pc_io_predict_fail;
  wire [31:0]      _pc_io_branch_target;
  wire             _pc_io_pd_fix_en;
  wire [31:0]      _pc_io_pd_fix_target;
  wire [31:0]      _pc_io_pc;
  wire [31:0]      _pc_io_npc;
  wire             _pc_io_inst_valid_0;
  wire             _pc_io_inst_valid_1;
  wire [7:0]       _pc_io_exception;
  wire [31:0]      _arb_io_i_araddr;
  wire             _arb_io_i_rvalid;
  wire [7:0]       _arb_io_i_rlen;
  wire [31:0]      _arb_io_d_araddr;
  wire             _arb_io_d_rvalid;
  wire [2:0]       _arb_io_d_rsize;
  wire [7:0]       _arb_io_d_rlen;
  wire [31:0]      _arb_io_d_awaddr;
  wire             _arb_io_d_wvalid;
  wire [31:0]      _arb_io_d_wdata;
  wire             _arb_io_d_wlast;
  wire [2:0]       _arb_io_d_wsize;
  wire [7:0]       _arb_io_d_wlen;
  wire [3:0]       _arb_io_d_wstrb;
  wire             _arb_io_d_bready;
  wire             _arb_io_i_rready;
  wire [31:0]      _arb_io_i_rdata;
  wire             _arb_io_i_rlast;
  wire             _arb_io_d_rready;
  wire [31:0]      _arb_io_d_rdata;
  wire             _arb_io_d_rlast;
  wire             _arb_io_d_wready;
  wire             _arb_io_d_bvalid;
  wire             _insts_PF_IF_T =
    _fq_io_full | _icache_io_cache_miss | _icache_io_has_cacop_IF;
  reg              insts_PF_IF_inst_valid_0;
  reg              insts_PF_IF_inst_valid_1;
  reg  [31:0]      insts_PF_IF_pc_0;
  reg  [31:0]      insts_PF_IF_pc_1;
  reg              insts_PF_IF_pred_valid_0;
  reg              insts_PF_IF_pred_valid_1;
  reg              insts_PF_IF_pred_jump_0;
  reg              insts_PF_IF_pred_jump_1;
  reg  [31:0]      insts_PF_IF_pred_npc_0;
  reg  [31:0]      insts_PF_IF_pred_npc_1;
  reg  [7:0]       insts_PF_IF_exception_0;
  reg  [7:0]       insts_PF_IF_exception_1;
  reg  [1:0]       insts_PF_IF_br_cnt_0;
  reg  [1:0]       insts_PF_IF_br_cnt_1;
  reg              insts_IF_PD_inst_valid_0;
  reg              insts_IF_PD_inst_valid_1;
  reg  [31:0]      insts_IF_PD_pc_0;
  reg  [31:0]      insts_IF_PD_pc_1;
  reg              insts_IF_PD_pred_valid_0;
  reg              insts_IF_PD_pred_valid_1;
  reg              insts_IF_PD_pred_jump_0;
  reg              insts_IF_PD_pred_jump_1;
  reg  [31:0]      insts_IF_PD_pred_npc_0;
  reg  [31:0]      insts_IF_PD_pred_npc_1;
  reg  [7:0]       insts_IF_PD_exception_0;
  reg  [7:0]       insts_IF_PD_exception_1;
  reg  [1:0]       insts_IF_PD_br_cnt_0;
  reg  [1:0]       insts_IF_PD_br_cnt_1;
  reg  [31:0]      insts_IF_PD_inst_0;
  reg  [31:0]      insts_IF_PD_inst_1;
  wire             dr_stall = _rob_io_full | iq_full;
  wire             _fq_io_stall_T_1 = dr_stall | _freelist_io_empty;
  wire             _GEN = _fq_io_out_valid & ~_fq_io_stall_T_1;
  reg              freelist_io_predict_fail_reg;
  reg              insts_ID_RN_inst_valid_0;
  reg              insts_ID_RN_inst_valid_1;
  reg  [31:0]      insts_ID_RN_pc_0;
  reg  [31:0]      insts_ID_RN_pc_1;
  reg              insts_ID_RN_pred_jump_0;
  reg              insts_ID_RN_pred_jump_1;
  reg  [31:0]      insts_ID_RN_pred_npc_0;
  reg  [31:0]      insts_ID_RN_pred_npc_1;
  reg  [7:0]       insts_ID_RN_exception_0;
  reg  [7:0]       insts_ID_RN_exception_1;
  reg  [1:0]       insts_ID_RN_br_cnt_0;
  reg  [1:0]       insts_ID_RN_br_cnt_1;
  reg  [31:0]      insts_ID_RN_inst_0;
  reg  [31:0]      insts_ID_RN_inst_1;
  reg  [4:0]       insts_ID_RN_rj_0;
  reg  [4:0]       insts_ID_RN_rj_1;
  reg  [4:0]       insts_ID_RN_rk_0;
  reg  [4:0]       insts_ID_RN_rk_1;
  reg  [4:0]       insts_ID_RN_rd_0;
  reg  [4:0]       insts_ID_RN_rd_1;
  reg              insts_ID_RN_rd_valid_0;
  reg              insts_ID_RN_rd_valid_1;
  reg  [31:0]      insts_ID_RN_imm_0;
  reg  [31:0]      insts_ID_RN_imm_1;
  reg  [3:0]       insts_ID_RN_alu_op_0;
  reg  [3:0]       insts_ID_RN_alu_op_1;
  reg              insts_ID_RN_alu_rs1_sel_0;
  reg              insts_ID_RN_alu_rs1_sel_1;
  reg  [1:0]       insts_ID_RN_alu_rs2_sel_0;
  reg  [1:0]       insts_ID_RN_alu_rs2_sel_1;
  reg  [3:0]       insts_ID_RN_br_type_0;
  reg  [3:0]       insts_ID_RN_br_type_1;
  reg  [4:0]       insts_ID_RN_mem_type_0;
  reg  [4:0]       insts_ID_RN_mem_type_1;
  reg  [12:0]      insts_ID_RN_priv_vec_0;
  reg  [12:0]      insts_ID_RN_priv_vec_1;
  reg  [2:0]       insts_ID_RN_ins_type_0;
  reg  [2:0]       insts_ID_RN_ins_type_1;
  reg  [5:0]       alloc_preg_RN_0;
  reg  [5:0]       alloc_preg_RN_1;
  reg              rename_io_predict_fail_reg;
  wire [5:0]       _GEN_0 = inst_ex0_2_reg_rd_valid ? inst_ex0_2_reg_prd : 6'h0;
  wire [5:0]       iq_self_wake_preg_3 = inst_wb3_reg_rd_valid ? inst_wb3_reg_prd : 6'h0;
  wire [1:0]       _GEN_1 =
    insts_ID_RN_rd_0 == 5'h1 ? 2'h3 : {1'h0, insts_ID_RN_rj_0 == 5'h1};
  wire [1:0]       _GEN_2 = insts_ID_RN_br_type_0 == 4'h3 ? _GEN_1 : 2'h0;
  wire [1:0]       item_br_type_typ = insts_ID_RN_br_type_0 == 4'h5 ? 2'h2 : _GEN_2;
  wire [1:0]       _GEN_3 =
    insts_ID_RN_rd_1 == 5'h1 ? 2'h3 : {1'h0, insts_ID_RN_rj_1 == 5'h1};
  wire [1:0]       _GEN_4 = insts_ID_RN_br_type_1 == 4'h3 ? _GEN_3 : 2'h0;
  wire [1:0]       item_br_type_typ_1 = insts_ID_RN_br_type_1 == 4'h5 ? 2'h2 : _GEN_4;
  assign iq_full = _iq0_io_full | _iq1_io_full | _iq2_io_full | _iq3_io_full;
  reg              iq0_io_stall_reg;
  wire             _iq3_io_stall_in_T = iq_full | _rob_io_full;
  wire             sb_full_hazard = _sb_io_full & inst_ex3_reg_mem_type[2];
  wire             sb_cmt_hazard =
    _sb_io_wb_valid & inst_rf3_reg_mem_type[4] & inst_rf3_reg_inst_valid;
  wire             re3_stall = _dcache_io_cache_miss | sb_full_hazard;
  wire             ir3_stall = re3_stall | sb_cmt_hazard;
  reg              iq3_io_stall_reg;
  wire [5:0]       inst_iq3_prj = _iq3_io_issue_valid ? _iq3_io_issue_inst_prj : 6'h0;
  wire [5:0]       inst_iq3_prk = _iq3_io_issue_valid ? _iq3_io_issue_inst_prk : 6'h0;
  wire [5:0]       iq_self_wake_preg_0 =
    ~_mdu_io_busy & inst_ex0_2_reg_rd_valid ? inst_ex0_2_reg_prd : 6'h0;
  wire [5:0]       iq_mutual_wake_preg_0 =
    ~_mdu_io_busy & inst_ex0_2_reg_rd_valid ? inst_ex0_2_reg_prd : 6'h0;
  wire [5:0]       iq_mutual_wake_preg_1 =
    inst_rf1_reg_rd_valid ? inst_rf1_reg_prd : 6'h0;
  wire [5:0]       iq_mutual_wake_preg_2 =
    inst_rf2_reg_rd_valid ? inst_rf2_reg_prd : 6'h0;
  reg              inst_rf0_inst_valid;
  reg              inst_rf0_rd_valid;
  reg  [31:0]      inst_rf0_imm;
  reg  [3:0]       inst_rf0_alu_op;
  reg  [12:0]      inst_rf0_priv_vec;
  reg  [5:0]       inst_rf0_prj;
  reg  [5:0]       inst_rf0_prk;
  reg  [5:0]       inst_rf0_prd;
  reg  [4:0]       inst_rf0_rob_index;
  reg              inst_rf1_reg_inst_valid;
  reg  [31:0]      inst_rf1_reg_pc;
  reg  [31:0]      inst_rf1_reg_imm;
  reg  [3:0]       inst_rf1_reg_alu_op;
  reg              inst_rf1_reg_alu_rs1_sel;
  reg  [1:0]       inst_rf1_reg_alu_rs2_sel;
  reg  [5:0]       inst_rf1_reg_prj;
  reg  [5:0]       inst_rf1_reg_prk;
  reg  [4:0]       inst_rf1_reg_rob_index;
  reg              inst_rf2_reg_inst_valid;
  reg  [31:0]      inst_rf2_reg_pc;
  reg              inst_rf2_reg_pred_jump;
  reg  [31:0]      inst_rf2_reg_pred_npc;
  reg  [31:0]      inst_rf2_reg_imm;
  reg  [3:0]       inst_rf2_reg_alu_op;
  reg              inst_rf2_reg_alu_rs1_sel;
  reg  [1:0]       inst_rf2_reg_alu_rs2_sel;
  reg  [3:0]       inst_rf2_reg_br_type;
  reg  [5:0]       inst_rf2_reg_prj;
  reg  [5:0]       inst_rf2_reg_prk;
  reg  [4:0]       inst_rf2_reg_rob_index;
  reg              inst_rf3_reg_rd_valid;
  reg  [31:0]      inst_rf3_reg_imm;
  reg  [12:0]      inst_rf3_reg_priv_vec;
  reg  [5:0]       inst_rf3_reg_prj;
  reg  [5:0]       inst_rf3_reg_prk;
  reg  [5:0]       inst_rf3_reg_prd;
  reg  [4:0]       inst_rf3_reg_rob_index;
  reg  [31:0]      imm_rf3;
  reg  [31:0]      prj_data_rf3_reg;
  wire [31:0]      prj_data_rf3 =
    _bypass_io_forward_prj_en_3 ? _bypass_io_forward_prj_data_3 : prj_data_rf3_reg;
  reg  [31:0]      prk_data_rf3_reg;
  wire [31:0]      prk_data_rf3 =
    _bypass_io_forward_prk_en_3 ? _bypass_io_forward_prk_data_3 : prk_data_rf3_reg;
  reg              inst_ex0_inst_valid;
  reg              inst_ex0_rd_valid;
  reg  [31:0]      inst_ex0_imm;
  reg  [3:0]       inst_ex0_alu_op;
  reg  [12:0]      inst_ex0_priv_vec;
  reg  [5:0]       inst_ex0_prj;
  reg  [5:0]       inst_ex0_prk;
  reg  [5:0]       inst_ex0_prd;
  reg  [4:0]       inst_ex0_rob_index;
  reg              inst_ex1_inst_valid;
  reg  [31:0]      inst_ex1_pc;
  reg              inst_ex1_rd_valid;
  reg  [31:0]      inst_ex1_imm;
  reg  [3:0]       inst_ex1_alu_op;
  reg              inst_ex1_alu_rs1_sel;
  reg  [1:0]       inst_ex1_alu_rs2_sel;
  reg  [5:0]       inst_ex1_prj;
  reg  [5:0]       inst_ex1_prk;
  reg  [5:0]       inst_ex1_prd;
  reg  [4:0]       inst_ex1_rob_index;
  reg              inst_ex2_inst_valid;
  reg  [31:0]      inst_ex2_pc;
  reg              inst_ex2_pred_jump;
  reg  [31:0]      inst_ex2_pred_npc;
  reg              inst_ex2_rd_valid;
  reg  [31:0]      inst_ex2_imm;
  reg  [3:0]       inst_ex2_alu_op;
  reg              inst_ex2_alu_rs1_sel;
  reg  [1:0]       inst_ex2_alu_rs2_sel;
  reg  [3:0]       inst_ex2_br_type;
  reg  [5:0]       inst_ex2_prj;
  reg  [5:0]       inst_ex2_prk;
  reg  [5:0]       inst_ex2_prd;
  reg  [4:0]       inst_ex2_rob_index;
  reg              inst_ex3_reg_inst_valid;
  reg              inst_ex3_reg_rd_valid;
  reg  [31:0]      inst_ex3_reg_imm;
  reg  [12:0]      inst_ex3_reg_priv_vec;
  reg  [5:0]       inst_ex3_reg_prd;
  reg  [4:0]       inst_ex3_reg_rob_index;
  reg  [31:0]      csr_rdata_ex;
  reg  [31:0]      prj_data_ex0_reg;
  wire [31:0]      prj_data_ex0 =
    _bypass_io_forward_prj_en_0 ? _bypass_io_forward_prj_data_0 : prj_data_ex0_reg;
  reg  [31:0]      prk_data_ex0_reg;
  wire [31:0]      prk_data_ex0 =
    _bypass_io_forward_prk_en_0 ? _bypass_io_forward_prk_data_0 : prk_data_ex0_reg;
  reg  [31:0]      prj_data_ex1_reg;
  wire [31:0]      prj_data_ex1 =
    _bypass_io_forward_prj_en_1 ? _bypass_io_forward_prj_data_1 : prj_data_ex1_reg;
  reg  [31:0]      prk_data_ex1_reg;
  wire [31:0]      prk_data_ex1 =
    _bypass_io_forward_prk_en_1 ? _bypass_io_forward_prk_data_1 : prk_data_ex1_reg;
  reg  [31:0]      prj_data_ex2_reg;
  wire [31:0]      prj_data_ex2 =
    _bypass_io_forward_prj_en_2 ? _bypass_io_forward_prj_data_2 : prj_data_ex2_reg;
  reg  [31:0]      prk_data_ex2_reg;
  wire [31:0]      prk_data_ex2 =
    _bypass_io_forward_prk_en_2 ? _bypass_io_forward_prk_data_2 : prk_data_ex2_reg;
  wire [31:0]      _dcache_io_addr_EX_T = 32'(prj_data_rf3 + imm_rf3);
  reg  [31:0]      prj_data_ex3;
  reg  [31:0]      prk_data_ex3;
  reg              inst_ex0_1_inst_valid;
  reg              inst_ex0_1_rd_valid;
  reg  [3:0]       inst_ex0_1_alu_op;
  reg  [12:0]      inst_ex0_1_priv_vec;
  reg  [5:0]       inst_ex0_1_prd;
  reg  [4:0]       inst_ex0_1_rob_index;
  reg              inst_ex0_2_reg_inst_valid;
  reg  [3:0]       inst_ex0_2_reg_alu_op;
  reg  [12:0]      inst_ex0_2_reg_priv_vec;
  reg  [4:0]       inst_ex0_2_reg_rob_index;
  reg  [31:0]      csr_rdata_ex_1;
  reg  [31:0]      csr_rdata_ex_2;
  reg  [31:0]      csr_wdata_ex_1;
  reg  [31:0]      csr_wdata_ex_2;
  wire [31:0]      _alu1_io_src1_T_1 = inst_ex1_alu_rs1_sel ? inst_ex1_pc : prj_data_ex1;
  wire [3:0][31:0] _GEN_5 =
    {{_cnt_io_cnt[31:0]}, {_cnt_io_cnt[63:32]}, {prk_data_ex1}, {inst_ex1_imm}};
  wire [31:0]      _alu2_io_src1_T_1 = inst_ex2_alu_rs1_sel ? inst_ex2_pc : prj_data_ex2;
  wire [3:0][31:0] _GEN_6 = {{32'h0}, {32'h4}, {prk_data_ex2}, {inst_ex2_imm}};
  reg              inst_mem_reg_inst_valid;
  reg              inst_mem_reg_rd_valid;
  reg  [4:0]       inst_mem_reg_mem_type;
  reg  [12:0]      inst_mem_reg_priv_vec;
  reg  [5:0]       inst_mem_reg_prd;
  reg  [4:0]       inst_mem_reg_rob_index;
  reg  [31:0]      prj_data_mem;
  reg              llbit_mem;
  reg  [7:0]       exception_mem;
  wire [4:0]       _sb_io_mem_type_ex_T_2 =
    re3_stall ? 5'h0 : inst_ex3_reg_mem_type & {5{inst_ex3_reg_inst_valid}};
  reg  [31:0]      mmu_io_d_vaddr_reg;
  wire [31:0]      _dcache_io_addr_EX_T_2 =
    _sb_io_wb_valid ? _sb_io_addr_out : _dcache_io_addr_EX_T;
  wire [31:0]      _dcache_io_wdata_EX_T =
    _sb_io_wb_valid ? _sb_io_data_out : prk_data_rf3;
  wire [4:0]       _dcache_io_mem_type_EX_T =
    _sb_io_uncache_out ? 5'h0 : _sb_io_mem_type_out;
  wire [4:0]       _dcache_io_mem_type_EX_T_1 =
    sb_full_hazard ? 5'h0 : inst_rf3_reg_mem_type;
  wire [4:0]       _dcache_io_mem_type_EX_T_2 =
    _sb_io_wb_valid ? _dcache_io_mem_type_EX_T : _dcache_io_mem_type_EX_T_1;
  reg              inst_wb0_inst_valid;
  reg              inst_wb0_rd_valid;
  reg  [5:0]       inst_wb0_prd;
  reg  [4:0]       inst_wb0_rob_index;
  reg              inst_wb1_inst_valid;
  reg              inst_wb1_rd_valid;
  reg  [5:0]       inst_wb1_prd;
  reg  [4:0]       inst_wb1_rob_index;
  reg              inst_wb2_inst_valid;
  reg              inst_wb2_rd_valid;
  reg  [5:0]       inst_wb2_prd;
  reg  [4:0]       inst_wb2_rob_index;
  reg              inst_wb3_reg_inst_valid;
  reg  [4:0]       inst_wb3_reg_rob_index;
  reg  [31:0]      csr_wdata_wb;
  reg  [31:0]      md_out_wb;
  reg  [31:0]      alu_out_wb1;
  reg  [31:0]      alu_out_wb2;
  reg              predict_fail_wb;
  reg  [31:0]      branch_target_wb;
  reg              branch_en_wb;
  reg  [7:0]       exception_wb;
  reg  [31:0]      vaddr_wb;
  reg  [31:0]      mem_rdata_wb;
  wire             _GEN_7 = inst_wb3_reg_rd_valid & ~(exception_wb[7]);
  wire [31:0]      _csr_wdata_ex_T_8 =
    inst_ex0_priv_vec[2]
      ? prj_data_ex0 & prk_data_ex0 | ~prj_data_ex0 & csr_rdata_ex
      : prk_data_ex0;
  wire [31:0]      _csr_wdata_ex_T_9 =
    inst_ex0_priv_vec[3] ? csr_rdata_ex : _csr_wdata_ex_T_8;
  wire [31:0]      inst_iq3_imm = _iq3_io_issue_valid ? _iq3_io_issue_inst_imm : 32'h0;
  wire [12:0]      inst_iq3_priv_vec =
    _iq3_io_issue_valid ? _iq3_io_issue_inst_priv_vec : 13'h0;
  wire [7:0]       Is_ALE =
    (|(prj_data_ex3[6:0] & 7'((7'h1 << inst_ex3_reg_mem_type[1:0]) - 7'h1)))
      ? 8'h89
      : 8'h0;
  wire [7:0]       _exception_ls_T_9 = Is_ALE[7] ? Is_ALE : _mmu_io_d_exception;
  wire             _insts_PF_IF_T_3 =
    _rob_io_predict_fail_cmt | ~_fq_io_full & _pd_io_pd_fix_en;
  wire             _insts_IF_PD_T_3 =
    _rob_io_predict_fail_cmt | ~_fq_io_full & (_pd_io_pd_fix_en | _icache_io_cache_miss);
  wire             dr_flush = _rob_io_predict_fail_cmt | ~dr_stall & _freelist_io_empty;
  wire             _GEN_8 = _rob_io_predict_fail_cmt | ~_iq1_io_issue_valid;
  wire             _GEN_9 = _rob_io_predict_fail_cmt | ~_iq2_io_issue_valid;
  wire             re3_flush = _rob_io_predict_fail_cmt | ~re3_stall & sb_cmt_hazard;
  wire             em_flush =
    _rob_io_predict_fail_cmt | ~_dcache_io_cache_miss & sb_full_hazard;
  wire [7:0]       _mem_rdata_raw_T_9 =
    _sb_io_ld_hit_0 & ~(prj_data_mem[31:16] == 16'hBFAF | prj_data_mem[31:16] == 16'h1FAF)
      ? _sb_io_ld_data_mem[7:0]
      : _dcache_io_rdata_MEM[7:0];
  wire [7:0]       _mem_rdata_raw_T_19 =
    _sb_io_ld_hit_1 & ~(prj_data_mem[31:16] == 16'hBFAF | prj_data_mem[31:16] == 16'h1FAF)
      ? _sb_io_ld_data_mem[15:8]
      : _dcache_io_rdata_MEM[15:8];
  wire             _md_out_wb_T_4 = _rob_io_predict_fail_cmt | _mdu_io_busy;
  wire             wb3_flush = _rob_io_predict_fail_cmt | _dcache_io_cache_miss;
  wire             _GEN_10 =
    _insts_PF_IF_T ? insts_PF_IF_inst_valid_0 : _pc_io_inst_valid_0;
  wire             _GEN_11 =
    _insts_PF_IF_T ? insts_PF_IF_inst_valid_1 : _pc_io_inst_valid_1;
  wire             _GEN_12 =
    _insts_PF_IF_T ? insts_PF_IF_pred_valid_0 : _predict_io_pred_valid_0;
  wire             _GEN_13 =
    _insts_PF_IF_T ? insts_PF_IF_pred_valid_1 : _predict_io_pred_valid_1;
  wire             _GEN_14 =
    _insts_PF_IF_T ? insts_PF_IF_pred_jump_0 : _predict_io_pred_jump_0;
  wire             _GEN_15 =
    _insts_PF_IF_T ? insts_PF_IF_pred_jump_1 : _predict_io_pred_jump_1;
  wire             _GEN_16 =
    _fq_io_full ? insts_IF_PD_inst_valid_0 : insts_PF_IF_inst_valid_0;
  wire             _GEN_17 =
    _fq_io_full ? insts_IF_PD_inst_valid_1 : insts_PF_IF_inst_valid_1;
  wire             _GEN_18 =
    _fq_io_full ? insts_IF_PD_pred_valid_0 : insts_PF_IF_pred_valid_0;
  wire             _GEN_19 =
    _fq_io_full ? insts_IF_PD_pred_valid_1 : insts_PF_IF_pred_valid_1;
  wire             _GEN_20 =
    _fq_io_full ? insts_IF_PD_pred_jump_0 : insts_PF_IF_pred_jump_0;
  wire             _GEN_21 =
    _fq_io_full ? insts_IF_PD_pred_jump_1 : insts_PF_IF_pred_jump_1;
  wire             _GEN_22 =
    dr_stall ? insts_ID_RN_inst_valid_0 : _decode_0_io_inst_ID_inst_valid;
  wire             _GEN_23 =
    dr_stall ? insts_ID_RN_inst_valid_1 : _decode_1_io_inst_ID_inst_valid;
  wire             _GEN_24 =
    dr_stall ? insts_ID_RN_pred_jump_0 : _decode_0_io_inst_ID_pred_jump;
  wire             _GEN_25 =
    dr_stall ? insts_ID_RN_pred_jump_1 : _decode_1_io_inst_ID_pred_jump;
  wire             _GEN_26 =
    dr_stall ? insts_ID_RN_rd_valid_0 : _decode_0_io_inst_ID_rd_valid;
  wire             _GEN_27 =
    dr_stall ? insts_ID_RN_rd_valid_1 : _decode_1_io_inst_ID_rd_valid;
  wire             _GEN_28 =
    dr_stall ? insts_ID_RN_alu_rs1_sel_0 : _decode_0_io_inst_ID_alu_rs1_sel;
  wire             _GEN_29 =
    dr_stall ? insts_ID_RN_alu_rs1_sel_1 : _decode_1_io_inst_ID_alu_rs1_sel;
  wire             _GEN_30 =
    _mdu_io_busy
      ? inst_rf0_inst_valid
      : _iq0_io_issue_valid & _iq0_io_issue_inst_inst_valid;
  wire             _GEN_31 =
    _mdu_io_busy ? inst_rf0_rd_valid : _iq0_io_issue_valid & _iq0_io_issue_inst_rd_valid;
  wire             _GEN_32 =
    ir3_stall
      ? inst_rf3_reg_inst_valid
      : _iq3_io_issue_valid & _iq3_io_issue_inst_inst_valid;
  wire             _GEN_33 =
    ir3_stall ? inst_rf3_reg_rd_valid : _iq3_io_issue_valid & _iq3_io_issue_inst_rd_valid;
  wire             _GEN_34 = _mdu_io_busy ? inst_ex0_inst_valid : inst_rf0_inst_valid;
  wire             _GEN_35 = _mdu_io_busy ? inst_ex0_rd_valid : inst_rf0_rd_valid;
  wire             _GEN_36 =
    re3_stall ? inst_ex3_reg_inst_valid : inst_rf3_reg_inst_valid;
  wire             _GEN_37 = re3_stall ? inst_ex3_reg_rd_valid : inst_rf3_reg_rd_valid;
  wire             _GEN_38 = _mdu_io_busy ? inst_ex0_1_inst_valid : inst_ex0_inst_valid;
  wire             _GEN_39 = _mdu_io_busy ? inst_ex0_1_rd_valid : inst_ex0_rd_valid;
  wire             _GEN_40 =
    _mdu_io_busy ? inst_ex0_2_reg_inst_valid : inst_ex0_1_inst_valid;
  wire             _GEN_41 = _mdu_io_busy ? inst_ex0_2_reg_rd_valid : inst_ex0_1_rd_valid;
  wire             _GEN_42 =
    _dcache_io_cache_miss ? inst_mem_reg_inst_valid : inst_ex3_reg_inst_valid;
  wire             _GEN_43 =
    _dcache_io_cache_miss ? inst_mem_reg_rd_valid : inst_ex3_reg_rd_valid;
  wire             _GEN_44 = _dcache_io_cache_miss ? llbit_mem : _csr_io_llbit_global;
  wire [31:0]      _md_out_wb_T_2 =
    inst_ex0_2_reg_alu_op[2] ? _mdu_io_div_res : _mdu_io_mul_res;
  wire [31:0]      _md_out_wb_T_3 =
    inst_ex0_2_reg_priv_vec[0] ? csr_rdata_ex_2 : _md_out_wb_T_2;
  wire [31:0]      _mem_rdata_T_14 =
    inst_mem_reg_mem_type[3:0] == 4'h0
      ? {{24{_mem_rdata_raw_T_9[7]}}, _mem_rdata_raw_T_9}
      : 32'h0;
  wire [31:0]      _mem_rdata_T_16 =
    inst_mem_reg_mem_type[3:0] == 4'h1
      ? {{16{_mem_rdata_raw_T_19[7]}}, _mem_rdata_raw_T_19, _mem_rdata_raw_T_9}
      : _mem_rdata_T_14;
  wire [7:0]       _mem_rdata_raw_T_39 =
    _sb_io_ld_hit_3 & ~(prj_data_mem[31:16] == 16'hBFAF | prj_data_mem[31:16] == 16'h1FAF)
      ? _sb_io_ld_data_mem[31:24]
      : _dcache_io_rdata_MEM[31:24];
  wire [7:0]       _mem_rdata_raw_T_29 =
    _sb_io_ld_hit_2 & ~(prj_data_mem[31:16] == 16'hBFAF | prj_data_mem[31:16] == 16'h1FAF)
      ? _sb_io_ld_data_mem[23:16]
      : _dcache_io_rdata_MEM[23:16];
  wire [31:0]      _mem_rdata_T_18 =
    inst_mem_reg_mem_type[3:0] == 4'h2
      ? {_mem_rdata_raw_T_39,
         _mem_rdata_raw_T_29,
         _mem_rdata_raw_T_19,
         _mem_rdata_raw_T_9}
      : _mem_rdata_T_16;
  wire [31:0]      _mem_rdata_T_20 =
    inst_mem_reg_mem_type[3:0] == 4'h8 ? {24'h0, _mem_rdata_raw_T_9} : _mem_rdata_T_18;
  wire [31:0]      mem_rdata =
    inst_mem_reg_mem_type[3:0] == 4'h9
      ? {16'h0, _mem_rdata_raw_T_19, _mem_rdata_raw_T_9}
      : _mem_rdata_T_20;
  wire [31:0]      ls_wb_data =
    inst_mem_reg_priv_vec[12] ? {31'h0, llbit_mem} : mem_rdata;
  always @(posedge clock) begin
    if (reset) begin
      insts_PF_IF_inst_valid_0 <= 1'h0;
      insts_PF_IF_inst_valid_1 <= 1'h0;
      insts_PF_IF_pc_0 <= 32'h0;
      insts_PF_IF_pc_1 <= 32'h0;
      insts_PF_IF_pred_valid_0 <= 1'h0;
      insts_PF_IF_pred_valid_1 <= 1'h0;
      insts_PF_IF_pred_jump_0 <= 1'h0;
      insts_PF_IF_pred_jump_1 <= 1'h0;
      insts_PF_IF_pred_npc_0 <= 32'h0;
      insts_PF_IF_pred_npc_1 <= 32'h0;
      insts_PF_IF_exception_0 <= 8'h0;
      insts_PF_IF_exception_1 <= 8'h0;
      insts_PF_IF_br_cnt_0 <= 2'h0;
      insts_PF_IF_br_cnt_1 <= 2'h0;
      insts_IF_PD_inst_valid_0 <= 1'h0;
      insts_IF_PD_inst_valid_1 <= 1'h0;
      insts_IF_PD_pc_0 <= 32'h0;
      insts_IF_PD_pc_1 <= 32'h0;
      insts_IF_PD_pred_valid_0 <= 1'h0;
      insts_IF_PD_pred_valid_1 <= 1'h0;
      insts_IF_PD_pred_jump_0 <= 1'h0;
      insts_IF_PD_pred_jump_1 <= 1'h0;
      insts_IF_PD_pred_npc_0 <= 32'h0;
      insts_IF_PD_pred_npc_1 <= 32'h0;
      insts_IF_PD_exception_0 <= 8'h0;
      insts_IF_PD_exception_1 <= 8'h0;
      insts_IF_PD_br_cnt_0 <= 2'h0;
      insts_IF_PD_br_cnt_1 <= 2'h0;
      insts_IF_PD_inst_0 <= 32'h0;
      insts_IF_PD_inst_1 <= 32'h0;
      freelist_io_predict_fail_reg <= 1'h0;
      insts_ID_RN_inst_valid_0 <= 1'h0;
      insts_ID_RN_inst_valid_1 <= 1'h0;
      insts_ID_RN_pc_0 <= 32'h0;
      insts_ID_RN_pc_1 <= 32'h0;
      insts_ID_RN_pred_jump_0 <= 1'h0;
      insts_ID_RN_pred_jump_1 <= 1'h0;
      insts_ID_RN_pred_npc_0 <= 32'h0;
      insts_ID_RN_pred_npc_1 <= 32'h0;
      insts_ID_RN_exception_0 <= 8'h0;
      insts_ID_RN_exception_1 <= 8'h0;
      insts_ID_RN_br_cnt_0 <= 2'h0;
      insts_ID_RN_br_cnt_1 <= 2'h0;
      insts_ID_RN_inst_0 <= 32'h0;
      insts_ID_RN_inst_1 <= 32'h0;
      insts_ID_RN_rj_0 <= 5'h0;
      insts_ID_RN_rj_1 <= 5'h0;
      insts_ID_RN_rk_0 <= 5'h0;
      insts_ID_RN_rk_1 <= 5'h0;
      insts_ID_RN_rd_0 <= 5'h0;
      insts_ID_RN_rd_1 <= 5'h0;
      insts_ID_RN_rd_valid_0 <= 1'h0;
      insts_ID_RN_rd_valid_1 <= 1'h0;
      insts_ID_RN_imm_0 <= 32'h0;
      insts_ID_RN_imm_1 <= 32'h0;
      insts_ID_RN_alu_op_0 <= 4'h0;
      insts_ID_RN_alu_op_1 <= 4'h0;
      insts_ID_RN_alu_rs1_sel_0 <= 1'h0;
      insts_ID_RN_alu_rs1_sel_1 <= 1'h0;
      insts_ID_RN_alu_rs2_sel_0 <= 2'h0;
      insts_ID_RN_alu_rs2_sel_1 <= 2'h0;
      insts_ID_RN_br_type_0 <= 4'h0;
      insts_ID_RN_br_type_1 <= 4'h0;
      insts_ID_RN_mem_type_0 <= 5'h0;
      insts_ID_RN_mem_type_1 <= 5'h0;
      insts_ID_RN_priv_vec_0 <= 13'h0;
      insts_ID_RN_priv_vec_1 <= 13'h0;
      insts_ID_RN_ins_type_0 <= 3'h0;
      insts_ID_RN_ins_type_1 <= 3'h0;
      alloc_preg_RN_0 <= 6'h0;
      alloc_preg_RN_1 <= 6'h0;
      rename_io_predict_fail_reg <= 1'h0;
      iq0_io_stall_reg <= 1'h0;
      iq3_io_stall_reg <= 1'h0;
      inst_rf0_inst_valid <= 1'h0;
      inst_rf0_rd_valid <= 1'h0;
      inst_rf0_imm <= 32'h0;
      inst_rf0_alu_op <= 4'h0;
      inst_rf0_priv_vec <= 13'h0;
      inst_rf0_prj <= 6'h0;
      inst_rf0_prk <= 6'h0;
      inst_rf0_prd <= 6'h0;
      inst_rf0_rob_index <= 5'h0;
      inst_rf1_reg_inst_valid <= 1'h0;
      inst_rf1_reg_pc <= 32'h0;
      inst_rf1_reg_rd_valid <= 1'h0;
      inst_rf1_reg_imm <= 32'h0;
      inst_rf1_reg_alu_op <= 4'h0;
      inst_rf1_reg_alu_rs1_sel <= 1'h0;
      inst_rf1_reg_alu_rs2_sel <= 2'h0;
      inst_rf1_reg_prj <= 6'h0;
      inst_rf1_reg_prk <= 6'h0;
      inst_rf1_reg_prd <= 6'h0;
      inst_rf1_reg_rob_index <= 5'h0;
      inst_rf2_reg_inst_valid <= 1'h0;
      inst_rf2_reg_pc <= 32'h0;
      inst_rf2_reg_pred_jump <= 1'h0;
      inst_rf2_reg_pred_npc <= 32'h0;
      inst_rf2_reg_rd_valid <= 1'h0;
      inst_rf2_reg_imm <= 32'h0;
      inst_rf2_reg_alu_op <= 4'h0;
      inst_rf2_reg_alu_rs1_sel <= 1'h0;
      inst_rf2_reg_alu_rs2_sel <= 2'h0;
      inst_rf2_reg_br_type <= 4'h0;
      inst_rf2_reg_prj <= 6'h0;
      inst_rf2_reg_prk <= 6'h0;
      inst_rf2_reg_prd <= 6'h0;
      inst_rf2_reg_rob_index <= 5'h0;
      inst_rf3_reg_inst_valid <= 1'h0;
      inst_rf3_reg_rd_valid <= 1'h0;
      inst_rf3_reg_imm <= 32'h0;
      inst_rf3_reg_mem_type <= 5'h0;
      inst_rf3_reg_priv_vec <= 13'h0;
      inst_rf3_reg_prj <= 6'h0;
      inst_rf3_reg_prk <= 6'h0;
      inst_rf3_reg_prd <= 6'h0;
      inst_rf3_reg_rob_index <= 5'h0;
      imm_rf3 <= 32'h0;
      prj_data_rf3_reg <= 32'h0;
      prk_data_rf3_reg <= 32'h0;
      inst_ex0_inst_valid <= 1'h0;
      inst_ex0_rd_valid <= 1'h0;
      inst_ex0_imm <= 32'h0;
      inst_ex0_alu_op <= 4'h0;
      inst_ex0_priv_vec <= 13'h0;
      inst_ex0_prj <= 6'h0;
      inst_ex0_prk <= 6'h0;
      inst_ex0_prd <= 6'h0;
      inst_ex0_rob_index <= 5'h0;
      inst_ex1_inst_valid <= 1'h0;
      inst_ex1_pc <= 32'h0;
      inst_ex1_rd_valid <= 1'h0;
      inst_ex1_imm <= 32'h0;
      inst_ex1_alu_op <= 4'h0;
      inst_ex1_alu_rs1_sel <= 1'h0;
      inst_ex1_alu_rs2_sel <= 2'h0;
      inst_ex1_prj <= 6'h0;
      inst_ex1_prk <= 6'h0;
      inst_ex1_prd <= 6'h0;
      inst_ex1_rob_index <= 5'h0;
      inst_ex2_inst_valid <= 1'h0;
      inst_ex2_pc <= 32'h0;
      inst_ex2_pred_jump <= 1'h0;
      inst_ex2_pred_npc <= 32'h0;
      inst_ex2_rd_valid <= 1'h0;
      inst_ex2_imm <= 32'h0;
      inst_ex2_alu_op <= 4'h0;
      inst_ex2_alu_rs1_sel <= 1'h0;
      inst_ex2_alu_rs2_sel <= 2'h0;
      inst_ex2_br_type <= 4'h0;
      inst_ex2_prj <= 6'h0;
      inst_ex2_prk <= 6'h0;
      inst_ex2_prd <= 6'h0;
      inst_ex2_rob_index <= 5'h0;
      inst_ex3_reg_inst_valid <= 1'h0;
      inst_ex3_reg_rd_valid <= 1'h0;
      inst_ex3_reg_imm <= 32'h0;
      inst_ex3_reg_mem_type <= 5'h0;
      inst_ex3_reg_priv_vec <= 13'h0;
      inst_ex3_reg_prd <= 6'h0;
      inst_ex3_reg_rob_index <= 5'h0;
      csr_rdata_ex <= 32'h0;
      prj_data_ex0_reg <= 32'h0;
      prk_data_ex0_reg <= 32'h0;
      prj_data_ex1_reg <= 32'h0;
      prk_data_ex1_reg <= 32'h0;
      prj_data_ex2_reg <= 32'h0;
      prk_data_ex2_reg <= 32'h0;
      prj_data_ex3 <= 32'h0;
      prk_data_ex3 <= 32'h0;
      inst_ex0_1_inst_valid <= 1'h0;
      inst_ex0_1_rd_valid <= 1'h0;
      inst_ex0_1_alu_op <= 4'h0;
      inst_ex0_1_priv_vec <= 13'h0;
      inst_ex0_1_prd <= 6'h0;
      inst_ex0_1_rob_index <= 5'h0;
      inst_ex0_2_reg_inst_valid <= 1'h0;
      inst_ex0_2_reg_rd_valid <= 1'h0;
      inst_ex0_2_reg_alu_op <= 4'h0;
      inst_ex0_2_reg_priv_vec <= 13'h0;
      inst_ex0_2_reg_prd <= 6'h0;
      inst_ex0_2_reg_rob_index <= 5'h0;
      csr_rdata_ex_1 <= 32'h0;
      csr_rdata_ex_2 <= 32'h0;
      csr_wdata_ex_1 <= 32'h0;
      csr_wdata_ex_2 <= 32'h0;
      inst_mem_reg_inst_valid <= 1'h0;
      inst_mem_reg_rd_valid <= 1'h0;
      inst_mem_reg_mem_type <= 5'h0;
      inst_mem_reg_priv_vec <= 13'h0;
      inst_mem_reg_prd <= 6'h0;
      inst_mem_reg_rob_index <= 5'h0;
      prj_data_mem <= 32'h0;
      llbit_mem <= 1'h0;
      exception_mem <= 8'h0;
      mmu_io_d_vaddr_reg <= 32'h0;
      inst_wb0_inst_valid <= 1'h0;
      inst_wb0_rd_valid <= 1'h0;
      inst_wb0_prd <= 6'h0;
      inst_wb0_rob_index <= 5'h0;
      inst_wb1_inst_valid <= 1'h0;
      inst_wb1_rd_valid <= 1'h0;
      inst_wb1_prd <= 6'h0;
      inst_wb1_rob_index <= 5'h0;
      inst_wb2_inst_valid <= 1'h0;
      inst_wb2_rd_valid <= 1'h0;
      inst_wb2_prd <= 6'h0;
      inst_wb2_rob_index <= 5'h0;
      inst_wb3_reg_inst_valid <= 1'h0;
      inst_wb3_reg_rd_valid <= 1'h0;
      inst_wb3_reg_prd <= 6'h0;
      inst_wb3_reg_rob_index <= 5'h0;
      csr_wdata_wb <= 32'h0;
      md_out_wb <= 32'h0;
      alu_out_wb1 <= 32'h0;
      alu_out_wb2 <= 32'h0;
      predict_fail_wb <= 1'h0;
      branch_target_wb <= 32'h0;
      branch_en_wb <= 1'h0;
      exception_wb <= 8'h0;
      vaddr_wb <= 32'h0;
      mem_rdata_wb <= 32'h0;
    end
    else begin
      insts_PF_IF_inst_valid_0 <= ~_insts_PF_IF_T_3 & _GEN_10;
      insts_PF_IF_inst_valid_1 <= ~_insts_PF_IF_T_3 & _GEN_11;
      if (_insts_PF_IF_T_3) begin
        insts_PF_IF_pc_0 <= 32'h0;
        insts_PF_IF_pc_1 <= 32'h0;
        insts_PF_IF_pred_npc_0 <= 32'h0;
        insts_PF_IF_pred_npc_1 <= 32'h0;
        insts_PF_IF_exception_0 <= 8'h0;
        insts_PF_IF_exception_1 <= 8'h0;
        insts_PF_IF_br_cnt_0 <= 2'h0;
        insts_PF_IF_br_cnt_1 <= 2'h0;
      end
      else if (~_insts_PF_IF_T) begin
        insts_PF_IF_pc_0 <= _pc_io_pc;
        insts_PF_IF_pc_1 <= 32'(_pc_io_pc + 32'h4);
        insts_PF_IF_pred_npc_0 <= _predict_io_pred_npc;
        insts_PF_IF_pred_npc_1 <= _predict_io_pred_npc;
        insts_PF_IF_exception_0 <= _pc_io_exception;
        insts_PF_IF_exception_1 <= _pc_io_exception;
        insts_PF_IF_br_cnt_0 <= _predict_io_br_cnt_0;
        insts_PF_IF_br_cnt_1 <= _predict_io_br_cnt_1;
      end
      insts_PF_IF_pred_valid_0 <= ~_insts_PF_IF_T_3 & _GEN_12;
      insts_PF_IF_pred_valid_1 <= ~_insts_PF_IF_T_3 & _GEN_13;
      insts_PF_IF_pred_jump_0 <= ~_insts_PF_IF_T_3 & _GEN_14;
      insts_PF_IF_pred_jump_1 <= ~_insts_PF_IF_T_3 & _GEN_15;
      insts_IF_PD_inst_valid_0 <= ~_insts_IF_PD_T_3 & _GEN_16;
      insts_IF_PD_inst_valid_1 <= ~_insts_IF_PD_T_3 & _GEN_17;
      if (_insts_IF_PD_T_3) begin
        insts_IF_PD_pc_0 <= 32'h0;
        insts_IF_PD_pc_1 <= 32'h0;
        insts_IF_PD_pred_npc_0 <= 32'h0;
        insts_IF_PD_pred_npc_1 <= 32'h0;
        insts_IF_PD_exception_0 <= 8'h0;
        insts_IF_PD_exception_1 <= 8'h0;
        insts_IF_PD_br_cnt_0 <= 2'h0;
        insts_IF_PD_br_cnt_1 <= 2'h0;
        insts_IF_PD_inst_0 <= 32'h0;
        insts_IF_PD_inst_1 <= 32'h0;
      end
      else if (_fq_io_full) begin
      end
      else begin
        insts_IF_PD_pc_0 <= insts_PF_IF_pc_0;
        insts_IF_PD_pc_1 <= insts_PF_IF_pc_1;
        insts_IF_PD_pred_npc_0 <= insts_PF_IF_pred_npc_0;
        insts_IF_PD_pred_npc_1 <= insts_PF_IF_pred_npc_1;
        insts_IF_PD_exception_0 <=
          insts_PF_IF_exception_0[7] ? insts_PF_IF_exception_0 : _mmu_io_i_exception;
        insts_IF_PD_exception_1 <=
          insts_PF_IF_exception_1[7] ? insts_PF_IF_exception_1 : _mmu_io_i_exception;
        insts_IF_PD_br_cnt_0 <= insts_PF_IF_br_cnt_0;
        insts_IF_PD_br_cnt_1 <= insts_PF_IF_br_cnt_1;
        insts_IF_PD_inst_0 <= _icache_io_inst_0;
        insts_IF_PD_inst_1 <= _icache_io_inst_1;
      end
      insts_IF_PD_pred_valid_0 <= ~_insts_IF_PD_T_3 & _GEN_18;
      insts_IF_PD_pred_valid_1 <= ~_insts_IF_PD_T_3 & _GEN_19;
      insts_IF_PD_pred_jump_0 <= ~_insts_IF_PD_T_3 & _GEN_20;
      insts_IF_PD_pred_jump_1 <= ~_insts_IF_PD_T_3 & _GEN_21;
      freelist_io_predict_fail_reg <= _rob_io_predict_fail_cmt;
      insts_ID_RN_inst_valid_0 <= ~dr_flush & _GEN_22;
      insts_ID_RN_inst_valid_1 <= ~dr_flush & _GEN_23;
      if (dr_flush) begin
        insts_ID_RN_pc_0 <= 32'h0;
        insts_ID_RN_pc_1 <= 32'h0;
        insts_ID_RN_pred_npc_0 <= 32'h0;
        insts_ID_RN_pred_npc_1 <= 32'h0;
        insts_ID_RN_exception_0 <= 8'h0;
        insts_ID_RN_exception_1 <= 8'h0;
        insts_ID_RN_br_cnt_0 <= 2'h0;
        insts_ID_RN_br_cnt_1 <= 2'h0;
        insts_ID_RN_inst_0 <= 32'h0;
        insts_ID_RN_inst_1 <= 32'h0;
        insts_ID_RN_rj_0 <= 5'h0;
        insts_ID_RN_rj_1 <= 5'h0;
        insts_ID_RN_rk_0 <= 5'h0;
        insts_ID_RN_rk_1 <= 5'h0;
        insts_ID_RN_rd_0 <= 5'h0;
        insts_ID_RN_rd_1 <= 5'h0;
        insts_ID_RN_imm_0 <= 32'h0;
        insts_ID_RN_imm_1 <= 32'h0;
        insts_ID_RN_alu_op_0 <= 4'h0;
        insts_ID_RN_alu_op_1 <= 4'h0;
        insts_ID_RN_alu_rs2_sel_0 <= 2'h0;
        insts_ID_RN_alu_rs2_sel_1 <= 2'h0;
        insts_ID_RN_br_type_0 <= 4'h0;
        insts_ID_RN_br_type_1 <= 4'h0;
        insts_ID_RN_mem_type_0 <= 5'h0;
        insts_ID_RN_mem_type_1 <= 5'h0;
        insts_ID_RN_priv_vec_0 <= 13'h0;
        insts_ID_RN_priv_vec_1 <= 13'h0;
        insts_ID_RN_ins_type_0 <= 3'h0;
        insts_ID_RN_ins_type_1 <= 3'h0;
        alloc_preg_RN_0 <= 6'h0;
        alloc_preg_RN_1 <= 6'h0;
      end
      else if (~dr_stall) begin
        insts_ID_RN_pc_0 <= _decode_0_io_inst_ID_pc;
        insts_ID_RN_pc_1 <= _decode_1_io_inst_ID_pc;
        insts_ID_RN_pred_npc_0 <= _decode_0_io_inst_ID_pred_npc;
        insts_ID_RN_pred_npc_1 <= _decode_1_io_inst_ID_pred_npc;
        insts_ID_RN_exception_0 <= _decode_0_io_inst_ID_exception;
        insts_ID_RN_exception_1 <= _decode_1_io_inst_ID_exception;
        insts_ID_RN_br_cnt_0 <= _decode_0_io_inst_ID_br_cnt;
        insts_ID_RN_br_cnt_1 <= _decode_1_io_inst_ID_br_cnt;
        insts_ID_RN_inst_0 <= _decode_0_io_inst_ID_inst;
        insts_ID_RN_inst_1 <= _decode_1_io_inst_ID_inst;
        insts_ID_RN_rj_0 <= _decode_0_io_inst_ID_rj;
        insts_ID_RN_rj_1 <= _decode_1_io_inst_ID_rj;
        insts_ID_RN_rk_0 <= _decode_0_io_inst_ID_rk;
        insts_ID_RN_rk_1 <= _decode_1_io_inst_ID_rk;
        insts_ID_RN_rd_0 <= _decode_0_io_inst_ID_rd;
        insts_ID_RN_rd_1 <= _decode_1_io_inst_ID_rd;
        insts_ID_RN_imm_0 <= _decode_0_io_inst_ID_imm;
        insts_ID_RN_imm_1 <= _decode_1_io_inst_ID_imm;
        insts_ID_RN_alu_op_0 <= _decode_0_io_inst_ID_alu_op;
        insts_ID_RN_alu_op_1 <= _decode_1_io_inst_ID_alu_op;
        insts_ID_RN_alu_rs2_sel_0 <= _decode_0_io_inst_ID_alu_rs2_sel;
        insts_ID_RN_alu_rs2_sel_1 <= _decode_1_io_inst_ID_alu_rs2_sel;
        insts_ID_RN_br_type_0 <= _decode_0_io_inst_ID_br_type;
        insts_ID_RN_br_type_1 <= _decode_1_io_inst_ID_br_type;
        insts_ID_RN_mem_type_0 <= _decode_0_io_inst_ID_mem_type;
        insts_ID_RN_mem_type_1 <= _decode_1_io_inst_ID_mem_type;
        insts_ID_RN_priv_vec_0 <= _decode_0_io_inst_ID_priv_vec;
        insts_ID_RN_priv_vec_1 <= _decode_1_io_inst_ID_priv_vec;
        insts_ID_RN_ins_type_0 <= _decode_0_io_inst_ID_ins_type;
        insts_ID_RN_ins_type_1 <= _decode_1_io_inst_ID_ins_type;
        alloc_preg_RN_0 <= _freelist_io_alloc_preg_0;
        alloc_preg_RN_1 <= _freelist_io_alloc_preg_1;
      end
      insts_ID_RN_pred_jump_0 <= ~dr_flush & _GEN_24;
      insts_ID_RN_pred_jump_1 <= ~dr_flush & _GEN_25;
      insts_ID_RN_rd_valid_0 <= ~dr_flush & _GEN_26;
      insts_ID_RN_rd_valid_1 <= ~dr_flush & _GEN_27;
      insts_ID_RN_alu_rs1_sel_0 <= ~dr_flush & _GEN_28;
      insts_ID_RN_alu_rs1_sel_1 <= ~dr_flush & _GEN_29;
      rename_io_predict_fail_reg <= _rob_io_predict_fail_cmt;
      iq0_io_stall_reg <= _mdu_io_busy;
      iq3_io_stall_reg <= ir3_stall;
      inst_rf0_inst_valid <= ~_rob_io_predict_fail_cmt & _GEN_30;
      inst_rf0_rd_valid <= ~_rob_io_predict_fail_cmt & _GEN_31;
      if (_rob_io_predict_fail_cmt) begin
        inst_rf0_imm <= 32'h0;
        inst_rf0_alu_op <= 4'h0;
        inst_rf0_priv_vec <= 13'h0;
        inst_rf0_prj <= 6'h0;
        inst_rf0_prk <= 6'h0;
        inst_rf0_prd <= 6'h0;
        inst_rf0_rob_index <= 5'h0;
        inst_rf3_reg_imm <= 32'h0;
        inst_rf3_reg_mem_type <= 5'h0;
        inst_rf3_reg_priv_vec <= 13'h0;
        inst_rf3_reg_prj <= 6'h0;
        inst_rf3_reg_prk <= 6'h0;
        inst_rf3_reg_prd <= 6'h0;
        inst_rf3_reg_rob_index <= 5'h0;
        imm_rf3 <= 32'h0;
        prj_data_rf3_reg <= 32'h0;
        prk_data_rf3_reg <= 32'h0;
        inst_ex0_imm <= 32'h0;
        inst_ex0_alu_op <= 4'h0;
        inst_ex0_priv_vec <= 13'h0;
        inst_ex0_prj <= 6'h0;
        inst_ex0_prk <= 6'h0;
        inst_ex0_prd <= 6'h0;
        inst_ex0_rob_index <= 5'h0;
        csr_rdata_ex <= 32'h0;
        prj_data_ex0_reg <= 32'h0;
        prk_data_ex0_reg <= 32'h0;
        inst_ex0_1_alu_op <= 4'h0;
        inst_ex0_1_priv_vec <= 13'h0;
        inst_ex0_1_prd <= 6'h0;
        inst_ex0_1_rob_index <= 5'h0;
        inst_ex0_2_reg_alu_op <= 4'h0;
        inst_ex0_2_reg_priv_vec <= 13'h0;
        inst_ex0_2_reg_prd <= 6'h0;
        inst_ex0_2_reg_rob_index <= 5'h0;
        csr_rdata_ex_1 <= 32'h0;
        csr_rdata_ex_2 <= 32'h0;
        csr_wdata_ex_1 <= 32'h0;
        csr_wdata_ex_2 <= 32'h0;
      end
      else begin
        if (_mdu_io_busy) begin
          if (_bypass_io_forward_prj_en_0)
            prj_data_ex0_reg <= _bypass_io_forward_prj_data_0;
          if (_bypass_io_forward_prk_en_0)
            prk_data_ex0_reg <= _bypass_io_forward_prk_data_0;
        end
        else begin
          inst_rf0_imm <= _iq0_io_issue_valid ? _iq0_io_issue_inst_imm : 32'h0;
          inst_rf0_alu_op <= _iq0_io_issue_valid ? _iq0_io_issue_inst_alu_op : 4'h0;
          inst_rf0_priv_vec <= _iq0_io_issue_valid ? _iq0_io_issue_inst_priv_vec : 13'h0;
          inst_rf0_prj <= _iq0_io_issue_valid ? _iq0_io_issue_inst_prj : 6'h0;
          inst_rf0_prk <= _iq0_io_issue_valid ? _iq0_io_issue_inst_prk : 6'h0;
          inst_rf0_prd <= _iq0_io_issue_valid ? _iq0_io_issue_inst_prd : 6'h0;
          inst_rf0_rob_index <= _iq0_io_issue_valid ? _iq0_io_issue_inst_rob_index : 5'h0;
          inst_ex0_imm <= inst_rf0_imm;
          inst_ex0_alu_op <= inst_rf0_alu_op;
          inst_ex0_priv_vec <= inst_rf0_priv_vec;
          inst_ex0_prj <= inst_rf0_prj;
          inst_ex0_prk <= inst_rf0_prk;
          inst_ex0_prd <= inst_rf0_prd;
          inst_ex0_rob_index <= inst_rf0_rob_index;
          csr_rdata_ex <= _csr_io_rdata;
          prj_data_ex0_reg <= _rf_io_prj_data_0;
          prk_data_ex0_reg <= _rf_io_prk_data_0;
          inst_ex0_1_alu_op <= inst_ex0_alu_op;
          inst_ex0_1_priv_vec <= inst_ex0_priv_vec;
          inst_ex0_1_prd <= inst_ex0_prd;
          inst_ex0_1_rob_index <= inst_ex0_rob_index;
          inst_ex0_2_reg_alu_op <= inst_ex0_1_alu_op;
          inst_ex0_2_reg_priv_vec <= inst_ex0_1_priv_vec;
          inst_ex0_2_reg_prd <= inst_ex0_1_prd;
          inst_ex0_2_reg_rob_index <= inst_ex0_1_rob_index;
          csr_rdata_ex_1 <= csr_rdata_ex;
          csr_rdata_ex_2 <= csr_rdata_ex_1;
          csr_wdata_ex_1 <=
            inst_ex0_priv_vec[7]
              ? {27'h0, _mmu_io_tlbsrch_hit, _mmu_io_tlbsrch_idx}
              : _csr_wdata_ex_T_9;
          csr_wdata_ex_2 <= csr_wdata_ex_1;
        end
        if (ir3_stall) begin
          if (_bypass_io_forward_prj_en_3)
            prj_data_rf3_reg <= _bypass_io_forward_prj_data_3;
          if (_bypass_io_forward_prk_en_3)
            prk_data_rf3_reg <= _bypass_io_forward_prk_data_3;
        end
        else begin
          inst_rf3_reg_imm <= inst_iq3_imm;
          inst_rf3_reg_mem_type <=
            _iq3_io_issue_valid ? _iq3_io_issue_inst_mem_type : 5'h0;
          inst_rf3_reg_priv_vec <= inst_iq3_priv_vec;
          inst_rf3_reg_prj <= inst_iq3_prj;
          inst_rf3_reg_prk <= inst_iq3_prk;
          inst_rf3_reg_prd <= _iq3_io_issue_valid ? _iq3_io_issue_inst_prd : 6'h0;
          inst_rf3_reg_rob_index <=
            _iq3_io_issue_valid ? _iq3_io_issue_inst_rob_index : 5'h0;
          imm_rf3 <=
            inst_iq3_priv_vec[10]
              ? {{5{inst_iq3_imm[31]}}, inst_iq3_imm[31:5]}
              : inst_iq3_imm;
          prj_data_rf3_reg <= _rf_io_prj_data_3;
          prk_data_rf3_reg <= _rf_io_prk_data_3;
        end
      end
      inst_rf1_reg_inst_valid <=
        ~_rob_io_predict_fail_cmt & _iq1_io_issue_valid & _iq1_io_issue_inst_inst_valid;
      inst_rf1_reg_pc <= _GEN_8 ? 32'h0 : _iq1_io_issue_inst_pc;
      inst_rf1_reg_rd_valid <=
        ~_rob_io_predict_fail_cmt & _iq1_io_issue_valid & _iq1_io_issue_inst_rd_valid;
      inst_rf1_reg_imm <= _GEN_8 ? 32'h0 : _iq1_io_issue_inst_imm;
      inst_rf1_reg_alu_op <= _GEN_8 ? 4'h0 : _iq1_io_issue_inst_alu_op;
      inst_rf1_reg_alu_rs1_sel <=
        ~_rob_io_predict_fail_cmt & _iq1_io_issue_valid & _iq1_io_issue_inst_alu_rs1_sel;
      inst_rf1_reg_alu_rs2_sel <= _GEN_8 ? 2'h0 : _iq1_io_issue_inst_alu_rs2_sel;
      inst_rf1_reg_prj <= _GEN_8 ? 6'h0 : _iq1_io_issue_inst_prj;
      inst_rf1_reg_prk <= _GEN_8 ? 6'h0 : _iq1_io_issue_inst_prk;
      inst_rf1_reg_prd <= _GEN_8 ? 6'h0 : _iq1_io_issue_inst_prd;
      inst_rf1_reg_rob_index <= _GEN_8 ? 5'h0 : _iq1_io_issue_inst_rob_index;
      inst_rf2_reg_inst_valid <=
        ~_rob_io_predict_fail_cmt & _iq2_io_issue_valid & _iq2_io_issue_inst_inst_valid;
      inst_rf2_reg_pc <= _GEN_9 ? 32'h0 : _iq2_io_issue_inst_pc;
      inst_rf2_reg_pred_jump <=
        ~_rob_io_predict_fail_cmt & _iq2_io_issue_valid & _iq2_io_issue_inst_pred_jump;
      inst_rf2_reg_pred_npc <= _GEN_9 ? 32'h0 : _iq2_io_issue_inst_pred_npc;
      inst_rf2_reg_rd_valid <=
        ~_rob_io_predict_fail_cmt & _iq2_io_issue_valid & _iq2_io_issue_inst_rd_valid;
      inst_rf2_reg_imm <= _GEN_9 ? 32'h0 : _iq2_io_issue_inst_imm;
      inst_rf2_reg_alu_op <= _GEN_9 ? 4'h0 : _iq2_io_issue_inst_alu_op;
      inst_rf2_reg_alu_rs1_sel <=
        ~_rob_io_predict_fail_cmt & _iq2_io_issue_valid & _iq2_io_issue_inst_alu_rs1_sel;
      inst_rf2_reg_alu_rs2_sel <= _GEN_9 ? 2'h0 : _iq2_io_issue_inst_alu_rs2_sel;
      inst_rf2_reg_br_type <= _GEN_9 ? 4'h0 : _iq2_io_issue_inst_br_type;
      inst_rf2_reg_prj <= _GEN_9 ? 6'h0 : _iq2_io_issue_inst_prj;
      inst_rf2_reg_prk <= _GEN_9 ? 6'h0 : _iq2_io_issue_inst_prk;
      inst_rf2_reg_prd <= _GEN_9 ? 6'h0 : _iq2_io_issue_inst_prd;
      inst_rf2_reg_rob_index <= _GEN_9 ? 5'h0 : _iq2_io_issue_inst_rob_index;
      inst_rf3_reg_inst_valid <= ~_rob_io_predict_fail_cmt & _GEN_32;
      inst_rf3_reg_rd_valid <= ~_rob_io_predict_fail_cmt & _GEN_33;
      inst_ex0_inst_valid <= ~_rob_io_predict_fail_cmt & _GEN_34;
      inst_ex0_rd_valid <= ~_rob_io_predict_fail_cmt & _GEN_35;
      inst_ex1_inst_valid <= ~_rob_io_predict_fail_cmt & inst_rf1_reg_inst_valid;
      inst_ex1_pc <= _rob_io_predict_fail_cmt ? 32'h0 : inst_rf1_reg_pc;
      inst_ex1_rd_valid <= ~_rob_io_predict_fail_cmt & inst_rf1_reg_rd_valid;
      inst_ex1_imm <= _rob_io_predict_fail_cmt ? 32'h0 : inst_rf1_reg_imm;
      inst_ex1_alu_op <= _rob_io_predict_fail_cmt ? 4'h0 : inst_rf1_reg_alu_op;
      inst_ex1_alu_rs1_sel <= ~_rob_io_predict_fail_cmt & inst_rf1_reg_alu_rs1_sel;
      inst_ex1_alu_rs2_sel <= _rob_io_predict_fail_cmt ? 2'h0 : inst_rf1_reg_alu_rs2_sel;
      inst_ex1_prj <= _rob_io_predict_fail_cmt ? 6'h0 : inst_rf1_reg_prj;
      inst_ex1_prk <= _rob_io_predict_fail_cmt ? 6'h0 : inst_rf1_reg_prk;
      inst_ex1_prd <= _rob_io_predict_fail_cmt ? 6'h0 : inst_rf1_reg_prd;
      inst_ex1_rob_index <= _rob_io_predict_fail_cmt ? 5'h0 : inst_rf1_reg_rob_index;
      inst_ex2_inst_valid <= ~_rob_io_predict_fail_cmt & inst_rf2_reg_inst_valid;
      inst_ex2_pc <= _rob_io_predict_fail_cmt ? 32'h0 : inst_rf2_reg_pc;
      inst_ex2_pred_jump <= ~_rob_io_predict_fail_cmt & inst_rf2_reg_pred_jump;
      inst_ex2_pred_npc <= _rob_io_predict_fail_cmt ? 32'h0 : inst_rf2_reg_pred_npc;
      inst_ex2_rd_valid <= ~_rob_io_predict_fail_cmt & inst_rf2_reg_rd_valid;
      inst_ex2_imm <= _rob_io_predict_fail_cmt ? 32'h0 : inst_rf2_reg_imm;
      inst_ex2_alu_op <= _rob_io_predict_fail_cmt ? 4'h0 : inst_rf2_reg_alu_op;
      inst_ex2_alu_rs1_sel <= ~_rob_io_predict_fail_cmt & inst_rf2_reg_alu_rs1_sel;
      inst_ex2_alu_rs2_sel <= _rob_io_predict_fail_cmt ? 2'h0 : inst_rf2_reg_alu_rs2_sel;
      inst_ex2_br_type <= _rob_io_predict_fail_cmt ? 4'h0 : inst_rf2_reg_br_type;
      inst_ex2_prj <= _rob_io_predict_fail_cmt ? 6'h0 : inst_rf2_reg_prj;
      inst_ex2_prk <= _rob_io_predict_fail_cmt ? 6'h0 : inst_rf2_reg_prk;
      inst_ex2_prd <= _rob_io_predict_fail_cmt ? 6'h0 : inst_rf2_reg_prd;
      inst_ex2_rob_index <= _rob_io_predict_fail_cmt ? 5'h0 : inst_rf2_reg_rob_index;
      inst_ex3_reg_inst_valid <= ~re3_flush & _GEN_36;
      inst_ex3_reg_rd_valid <= ~re3_flush & _GEN_37;
      if (re3_flush) begin
        inst_ex3_reg_imm <= 32'h0;
        inst_ex3_reg_mem_type <= 5'h0;
        inst_ex3_reg_priv_vec <= 13'h0;
        inst_ex3_reg_prd <= 6'h0;
        inst_ex3_reg_rob_index <= 5'h0;
        prj_data_ex3 <= 32'h0;
        prk_data_ex3 <= 32'h0;
      end
      else if (~re3_stall) begin
        inst_ex3_reg_imm <= inst_rf3_reg_imm;
        inst_ex3_reg_mem_type <= inst_rf3_reg_mem_type;
        inst_ex3_reg_priv_vec <= inst_rf3_reg_priv_vec;
        inst_ex3_reg_prd <= inst_rf3_reg_prd;
        inst_ex3_reg_rob_index <= inst_rf3_reg_rob_index;
        prj_data_ex3 <= _dcache_io_addr_EX_T;
        prk_data_ex3 <= prk_data_rf3;
      end
      prj_data_ex1_reg <= _rob_io_predict_fail_cmt ? 32'h0 : _rf_io_prj_data_1;
      prk_data_ex1_reg <= _rob_io_predict_fail_cmt ? 32'h0 : _rf_io_prk_data_1;
      prj_data_ex2_reg <= _rob_io_predict_fail_cmt ? 32'h0 : _rf_io_prj_data_2;
      prk_data_ex2_reg <= _rob_io_predict_fail_cmt ? 32'h0 : _rf_io_prk_data_2;
      inst_ex0_1_inst_valid <= ~_rob_io_predict_fail_cmt & _GEN_38;
      inst_ex0_1_rd_valid <= ~_rob_io_predict_fail_cmt & _GEN_39;
      inst_ex0_2_reg_inst_valid <= ~_rob_io_predict_fail_cmt & _GEN_40;
      inst_ex0_2_reg_rd_valid <= ~_rob_io_predict_fail_cmt & _GEN_41;
      inst_mem_reg_inst_valid <= ~em_flush & _GEN_42;
      inst_mem_reg_rd_valid <= ~em_flush & _GEN_43;
      if (em_flush) begin
        inst_mem_reg_mem_type <= 5'h0;
        inst_mem_reg_priv_vec <= 13'h0;
        inst_mem_reg_prd <= 6'h0;
        inst_mem_reg_rob_index <= 5'h0;
        prj_data_mem <= 32'h0;
        exception_mem <= 8'h0;
      end
      else if (_dcache_io_cache_miss) begin
      end
      else begin
        inst_mem_reg_mem_type <= inst_ex3_reg_mem_type;
        inst_mem_reg_priv_vec <= inst_ex3_reg_priv_vec;
        inst_mem_reg_prd <= inst_ex3_reg_prd;
        inst_mem_reg_rob_index <= inst_ex3_reg_rob_index;
        prj_data_mem <= prj_data_ex3;
        exception_mem <=
          inst_ex3_reg_priv_vec[10] & inst_ex3_reg_imm[4:3] != 2'h2
          | inst_ex3_reg_priv_vec[12] & ~_csr_io_llbit_global
            ? 8'h0
            : _exception_ls_T_9;
      end
      llbit_mem <= ~em_flush & _GEN_44;
      if (~re3_stall)
        mmu_io_d_vaddr_reg <= _dcache_io_addr_EX_T_2;
      inst_wb0_inst_valid <= ~_md_out_wb_T_4 & inst_ex0_2_reg_inst_valid;
      inst_wb0_rd_valid <= ~_md_out_wb_T_4 & inst_ex0_2_reg_rd_valid;
      inst_wb0_prd <= _md_out_wb_T_4 ? 6'h0 : inst_ex0_2_reg_prd;
      inst_wb0_rob_index <= _md_out_wb_T_4 ? 5'h0 : inst_ex0_2_reg_rob_index;
      inst_wb1_inst_valid <= ~_rob_io_predict_fail_cmt & inst_ex1_inst_valid;
      inst_wb1_rd_valid <= ~_rob_io_predict_fail_cmt & inst_ex1_rd_valid;
      inst_wb1_prd <= _rob_io_predict_fail_cmt ? 6'h0 : inst_ex1_prd;
      inst_wb1_rob_index <= _rob_io_predict_fail_cmt ? 5'h0 : inst_ex1_rob_index;
      inst_wb2_inst_valid <= ~_rob_io_predict_fail_cmt & inst_ex2_inst_valid;
      inst_wb2_rd_valid <= ~_rob_io_predict_fail_cmt & inst_ex2_rd_valid;
      inst_wb2_prd <= _rob_io_predict_fail_cmt ? 6'h0 : inst_ex2_prd;
      inst_wb2_rob_index <= _rob_io_predict_fail_cmt ? 5'h0 : inst_ex2_rob_index;
      inst_wb3_reg_inst_valid <= ~wb3_flush & inst_mem_reg_inst_valid;
      inst_wb3_reg_rd_valid <= ~wb3_flush & inst_mem_reg_rd_valid;
      inst_wb3_reg_prd <= wb3_flush ? 6'h0 : inst_mem_reg_prd;
      inst_wb3_reg_rob_index <= wb3_flush ? 5'h0 : inst_mem_reg_rob_index;
      csr_wdata_wb <= _md_out_wb_T_4 ? 32'h0 : csr_wdata_ex_2;
      md_out_wb <= _md_out_wb_T_4 ? 32'h0 : _md_out_wb_T_3;
      alu_out_wb1 <= _rob_io_predict_fail_cmt ? 32'h0 : _alu1_io_alu_out;
      alu_out_wb2 <= _rob_io_predict_fail_cmt ? 32'h0 : _alu2_io_alu_out;
      predict_fail_wb <= ~_rob_io_predict_fail_cmt & _br_io_predict_fail;
      branch_target_wb <= _rob_io_predict_fail_cmt ? 32'h0 : _br_io_branch_target;
      branch_en_wb <= ~_rob_io_predict_fail_cmt & _br_io_branch_en;
      exception_wb <= wb3_flush ? 8'h0 : exception_mem;
      vaddr_wb <= wb3_flush ? 32'h0 : prj_data_mem;
      mem_rdata_wb <= wb3_flush ? 32'h0 : ls_wb_data;
    end
  end // always @(posedge)
  Arbiter_AXI arb (
    .clock       (clock),
    .reset       (reset),
    .io_i_araddr (_arb_io_i_araddr),
    .io_i_rvalid (_arb_io_i_rvalid),
    .io_i_rready (_arb_io_i_rready),
    .io_i_rdata  (_arb_io_i_rdata),
    .io_i_rlast  (_arb_io_i_rlast),
    .io_i_rlen   (_arb_io_i_rlen),
    .io_d_araddr (_arb_io_d_araddr),
    .io_d_rvalid (_arb_io_d_rvalid),
    .io_d_rready (_arb_io_d_rready),
    .io_d_rdata  (_arb_io_d_rdata),
    .io_d_rlast  (_arb_io_d_rlast),
    .io_d_rsize  (_arb_io_d_rsize),
    .io_d_rlen   (_arb_io_d_rlen),
    .io_d_awaddr (_arb_io_d_awaddr),
    .io_d_wvalid (_arb_io_d_wvalid),
    .io_d_wready (_arb_io_d_wready),
    .io_d_wdata  (_arb_io_d_wdata),
    .io_d_wlast  (_arb_io_d_wlast),
    .io_d_wsize  (_arb_io_d_wsize),
    .io_d_wlen   (_arb_io_d_wlen),
    .io_d_wstrb  (_arb_io_d_wstrb),
    .io_d_bvalid (_arb_io_d_bvalid),
    .io_d_bready (_arb_io_d_bready),
    .io_araddr   (io_araddr),
    .io_arlen    (io_arlen),
    .io_arready  (io_arready),
    .io_arsize   (io_arsize),
    .io_arvalid  (io_arvalid),
    .io_awaddr   (io_awaddr),
    .io_awlen    (io_awlen),
    .io_awready  (io_awready),
    .io_awsize   (io_awsize),
    .io_awvalid  (io_awvalid),
    .io_bready   (io_bready),
    .io_bvalid   (io_bvalid),
    .io_rdata    (io_rdata),
    .io_rlast    (io_rlast),
    .io_rready   (io_rready),
    .io_rvalid   (io_rvalid),
    .io_wdata    (io_wdata),
    .io_wlast    (io_wlast),
    .io_wready   (io_wready),
    .io_wstrb    (io_wstrb),
    .io_wvalid   (io_wvalid)
  );
  assign _pc_io_stall = _fq_io_full | ~_icache_io_inst_valid | _icache_io_has_cacop_IF;
  assign _pc_io_pred_jump_0 = _predict_io_pred_jump_0;
  assign _pc_io_pred_jump_1 = _predict_io_pred_jump_1;
  assign _pc_io_pred_npc = _predict_io_pred_npc;
  assign _pc_io_predict_fail = _rob_io_predict_fail_cmt;
  assign _pc_io_pd_fix_en = _pd_io_pd_fix_en;
  PC pc (
    .clock            (clock),
    .reset            (reset),
    .io_stall         (_pc_io_stall),
    .io_pc            (_pc_io_pc),
    .io_npc           (_pc_io_npc),
    .io_inst_valid_0  (_pc_io_inst_valid_0),
    .io_inst_valid_1  (_pc_io_inst_valid_1),
    .io_exception     (_pc_io_exception),
    .io_pred_jump_0   (_pc_io_pred_jump_0),
    .io_pred_jump_1   (_pc_io_pred_jump_1),
    .io_pred_npc      (_pc_io_pred_npc),
    .io_predict_fail  (_pc_io_predict_fail),
    .io_branch_target (_pc_io_branch_target),
    .io_pd_fix_en     (_pc_io_pd_fix_en),
    .io_pd_fix_target (_pc_io_pd_fix_target),
    .io_idle_start    (reset),
    .io_idle_intr     (reset)
  );
  assign _predict_io_real_jump = _rob_io_pred_real_jump;
  assign _predict_io_update_en = _rob_io_pred_update_en;
  assign _predict_io_br_type = _rob_io_pred_br_type;
  assign _predict_io_predict_fail = _rob_io_predict_fail_cmt;
  assign _predict_io_pd_fix_en = _pd_io_pd_fix_en;
  Predict predict (
    .clock            (clock),
    .reset            (reset),
    .io_pc            (_pc_io_pc),
    .io_npc           (_pc_io_npc),
    .io_pred_jump_0   (_predict_io_pred_jump_0),
    .io_pred_jump_1   (_predict_io_pred_jump_1),
    .io_pred_valid_0  (_predict_io_pred_valid_0),
    .io_pred_valid_1  (_predict_io_pred_valid_1),
    .io_pred_npc      (_predict_io_pred_npc),
    .io_br_cnt_0      (_predict_io_br_cnt_0),
    .io_br_cnt_1      (_predict_io_br_cnt_1),
    .io_real_jump     (_predict_io_real_jump),
    .io_branch_target (_predict_io_branch_target),
    .io_update_en     (_predict_io_update_en),
    .io_br_type       (_predict_io_br_type),
    .io_cmt_br_cnt    (_predict_io_cmt_br_cnt),
    .io_top_arch      (_predict_io_top_arch),
    .io_ras_arch_0    (_predict_io_ras_arch_0),
    .io_ras_arch_1    (_predict_io_ras_arch_1),
    .io_ras_arch_2    (_predict_io_ras_arch_2),
    .io_ras_arch_3    (_predict_io_ras_arch_3),
    .io_ras_arch_4    (_predict_io_ras_arch_4),
    .io_ras_arch_5    (_predict_io_ras_arch_5),
    .io_ras_arch_6    (_predict_io_ras_arch_6),
    .io_ras_arch_7    (_predict_io_ras_arch_7),
    .io_predict_fail  (_predict_io_predict_fail),
    .io_ghr_arch      (_predict_io_ghr_arch),
    .io_pd_fix_en     (_predict_io_pd_fix_en),
    .io_pd_fix_is_bl  (_predict_io_pd_fix_is_bl),
    .io_pd_fix_pc     (_predict_io_pd_fix_pc)
  );
  assign _icache_io_exception = _mmu_io_i_exception[7];
  assign _icache_io_rvalid_IF = ~reset;
  assign _icache_io_cacop_op = {1'h0, reset};
  assign _icache_io_stall = _fq_io_full;
  Icache icache (
    .clock           (clock),
    .reset           (reset),
    .io_addr_IF      (_pc_io_pc),
    .io_paddr_IF     (_icache_io_paddr_IF),
    .io_exception    (_icache_io_exception),
    .io_rvalid_IF    (_icache_io_rvalid_IF),
    .io_uncache_IF   (_icache_io_uncache_IF),
    .io_cacop_en     (reset),
    .io_cacop_op     (_icache_io_cacop_op),
    .io_has_cacop_IF (_icache_io_has_cacop_IF),
    .io_inst_0       (_icache_io_inst_0),
    .io_inst_1       (_icache_io_inst_1),
    .io_inst_valid   (_icache_io_inst_valid),
    .io_cache_miss   (_icache_io_cache_miss),
    .io_i_rready     (_arb_io_i_rready),
    .io_i_rdata      (_arb_io_i_rdata),
    .io_i_rlast      (_arb_io_i_rlast),
    .io_i_rvalid     (_arb_io_i_rvalid),
    .io_i_araddr     (_arb_io_i_araddr),
    .io_i_rlen       (_arb_io_i_rlen),
    .io_stall        (_icache_io_stall)
  );
  PreDecode pd (
    .io_insts_inst_valid_0    (insts_IF_PD_inst_valid_0),
    .io_insts_inst_valid_1    (insts_IF_PD_inst_valid_1),
    .io_insts_pc_0            (insts_IF_PD_pc_0),
    .io_insts_pc_1            (insts_IF_PD_pc_1),
    .io_insts_pred_valid_0    (insts_IF_PD_pred_valid_0),
    .io_insts_pred_valid_1    (insts_IF_PD_pred_valid_1),
    .io_insts_pred_jump_0     (insts_IF_PD_pred_jump_0),
    .io_insts_pred_jump_1     (insts_IF_PD_pred_jump_1),
    .io_insts_pred_npc_0      (insts_IF_PD_pred_npc_0),
    .io_insts_pred_npc_1      (insts_IF_PD_pred_npc_1),
    .io_insts_exception_0     (insts_IF_PD_exception_0),
    .io_insts_exception_1     (insts_IF_PD_exception_1),
    .io_insts_br_cnt_0        (insts_IF_PD_br_cnt_0),
    .io_insts_br_cnt_1        (insts_IF_PD_br_cnt_1),
    .io_insts_inst_0          (insts_IF_PD_inst_0),
    .io_insts_inst_1          (insts_IF_PD_inst_1),
    .io_insts_PD_inst_valid_0 (_pd_io_insts_PD_inst_valid_0),
    .io_insts_PD_inst_valid_1 (_pd_io_insts_PD_inst_valid_1),
    .io_insts_PD_pc_0         (_pd_io_insts_PD_pc_0),
    .io_insts_PD_pc_1         (_pd_io_insts_PD_pc_1),
    .io_insts_PD_pred_jump_0  (_pd_io_insts_PD_pred_jump_0),
    .io_insts_PD_pred_jump_1  (_pd_io_insts_PD_pred_jump_1),
    .io_insts_PD_pred_npc_0   (_pd_io_insts_PD_pred_npc_0),
    .io_insts_PD_pred_npc_1   (_pd_io_insts_PD_pred_npc_1),
    .io_insts_PD_exception_0  (_pd_io_insts_PD_exception_0),
    .io_insts_PD_exception_1  (_pd_io_insts_PD_exception_1),
    .io_insts_PD_br_cnt_0     (_pd_io_insts_PD_br_cnt_0),
    .io_insts_PD_br_cnt_1     (_pd_io_insts_PD_br_cnt_1),
    .io_insts_PD_inst_0       (_pd_io_insts_PD_inst_0),
    .io_insts_PD_inst_1       (_pd_io_insts_PD_inst_1),
    .io_pd_fix_en             (_pd_io_pd_fix_en),
    .io_pd_fix_target         (_pc_io_pd_fix_target),
    .io_pd_fix_is_bl          (_predict_io_pd_fix_is_bl),
    .io_pd_fix_pc             (_predict_io_pd_fix_pc)
  );
  assign _fq_io_flush = _rob_io_predict_fail_cmt;
  FetchQueue fq (
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pack_inst_valid_0  (_pd_io_insts_PD_inst_valid_0),
    .io_in_pack_inst_valid_1  (_pd_io_insts_PD_inst_valid_1),
    .io_in_pack_pc_0          (_pd_io_insts_PD_pc_0),
    .io_in_pack_pc_1          (_pd_io_insts_PD_pc_1),
    .io_in_pack_pred_jump_0   (_pd_io_insts_PD_pred_jump_0),
    .io_in_pack_pred_jump_1   (_pd_io_insts_PD_pred_jump_1),
    .io_in_pack_pred_npc_0    (_pd_io_insts_PD_pred_npc_0),
    .io_in_pack_pred_npc_1    (_pd_io_insts_PD_pred_npc_1),
    .io_in_pack_exception_0   (_pd_io_insts_PD_exception_0),
    .io_in_pack_exception_1   (_pd_io_insts_PD_exception_1),
    .io_in_pack_br_cnt_0      (_pd_io_insts_PD_br_cnt_0),
    .io_in_pack_br_cnt_1      (_pd_io_insts_PD_br_cnt_1),
    .io_in_pack_inst_0        (_pd_io_insts_PD_inst_0),
    .io_in_pack_inst_1        (_pd_io_insts_PD_inst_1),
    .io_out_pack_inst_valid_0 (_fq_io_out_pack_inst_valid_0),
    .io_out_pack_inst_valid_1 (_fq_io_out_pack_inst_valid_1),
    .io_out_pack_pc_0         (_fq_io_out_pack_pc_0),
    .io_out_pack_pc_1         (_fq_io_out_pack_pc_1),
    .io_out_pack_pred_jump_0  (_fq_io_out_pack_pred_jump_0),
    .io_out_pack_pred_jump_1  (_fq_io_out_pack_pred_jump_1),
    .io_out_pack_pred_npc_0   (_fq_io_out_pack_pred_npc_0),
    .io_out_pack_pred_npc_1   (_fq_io_out_pack_pred_npc_1),
    .io_out_pack_exception_0  (_fq_io_out_pack_exception_0),
    .io_out_pack_exception_1  (_fq_io_out_pack_exception_1),
    .io_out_pack_br_cnt_0     (_fq_io_out_pack_br_cnt_0),
    .io_out_pack_br_cnt_1     (_fq_io_out_pack_br_cnt_1),
    .io_out_pack_inst_0       (_fq_io_out_pack_inst_0),
    .io_out_pack_inst_1       (_fq_io_out_pack_inst_1),
    .io_out_valid             (_fq_io_out_valid),
    .io_flush                 (_fq_io_flush),
    .io_stall                 (_fq_io_stall_T_1),
    .io_full                  (_fq_io_full)
  );
  Decoder decode_0 (
    .io_inst_FQ_inst_valid  (_fq_io_out_pack_inst_valid_0),
    .io_inst_FQ_pc          (_fq_io_out_pack_pc_0),
    .io_inst_FQ_pred_jump   (_fq_io_out_pack_pred_jump_0),
    .io_inst_FQ_pred_npc    (_fq_io_out_pack_pred_npc_0),
    .io_inst_FQ_exception   (_fq_io_out_pack_exception_0),
    .io_inst_FQ_br_cnt      (_fq_io_out_pack_br_cnt_0),
    .io_inst_FQ_inst        (_fq_io_out_pack_inst_0),
    .io_inst_ID_inst_valid  (_decode_0_io_inst_ID_inst_valid),
    .io_inst_ID_pc          (_decode_0_io_inst_ID_pc),
    .io_inst_ID_pred_jump   (_decode_0_io_inst_ID_pred_jump),
    .io_inst_ID_pred_npc    (_decode_0_io_inst_ID_pred_npc),
    .io_inst_ID_exception   (_decode_0_io_inst_ID_exception),
    .io_inst_ID_br_cnt      (_decode_0_io_inst_ID_br_cnt),
    .io_inst_ID_inst        (_decode_0_io_inst_ID_inst),
    .io_inst_ID_rj          (_decode_0_io_inst_ID_rj),
    .io_inst_ID_rk          (_decode_0_io_inst_ID_rk),
    .io_inst_ID_rd          (_decode_0_io_inst_ID_rd),
    .io_inst_ID_rd_valid    (_decode_0_io_inst_ID_rd_valid),
    .io_inst_ID_imm         (_decode_0_io_inst_ID_imm),
    .io_inst_ID_alu_op      (_decode_0_io_inst_ID_alu_op),
    .io_inst_ID_alu_rs1_sel (_decode_0_io_inst_ID_alu_rs1_sel),
    .io_inst_ID_alu_rs2_sel (_decode_0_io_inst_ID_alu_rs2_sel),
    .io_inst_ID_br_type     (_decode_0_io_inst_ID_br_type),
    .io_inst_ID_mem_type    (_decode_0_io_inst_ID_mem_type),
    .io_inst_ID_priv_vec    (_decode_0_io_inst_ID_priv_vec),
    .io_inst_ID_ins_type    (_decode_0_io_inst_ID_ins_type)
  );
  Decoder decode_1 (
    .io_inst_FQ_inst_valid  (_fq_io_out_pack_inst_valid_1),
    .io_inst_FQ_pc          (_fq_io_out_pack_pc_1),
    .io_inst_FQ_pred_jump   (_fq_io_out_pack_pred_jump_1),
    .io_inst_FQ_pred_npc    (_fq_io_out_pack_pred_npc_1),
    .io_inst_FQ_exception   (_fq_io_out_pack_exception_1),
    .io_inst_FQ_br_cnt      (_fq_io_out_pack_br_cnt_1),
    .io_inst_FQ_inst        (_fq_io_out_pack_inst_1),
    .io_inst_ID_inst_valid  (_decode_1_io_inst_ID_inst_valid),
    .io_inst_ID_pc          (_decode_1_io_inst_ID_pc),
    .io_inst_ID_pred_jump   (_decode_1_io_inst_ID_pred_jump),
    .io_inst_ID_pred_npc    (_decode_1_io_inst_ID_pred_npc),
    .io_inst_ID_exception   (_decode_1_io_inst_ID_exception),
    .io_inst_ID_br_cnt      (_decode_1_io_inst_ID_br_cnt),
    .io_inst_ID_inst        (_decode_1_io_inst_ID_inst),
    .io_inst_ID_rj          (_decode_1_io_inst_ID_rj),
    .io_inst_ID_rk          (_decode_1_io_inst_ID_rk),
    .io_inst_ID_rd          (_decode_1_io_inst_ID_rd),
    .io_inst_ID_rd_valid    (_decode_1_io_inst_ID_rd_valid),
    .io_inst_ID_imm         (_decode_1_io_inst_ID_imm),
    .io_inst_ID_alu_op      (_decode_1_io_inst_ID_alu_op),
    .io_inst_ID_alu_rs1_sel (_decode_1_io_inst_ID_alu_rs1_sel),
    .io_inst_ID_alu_rs2_sel (_decode_1_io_inst_ID_alu_rs2_sel),
    .io_inst_ID_br_type     (_decode_1_io_inst_ID_br_type),
    .io_inst_ID_mem_type    (_decode_1_io_inst_ID_mem_type),
    .io_inst_ID_priv_vec    (_decode_1_io_inst_ID_priv_vec),
    .io_inst_ID_ins_type    (_decode_1_io_inst_ID_ins_type)
  );
  assign _freelist_io_commit_en_0 = _rob_io_arat_commit_en_0;
  assign _freelist_io_commit_en_1 = _rob_io_arat_commit_en_1;
  assign _freelist_io_commit_pprd_valid_0 = _rob_io_arat_rd_valid_0;
  assign _freelist_io_commit_pprd_valid_1 = _rob_io_arat_rd_valid_1;
  assign _freelist_io_commit_pprd_0 = _rob_io_arat_pprd_0;
  assign _freelist_io_commit_pprd_1 = _rob_io_arat_pprd_1;
  FreeList freelist (
    .clock                  (clock),
    .reset                  (reset),
    .io_alloc_preg_0        (_freelist_io_alloc_preg_0),
    .io_alloc_preg_1        (_freelist_io_alloc_preg_1),
    .io_commit_en_0         (_freelist_io_commit_en_0),
    .io_commit_en_1         (_freelist_io_commit_en_1),
    .io_commit_pprd_valid_0 (_freelist_io_commit_pprd_valid_0),
    .io_commit_pprd_valid_1 (_freelist_io_commit_pprd_valid_1),
    .io_commit_pprd_0       (_freelist_io_commit_pprd_0),
    .io_commit_pprd_1       (_freelist_io_commit_pprd_1),
    .io_rd_valid_0          (_decode_0_io_inst_ID_rd_valid),
    .io_rd_valid_1          (_decode_1_io_inst_ID_rd_valid),
    .io_predict_fail        (freelist_io_predict_fail_reg),
    .io_head_arch           (_freelist_io_head_arch),
    .io_rename_en_0         (_GEN),
    .io_rename_en_1         (_GEN),
    .io_empty               (_freelist_io_empty)
  );
  assign _rename_io_rename_en_0 = insts_ID_RN_inst_valid_0 & ~dr_stall;
  assign _rename_io_rename_en_1 = insts_ID_RN_inst_valid_1 & ~dr_stall;
  assign _rename_io_wake_preg_1 = _iq1_io_to_wake;
  assign _rename_io_wake_preg_2 = _iq2_io_to_wake;
  assign _rename_io_wake_valid_0 = ~_mdu_io_busy;
  assign _rename_io_wake_valid_1 = _iq1_io_issue_valid;
  assign _rename_io_wake_valid_2 = _iq2_io_issue_valid;
  Rename rename (
    .clock                (clock),
    .reset                (reset),
    .io_rj_0              (insts_ID_RN_rj_0),
    .io_rj_1              (insts_ID_RN_rj_1),
    .io_rk_0              (insts_ID_RN_rk_0),
    .io_rk_1              (insts_ID_RN_rk_1),
    .io_rd_0              (insts_ID_RN_rd_0),
    .io_rd_1              (insts_ID_RN_rd_1),
    .io_rd_valid_0        (insts_ID_RN_rd_valid_0),
    .io_rd_valid_1        (insts_ID_RN_rd_valid_1),
    .io_alloc_preg_0      (alloc_preg_RN_0),
    .io_alloc_preg_1      (alloc_preg_RN_1),
    .io_prj_0             (_rename_io_prj_0),
    .io_prj_1             (_rename_io_prj_1),
    .io_prk_0             (_rename_io_prk_0),
    .io_prk_1             (_rename_io_prk_1),
    .io_prd_0             (_rename_io_prd_0),
    .io_prd_1             (_rename_io_prd_1),
    .io_pprd_0            (_rename_io_pprd_0),
    .io_pprd_1            (_rename_io_pprd_1),
    .io_prj_ready_0       (_rename_io_prj_ready_0),
    .io_prj_ready_1       (_rename_io_prj_ready_1),
    .io_prk_ready_0       (_rename_io_prk_ready_0),
    .io_prk_ready_1       (_rename_io_prk_ready_1),
    .io_predict_fail      (rename_io_predict_fail_reg),
    .io_arch_rat_valid_0  (_rename_io_arch_rat_valid_0),
    .io_arch_rat_valid_1  (_rename_io_arch_rat_valid_1),
    .io_arch_rat_valid_2  (_rename_io_arch_rat_valid_2),
    .io_arch_rat_valid_3  (_rename_io_arch_rat_valid_3),
    .io_arch_rat_valid_4  (_rename_io_arch_rat_valid_4),
    .io_arch_rat_valid_5  (_rename_io_arch_rat_valid_5),
    .io_arch_rat_valid_6  (_rename_io_arch_rat_valid_6),
    .io_arch_rat_valid_7  (_rename_io_arch_rat_valid_7),
    .io_arch_rat_valid_8  (_rename_io_arch_rat_valid_8),
    .io_arch_rat_valid_9  (_rename_io_arch_rat_valid_9),
    .io_arch_rat_valid_10 (_rename_io_arch_rat_valid_10),
    .io_arch_rat_valid_11 (_rename_io_arch_rat_valid_11),
    .io_arch_rat_valid_12 (_rename_io_arch_rat_valid_12),
    .io_arch_rat_valid_13 (_rename_io_arch_rat_valid_13),
    .io_arch_rat_valid_14 (_rename_io_arch_rat_valid_14),
    .io_arch_rat_valid_15 (_rename_io_arch_rat_valid_15),
    .io_arch_rat_valid_16 (_rename_io_arch_rat_valid_16),
    .io_arch_rat_valid_17 (_rename_io_arch_rat_valid_17),
    .io_arch_rat_valid_18 (_rename_io_arch_rat_valid_18),
    .io_arch_rat_valid_19 (_rename_io_arch_rat_valid_19),
    .io_arch_rat_valid_20 (_rename_io_arch_rat_valid_20),
    .io_arch_rat_valid_21 (_rename_io_arch_rat_valid_21),
    .io_arch_rat_valid_22 (_rename_io_arch_rat_valid_22),
    .io_arch_rat_valid_23 (_rename_io_arch_rat_valid_23),
    .io_arch_rat_valid_24 (_rename_io_arch_rat_valid_24),
    .io_arch_rat_valid_25 (_rename_io_arch_rat_valid_25),
    .io_arch_rat_valid_26 (_rename_io_arch_rat_valid_26),
    .io_arch_rat_valid_27 (_rename_io_arch_rat_valid_27),
    .io_arch_rat_valid_28 (_rename_io_arch_rat_valid_28),
    .io_arch_rat_valid_29 (_rename_io_arch_rat_valid_29),
    .io_arch_rat_valid_30 (_rename_io_arch_rat_valid_30),
    .io_arch_rat_valid_31 (_rename_io_arch_rat_valid_31),
    .io_arch_rat_valid_32 (_rename_io_arch_rat_valid_32),
    .io_arch_rat_valid_33 (_rename_io_arch_rat_valid_33),
    .io_arch_rat_valid_34 (_rename_io_arch_rat_valid_34),
    .io_arch_rat_valid_35 (_rename_io_arch_rat_valid_35),
    .io_arch_rat_valid_36 (_rename_io_arch_rat_valid_36),
    .io_arch_rat_valid_37 (_rename_io_arch_rat_valid_37),
    .io_arch_rat_valid_38 (_rename_io_arch_rat_valid_38),
    .io_arch_rat_valid_39 (_rename_io_arch_rat_valid_39),
    .io_arch_rat_valid_40 (_rename_io_arch_rat_valid_40),
    .io_arch_rat_valid_41 (_rename_io_arch_rat_valid_41),
    .io_arch_rat_valid_42 (_rename_io_arch_rat_valid_42),
    .io_arch_rat_valid_43 (_rename_io_arch_rat_valid_43),
    .io_arch_rat_valid_44 (_rename_io_arch_rat_valid_44),
    .io_arch_rat_valid_45 (_rename_io_arch_rat_valid_45),
    .io_arch_rat_valid_46 (_rename_io_arch_rat_valid_46),
    .io_arch_rat_valid_47 (_rename_io_arch_rat_valid_47),
    .io_arch_rat_valid_48 (_rename_io_arch_rat_valid_48),
    .io_arch_rat_valid_49 (_rename_io_arch_rat_valid_49),
    .io_arch_rat_valid_50 (_rename_io_arch_rat_valid_50),
    .io_arch_rat_valid_51 (_rename_io_arch_rat_valid_51),
    .io_arch_rat_valid_52 (_rename_io_arch_rat_valid_52),
    .io_arch_rat_valid_53 (_rename_io_arch_rat_valid_53),
    .io_rename_en_0       (_rename_io_rename_en_0),
    .io_rename_en_1       (_rename_io_rename_en_1),
    .io_wake_preg_0       (_GEN_0),
    .io_wake_preg_1       (_rename_io_wake_preg_1),
    .io_wake_preg_2       (_rename_io_wake_preg_2),
    .io_wake_preg_3       (iq_self_wake_preg_3),
    .io_wake_valid_0      (_rename_io_wake_valid_0),
    .io_wake_valid_1      (_rename_io_wake_valid_1),
    .io_wake_valid_2      (_rename_io_wake_valid_2)
  );
  assign _dp_io_elem_0 = _iq1_io_elem_num[2:0];
  assign _dp_io_elem_1 = _iq2_io_elem_num[2:0];
  Dispatch dp (
    .io_inst_pack_inst_valid_0 (insts_ID_RN_inst_valid_0),
    .io_inst_pack_inst_valid_1 (insts_ID_RN_inst_valid_1),
    .io_inst_pack_ins_type_0   (insts_ID_RN_ins_type_0),
    .io_inst_pack_ins_type_1   (insts_ID_RN_ins_type_1),
    .io_elem_0                 (_dp_io_elem_0),
    .io_elem_1                 (_dp_io_elem_1),
    .io_inst_valid_0_0         (_dp_io_inst_valid_0_0),
    .io_inst_valid_0_1         (_dp_io_inst_valid_0_1),
    .io_inst_valid_1_0         (_dp_io_inst_valid_1_0),
    .io_inst_valid_1_1         (_dp_io_inst_valid_1_1),
    .io_inst_valid_2_0         (_dp_io_inst_valid_2_0),
    .io_inst_valid_2_1         (_dp_io_inst_valid_2_1),
    .io_inst_valid_3_0         (_dp_io_inst_valid_3_0),
    .io_inst_valid_3_1         (_dp_io_inst_valid_3_1)
  );
  assign _iq0_io_insts_rob_index_0 = _rob_io_rob_index_0;
  assign _iq0_io_insts_rob_index_1 = _rob_io_rob_index_1;
  assign _iq0_io_stall = _mdu_io_busy | iq0_io_stall_reg;
  assign _iq0_io_flush = _rob_io_predict_fail_cmt;
  IssueQueue iq0 (
    .clock                    (clock),
    .reset                    (reset),
    .io_insts_inst_valid_0    (insts_ID_RN_inst_valid_0),
    .io_insts_inst_valid_1    (insts_ID_RN_inst_valid_1),
    .io_insts_rd_valid_0      (insts_ID_RN_rd_valid_0),
    .io_insts_rd_valid_1      (insts_ID_RN_rd_valid_1),
    .io_insts_imm_0           (insts_ID_RN_imm_0),
    .io_insts_imm_1           (insts_ID_RN_imm_1),
    .io_insts_alu_op_0        (insts_ID_RN_alu_op_0),
    .io_insts_alu_op_1        (insts_ID_RN_alu_op_1),
    .io_insts_mem_type_0      (insts_ID_RN_mem_type_0),
    .io_insts_mem_type_1      (insts_ID_RN_mem_type_1),
    .io_insts_priv_vec_0      (insts_ID_RN_priv_vec_0),
    .io_insts_priv_vec_1      (insts_ID_RN_priv_vec_1),
    .io_insts_prj_0           (_rename_io_prj_0),
    .io_insts_prj_1           (_rename_io_prj_1),
    .io_insts_prk_0           (_rename_io_prk_0),
    .io_insts_prk_1           (_rename_io_prk_1),
    .io_insts_prd_0           (_rename_io_prd_0),
    .io_insts_prd_1           (_rename_io_prd_1),
    .io_insts_rob_index_0     (_iq0_io_insts_rob_index_0),
    .io_insts_rob_index_1     (_iq0_io_insts_rob_index_1),
    .io_insts_valid_0         (_dp_io_inst_valid_0_0),
    .io_insts_valid_1         (_dp_io_inst_valid_0_1),
    .io_prj_ready_0           (_rename_io_prj_ready_0),
    .io_prj_ready_1           (_rename_io_prj_ready_1),
    .io_prk_ready_0           (_rename_io_prk_ready_0),
    .io_prk_ready_1           (_rename_io_prk_ready_1),
    .io_wake_preg_0           (iq_self_wake_preg_0),
    .io_wake_preg_1           (iq_mutual_wake_preg_1),
    .io_wake_preg_2           (iq_mutual_wake_preg_2),
    .io_wake_preg_3           (iq_self_wake_preg_3),
    .io_issue_inst_inst_valid (_iq0_io_issue_inst_inst_valid),
    .io_issue_inst_rd_valid   (_iq0_io_issue_inst_rd_valid),
    .io_issue_inst_imm        (_iq0_io_issue_inst_imm),
    .io_issue_inst_alu_op     (_iq0_io_issue_inst_alu_op),
    .io_issue_inst_mem_type   (/* unused */),
    .io_issue_inst_priv_vec   (_iq0_io_issue_inst_priv_vec),
    .io_issue_inst_prj        (_iq0_io_issue_inst_prj),
    .io_issue_inst_prk        (_iq0_io_issue_inst_prk),
    .io_issue_inst_prd        (_iq0_io_issue_inst_prd),
    .io_issue_inst_rob_index  (_iq0_io_issue_inst_rob_index),
    .io_issue_valid           (_iq0_io_issue_valid),
    .io_stall                 (_iq0_io_stall),
    .io_stall_in              (_iq3_io_stall_in_T),
    .io_flush                 (_iq0_io_flush),
    .io_full                  (_iq0_io_full)
  );
  assign _iq1_io_insts_rob_index_0 = _rob_io_rob_index_0;
  assign _iq1_io_insts_rob_index_1 = _rob_io_rob_index_1;
  assign _iq1_io_wake_preg_2 = _iq2_io_to_wake;
  assign _iq1_io_flush = _rob_io_predict_fail_cmt;
  IssueQueue_1 iq1 (
    .clock                     (clock),
    .reset                     (reset),
    .io_insts_inst_valid_0     (insts_ID_RN_inst_valid_0),
    .io_insts_inst_valid_1     (insts_ID_RN_inst_valid_1),
    .io_insts_pc_0             (insts_ID_RN_pc_0),
    .io_insts_pc_1             (insts_ID_RN_pc_1),
    .io_insts_pred_jump_0      (insts_ID_RN_pred_jump_0),
    .io_insts_pred_jump_1      (insts_ID_RN_pred_jump_1),
    .io_insts_pred_npc_0       (insts_ID_RN_pred_npc_0),
    .io_insts_pred_npc_1       (insts_ID_RN_pred_npc_1),
    .io_insts_rd_valid_0       (insts_ID_RN_rd_valid_0),
    .io_insts_rd_valid_1       (insts_ID_RN_rd_valid_1),
    .io_insts_imm_0            (insts_ID_RN_imm_0),
    .io_insts_imm_1            (insts_ID_RN_imm_1),
    .io_insts_alu_op_0         (insts_ID_RN_alu_op_0),
    .io_insts_alu_op_1         (insts_ID_RN_alu_op_1),
    .io_insts_alu_rs1_sel_0    (insts_ID_RN_alu_rs1_sel_0),
    .io_insts_alu_rs1_sel_1    (insts_ID_RN_alu_rs1_sel_1),
    .io_insts_alu_rs2_sel_0    (insts_ID_RN_alu_rs2_sel_0),
    .io_insts_alu_rs2_sel_1    (insts_ID_RN_alu_rs2_sel_1),
    .io_insts_br_type_0        (insts_ID_RN_br_type_0),
    .io_insts_br_type_1        (insts_ID_RN_br_type_1),
    .io_insts_prj_0            (_rename_io_prj_0),
    .io_insts_prj_1            (_rename_io_prj_1),
    .io_insts_prk_0            (_rename_io_prk_0),
    .io_insts_prk_1            (_rename_io_prk_1),
    .io_insts_prd_0            (_rename_io_prd_0),
    .io_insts_prd_1            (_rename_io_prd_1),
    .io_insts_rob_index_0      (_iq1_io_insts_rob_index_0),
    .io_insts_rob_index_1      (_iq1_io_insts_rob_index_1),
    .io_insts_valid_0          (_dp_io_inst_valid_1_0),
    .io_insts_valid_1          (_dp_io_inst_valid_1_1),
    .io_prj_ready_0            (_rename_io_prj_ready_0),
    .io_prj_ready_1            (_rename_io_prj_ready_1),
    .io_prk_ready_0            (_rename_io_prk_ready_0),
    .io_prk_ready_1            (_rename_io_prk_ready_1),
    .io_elem_num               (_iq1_io_elem_num),
    .io_wake_preg_0            (iq_mutual_wake_preg_0),
    .io_wake_preg_1            (_iq1_io_to_wake),
    .io_wake_preg_2            (_iq1_io_wake_preg_2),
    .io_wake_preg_3            (iq_self_wake_preg_3),
    .io_issue_inst_inst_valid  (_iq1_io_issue_inst_inst_valid),
    .io_issue_inst_pc          (_iq1_io_issue_inst_pc),
    .io_issue_inst_pred_jump   (/* unused */),
    .io_issue_inst_pred_npc    (/* unused */),
    .io_issue_inst_rd_valid    (_iq1_io_issue_inst_rd_valid),
    .io_issue_inst_imm         (_iq1_io_issue_inst_imm),
    .io_issue_inst_alu_op      (_iq1_io_issue_inst_alu_op),
    .io_issue_inst_alu_rs1_sel (_iq1_io_issue_inst_alu_rs1_sel),
    .io_issue_inst_alu_rs2_sel (_iq1_io_issue_inst_alu_rs2_sel),
    .io_issue_inst_br_type     (/* unused */),
    .io_issue_inst_prj         (_iq1_io_issue_inst_prj),
    .io_issue_inst_prk         (_iq1_io_issue_inst_prk),
    .io_issue_inst_prd         (_iq1_io_issue_inst_prd),
    .io_issue_inst_rob_index   (_iq1_io_issue_inst_rob_index),
    .io_issue_valid            (_iq1_io_issue_valid),
    .io_to_wake                (_iq1_io_to_wake),
    .io_stall                  (reset),
    .io_stall_in               (_iq3_io_stall_in_T),
    .io_flush                  (_iq1_io_flush),
    .io_full                   (_iq1_io_full)
  );
  assign _iq2_io_insts_rob_index_0 = _rob_io_rob_index_0;
  assign _iq2_io_insts_rob_index_1 = _rob_io_rob_index_1;
  assign _iq2_io_flush = _rob_io_predict_fail_cmt;
  IssueQueue_1 iq2 (
    .clock                     (clock),
    .reset                     (reset),
    .io_insts_inst_valid_0     (insts_ID_RN_inst_valid_0),
    .io_insts_inst_valid_1     (insts_ID_RN_inst_valid_1),
    .io_insts_pc_0             (insts_ID_RN_pc_0),
    .io_insts_pc_1             (insts_ID_RN_pc_1),
    .io_insts_pred_jump_0      (insts_ID_RN_pred_jump_0),
    .io_insts_pred_jump_1      (insts_ID_RN_pred_jump_1),
    .io_insts_pred_npc_0       (insts_ID_RN_pred_npc_0),
    .io_insts_pred_npc_1       (insts_ID_RN_pred_npc_1),
    .io_insts_rd_valid_0       (insts_ID_RN_rd_valid_0),
    .io_insts_rd_valid_1       (insts_ID_RN_rd_valid_1),
    .io_insts_imm_0            (insts_ID_RN_imm_0),
    .io_insts_imm_1            (insts_ID_RN_imm_1),
    .io_insts_alu_op_0         (insts_ID_RN_alu_op_0),
    .io_insts_alu_op_1         (insts_ID_RN_alu_op_1),
    .io_insts_alu_rs1_sel_0    (insts_ID_RN_alu_rs1_sel_0),
    .io_insts_alu_rs1_sel_1    (insts_ID_RN_alu_rs1_sel_1),
    .io_insts_alu_rs2_sel_0    (insts_ID_RN_alu_rs2_sel_0),
    .io_insts_alu_rs2_sel_1    (insts_ID_RN_alu_rs2_sel_1),
    .io_insts_br_type_0        (insts_ID_RN_br_type_0),
    .io_insts_br_type_1        (insts_ID_RN_br_type_1),
    .io_insts_prj_0            (_rename_io_prj_0),
    .io_insts_prj_1            (_rename_io_prj_1),
    .io_insts_prk_0            (_rename_io_prk_0),
    .io_insts_prk_1            (_rename_io_prk_1),
    .io_insts_prd_0            (_rename_io_prd_0),
    .io_insts_prd_1            (_rename_io_prd_1),
    .io_insts_rob_index_0      (_iq2_io_insts_rob_index_0),
    .io_insts_rob_index_1      (_iq2_io_insts_rob_index_1),
    .io_insts_valid_0          (_dp_io_inst_valid_2_0),
    .io_insts_valid_1          (_dp_io_inst_valid_2_1),
    .io_prj_ready_0            (_rename_io_prj_ready_0),
    .io_prj_ready_1            (_rename_io_prj_ready_1),
    .io_prk_ready_0            (_rename_io_prk_ready_0),
    .io_prk_ready_1            (_rename_io_prk_ready_1),
    .io_elem_num               (_iq2_io_elem_num),
    .io_wake_preg_0            (iq_mutual_wake_preg_0),
    .io_wake_preg_1            (_iq1_io_to_wake),
    .io_wake_preg_2            (_iq2_io_to_wake),
    .io_wake_preg_3            (iq_self_wake_preg_3),
    .io_issue_inst_inst_valid  (_iq2_io_issue_inst_inst_valid),
    .io_issue_inst_pc          (_iq2_io_issue_inst_pc),
    .io_issue_inst_pred_jump   (_iq2_io_issue_inst_pred_jump),
    .io_issue_inst_pred_npc    (_iq2_io_issue_inst_pred_npc),
    .io_issue_inst_rd_valid    (_iq2_io_issue_inst_rd_valid),
    .io_issue_inst_imm         (_iq2_io_issue_inst_imm),
    .io_issue_inst_alu_op      (_iq2_io_issue_inst_alu_op),
    .io_issue_inst_alu_rs1_sel (_iq2_io_issue_inst_alu_rs1_sel),
    .io_issue_inst_alu_rs2_sel (_iq2_io_issue_inst_alu_rs2_sel),
    .io_issue_inst_br_type     (_iq2_io_issue_inst_br_type),
    .io_issue_inst_prj         (_iq2_io_issue_inst_prj),
    .io_issue_inst_prk         (_iq2_io_issue_inst_prk),
    .io_issue_inst_prd         (_iq2_io_issue_inst_prd),
    .io_issue_inst_rob_index   (_iq2_io_issue_inst_rob_index),
    .io_issue_valid            (_iq2_io_issue_valid),
    .io_to_wake                (_iq2_io_to_wake),
    .io_stall                  (reset),
    .io_stall_in               (_iq3_io_stall_in_T),
    .io_flush                  (_iq2_io_flush),
    .io_full                   (_iq2_io_full)
  );
  assign _iq3_io_insts_rob_index_0 = _rob_io_rob_index_0;
  assign _iq3_io_insts_rob_index_1 = _rob_io_rob_index_1;
  assign _iq3_io_stall = ir3_stall | iq3_io_stall_reg;
  assign _iq3_io_flush = _rob_io_predict_fail_cmt;
  IssueQueue iq3 (
    .clock                    (clock),
    .reset                    (reset),
    .io_insts_inst_valid_0    (insts_ID_RN_inst_valid_0),
    .io_insts_inst_valid_1    (insts_ID_RN_inst_valid_1),
    .io_insts_rd_valid_0      (insts_ID_RN_rd_valid_0),
    .io_insts_rd_valid_1      (insts_ID_RN_rd_valid_1),
    .io_insts_imm_0           (insts_ID_RN_imm_0),
    .io_insts_imm_1           (insts_ID_RN_imm_1),
    .io_insts_alu_op_0        (insts_ID_RN_alu_op_0),
    .io_insts_alu_op_1        (insts_ID_RN_alu_op_1),
    .io_insts_mem_type_0      (insts_ID_RN_mem_type_0),
    .io_insts_mem_type_1      (insts_ID_RN_mem_type_1),
    .io_insts_priv_vec_0      (insts_ID_RN_priv_vec_0),
    .io_insts_priv_vec_1      (insts_ID_RN_priv_vec_1),
    .io_insts_prj_0           (_rename_io_prj_0),
    .io_insts_prj_1           (_rename_io_prj_1),
    .io_insts_prk_0           (_rename_io_prk_0),
    .io_insts_prk_1           (_rename_io_prk_1),
    .io_insts_prd_0           (_rename_io_prd_0),
    .io_insts_prd_1           (_rename_io_prd_1),
    .io_insts_rob_index_0     (_iq3_io_insts_rob_index_0),
    .io_insts_rob_index_1     (_iq3_io_insts_rob_index_1),
    .io_insts_valid_0         (_dp_io_inst_valid_3_0),
    .io_insts_valid_1         (_dp_io_inst_valid_3_1),
    .io_prj_ready_0           (_rename_io_prj_ready_0),
    .io_prj_ready_1           (_rename_io_prj_ready_1),
    .io_prk_ready_0           (_rename_io_prk_ready_0),
    .io_prk_ready_1           (_rename_io_prk_ready_1),
    .io_wake_preg_0           (iq_mutual_wake_preg_0),
    .io_wake_preg_1           (iq_mutual_wake_preg_1),
    .io_wake_preg_2           (iq_mutual_wake_preg_2),
    .io_wake_preg_3           (iq_self_wake_preg_3),
    .io_issue_inst_inst_valid (_iq3_io_issue_inst_inst_valid),
    .io_issue_inst_rd_valid   (_iq3_io_issue_inst_rd_valid),
    .io_issue_inst_imm        (_iq3_io_issue_inst_imm),
    .io_issue_inst_alu_op     (/* unused */),
    .io_issue_inst_mem_type   (_iq3_io_issue_inst_mem_type),
    .io_issue_inst_priv_vec   (_iq3_io_issue_inst_priv_vec),
    .io_issue_inst_prj        (_iq3_io_issue_inst_prj),
    .io_issue_inst_prk        (_iq3_io_issue_inst_prk),
    .io_issue_inst_prd        (_iq3_io_issue_inst_prd),
    .io_issue_inst_rob_index  (_iq3_io_issue_inst_rob_index),
    .io_issue_valid           (_iq3_io_issue_valid),
    .io_stall                 (_iq3_io_stall),
    .io_stall_in              (_iq3_io_stall_in_T),
    .io_flush                 (_iq3_io_flush),
    .io_full                  (_iq3_io_full)
  );
  RegFile rf (
    .clock         (clock),
    .reset         (reset),
    .io_prj_0      (inst_rf0_prj),
    .io_prj_1      (inst_rf1_reg_prj),
    .io_prj_2      (inst_rf2_reg_prj),
    .io_prj_3      (inst_iq3_prj),
    .io_prk_0      (inst_rf0_prk),
    .io_prk_1      (inst_rf1_reg_prk),
    .io_prk_2      (inst_rf2_reg_prk),
    .io_prk_3      (inst_iq3_prk),
    .io_prj_data_0 (_rf_io_prj_data_0),
    .io_prj_data_1 (_rf_io_prj_data_1),
    .io_prj_data_2 (_rf_io_prj_data_2),
    .io_prj_data_3 (_rf_io_prj_data_3),
    .io_prk_data_0 (_rf_io_prk_data_0),
    .io_prk_data_1 (_rf_io_prk_data_1),
    .io_prk_data_2 (_rf_io_prk_data_2),
    .io_prk_data_3 (_rf_io_prk_data_3),
    .io_prd_0      (inst_wb0_prd),
    .io_prd_1      (inst_wb1_prd),
    .io_prd_2      (inst_wb2_prd),
    .io_prd_3      (inst_wb3_reg_prd),
    .io_wdata_0    (md_out_wb),
    .io_wdata_1    (alu_out_wb1),
    .io_wdata_2    (alu_out_wb2),
    .io_wdata_3    (mem_rdata_wb),
    .io_we_0       (inst_wb0_rd_valid),
    .io_we_1       (inst_wb1_rd_valid),
    .io_we_2       (inst_wb2_rd_valid),
    .io_we_3       (_GEN_7)
  );
  assign _csr_io_raddr = inst_rf0_imm[13:0];
  assign _csr_io_waddr = _rob_io_csr_addr_cmt;
  assign _csr_io_exception = _rob_io_exception_cmt;
  assign _csr_io_pc_exp = _rob_io_pred_pc_cmt;
  assign _csr_io_interrupt = {7'h0, reset};
  CSR_reg csr (
    .clock                   (clock),
    .reset                   (reset),
    .io_raddr                (_csr_io_raddr),
    .io_rdata                (_csr_io_rdata),
    .io_waddr                (_csr_io_waddr),
    .io_we                   (_csr_io_we),
    .io_wdata                (_csr_io_wdata),
    .io_exception            (_csr_io_exception),
    .io_badv_exp             (_csr_io_badv_exp),
    .io_is_ertn              (_csr_io_is_ertn),
    .io_pc_exp               (_csr_io_pc_exp),
    .io_eentry_global        (_csr_io_eentry_global),
    .io_tlbrentry_global     (_csr_io_tlbrentry_global),
    .io_interrupt            (_csr_io_interrupt),
    .io_ip_int               (reset),
    .io_interrupt_vec        (_csr_io_interrupt_vec),
    .io_asid_global          (_csr_io_asid_global),
    .io_plv_global           (_csr_io_plv_global),
    .io_crmd_trans           (_csr_io_crmd_trans),
    .io_dmw0_global          (_csr_io_dmw0_global),
    .io_dmw1_global          (_csr_io_dmw1_global),
    .io_tlbehi_global        (_csr_io_tlbehi_global),
    .io_tlbidx_global        (_csr_io_tlbidx_global),
    .io_tlbentry_global_vppn (_csr_io_tlbentry_global_vppn),
    .io_tlbentry_global_ps   (_csr_io_tlbentry_global_ps),
    .io_tlbentry_global_g    (_csr_io_tlbentry_global_g),
    .io_tlbentry_global_asid (_csr_io_tlbentry_global_asid),
    .io_tlbentry_global_e    (_csr_io_tlbentry_global_e),
    .io_tlbentry_global_ppn0 (_csr_io_tlbentry_global_ppn0),
    .io_tlbentry_global_plv0 (_csr_io_tlbentry_global_plv0),
    .io_tlbentry_global_mat0 (_csr_io_tlbentry_global_mat0),
    .io_tlbentry_global_d0   (_csr_io_tlbentry_global_d0),
    .io_tlbentry_global_v0   (_csr_io_tlbentry_global_v0),
    .io_tlbentry_global_ppn1 (_csr_io_tlbentry_global_ppn1),
    .io_tlbentry_global_plv1 (_csr_io_tlbentry_global_plv1),
    .io_tlbentry_global_mat1 (_csr_io_tlbentry_global_mat1),
    .io_tlbentry_global_d1   (_csr_io_tlbentry_global_d1),
    .io_tlbentry_global_v1   (_csr_io_tlbentry_global_v1),
    .io_tlbentry_in_vppn     (_csr_io_tlbentry_in_vppn),
    .io_tlbentry_in_ps       (_csr_io_tlbentry_in_ps),
    .io_tlbentry_in_g        (_csr_io_tlbentry_in_g),
    .io_tlbentry_in_asid     (_csr_io_tlbentry_in_asid),
    .io_tlbentry_in_e        (_csr_io_tlbentry_in_e),
    .io_tlbentry_in_ppn0     (_csr_io_tlbentry_in_ppn0),
    .io_tlbentry_in_plv0     (_csr_io_tlbentry_in_plv0),
    .io_tlbentry_in_mat0     (_csr_io_tlbentry_in_mat0),
    .io_tlbentry_in_d0       (_csr_io_tlbentry_in_d0),
    .io_tlbentry_in_v0       (_csr_io_tlbentry_in_v0),
    .io_tlbentry_in_ppn1     (_csr_io_tlbentry_in_ppn1),
    .io_tlbentry_in_plv1     (_csr_io_tlbentry_in_plv1),
    .io_tlbentry_in_mat1     (_csr_io_tlbentry_in_mat1),
    .io_tlbentry_in_d1       (_csr_io_tlbentry_in_d1),
    .io_tlbentry_in_v1       (_csr_io_tlbentry_in_v1),
    .io_tlbrd_en             (_csr_io_tlbrd_en),
    .io_tlbsrch_en           (_csr_io_tlbsrch_en),
    .io_llbit_global         (_csr_io_llbit_global),
    .io_llbit_set            (_csr_io_llbit_set),
    .io_llbit_clear          (_csr_io_llbit_clear),
    .io_csr_reg_crmd         (io_diff_csr_crmd),
    .io_csr_reg_prmd         (io_diff_csr_prmd),
    .io_csr_reg_estat        (io_diff_csr_estat),
    .io_csr_reg_euen         (io_diff_csr_euen),
    .io_csr_reg_ecfg         (io_diff_csr_ecfg),
    .io_csr_reg_era          (io_diff_csr_era),
    .io_csr_reg_badv         (io_diff_csr_badv),
    .io_csr_reg_eentry       (io_diff_csr_eentry),
    .io_csr_reg_cpuid        (io_diff_csr_cpuid),
    .io_csr_reg_save0        (io_diff_csr_save0),
    .io_csr_reg_save1        (io_diff_csr_save1),
    .io_csr_reg_save2        (io_diff_csr_save2),
    .io_csr_reg_save3        (io_diff_csr_save3),
    .io_csr_reg_llbctl       (io_diff_csr_llbctl),
    .io_csr_reg_tlbidx       (io_diff_csr_tlbidx),
    .io_csr_reg_tlbehi       (io_diff_csr_tlbehi),
    .io_csr_reg_tlbelo0      (io_diff_csr_tlbelo0),
    .io_csr_reg_tlbelo1      (io_diff_csr_tlbelo1),
    .io_csr_reg_asid         (io_diff_csr_asid),
    .io_csr_reg_pgdl         (io_diff_csr_pgdl),
    .io_csr_reg_pgdh         (io_diff_csr_pgdh),
    .io_csr_reg_pgd          (io_diff_csr_pgd),
    .io_csr_reg_tlbrentry    (io_diff_csr_tlbrentry),
    .io_csr_reg_dmw0         (io_diff_csr_dmw0),
    .io_csr_reg_dmw1         (io_diff_csr_dmw1),
    .io_csr_reg_tid          (io_diff_csr_tid),
    .io_csr_reg_tcfg         (io_diff_csr_tcfg),
    .io_csr_reg_tval         (io_diff_csr_tval)
  );
  MDU mdu (
    .clock         (clock),
    .reset         (reset),
    .io_src1       (prj_data_ex0),
    .io_src2       (prk_data_ex0),
    .io_mul_res    (_mdu_io_mul_res),
    .io_div_res    (_mdu_io_div_res),
    .io_op         (inst_ex0_alu_op),
    .io_busy       (_mdu_io_busy),
    .io_inst_valid (inst_ex0_inst_valid)
  );
  assign _alu1_io_src2 = _GEN_5[inst_ex1_alu_rs2_sel];
  ALU alu1 (
    .io_src1    (_alu1_io_src1_T_1),
    .io_src2    (_alu1_io_src2),
    .io_alu_op  (inst_ex1_alu_op),
    .io_alu_out (_alu1_io_alu_out)
  );
  CounterModule cnt (
    .clock  (clock),
    .reset  (reset),
    .io_cnt (_cnt_io_cnt)
  );
  assign _alu2_io_src2 = _GEN_6[inst_ex2_alu_rs2_sel];
  ALU alu2 (
    .io_src1    (_alu2_io_src1_T_1),
    .io_src2    (_alu2_io_src2),
    .io_alu_op  (inst_ex2_alu_op),
    .io_alu_out (_alu2_io_alu_out)
  );
  Branch br (
    .io_br_type       (inst_ex2_br_type),
    .io_src1          (prj_data_ex2),
    .io_src2          (prk_data_ex2),
    .io_pc            (inst_ex2_pc),
    .io_imm           (inst_ex2_imm),
    .io_pred_jump     (inst_ex2_pred_jump),
    .io_pred_npc      (inst_ex2_pred_npc),
    .io_branch_en     (_br_io_branch_en),
    .io_branch_target (_br_io_branch_target),
    .io_predict_fail  (_br_io_predict_fail)
  );
  assign _mmu_io_i_valid = ~reset;
  assign _mmu_io_d_rvalid = inst_rf3_reg_mem_type[4] & ~(inst_rf3_reg_mem_type[2]);
  assign _mmu_io_d_wvalid = inst_rf3_reg_mem_type[2];
  assign _mmu_io_tlbfill_idx = _cnt_io_cnt[3:0];
  MMU mmu (
    .clock               (clock),
    .reset               (reset),
    .io_csr_asid         (_csr_io_asid_global),
    .io_csr_plv          (_csr_io_plv_global),
    .io_csr_tlbehi       (_csr_io_tlbehi_global),
    .io_csr_tlbidx       (_csr_io_tlbidx_global),
    .io_csr_dmw0         (_csr_io_dmw0_global),
    .io_csr_dmw1         (_csr_io_dmw1_global),
    .io_csr_crmd_trans   (_csr_io_crmd_trans),
    .io_i_valid          (_mmu_io_i_valid),
    .io_i_vaddr          (_pc_io_pc),
    .io_i_stall          (_insts_PF_IF_T),
    .io_i_paddr          (_icache_io_paddr_IF),
    .io_i_uncache        (_icache_io_uncache_IF),
    .io_i_exception      (_mmu_io_i_exception),
    .io_d_rvalid         (_mmu_io_d_rvalid),
    .io_d_wvalid         (_mmu_io_d_wvalid),
    .io_d_vaddr          (mmu_io_d_vaddr_reg),
    .io_d_stall          (re3_stall),
    .io_d_paddr          (_mmu_io_d_paddr),
    .io_d_uncache        (_mmu_io_d_uncache),
    .io_d_exception      (_mmu_io_d_exception),
    .io_tlbsrch_idx      (_mmu_io_tlbsrch_idx),
    .io_tlbsrch_hit      (_mmu_io_tlbsrch_hit),
    .io_tlbwr_entry_vppn (_csr_io_tlbentry_global_vppn),
    .io_tlbwr_entry_ps   (_csr_io_tlbentry_global_ps),
    .io_tlbwr_entry_g    (_csr_io_tlbentry_global_g),
    .io_tlbwr_entry_asid (_csr_io_tlbentry_global_asid),
    .io_tlbwr_entry_e    (_csr_io_tlbentry_global_e),
    .io_tlbwr_entry_ppn0 (_csr_io_tlbentry_global_ppn0),
    .io_tlbwr_entry_plv0 (_csr_io_tlbentry_global_plv0),
    .io_tlbwr_entry_mat0 (_csr_io_tlbentry_global_mat0),
    .io_tlbwr_entry_d0   (_csr_io_tlbentry_global_d0),
    .io_tlbwr_entry_v0   (_csr_io_tlbentry_global_v0),
    .io_tlbwr_entry_ppn1 (_csr_io_tlbentry_global_ppn1),
    .io_tlbwr_entry_plv1 (_csr_io_tlbentry_global_plv1),
    .io_tlbwr_entry_mat1 (_csr_io_tlbentry_global_mat1),
    .io_tlbwr_entry_d1   (_csr_io_tlbentry_global_d1),
    .io_tlbwr_entry_v1   (_csr_io_tlbentry_global_v1),
    .io_tlbwr_en         (_mmu_io_tlbwr_en),
    .io_tlbfill_idx      (_mmu_io_tlbfill_idx),
    .io_tlbfill_en       (_mmu_io_tlbfill_en),
    .io_invtlb_en        (_mmu_io_invtlb_en),
    .io_invtlb_op        (_mmu_io_invtlb_op),
    .io_invtlb_asid      (_mmu_io_invtlb_asid),
    .io_invtlb_vaddr     (_mmu_io_invtlb_vaddr)
  );
  assign _dcache_io_store_cmt_EX = _sb_io_wb_valid;
  assign _dcache_io_cacop_en =
    ~_sb_io_wb_valid & inst_rf3_reg_priv_vec[10] & inst_rf3_reg_imm[2:0] == 3'h1;
  assign _dcache_io_cacop_op = inst_rf3_reg_imm[4:3];
  assign _dcache_io_exception = exception_mem[0];
  assign _dcache_io_rob_index_CMT = _rob_io_rob_index_cmt[4:0];
  assign _dcache_io_flush = _rob_io_predict_fail_cmt;
  Dcache dcache (
    .clock            (clock),
    .reset            (reset),
    .io_addr_EX       (_dcache_io_addr_EX_T_2),
    .io_wdata_EX      (_dcache_io_wdata_EX_T),
    .io_mem_type_EX   (_dcache_io_mem_type_EX_T_2),
    .io_store_cmt_EX  (_dcache_io_store_cmt_EX),
    .io_cacop_en      (_dcache_io_cacop_en),
    .io_cacop_op      (_dcache_io_cacop_op),
    .io_uncache       (_mmu_io_d_uncache),
    .io_rob_index_TC  (inst_ex3_reg_rob_index),
    .io_paddr_TC      (_mmu_io_d_paddr),
    .io_exception     (_dcache_io_exception),
    .io_rob_index_CMT (_dcache_io_rob_index_CMT),
    .io_rdata_MEM     (_dcache_io_rdata_MEM),
    .io_d_rready      (_arb_io_d_rready),
    .io_d_rlast       (_arb_io_d_rlast),
    .io_d_rdata       (_arb_io_d_rdata),
    .io_d_rvalid      (_arb_io_d_rvalid),
    .io_d_raddr       (_arb_io_d_araddr),
    .io_d_rsize       (_arb_io_d_rsize),
    .io_d_rlen        (_arb_io_d_rlen),
    .io_d_wready      (_arb_io_d_wready),
    .io_d_bvalid      (_arb_io_d_bvalid),
    .io_d_waddr       (_arb_io_d_awaddr),
    .io_d_wdata       (_arb_io_d_wdata),
    .io_d_wlen        (_arb_io_d_wlen),
    .io_d_wsize       (_arb_io_d_wsize),
    .io_d_wmask       (_arb_io_d_wstrb),
    .io_d_wvalid      (_arb_io_d_wvalid),
    .io_d_wlast       (_arb_io_d_wlast),
    .io_d_bready      (_arb_io_d_bready),
    .io_stall         (reset),
    .io_flush         (_dcache_io_flush),
    .io_cache_miss    (_dcache_io_cache_miss)
  );
  assign _sb_io_flush = _rob_io_predict_fail_cmt;
  SB sb (
    .clock           (clock),
    .reset           (reset),
    .io_full         (_sb_io_full),
    .io_addr_ex      (_mmu_io_d_paddr),
    .io_mem_type_ex  (_sb_io_mem_type_ex_T_2),
    .io_st_data_ex   (prk_data_ex3),
    .io_uncache_ex   (_mmu_io_d_uncache),
    .io_st_num       (_sb_io_st_num),
    .io_flush        (_sb_io_flush),
    .io_dcache_miss  (_dcache_io_cache_miss),
    .io_data_out     (_sb_io_data_out),
    .io_addr_out     (_sb_io_addr_out),
    .io_uncache_out  (_sb_io_uncache_out),
    .io_mem_type_out (_sb_io_mem_type_out),
    .io_wb_valid     (_sb_io_wb_valid),
    .io_ld_data_mem  (_sb_io_ld_data_mem),
    .io_ld_hit_0     (_sb_io_ld_hit_0),
    .io_ld_hit_1     (_sb_io_ld_hit_1),
    .io_ld_hit_2     (_sb_io_ld_hit_2),
    .io_ld_hit_3     (_sb_io_ld_hit_3),
    .io_em_stall     (_dcache_io_cache_miss)
  );
  assign _rob_io_dp_is_store_0 = insts_ID_RN_mem_type_0[2];
  assign _rob_io_dp_is_store_1 = insts_ID_RN_mem_type_1[2];
  assign _rob_io_dp_is_br_0 = |insts_ID_RN_br_type_0;
  assign _rob_io_dp_is_br_1 = |insts_ID_RN_br_type_1;
  assign _rob_io_ex_priv_vec = inst_ex0_priv_vec[9:0];
  assign _rob_io_ex_csr_addr = inst_ex0_imm[13:0];
  assign _rob_io_ex_invtlb_op = inst_ex0_imm[4:0];
  assign _rob_io_ex_invtlb_asid = prj_data_ex0[9:0];
  assign _rob_io_ex_priv_vec_ls = inst_ex3_reg_priv_vec[12:10];
  ROB rob (
    .clock                 (clock),
    .reset                 (reset),
    .io_dp_valid           (insts_ID_RN_inst_valid_0),
    .io_dp_exception_0     (insts_ID_RN_exception_0),
    .io_dp_exception_1     (insts_ID_RN_exception_1),
    .io_dp_rd_0            (insts_ID_RN_rd_0),
    .io_dp_rd_1            (insts_ID_RN_rd_1),
    .io_dp_rd_valid_0      (insts_ID_RN_rd_valid_0),
    .io_dp_rd_valid_1      (insts_ID_RN_rd_valid_1),
    .io_dp_prd_0           (_rename_io_prd_0),
    .io_dp_prd_1           (_rename_io_prd_1),
    .io_dp_pprd_0          (_rename_io_pprd_0),
    .io_dp_pprd_1          (_rename_io_pprd_1),
    .io_dp_pc_0            (insts_ID_RN_pc_0),
    .io_dp_pc_1            (insts_ID_RN_pc_1),
    .io_dp_is_store_0      (_rob_io_dp_is_store_0),
    .io_dp_is_store_1      (_rob_io_dp_is_store_1),
    .io_dp_is_br_0         (_rob_io_dp_is_br_0),
    .io_dp_is_br_1         (_rob_io_dp_is_br_1),
    .io_dp_br_type_0       (item_br_type_typ),
    .io_dp_br_type_1       (item_br_type_typ_1),
    .io_dp_br_cnt_0        (insts_ID_RN_br_cnt_0),
    .io_dp_br_cnt_1        (insts_ID_RN_br_cnt_1),
    .io_dp_priv_vec_0      (insts_ID_RN_priv_vec_0),
    .io_dp_priv_vec_1      (insts_ID_RN_priv_vec_1),
    .io_dp_inst_0          (insts_ID_RN_inst_0),
    .io_dp_inst_1          (insts_ID_RN_inst_1),
    .io_rob_index_0        (_rob_io_rob_index_0),
    .io_rob_index_1        (_rob_io_rob_index_1),
    .io_wb_valid_0         (inst_wb0_inst_valid),
    .io_wb_valid_1         (inst_wb1_inst_valid),
    .io_wb_valid_2         (inst_wb2_inst_valid),
    .io_wb_valid_3         (inst_wb3_reg_inst_valid),
    .io_wb_rob_index_0     (inst_wb0_rob_index),
    .io_wb_rob_index_1     (inst_wb1_rob_index),
    .io_wb_rob_index_2     (inst_wb2_rob_index),
    .io_wb_rob_index_3     (inst_wb3_reg_rob_index),
    .io_wb_exception_3     (exception_wb),
    .io_wb_predict_fail_2  (predict_fail_wb),
    .io_wb_real_jump_2     (branch_en_wb),
    .io_wb_branch_target_0 (csr_wdata_wb),
    .io_wb_branch_target_2 (branch_target_wb),
    .io_wb_branch_target_3 (vaddr_wb),
    .io_wb_rf_wdata_0      (md_out_wb),
    .io_wb_rf_wdata_1      (alu_out_wb1),
    .io_wb_rf_wdata_2      (alu_out_wb2),
    .io_wb_rf_wdata_3      (mem_rdata_wb),
    .io_arat_commit_en_0   (_rob_io_arat_commit_en_0),
    .io_arat_commit_en_1   (_rob_io_arat_commit_en_1),
    .io_arat_rd_valid_0    (_rob_io_arat_rd_valid_0),
    .io_arat_rd_valid_1    (_rob_io_arat_rd_valid_1),
    .io_arat_prd_0         (_rob_io_arat_prd_0),
    .io_arat_prd_1         (_rob_io_arat_prd_1),
    .io_arat_pprd_0        (_rob_io_arat_pprd_0),
    .io_arat_pprd_1        (_rob_io_arat_pprd_1),
    .io_full               (_rob_io_full),
    .io_stall              (dr_stall),
    .io_interrupt_vec      (_csr_io_interrupt_vec),
    .io_ex_priv_vec        (_rob_io_ex_priv_vec),
    .io_ex_csr_addr        (_rob_io_ex_csr_addr),
    .io_ex_tlb_entry_vppn  (_rob_io_ex_tlb_entry_vppn),
    .io_ex_tlb_entry_ps    (_rob_io_ex_tlb_entry_ps),
    .io_ex_tlb_entry_g     (_rob_io_ex_tlb_entry_g),
    .io_ex_tlb_entry_asid  (_rob_io_ex_tlb_entry_asid),
    .io_ex_tlb_entry_e     (_rob_io_ex_tlb_entry_e),
    .io_ex_tlb_entry_ppn0  (_rob_io_ex_tlb_entry_ppn0),
    .io_ex_tlb_entry_plv0  (_rob_io_ex_tlb_entry_plv0),
    .io_ex_tlb_entry_mat0  (_rob_io_ex_tlb_entry_mat0),
    .io_ex_tlb_entry_d0    (_rob_io_ex_tlb_entry_d0),
    .io_ex_tlb_entry_v0    (_rob_io_ex_tlb_entry_v0),
    .io_ex_tlb_entry_ppn1  (_rob_io_ex_tlb_entry_ppn1),
    .io_ex_tlb_entry_plv1  (_rob_io_ex_tlb_entry_plv1),
    .io_ex_tlb_entry_mat1  (_rob_io_ex_tlb_entry_mat1),
    .io_ex_tlb_entry_d1    (_rob_io_ex_tlb_entry_d1),
    .io_ex_tlb_entry_v1    (reset),
    .io_ex_invtlb_op       (_rob_io_ex_invtlb_op),
    .io_ex_invtlb_vaddr    (prk_data_ex0),
    .io_ex_invtlb_asid     (_rob_io_ex_invtlb_asid),
    .io_ex_priv_vec_ls     (_rob_io_ex_priv_vec_ls),
    .io_eentry             (_csr_io_eentry_global),
    .io_tlbrentry          (_csr_io_tlbrentry_global),
    .io_llbit              (_csr_io_llbit_global),
    .io_predict_fail_cmt   (_rob_io_predict_fail_cmt),
    .io_branch_target_cmt  (_pc_io_branch_target),
    .io_exception_cmt      (_rob_io_exception_cmt),
    .io_pred_update_en     (_rob_io_pred_update_en),
    .io_pred_branch_target (_predict_io_branch_target),
    .io_pred_pc_cmt        (_rob_io_pred_pc_cmt),
    .io_pred_real_jump     (_rob_io_pred_real_jump),
    .io_pred_br_type       (_rob_io_pred_br_type),
    .io_pred_br_cnt        (_predict_io_cmt_br_cnt),
    .io_store_num_cmt      (_sb_io_st_num),
    .io_csr_addr_cmt       (_rob_io_csr_addr_cmt),
    .io_csr_wdata_cmt      (_csr_io_wdata),
    .io_csr_we_cmt         (_csr_io_we),
    .io_badv_cmt           (_csr_io_badv_exp),
    .io_is_ertn_cmt        (_csr_io_is_ertn),
    .io_llbit_set_cmt      (_csr_io_llbit_set),
    .io_llbit_clear_cmt    (_csr_io_llbit_clear),
    .io_tlbwr_en_cmt       (_mmu_io_tlbwr_en),
    .io_tlbrd_en_cmt       (_csr_io_tlbrd_en),
    .io_tlbfill_en_cmt     (_mmu_io_tlbfill_en),
    .io_tlbsrch_en_cmt     (_csr_io_tlbsrch_en),
    .io_invtlb_en_cmt      (_mmu_io_invtlb_en),
    .io_invtlb_op_cmt      (_mmu_io_invtlb_op),
    .io_invtlb_vaddr_cmt   (_mmu_io_invtlb_vaddr),
    .io_invtlb_asid_cmt    (_mmu_io_invtlb_asid),
    .io_tlbentry_cmt_vppn  (_csr_io_tlbentry_in_vppn),
    .io_tlbentry_cmt_ps    (_csr_io_tlbentry_in_ps),
    .io_tlbentry_cmt_g     (_csr_io_tlbentry_in_g),
    .io_tlbentry_cmt_asid  (_csr_io_tlbentry_in_asid),
    .io_tlbentry_cmt_e     (_csr_io_tlbentry_in_e),
    .io_tlbentry_cmt_ppn0  (_csr_io_tlbentry_in_ppn0),
    .io_tlbentry_cmt_plv0  (_csr_io_tlbentry_in_plv0),
    .io_tlbentry_cmt_mat0  (_csr_io_tlbentry_in_mat0),
    .io_tlbentry_cmt_d0    (_csr_io_tlbentry_in_d0),
    .io_tlbentry_cmt_v0    (_csr_io_tlbentry_in_v0),
    .io_tlbentry_cmt_ppn1  (_csr_io_tlbentry_in_ppn1),
    .io_tlbentry_cmt_plv1  (_csr_io_tlbentry_in_plv1),
    .io_tlbentry_cmt_mat1  (_csr_io_tlbentry_in_mat1),
    .io_tlbentry_cmt_d1    (_csr_io_tlbentry_in_d1),
    .io_tlbentry_cmt_v1    (_csr_io_tlbentry_in_v1),
    .io_rob_index_cmt      (_rob_io_rob_index_cmt),
    .io_rd_cmt_0           (io_commit_rd_0),
    .io_rd_cmt_1           (io_commit_rd_1),
    .io_rf_wdata_cmt_0     (io_commit_rf_wdata_0),
    .io_rf_wdata_cmt_1     (io_commit_rf_wdata_1),
    .io_pc_cmt_0           (io_commit_pc_0),
    .io_pc_cmt_1           (io_commit_pc_1),
    .io_inst_cmt_0         (io_commit_inst_0),
    .io_inst_cmt_1         (io_commit_inst_1)
  );
  ARAT arat (
    .clock              (clock),
    .reset              (reset),
    .io_rob_commit_en_0 (_rob_io_arat_commit_en_0),
    .io_rob_commit_en_1 (_rob_io_arat_commit_en_1),
    .io_rob_rd_valid_0  (_rob_io_arat_rd_valid_0),
    .io_rob_rd_valid_1  (_rob_io_arat_rd_valid_1),
    .io_rob_prd_0       (_rob_io_arat_prd_0),
    .io_rob_prd_1       (_rob_io_arat_prd_1),
    .io_rob_pprd_0      (_rob_io_arat_pprd_0),
    .io_rob_pprd_1      (_rob_io_arat_pprd_1),
    .io_arat_0          (_rename_io_arch_rat_valid_0),
    .io_arat_1          (_rename_io_arch_rat_valid_1),
    .io_arat_2          (_rename_io_arch_rat_valid_2),
    .io_arat_3          (_rename_io_arch_rat_valid_3),
    .io_arat_4          (_rename_io_arch_rat_valid_4),
    .io_arat_5          (_rename_io_arch_rat_valid_5),
    .io_arat_6          (_rename_io_arch_rat_valid_6),
    .io_arat_7          (_rename_io_arch_rat_valid_7),
    .io_arat_8          (_rename_io_arch_rat_valid_8),
    .io_arat_9          (_rename_io_arch_rat_valid_9),
    .io_arat_10         (_rename_io_arch_rat_valid_10),
    .io_arat_11         (_rename_io_arch_rat_valid_11),
    .io_arat_12         (_rename_io_arch_rat_valid_12),
    .io_arat_13         (_rename_io_arch_rat_valid_13),
    .io_arat_14         (_rename_io_arch_rat_valid_14),
    .io_arat_15         (_rename_io_arch_rat_valid_15),
    .io_arat_16         (_rename_io_arch_rat_valid_16),
    .io_arat_17         (_rename_io_arch_rat_valid_17),
    .io_arat_18         (_rename_io_arch_rat_valid_18),
    .io_arat_19         (_rename_io_arch_rat_valid_19),
    .io_arat_20         (_rename_io_arch_rat_valid_20),
    .io_arat_21         (_rename_io_arch_rat_valid_21),
    .io_arat_22         (_rename_io_arch_rat_valid_22),
    .io_arat_23         (_rename_io_arch_rat_valid_23),
    .io_arat_24         (_rename_io_arch_rat_valid_24),
    .io_arat_25         (_rename_io_arch_rat_valid_25),
    .io_arat_26         (_rename_io_arch_rat_valid_26),
    .io_arat_27         (_rename_io_arch_rat_valid_27),
    .io_arat_28         (_rename_io_arch_rat_valid_28),
    .io_arat_29         (_rename_io_arch_rat_valid_29),
    .io_arat_30         (_rename_io_arch_rat_valid_30),
    .io_arat_31         (_rename_io_arch_rat_valid_31),
    .io_arat_32         (_rename_io_arch_rat_valid_32),
    .io_arat_33         (_rename_io_arch_rat_valid_33),
    .io_arat_34         (_rename_io_arch_rat_valid_34),
    .io_arat_35         (_rename_io_arch_rat_valid_35),
    .io_arat_36         (_rename_io_arch_rat_valid_36),
    .io_arat_37         (_rename_io_arch_rat_valid_37),
    .io_arat_38         (_rename_io_arch_rat_valid_38),
    .io_arat_39         (_rename_io_arch_rat_valid_39),
    .io_arat_40         (_rename_io_arch_rat_valid_40),
    .io_arat_41         (_rename_io_arch_rat_valid_41),
    .io_arat_42         (_rename_io_arch_rat_valid_42),
    .io_arat_43         (_rename_io_arch_rat_valid_43),
    .io_arat_44         (_rename_io_arch_rat_valid_44),
    .io_arat_45         (_rename_io_arch_rat_valid_45),
    .io_arat_46         (_rename_io_arch_rat_valid_46),
    .io_arat_47         (_rename_io_arch_rat_valid_47),
    .io_arat_48         (_rename_io_arch_rat_valid_48),
    .io_arat_49         (_rename_io_arch_rat_valid_49),
    .io_arat_50         (_rename_io_arch_rat_valid_50),
    .io_arat_51         (_rename_io_arch_rat_valid_51),
    .io_arat_52         (_rename_io_arch_rat_valid_52),
    .io_arat_53         (_rename_io_arch_rat_valid_53),
    .io_head            (_freelist_io_head_arch),
    .io_br_type         (_rob_io_pred_br_type),
    .io_pc_cmt          (_rob_io_pred_pc_cmt),
    .io_pred_update_en  (_rob_io_pred_update_en),
    .io_real_jump       (_rob_io_pred_real_jump),
    .io_top             (_predict_io_top_arch),
    .io_ras_0           (_predict_io_ras_arch_0),
    .io_ras_1           (_predict_io_ras_arch_1),
    .io_ras_2           (_predict_io_ras_arch_2),
    .io_ras_3           (_predict_io_ras_arch_3),
    .io_ras_4           (_predict_io_ras_arch_4),
    .io_ras_5           (_predict_io_ras_arch_5),
    .io_ras_6           (_predict_io_ras_arch_6),
    .io_ras_7           (_predict_io_ras_arch_7),
    .io_ghr             (_predict_io_ghr_arch)
  );
  Bypass bypass (
    .io_rd_valid_wb_0      (inst_wb1_rd_valid),
    .io_rd_valid_wb_1      (inst_wb2_rd_valid),
    .io_rd_valid_wb_2      (_GEN_7),
    .io_prd_wb_0           (inst_wb1_prd),
    .io_prd_wb_1           (inst_wb2_prd),
    .io_prd_wb_2           (inst_wb3_reg_prd),
    .io_prd_wdata_wb_0     (alu_out_wb1),
    .io_prd_wdata_wb_1     (alu_out_wb2),
    .io_prd_wdata_wb_2     (mem_rdata_wb),
    .io_prj_ex_0           (inst_ex0_prj),
    .io_prj_ex_1           (inst_ex1_prj),
    .io_prj_ex_2           (inst_ex2_prj),
    .io_prj_ex_3           (inst_rf3_reg_prj),
    .io_prk_ex_0           (inst_ex0_prk),
    .io_prk_ex_1           (inst_ex1_prk),
    .io_prk_ex_2           (inst_ex2_prk),
    .io_prk_ex_3           (inst_rf3_reg_prk),
    .io_forward_prj_en_0   (_bypass_io_forward_prj_en_0),
    .io_forward_prj_en_1   (_bypass_io_forward_prj_en_1),
    .io_forward_prj_en_2   (_bypass_io_forward_prj_en_2),
    .io_forward_prj_en_3   (_bypass_io_forward_prj_en_3),
    .io_forward_prk_en_0   (_bypass_io_forward_prk_en_0),
    .io_forward_prk_en_1   (_bypass_io_forward_prk_en_1),
    .io_forward_prk_en_2   (_bypass_io_forward_prk_en_2),
    .io_forward_prk_en_3   (_bypass_io_forward_prk_en_3),
    .io_forward_prj_data_0 (_bypass_io_forward_prj_data_0),
    .io_forward_prj_data_1 (_bypass_io_forward_prj_data_1),
    .io_forward_prj_data_2 (_bypass_io_forward_prj_data_2),
    .io_forward_prj_data_3 (_bypass_io_forward_prj_data_3),
    .io_forward_prk_data_0 (_bypass_io_forward_prk_data_0),
    .io_forward_prk_data_1 (_bypass_io_forward_prk_data_1),
    .io_forward_prk_data_2 (_bypass_io_forward_prk_data_2),
    .io_forward_prk_data_3 (_bypass_io_forward_prk_data_3)
  );
  assign io_arburst = 2'h1;
  assign io_arid = 4'h0;
  assign io_awburst = 2'h1;
  assign io_awid = 4'h0;
  assign io_diff_csr_ticlr = 32'h0;
  assign io_commit_en_0 = _rob_io_arat_commit_en_0;
  assign io_commit_en_1 = _rob_io_arat_commit_en_1;
  assign io_commit_prd_0 = _rob_io_arat_prd_0;
  assign io_commit_prd_1 = _rob_io_arat_prd_1;
  assign io_commit_rd_valid_0 = _rob_io_arat_rd_valid_0;
  assign io_commit_rd_valid_1 = _rob_io_arat_rd_valid_1;
  assign io_commit_csr_waddr = _rob_io_csr_addr_cmt;
  assign io_commit_cnt = _cnt_io_cnt;
  assign io_commit_csr_exception = _rob_io_exception_cmt;
endmodule

