/*
 * Copyright (c) 2017, NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv6-m.dtsi>

/ {
	cpus {
		cpu@0 {
			compatible = "arm,cortex-m4f";
		};
		cpu@1 {
			compatible = "arm,cortex-m0+";
		};
	};

	sram1:memory@20010000 {
		compatible = "mmio-sram";
		reg = <0x20010000 0x10000>;
	};

#ifdef CONFIG_IPC_RPMSG_LITE
	sram2:memory@20020000 {
		compatible = "mmio-sram";
		reg = <0x20020000 0x6800>;
	};
	sram3:memory@20026800 {
		compatible = "mmio-sram";
		reg = <0x20026800 0x1800>;
	};
#else
	sram2:memory@20020000 {
		compatible = "mmio-sram";
		reg = <0x20020000 0x8000>;
	};
#endif
	sramx:memory@40000000{
		compatible = "mmio-sram";
		reg = <0x40000000 0x8000>;
	};

	soc {

		flash0:flash@30000 {
			reg = <0x30000 0x10000>;
		};

		usart0:usart@40086000 {
			compatible = "nxp,lpc-usart";
			reg = <0x40086000 0xE44>;
			interrupts = <14 0>;
			label = "USART_0";
			status = "disabled";
		};

		mailbox0:mailbox@4008B000 {
			compatible = "nxp,lpc-mailbox";
			reg = <0x4008B000 0xEC>;
			interrupts = <31 0>;
			label = "MAILBOX_0";
			status = "disabled";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <2>;
};
