#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001739b35be40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001739b3991f0 .scope module, "ALU_testbench" "ALU_testbench" 3 1;
 .timescale 0 0;
v000001739b39a8d0_0 .var "operandA", 31 0;
v000001739b39a970_0 .var "operandB", 31 0;
v000001739b372770_0 .var "operation", 3 0;
v000001739b372810_0 .net "result", 31 0, v000001739b39a830_0;  1 drivers
S_000001739b39a6a0 .scope module, "dut" "ArithmeticLogicUnit" 3 9, 4 1 0, S_000001739b3991f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "operation";
    .port_info 3 /OUTPUT 32 "result";
v000001739b397b10_0 .net "operandA", 31 0, v000001739b39a8d0_0;  1 drivers
v000001739b35a700_0 .net "operandB", 31 0, v000001739b39a970_0;  1 drivers
v000001739b399380_0 .net "operation", 3 0, v000001739b372770_0;  1 drivers
v000001739b39a830_0 .var "result", 31 0;
E_000001739b3975b0 .event anyedge, v000001739b399380_0, v000001739b397b10_0, v000001739b35a700_0;
    .scope S_000001739b39a6a0;
T_0 ;
Ewait_0 .event/or E_000001739b3975b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001739b399380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %load/vec4 v000001739b397b10_0;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v000001739b397b10_0;
    %load/vec4 v000001739b35a700_0;
    %add;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v000001739b397b10_0;
    %load/vec4 v000001739b35a700_0;
    %sub;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v000001739b397b10_0;
    %load/vec4 v000001739b35a700_0;
    %and;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v000001739b397b10_0;
    %load/vec4 v000001739b35a700_0;
    %or;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v000001739b397b10_0;
    %load/vec4 v000001739b35a700_0;
    %xor;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v000001739b397b10_0;
    %ix/getv 4, v000001739b35a700_0;
    %shiftl 4;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v000001739b397b10_0;
    %ix/getv 4, v000001739b35a700_0;
    %shiftr 4;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v000001739b397b10_0;
    %ix/getv 4, v000001739b35a700_0;
    %shiftr 4;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v000001739b397b10_0;
    %load/vec4 v000001739b35a700_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v000001739b397b10_0;
    %load/vec4 v000001739b35a700_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v000001739b39a830_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001739b3991f0;
T_1 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call/w 3 21 "$display", "Addition failed" {0 0 0};
T_1.0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 3 26 "$display", "Subtraction failed" {0 0 0};
T_1.2 ;
    %pushi/vec4 61680, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 61440, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call/w 3 31 "$display", "AND failed" {0 0 0};
T_1.4 ;
    %pushi/vec4 61680, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 3855, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 65535, 0, 32;
    %jmp/0xz  T_1.6, 6;
    %vpi_call/w 3 36 "$display", "OR failed" {0 0 0};
T_1.6 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 61680, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 3855, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call/w 3 41 "$display", "XOR failed" {0 0 0};
T_1.8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_1.10, 6;
    %vpi_call/w 3 46 "$display", "Left shift failed" {0 0 0};
T_1.10 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_1.12, 6;
    %vpi_call/w 3 51 "$display", "Right shift failed" {0 0 0};
T_1.12 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 3221225472, 0, 32;
    %jmp/0xz  T_1.14, 6;
    %vpi_call/w 3 56 "$display", "Arithmetic right shift failed" {0 0 0};
T_1.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_1.16, 6;
    %vpi_call/w 3 61 "$display", "Arithmetic left shift failed" {0 0 0};
T_1.16 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.18, 6;
    %vpi_call/w 3 66 "$display", "Signed comparison failed" {0 0 0};
T_1.18 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001739b39a8d0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001739b39a970_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001739b372770_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001739b372810_0;
    %load/vec4 v000001739b39a8d0_0;
    %cmp/ne;
    %jmp/0xz  T_1.20, 6;
    %vpi_call/w 3 71 "$display", "Default case failed" {0 0 0};
T_1.20 ;
    %vpi_call/w 3 73 "$display", "All tests completed!" {0 0 0};
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001739b3991f0;
T_2 ;
    %vpi_call/w 3 79 "$dumpfile", "alu_test.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001739b3991f0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\testAlu.sv";
    ".\alu.sv";
