// Seed: 348263425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd74,
    parameter id_1 = 32'd7
) (
    input supply1 _id_0,
    input wor _id_1,
    output tri id_2
);
  id_4 :
  assert property (@(-1'h0) -1'd0)
  else begin : LABEL_0
    id_4 <= id_1;
  end
  wire [id_0 : 1  !=  id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
