
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013076    0.049120    0.185829    0.305278 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049120    0.000015    0.305294 v _214_/A (sg13g2_xnor2_1)
     1    0.002521    0.031385    0.066362    0.371655 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.031385    0.000008    0.371663 v _300_/D (sg13g2_dfrbpq_1)
                                              0.371663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269449   clock uncertainty
                                  0.000000    0.269449   clock reconvergence pessimism
                                 -0.037428    0.232021   library hold time
                                              0.232021   data required time
---------------------------------------------------------------------------------------------
                                              0.232021   data required time
                                             -0.371663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.139642   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174789    0.294229 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036198    0.000005    0.294234 v fanout76/A (sg13g2_buf_8)
     7    0.037697    0.029157    0.084294    0.378528 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029157    0.000301    0.378829 v _192_/A (sg13g2_xnor2_1)
     1    0.001768    0.027558    0.055635    0.434464 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027558    0.000002    0.434466 v _294_/D (sg13g2_dfrbpq_1)
                                              0.434466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269451   clock uncertainty
                                  0.000000    0.269451   clock reconvergence pessimism
                                 -0.036215    0.233237   library hold time
                                              0.233237   data required time
---------------------------------------------------------------------------------------------
                                              0.233237   data required time
                                             -0.434466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201229   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181172    0.300613 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.047297    0.000005    0.300618 ^ fanout76/A (sg13g2_buf_8)
     7    0.038833    0.032695    0.084561    0.385178 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032697    0.000345    0.385524 ^ _128_/A (sg13g2_inv_2)
     5    0.022012    0.040996    0.047551    0.433075 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.040996    0.000147    0.433222 v _293_/D (sg13g2_dfrbpq_1)
                                              0.433222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269441   clock uncertainty
                                  0.000000    0.269441   clock reconvergence pessimism
                                 -0.040473    0.228967   library hold time
                                              0.228967   data required time
---------------------------------------------------------------------------------------------
                                              0.228967   data required time
                                             -0.433222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.204255   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036840    0.029144    0.088063    0.389602 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029145    0.000343    0.389946 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004569    0.048864    0.095754    0.485700 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048864    0.000023    0.485722 ^ _219_/A (sg13g2_inv_1)
     1    0.003919    0.023689    0.035680    0.521402 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023689    0.000025    0.521427 v _301_/D (sg13g2_dfrbpq_1)
                                              0.521427   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269462   clock uncertainty
                                  0.000000    0.269462   clock reconvergence pessimism
                                 -0.034989    0.234473   library hold time
                                              0.234473   data required time
---------------------------------------------------------------------------------------------
                                              0.234473   data required time
                                             -0.521427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286954   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036840    0.029144    0.088063    0.389602 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029145    0.000310    0.389912 v _195_/B (sg13g2_xor2_1)
     2    0.009215    0.044101    0.078521    0.468433 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044101    0.000021    0.468454 v _196_/B (sg13g2_xor2_1)
     1    0.002587    0.026733    0.055673    0.524127 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026733    0.000008    0.524136 v _295_/D (sg13g2_dfrbpq_1)
                                              0.524136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269463   clock uncertainty
                                  0.000000    0.269463   clock reconvergence pessimism
                                 -0.035953    0.233510   library hold time
                                              0.233510   data required time
---------------------------------------------------------------------------------------------
                                              0.233510   data required time
                                             -0.524136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290626   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013076    0.049120    0.185829    0.305278 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049120    0.000017    0.305295 v output2/A (sg13g2_buf_2)
     1    0.050875    0.086753    0.141752    0.447047 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086753    0.000165    0.447212 v sign (out)
                                              0.447212   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447212   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297212   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036840    0.029144    0.088063    0.389602 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029144    0.000169    0.389771 v _202_/B (sg13g2_xor2_1)
     2    0.010906    0.049004    0.085796    0.475567 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.049004    0.000063    0.475630 v _204_/A (sg13g2_xor2_1)
     1    0.002250    0.025630    0.061041    0.536671 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025630    0.000005    0.536676 v _297_/D (sg13g2_dfrbpq_1)
                                              0.536676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269065   clock uncertainty
                                  0.000000    0.269065   clock reconvergence pessimism
                                 -0.035701    0.233364   library hold time
                                              0.233364   data required time
---------------------------------------------------------------------------------------------
                                              0.233364   data required time
                                             -0.536676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303313   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000166    0.409133 v _210_/A (sg13g2_xnor2_1)
     1    0.006006    0.048951    0.082975    0.492108 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048951    0.000019    0.492126 v _211_/B (sg13g2_xnor2_1)
     1    0.001819    0.027381    0.055402    0.547528 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027381    0.000002    0.547531 v _299_/D (sg13g2_dfrbpq_2)
                                              0.547531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269069   clock uncertainty
                                  0.000000    0.269069   clock reconvergence pessimism
                                 -0.036300    0.232769   library hold time
                                              0.232769   data required time
---------------------------------------------------------------------------------------------
                                              0.232769   data required time
                                             -0.547531   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314761   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000084    0.409051 v _199_/B (sg13g2_xnor2_1)
     2    0.009574    0.070103    0.091189    0.500240 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.070103    0.000012    0.500252 v _200_/B (sg13g2_xor2_1)
     1    0.001582    0.023819    0.061121    0.561373 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023819    0.000000    0.561374 v _296_/D (sg13g2_dfrbpq_1)
                                              0.561374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000031    0.119086 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269086   clock uncertainty
                                  0.000000    0.269086   clock reconvergence pessimism
                                 -0.035127    0.233960   library hold time
                                              0.233960   data required time
---------------------------------------------------------------------------------------------
                                              0.233960   data required time
                                             -0.561374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327415   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000132    0.409099 v _206_/B (sg13g2_xnor2_1)
     2    0.010091    0.073011    0.093500    0.502599 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.073011    0.000029    0.502628 v _208_/A (sg13g2_xor2_1)
     1    0.002650    0.026756    0.071920    0.574548 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026756    0.000009    0.574557 v _298_/D (sg13g2_dfrbpq_1)
                                              0.574557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269065   clock uncertainty
                                  0.000000    0.269065   clock reconvergence pessimism
                                 -0.036058    0.233007   library hold time
                                              0.233007   data required time
---------------------------------------------------------------------------------------------
                                              0.233007   data required time
                                             -0.574557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341550   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000019    0.119449 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013076    0.049120    0.185829    0.305278 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049120    0.000019    0.305297 v _127_/A (sg13g2_inv_1)
     1    0.006713    0.039545    0.046802    0.352099 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.039545    0.000067    0.352166 ^ output3/A (sg13g2_buf_2)
     1    0.051934    0.112317    0.143504    0.495671 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112317    0.000363    0.496034 ^ signB (out)
                                              0.496034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.496034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346034   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000083    0.317429 ^ _255_/A (sg13g2_nor4_1)
     1    0.003307    0.034877    0.050444    0.367873 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034877    0.000004    0.367877 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004420    0.062071    0.065616    0.433493 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.062071    0.000023    0.433516 ^ output4/A (sg13g2_buf_2)
     1    0.053823    0.116221    0.157046    0.590561 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.116223    0.000717    0.591278 ^ sine_out[0] (out)
                                              0.591278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.591278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.441278   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031177    0.000036    0.402675 ^ _281_/A (sg13g2_nor2_1)
     1    0.010728    0.044047    0.053107    0.455781 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.044049    0.000199    0.455980 v output35/A (sg13g2_buf_2)
     1    0.052155    0.088680    0.140595    0.596575 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088680    0.000391    0.596966 v sine_out[8] (out)
                                              0.596966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.596966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446966   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031178    0.000369    0.403008 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004742    0.043385    0.054306    0.457314 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043385    0.000030    0.457344 v output15/A (sg13g2_buf_2)
     1    0.053614    0.090910    0.141737    0.599080 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.090914    0.000662    0.599742 v sine_out[1] (out)
                                              0.599742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.599742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449742   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037930    0.000651    0.391065 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004030    0.036486    0.074854    0.465919 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.036486    0.000018    0.465936 v output12/A (sg13g2_buf_2)
     1    0.051994    0.088380    0.136790    0.602727 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088380    0.000359    0.603085 v sine_out[17] (out)
                                              0.603085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.603085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453085   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000023    0.317368 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119579    0.436947 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000305    0.437252 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003294    0.031016    0.048606    0.485858 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.031016    0.000008    0.485866 v output16/A (sg13g2_buf_2)
     1    0.052124    0.088542    0.134283    0.620148 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088543    0.000385    0.620533 v sine_out[20] (out)
                                              0.620533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470533   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000023    0.317368 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119579    0.436947 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000302    0.437249 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004609    0.034315    0.052965    0.490214 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.034315    0.000027    0.490241 v output11/A (sg13g2_buf_2)
     1    0.052025    0.088413    0.135774    0.626016 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088413    0.000365    0.626381 v sine_out[16] (out)
                                              0.626381   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.626381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476381   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000023    0.317368 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119579    0.436947 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000270    0.437216 ^ _160_/A (sg13g2_nor2_1)
     1    0.004367    0.024997    0.059356    0.496572 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.024997    0.000022    0.496594 v output14/A (sg13g2_buf_2)
     1    0.052081    0.088434    0.131338    0.627933 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088434    0.000376    0.628309 v sine_out[19] (out)
                                              0.628309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628309   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478309   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167011    0.286076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.286094 ^ fanout63/A (sg13g2_buf_2)
     5    0.028436    0.067225    0.102597    0.388690 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067226    0.000302    0.388992 ^ fanout59/A (sg13g2_buf_8)
     8    0.028858    0.029213    0.090425    0.479418 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029213    0.000060    0.479478 ^ _275_/A (sg13g2_nor2_1)
     1    0.005814    0.029674    0.040374    0.519852 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.029674    0.000048    0.519900 v output30/A (sg13g2_buf_2)
     1    0.052943    0.089790    0.134455    0.654356 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089792    0.000537    0.654893 v sine_out[3] (out)
                                              0.654893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504893   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.391151 ^ fanout64/A (sg13g2_buf_8)
     8    0.029231    0.028067    0.076287    0.467438 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028067    0.000139    0.467577 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.003517    0.033365    0.053847    0.521424 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033365    0.000011    0.521435 v output6/A (sg13g2_buf_2)
     1    0.052211    0.088692    0.135501    0.656936 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088692    0.000402    0.657338 v sine_out[11] (out)
                                              0.657338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.657338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507338   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.391151 ^ fanout64/A (sg13g2_buf_8)
     8    0.029231    0.028067    0.076287    0.467438 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028067    0.000146    0.467584 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.003684    0.033783    0.054566    0.522150 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033783    0.000013    0.522163 v output36/A (sg13g2_buf_2)
     1    0.052081    0.088495    0.135573    0.657736 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088495    0.000376    0.658112 v sine_out[9] (out)
                                              0.658112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508112   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.391151 ^ fanout64/A (sg13g2_buf_8)
     8    0.029231    0.028067    0.076287    0.467438 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028067    0.000129    0.467567 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003733    0.033906    0.054779    0.522346 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033906    0.000014    0.522359 v output8/A (sg13g2_buf_2)
     1    0.052124    0.088562    0.135675    0.658035 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088563    0.000385    0.658419 v sine_out[13] (out)
                                              0.658419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658419   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508419   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.391151 ^ fanout64/A (sg13g2_buf_8)
     8    0.029231    0.028067    0.076287    0.467438 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028067    0.000148    0.467586 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003864    0.034230    0.055338    0.522924 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.034230    0.000016    0.522940 v output5/A (sg13g2_buf_2)
     1    0.052502    0.089143    0.136211    0.659151 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.089144    0.000453    0.659604 v sine_out[10] (out)
                                              0.659604   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509604   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037933    0.000696    0.391110 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007275    0.040964    0.078731    0.469840 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.040964    0.000016    0.469856 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003594    0.034410    0.057301    0.527157 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.034410    0.000012    0.527168 v output23/A (sg13g2_buf_2)
     1    0.053247    0.090288    0.137039    0.664207 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090291    0.000599    0.664806 v sine_out[27] (out)
                                              0.664806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514806   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037933    0.000696    0.391110 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007275    0.040964    0.078731    0.469840 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.040964    0.000014    0.469854 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003864    0.029164    0.064375    0.534230 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029164    0.000015    0.534245 v output13/A (sg13g2_buf_2)
     1    0.052037    0.088396    0.133304    0.667549 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088397    0.000367    0.667916 v sine_out[18] (out)
                                              0.667916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.667916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517916   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.390837 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.468189 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000062    0.468251 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003158    0.039197    0.059283    0.527534 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039197    0.000006    0.527540 v output29/A (sg13g2_buf_2)
     1    0.054504    0.092248    0.140595    0.668135 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.092255    0.000850    0.668985 v sine_out[32] (out)
                                              0.668985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518985   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167011    0.286076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.286094 ^ fanout63/A (sg13g2_buf_2)
     5    0.028436    0.067225    0.102597    0.388690 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067226    0.000302    0.388992 ^ fanout59/A (sg13g2_buf_8)
     8    0.028858    0.029213    0.090425    0.479418 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029213    0.000088    0.479506 ^ _212_/A (sg13g2_nor2_1)
     2    0.009540    0.040205    0.049386    0.528892 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040205    0.000074    0.528966 v output26/A (sg13g2_buf_2)
     1    0.053259    0.090345    0.139849    0.668815 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090348    0.000595    0.669410 v sine_out[2] (out)
                                              0.669410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519410   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000063    0.455840 v _284_/A (sg13g2_and2_1)
     1    0.006599    0.030619    0.081726    0.537567 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030619    0.000067    0.537633 v output7/A (sg13g2_buf_2)
     1    0.052167    0.088606    0.134134    0.671767 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088607    0.000393    0.672160 v sine_out[12] (out)
                                              0.672160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.672160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522160   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037182    0.000283    0.391823 ^ fanout70/A (sg13g2_buf_8)
     8    0.035195    0.030669    0.078242    0.470065 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030669    0.000145    0.470209 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004660    0.046890    0.066231    0.536440 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046890    0.000028    0.536468 v output28/A (sg13g2_buf_2)
     1    0.053874    0.091333    0.143684    0.680152 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091337    0.000715    0.680868 v sine_out[31] (out)
                                              0.680868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.680868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530868   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000116    0.455893 v _136_/B (sg13g2_nand2b_2)
     4    0.016199    0.045354    0.051093    0.506986 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045354    0.000007    0.506993 ^ _278_/A (sg13g2_nor2_1)
     1    0.003830    0.027457    0.041549    0.548543 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.027457    0.000015    0.548558 v output33/A (sg13g2_buf_2)
     1    0.052242    0.088699    0.132684    0.681241 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088699    0.000408    0.681649 v sine_out[6] (out)
                                              0.681649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.681649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531649   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033039    0.000689    0.383608 v _151_/B (sg13g2_nand2_2)
     5    0.018675    0.047387    0.055764    0.439371 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.047387    0.000039    0.439410 ^ _166_/B (sg13g2_nor2_1)
     1    0.002978    0.022688    0.035167    0.474577 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.022688    0.000001    0.474579 v _167_/B (sg13g2_nor2_1)
     1    0.004923    0.057492    0.059943    0.534521 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.057492    0.000032    0.534553 ^ output19/A (sg13g2_buf_2)
     1    0.052632    0.113791    0.153264    0.687817 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.113791    0.000486    0.688303 ^ sine_out[23] (out)
                                              0.688303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.688303   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538303   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000116    0.455893 v _136_/B (sg13g2_nand2b_2)
     4    0.016199    0.045354    0.051093    0.506986 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045355    0.000099    0.507085 ^ _277_/A (sg13g2_nor2_1)
     1    0.005728    0.032467    0.046492    0.553577 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.032467    0.000046    0.553623 v output32/A (sg13g2_buf_2)
     1    0.052254    0.088752    0.135111    0.688734 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088753    0.000411    0.689145 v sine_out[5] (out)
                                              0.689145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689145   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539145   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000116    0.455893 v _136_/B (sg13g2_nand2b_2)
     4    0.016199    0.045354    0.051093    0.506986 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045355    0.000105    0.507091 ^ _279_/A (sg13g2_nor2_1)
     1    0.006235    0.033816    0.047813    0.554904 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.033816    0.000057    0.554962 v output34/A (sg13g2_buf_2)
     1    0.052167    0.088628    0.135675    0.690637 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088629    0.000393    0.691030 v sine_out[7] (out)
                                              0.691030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.691030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541030   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031180    0.000577    0.403216 ^ _130_/B (sg13g2_nor2_1)
     2    0.011942    0.044811    0.052561    0.455777 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044811    0.000116    0.455893 v _136_/B (sg13g2_nand2b_2)
     4    0.016199    0.045354    0.051093    0.506986 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045355    0.000111    0.507097 ^ _276_/A (sg13g2_nor2_1)
     1    0.006377    0.034200    0.048184    0.555280 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.034200    0.000060    0.555340 v output31/A (sg13g2_buf_2)
     1    0.052328    0.088878    0.136020    0.691360 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088879    0.000425    0.691786 v sine_out[4] (out)
                                              0.691786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.691786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541786   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047315    0.059215    0.451145 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047315    0.000060    0.451205 v _169_/A (sg13g2_nand2_1)
     1    0.004520    0.033173    0.041770    0.492976 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.033173    0.000019    0.492995 ^ _170_/B (sg13g2_nand2_1)
     1    0.005391    0.042235    0.058349    0.551344 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.042235    0.000042    0.551386 v output20/A (sg13g2_buf_2)
     1    0.052675    0.089466    0.140236    0.691622 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.089467    0.000495    0.692117 v sine_out[24] (out)
                                              0.692117   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692117   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542117   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.390837 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.468189 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000074    0.468263 ^ _135_/B (sg13g2_nor2_1)
     1    0.003561    0.020298    0.031150    0.499413 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.020298    0.000008    0.499421 v _174_/A (sg13g2_nand2_1)
     1    0.003404    0.024218    0.030110    0.529531 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024218    0.000004    0.529535 ^ _175_/B (sg13g2_nand2_1)
     1    0.003802    0.033023    0.048589    0.578124 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033023    0.000014    0.578139 v output22/A (sg13g2_buf_2)
     1    0.053334    0.090411    0.136461    0.714599 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.090413    0.000610    0.715209 v sine_out[26] (out)
                                              0.715209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.715209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565209   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037925    0.000534    0.390948 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004945    0.024600    0.063955    0.454903 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024600    0.000030    0.454933 v _179_/B (sg13g2_nand2_1)
     2    0.010572    0.054834    0.056225    0.511159 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.054835    0.000129    0.511287 ^ _180_/B (sg13g2_nand2_1)
     1    0.006390    0.049714    0.070255    0.581542 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.049714    0.000060    0.581603 v output24/A (sg13g2_buf_2)
     1    0.053290    0.090457    0.144464    0.726066 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.090460    0.000601    0.726667 v sine_out[28] (out)
                                              0.726667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.726667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576667   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047315    0.059215    0.451145 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047315    0.000088    0.451234 v _144_/A (sg13g2_nand2_1)
     2    0.008130    0.046337    0.053386    0.504619 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.046337    0.000025    0.504644 ^ _145_/B (sg13g2_nand2_1)
     1    0.008198    0.058495    0.075097    0.579741 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.058495    0.000110    0.579851 v output9/A (sg13g2_buf_2)
     1    0.052081    0.088665    0.147485    0.727336 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088665    0.000376    0.727712 v sine_out[14] (out)
                                              0.727712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.727712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577712   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000014    0.119069 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051948    0.198276    0.317345 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051948    0.000028    0.317374 ^ fanout55/A (sg13g2_buf_8)
     8    0.034945    0.031177    0.085265    0.402639 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031179    0.000491    0.403130 ^ _143_/A (sg13g2_nor2_1)
     2    0.008549    0.037700    0.047841    0.450972 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.037700    0.000020    0.450992 v _147_/A (sg13g2_nand2_1)
     2    0.010401    0.053347    0.056948    0.507939 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053347    0.000114    0.508053 ^ _149_/B (sg13g2_nand2_1)
     1    0.008986    0.063417    0.081124    0.589176 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.063417    0.000134    0.589311 v output10/A (sg13g2_buf_2)
     1    0.052037    0.088632    0.149814    0.739125 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088632    0.000367    0.739492 v sine_out[15] (out)
                                              0.739492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.739492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.589492   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.390837 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.468189 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000050    0.468239 ^ _183_/A (sg13g2_and2_1)
     2    0.006747    0.041220    0.088379    0.556618 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041220    0.000007    0.556625 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003164    0.027242    0.061448    0.618072 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.027242    0.000006    0.618078 v output25/A (sg13g2_buf_2)
     1    0.053334    0.090372    0.133674    0.751752 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090374    0.000610    0.752362 v sine_out[29] (out)
                                              0.752362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602362   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181861    0.300926 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.300941 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.390414 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.390837 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.468189 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000050    0.468239 ^ _183_/A (sg13g2_and2_1)
     2    0.006747    0.041220    0.088379    0.556618 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041220    0.000006    0.556623 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003906    0.029139    0.060715    0.617338 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029139    0.000015    0.617354 v output27/A (sg13g2_buf_2)
     1    0.053484    0.090614    0.134741    0.752094 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.090617    0.000636    0.752730 v sine_out[30] (out)
                                              0.752730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602730   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047315    0.059215    0.451145 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047315    0.000140    0.451286 v _152_/B (sg13g2_nor2_2)
     4    0.018928    0.092693    0.097160    0.548445 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.092693    0.000077    0.548522 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.002916    0.027232    0.079862    0.628385 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027232    0.000004    0.628388 v output18/A (sg13g2_buf_2)
     1    0.052588    0.089230    0.132919    0.761307 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.089231    0.000477    0.761784 v sine_out[22] (out)
                                              0.761784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.761784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611784   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017729    0.022240    0.064246    0.119055 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022240    0.000009    0.119065 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175332    0.294397 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037098    0.000014    0.294411 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.382918 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.383330 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.463908 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000057    0.463966 v _150_/B (sg13g2_and2_1)
     3    0.010480    0.041957    0.089252    0.553218 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041957    0.000013    0.553230 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003445    0.043193    0.069224    0.622455 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.043193    0.000008    0.622463 ^ output17/A (sg13g2_buf_2)
     1    0.052514    0.113505    0.146054    0.768517 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.113505    0.000463    0.768979 ^ sine_out[21] (out)
                                              0.768979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618979   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009261    0.037117    0.176473    0.295936 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037117    0.000027    0.295964 v fanout71/A (sg13g2_buf_8)
     8    0.047010    0.032346    0.087963    0.383927 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.032348    0.000273    0.384200 v fanout70/A (sg13g2_buf_8)
     8    0.034019    0.027831    0.081193    0.465392 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027831    0.000159    0.465551 v _146_/B1 (sg13g2_o21ai_1)
     4    0.018009    0.096920    0.089732    0.555283 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.096920    0.000030    0.555313 ^ _171_/A (sg13g2_nand2_1)
     1    0.005543    0.049454    0.075837    0.631150 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.049454    0.000042    0.631192 v _172_/B (sg13g2_nand2_1)
     1    0.004754    0.035998    0.048504    0.679696 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035998    0.000029    0.679724 ^ output21/A (sg13g2_buf_2)
     1    0.053290    0.115057    0.143500    0.823224 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115058    0.000601    0.823825 ^ sine_out[25] (out)
                                              0.823825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.823825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673825   slack (MET)



