library IEEE;use IEEE.STD_LOGIC_1164.ALL;use IEEE.STD_LOGIC_ARITH.ALL;use IEEE.STD_LOGIC_UNSIGNED.ALL;entity divider is    Port (        CLK : in STD_LOGIC;        A, B : in STD_LOGIC_VECTOR (3 downto 0);        Q, R : out STD_LOGIC_VECTOR (3 downto 0)    );end divider;architecture behavioral of divider is    signal Atemp, Btemp : STD_LOGIC_VECTOR (3 downto 0);    signal Qtemp : STD_LOGIC_VECTOR (3 downto 0) := "0000";    signal Rtemp : STD_LOGIC_VECTOR (3 downto 0) := "0000";begin    process(CLK)    begin        if rising_edge(CLK) then            Atemp <= A;            Btemp <= B;            if Atemp >= Btemp then                Atemp <= Atemp - Btemp;                Qtemp <= Qtemp + '1';            else                Rtemp <= Atemp;            end if;        end if;    end process;    Q <= Qtemp;    R <= Rtemp;end behavioral;