

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Thu Mar  3 10:29:22 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        divcore
* Solution:       solution1
* Product family: spartan3e
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      6.75|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   58|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   55|   55|        38|          2|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+------+----------+
|       Name      | BRAM_18K|  FF  |  LUT | MULT18x18|
+-----------------+---------+------+------+----------+
|DSP              |        -|     -|     -|         -|
|Expression       |        -|     0|     9|         -|
|FIFO             |        -|     -|     -|         -|
|Instance         |        -|  2272|  2272|         -|
|Memory           |        -|     -|     -|         -|
|Multiplexer      |        -|     -|    11|         -|
|Register         |        -|    64|     1|         -|
+-----------------+---------+------+------+----------+
|Total            |        0|  2336|  2293|         0|
+-----------------+---------+------+------+----------+
|Available        |       20|  9312|  9312|        20|
+-----------------+---------+------+------+----------+
|Utilization (%)  |        0|    25|    24|         0|
+-----------------+---------+------+------+----------+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+-------+------+------+
    |             Instance             |             Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-------------------------------+---------+-------+------+------+
    |toplevel_udiv_32ns_32ns_32_36_U1  |toplevel_udiv_32ns_32ns_32_36  |        0|      0|  2272|  2272|
    +----------------------------------+-------------------------------+---------+-------+------+------+
    |Total                             |                               |        0|      0|  2272|  2272|
    +----------------------------------+-------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_80_p2       |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_115     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_38      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_74_p2  |   icmp   |      0|  0|   3|           4|           4|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|   9|          10|           7|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   2|          5|    1|          5|
    |ap_reg_ppiten_pp0_it18  |   1|          2|    1|          2|
    |i_phi_fu_67_p4          |   4|          2|    4|          8|
    |i_reg_63                |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  11|         11|   10|         23|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |ap_reg_ppiten_pp0_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|   0|    1|          0|
    |exitcond_reg_92         |   1|   0|    1|          0|
    |i_1_reg_96              |   4|   0|    4|          0|
    |i_reg_63                |   4|   0|    4|          0|
    |tmp_V_reg_101           |  32|   0|   32|          0|
    |exitcond_reg_92         |   0|   1|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  64|   1|   65|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|ap_rst             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|input_V_V_dout     |  in |   32|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_empty_n  |  in |    1|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_read     | out |    1|    ap_fifo   |   input_V_V  |    pointer   |
|output_V_V_din     | out |   32|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_full_n  |  in |    1|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_write   | out |    1|    ap_fifo   |  output_V_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

