
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_multiply51'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_mux_42_16_1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mux_42_16_1_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   4 design levels: td_fused_top_tdf7_l2_multiply51
Automatically selected td_fused_top_tdf7_l2_multiply51 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf7_l2_multiply51
Used module:     \td_fused_top_mux_42_16_1_1
Used module:     \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf7_l2_multiply51
Used module:     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule

2.6. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf7_l2_multiply51
Used module:     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Removing unused module `\td_fused_top_mux_42_16_1_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removed 2 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:324$22'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263 in module FPMult_16.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:620$207 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:612$201 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:604$197 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:596$191 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:588$187 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:580$181 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:572$177 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:564$171 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:556$167 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:548$161 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:540$155 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:532$149 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:524$143 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:516$134 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:508$127 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:500$125 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:492$109 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:484$105 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:476$103 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:468$101 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:400$53 in module td_fused_top_tdf7_l2_multiply51.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:388$42 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:378$39 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:368$36 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:358$33 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:348$30 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:338$27 in module td_fused_top_tdf7_l2_multiply51.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:324$22 in module td_fused_top_tdf7_l2_multiply51.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:312$7 in module td_fused_top_tdf7_l2_multiply51.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:300$3 in module td_fused_top_tdf7_l2_multiply51.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:292$1 in module td_fused_top_tdf7_l2_multiply51.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 38 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:0$257'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:797$308'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:793$307'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:786$306'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:818$262'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:0$257'.
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:731$256'.
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:663$246'.
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:620$207'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:612$201'.
     1/1: $1\l2_products_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:604$197'.
     1/1: $1\l2_products_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:596$191'.
     1/1: $1\l2_products_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:588$187'.
     1/1: $1\l2_products_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:580$181'.
     1/1: $1\l2_products_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:572$177'.
     1/1: $1\l2_products_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:564$171'.
     1/1: $1\l2_products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:556$167'.
     1/1: $1\l2_products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:548$161'.
     1/1: $1\l2_filter_data_1_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:540$155'.
     1/1: $1\l2_filter_data_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:532$149'.
     1/1: $1\l2_filter_data_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:524$143'.
     1/1: $1\l2_filter_data_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:516$134'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:508$127'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:500$125'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:492$109'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:484$105'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:476$103'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:468$101'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:462$95'.
     1/1: $0\tmp_reg_446[15:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:455$89'.
     1/2: $0\tmp_17_reg_431[5:0]
     2/2: $0\trunc_ln_reg_416[1:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:449$87'.
     1/1: $0\shl_ln_reg_402[7:2]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:440$83'.
     1/4: $0\mul_3_i_i_reg_489[15:0]
     2/4: $0\mul_2_i_i_reg_484[15:0]
     3/4: $0\mul_1_i_i_reg_479[15:0]
     4/4: $0\mul_i_i_reg_474[15:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:431$75'.
     1/4: $0\l2_filter_data_1_load_1_reg_469[15:0]
     2/4: $0\l2_filter_data_0_load_1_reg_464[15:0]
     3/4: $0\l2_filter_data_1_load_reg_459[15:0]
     4/4: $0\l2_filter_data_0_load_reg_454[15:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
     1/10: $0\tmp_17_reg_431_pp0_iter6_reg[5:0]
     2/10: $0\tmp_17_reg_431_pp0_iter5_reg[5:0]
     3/10: $0\tmp_17_reg_431_pp0_iter4_reg[5:0]
     4/10: $0\tmp_17_reg_431_pp0_iter3_reg[5:0]
     5/10: $0\tmp_17_reg_431_pp0_iter2_reg[5:0]
     6/10: $0\icmp_ln20_reg_407_pp0_iter6_reg[0:0]
     7/10: $0\icmp_ln20_reg_407_pp0_iter5_reg[0:0]
     8/10: $0\icmp_ln20_reg_407_pp0_iter4_reg[0:0]
     9/10: $0\icmp_ln20_reg_407_pp0_iter3_reg[0:0]
    10/10: $0\icmp_ln20_reg_407_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:408$69'.
     1/3: $0\tmp_17_reg_431_pp0_iter1_reg[5:0]
     2/3: $0\icmp_ln20_reg_407_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln20_reg_407[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:400$53'.
     1/1: $0\i_03_0_i_i_reg_236[7:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:388$42'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:378$39'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:368$36'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:358$33'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:348$30'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:338$27'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:324$22'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:312$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:300$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:292$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\ap_block_state1' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:663$246'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\ap_NS_fsm' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:620$207'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_products_3_we0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:612$201'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_products_3_ce0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:604$197'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_products_2_we0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:596$191'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_products_2_ce0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:588$187'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_products_1_we0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:580$181'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_products_1_ce0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:572$177'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_products_0_we0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:564$171'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_products_0_ce0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:556$167'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_filter_data_1_ce1' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:548$161'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_filter_data_1_ce0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:540$155'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_filter_data_0_ce1' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:532$149'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\l2_filter_data_0_ce0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:524$143'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\indices_23_read' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:516$134'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\indices_23_blk_n' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:508$127'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\ap_ready' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:500$125'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\ap_idle_pp0' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:492$109'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\ap_idle' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:484$105'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\ap_done' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:476$103'.
No latch inferred for signal `\td_fused_top_tdf7_l2_multiply51.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:468$101'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:797$308'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:793$307'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:786$306'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:786$306'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:818$262'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:818$262'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:818$262'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\shl_ln_reg_402 [1:0]' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:731$256'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\tmp_reg_446' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:462$95'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\trunc_ln_reg_416' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:455$89'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\tmp_17_reg_431' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:455$89'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\shl_ln_reg_402 [7:2]' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:449$87'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\mul_i_i_reg_474' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:440$83'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\mul_1_i_i_reg_479' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:440$83'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\mul_2_i_i_reg_484' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:440$83'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\mul_3_i_i_reg_489' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:440$83'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\l2_filter_data_0_load_reg_454' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:431$75'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\l2_filter_data_1_load_reg_459' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:431$75'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\l2_filter_data_0_load_1_reg_464' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:431$75'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\l2_filter_data_1_load_1_reg_469' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:431$75'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\icmp_ln20_reg_407_pp0_iter2_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\icmp_ln20_reg_407_pp0_iter3_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\icmp_ln20_reg_407_pp0_iter4_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\icmp_ln20_reg_407_pp0_iter5_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\icmp_ln20_reg_407_pp0_iter6_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\tmp_17_reg_431_pp0_iter2_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\tmp_17_reg_431_pp0_iter3_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\tmp_17_reg_431_pp0_iter4_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\tmp_17_reg_431_pp0_iter5_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\tmp_17_reg_431_pp0_iter6_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\icmp_ln20_reg_407' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:408$69'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\icmp_ln20_reg_407_pp0_iter1_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:408$69'.
  created $dff cell `$procdff$570' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\tmp_17_reg_431_pp0_iter1_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:408$69'.
  created $dff cell `$procdff$571' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\i_03_0_i_i_reg_236' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:400$53'.
  created $dff cell `$procdff$572' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:388$42'.
  created $dff cell `$procdff$573' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:378$39'.
  created $dff cell `$procdff$574' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:368$36'.
  created $dff cell `$procdff$575' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:358$33'.
  created $dff cell `$procdff$576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:348$30'.
  created $dff cell `$procdff$577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:338$27'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:324$22'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:312$7'.
  created $dff cell `$procdff$580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_done_reg' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:300$3'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_l2_multiply51.\ap_CS_fsm' using process `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:292$1'.
  created $dff cell `$procdff$582' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:797$308'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:797$308'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:793$307'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:786$306'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:786$306'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:908$263'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:818$262'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:818$262'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:0$257'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:731$256'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:663$246'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:620$207'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:620$207'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:612$201'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:612$201'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:604$197'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:604$197'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:596$191'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:596$191'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:588$187'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:588$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:580$181'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:580$181'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:572$177'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:572$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:564$171'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:564$171'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:556$167'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:556$167'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:548$161'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:548$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:540$155'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:540$155'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:532$149'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:532$149'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:524$143'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:524$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:516$134'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:516$134'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:508$127'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:508$127'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:500$125'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:500$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:492$109'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:492$109'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:484$105'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:484$105'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:476$103'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:476$103'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:468$101'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:468$101'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:462$95'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:462$95'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:455$89'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:455$89'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:449$87'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:449$87'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:440$83'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:440$83'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:431$75'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:431$75'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:416$73'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:408$69'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:408$69'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:400$53'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:400$53'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:388$42'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:388$42'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:378$39'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:378$39'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:368$36'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:368$36'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:358$33'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:358$33'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:348$30'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:348$30'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:338$27'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:338$27'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:324$22'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:324$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:312$7'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:312$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:300$3'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:300$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:292$1'.
Removing empty process `td_fused_top_tdf7_l2_multiply51.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:292$1'.
Cleaned up 59 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf7_l2_multiply51.
<suppressed ~205 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module td_fused_top_tdf7_l2_multiply51.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf7_l2_multiply51'.
<suppressed ~159 debug messages>
Removed a total of 57 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:993$265: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:993$265: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf7_l2_multiply51..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$407.
    dead port 2/2 on $mux $procmux$407.
    dead port 2/2 on $mux $procmux$352.
    dead port 2/2 on $mux $procmux$360.
    dead port 2/2 on $mux $procmux$345.
    dead port 1/2 on $mux $procmux$343.
    dead port 1/2 on $mux $procmux$479.
    dead port 2/2 on $mux $procmux$479.
Removed 8 multiplexer ports.
<suppressed ~62 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module \td_fused_top_tdf7_l2_multiply51.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `\td_fused_top_tdf7_l2_multiply51'.
<suppressed ~30 debug messages>
Removed a total of 11 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$542 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$541 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$543 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$544 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$545 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding SRST signal on $procdff$582 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$581 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$528_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$580 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$520_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$596 ($sdff) from module td_fused_top_tdf7_l2_multiply51 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$579 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$515_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$578 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$507_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$576 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$497_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$575 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$492_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$574 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$487_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$573 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$482_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$572 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$477_Y, Q = \i_03_0_i_i_reg_236).
Adding EN signal on $procdff$571 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \tmp_17_reg_431, Q = \tmp_17_reg_431_pp0_iter1_reg).
Adding EN signal on $procdff$570 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \icmp_ln20_reg_407, Q = \icmp_ln20_reg_407_pp0_iter1_reg).
Adding EN signal on $procdff$569 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v:685$254_Y, Q = \icmp_ln20_reg_407).
Adding EN signal on $procdff$558 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \l2_filter_data_1_q0, Q = \l2_filter_data_1_load_1_reg_469).
Adding EN signal on $procdff$557 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \l2_filter_data_0_q0, Q = \l2_filter_data_0_load_1_reg_464).
Adding EN signal on $procdff$556 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \l2_filter_data_1_q1, Q = \l2_filter_data_1_load_reg_459).
Adding EN signal on $procdff$555 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \l2_filter_data_0_q1, Q = \l2_filter_data_0_load_reg_454).
Adding EN signal on $procdff$554 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \grp_fu_259_p2, Q = \mul_3_i_i_reg_489).
Adding EN signal on $procdff$553 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \grp_fu_255_p2, Q = \mul_2_i_i_reg_484).
Adding SRST signal on $procdff$577 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = $procmux$502_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $procdff$552 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \grp_fu_251_p2, Q = \mul_1_i_i_reg_479).
Adding EN signal on $procdff$551 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \grp_fu_247_p2, Q = \mul_i_i_reg_474).
Adding EN signal on $procdff$550 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \indices_23_dout, Q = \shl_ln_reg_402 [7:2]).
Adding EN signal on $procdff$549 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \i_03_0_i_i_reg_236 [7:2], Q = \tmp_17_reg_431).
Adding EN signal on $procdff$548 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \i_03_0_i_i_reg_236 [6:5], Q = \trunc_ln_reg_416).
Adding EN signal on $procdff$547 ($dff) from module td_fused_top_tdf7_l2_multiply51 (D = \tmp_fu_366_p6, Q = \tmp_reg_446).
Setting constant 0-bit at position 0 on $procdff$546 ($dff) from module td_fused_top_tdf7_l2_multiply51.
Setting constant 0-bit at position 1 on $procdff$546 ($dff) from module td_fused_top_tdf7_l2_multiply51.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module \td_fused_top_tdf7_l2_multiply51..
Removed 54 unused cells and 497 unused wires.
<suppressed ~68 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf7_l2_multiply51.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf7_l2_multiply51..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf7_l2_multiply51.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf7_l2_multiply51'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf7_l2_multiply51..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf7_l2_multiply51.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           48

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_tdf7_l2_multiply51 ===

   Number of wires:                152
   Number of wire bits:            928
   Number of public wires:         113
   Number of public wire bits:     869
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     $add                           16
     $and                           13
     $dff                           35
     $dffe                         174
     $eq                            17
     $mux                           35
     $not                           11
     $or                             7
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1

=== design hierarchy ===

   td_fused_top_tdf7_l2_multiply51      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
       td_fused_top_ap_hmul_3_max_dsp_16      0
         FPMult_16                   0
           FPMult_ExecuteModule      0
           FPMult_NormalizeModule      0
           FPMult_PrepModule         0
           FPMult_RoundModule        0
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0

   Number of wires:                152
   Number of wire bits:            928
   Number of public wires:         113
   Number of public wire bits:     869
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     $add                           16
     $and                           13
     $dff                           35
     $dffe                         174
     $eq                            17
     $mux                           35
     $not                           11
     $or                             7
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1

End of script. Logfile hash: c2b4b6a9ef, CPU: user 0.19s system 0.00s, MEM: 16.17 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 2x read_verilog (0 sec), 23% 4x opt_expr (0 sec), ...
