

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_16_6_5_3_0_3u_config12_s'
================================================================
* Date:           Fri Jun 27 00:21:57 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 1.290 us | 1.290 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |      256|      256|        33|         32|          1|     8|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 35 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %h, %ImageHeight ]"   --->   Operation 43 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %h_0, -8" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 44 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 46 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %ImageHeight" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 48 [1/1] (2.18ns)   --->   "%empty_83 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 48 'read' 'empty_83' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16 } %empty_83, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 49 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16 } %empty_83, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 50 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16 } %empty_83, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 51 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 52 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 53 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 54 [1/1] (2.18ns)   --->   "%empty_84 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 54 'read' 'empty_84' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_0_V_17 = extractvalue { i16, i16, i16 } %empty_84, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 55 'extractvalue' 'tmp_data_0_V_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_1_V_16 = extractvalue { i16, i16, i16 } %empty_84, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 56 'extractvalue' 'tmp_data_1_V_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_2_V_16 = extractvalue { i16, i16, i16 } %empty_84, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 57 'extractvalue' 'tmp_data_2_V_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_17, i16 %tmp_data_1_V_16, i16 %tmp_data_2_V_16)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 58 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_17, i16 %tmp_data_1_V_16, i16 %tmp_data_2_V_16)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 59 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 60 [1/1] (2.18ns)   --->   "%empty_85 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 60 'read' 'empty_85' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_0_V_18 = extractvalue { i16, i16, i16 } %empty_85, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 61 'extractvalue' 'tmp_data_0_V_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_1_V_17 = extractvalue { i16, i16, i16 } %empty_85, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 62 'extractvalue' 'tmp_data_1_V_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_2_V_17 = extractvalue { i16, i16, i16 } %empty_85, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 63 'extractvalue' 'tmp_data_2_V_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_18, i16 %tmp_data_1_V_17, i16 %tmp_data_2_V_17)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 64 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_18, i16 %tmp_data_1_V_17, i16 %tmp_data_2_V_17)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 65 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 66 [1/1] (2.18ns)   --->   "%empty_86 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 66 'read' 'empty_86' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_0_V_19 = extractvalue { i16, i16, i16 } %empty_86, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 67 'extractvalue' 'tmp_data_0_V_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_1_V_18 = extractvalue { i16, i16, i16 } %empty_86, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 68 'extractvalue' 'tmp_data_1_V_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_2_V_18 = extractvalue { i16, i16, i16 } %empty_86, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 69 'extractvalue' 'tmp_data_2_V_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_19, i16 %tmp_data_1_V_18, i16 %tmp_data_2_V_18)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 70 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_19, i16 %tmp_data_1_V_18, i16 %tmp_data_2_V_18)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 71 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 72 [1/1] (2.18ns)   --->   "%empty_87 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 72 'read' 'empty_87' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_0_V_20 = extractvalue { i16, i16, i16 } %empty_87, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 73 'extractvalue' 'tmp_data_0_V_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_1_V_19 = extractvalue { i16, i16, i16 } %empty_87, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 74 'extractvalue' 'tmp_data_1_V_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_2_V_19 = extractvalue { i16, i16, i16 } %empty_87, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 75 'extractvalue' 'tmp_data_2_V_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_20, i16 %tmp_data_1_V_19, i16 %tmp_data_2_V_19)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 76 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 77 [1/1] (2.18ns)   --->   "%empty_88 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 77 'read' 'empty_88' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_0_V_21 = extractvalue { i16, i16, i16 } %empty_88, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 78 'extractvalue' 'tmp_data_0_V_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_data_1_V_20 = extractvalue { i16, i16, i16 } %empty_88, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 79 'extractvalue' 'tmp_data_1_V_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_2_V_20 = extractvalue { i16, i16, i16 } %empty_88, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 80 'extractvalue' 'tmp_data_2_V_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_20, i16 %tmp_data_1_V_19, i16 %tmp_data_2_V_19)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 81 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 82 [1/1] (2.18ns)   --->   "%empty_89 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 82 'read' 'empty_89' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_0_V_22 = extractvalue { i16, i16, i16 } %empty_89, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 83 'extractvalue' 'tmp_data_0_V_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_1_V_21 = extractvalue { i16, i16, i16 } %empty_89, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 84 'extractvalue' 'tmp_data_1_V_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_2_V_21 = extractvalue { i16, i16, i16 } %empty_89, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 85 'extractvalue' 'tmp_data_2_V_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_21, i16 %tmp_data_1_V_20, i16 %tmp_data_2_V_20)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 86 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 87 [1/1] (2.18ns)   --->   "%empty_90 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 87 'read' 'empty_90' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_0_V_23 = extractvalue { i16, i16, i16 } %empty_90, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 88 'extractvalue' 'tmp_data_0_V_23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_1_V_22 = extractvalue { i16, i16, i16 } %empty_90, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 89 'extractvalue' 'tmp_data_1_V_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_2_V_22 = extractvalue { i16, i16, i16 } %empty_90, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 90 'extractvalue' 'tmp_data_2_V_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_21, i16 %tmp_data_1_V_20, i16 %tmp_data_2_V_20)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 91 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 92 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_22, i16 %tmp_data_1_V_21, i16 %tmp_data_2_V_21)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 92 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 93 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_22, i16 %tmp_data_1_V_21, i16 %tmp_data_2_V_21)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 93 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_23, i16 %tmp_data_1_V_22, i16 %tmp_data_2_V_22)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 94 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_23, i16 %tmp_data_1_V_22, i16 %tmp_data_2_V_22)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 95 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 96 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 96 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 97 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 97 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 21 <SV = 20> <Delay = 2.18>
ST_21 : Operation 98 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_17, i16 %tmp_data_1_V_16, i16 %tmp_data_2_V_16)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 98 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 99 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_17, i16 %tmp_data_1_V_16, i16 %tmp_data_2_V_16)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 99 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 23 <SV = 22> <Delay = 2.18>
ST_23 : Operation 100 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_18, i16 %tmp_data_1_V_17, i16 %tmp_data_2_V_17)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 100 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 24 <SV = 23> <Delay = 2.18>
ST_24 : Operation 101 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_18, i16 %tmp_data_1_V_17, i16 %tmp_data_2_V_17)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 101 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 25 <SV = 24> <Delay = 2.18>
ST_25 : Operation 102 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_19, i16 %tmp_data_1_V_18, i16 %tmp_data_2_V_18)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 102 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 103 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_19, i16 %tmp_data_1_V_18, i16 %tmp_data_2_V_18)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 103 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 104 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_20, i16 %tmp_data_1_V_19, i16 %tmp_data_2_V_19)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 104 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 105 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_20, i16 %tmp_data_1_V_19, i16 %tmp_data_2_V_19)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 105 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 106 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_21, i16 %tmp_data_1_V_20, i16 %tmp_data_2_V_20)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 106 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 107 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_21, i16 %tmp_data_1_V_20, i16 %tmp_data_2_V_20)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 107 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 108 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_22, i16 %tmp_data_1_V_21, i16 %tmp_data_2_V_21)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 108 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 109 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_22, i16 %tmp_data_1_V_21, i16 %tmp_data_2_V_21)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 109 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 2.18>
ST_33 : Operation 110 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_23, i16 %tmp_data_1_V_22, i16 %tmp_data_2_V_22)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 110 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 34 <SV = 33> <Delay = 2.18>
ST_34 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str83) nounwind" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_34 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str83)" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 112 'specregionbegin' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_34 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_image_stream.h:17]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_34 : Operation 114 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_23, i16 %tmp_data_1_V_22, i16 %tmp_data_2_V_22)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 114 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_34 : Operation 115 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str83, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:61]   --->   Operation 115 'specregionend' 'empty_91' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_34 : Operation 116 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 116 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:62]   --->   Operation 117 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:16) [15]  (1.77 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:16) [15]  (0 ns)
	'add' operation ('h', firmware/nnet_utils/nnet_image_stream.h:16) [18]  (1.74 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [24]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [56]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [57]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [28]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [58]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [59]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [32]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [60]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [61]  (2.19 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [36]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [62]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [63]  (2.19 ns)

 <State 11>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [40]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [64]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [44]  (2.19 ns)

 <State 13>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [48]  (2.19 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [52]  (2.19 ns)

 <State 15>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [68]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [69]  (2.19 ns)

 <State 17>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [70]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [71]  (2.19 ns)

 <State 19>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [72]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [73]  (2.19 ns)

 <State 21>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [74]  (2.19 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [75]  (2.19 ns)

 <State 23>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [76]  (2.19 ns)

 <State 24>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [77]  (2.19 ns)

 <State 25>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [78]  (2.19 ns)

 <State 26>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [79]  (2.19 ns)

 <State 27>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [80]  (2.19 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [81]  (2.19 ns)

 <State 29>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [82]  (2.19 ns)

 <State 30>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [83]  (2.19 ns)

 <State 31>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [84]  (2.19 ns)

 <State 32>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [85]  (2.19 ns)

 <State 33>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [86]  (2.19 ns)

 <State 34>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [87]  (2.19 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
