Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 04 00:04:42 2023
| Host         : Telops330 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0804A/fir_00251_proc_325_isc0804A_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_isc0804A
| Device       : 7k325tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                             Instance                             |                                 Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_isc0804A                                          |                                                                 (top) |     122612 |     112003 |    2432 | 8177 | 184539 |    342 |    121 |          439 |
|   (fir_00251_proc_isc0804A)                                      |                                                                 (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                            |                                                    fir_00251_proc_acq |      91563 |      82194 |    2432 | 6937 | 144649 |    294 |     80 |          165 |
|     (ACQ)                                                        |                                                    fir_00251_proc_acq |         48 |         48 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                           |                                                            bd_wrapper |      30316 |      26784 |    2372 | 1160 |  30733 |     40 |      4 |            5 |
|       (BD)                                                       |                                                            bd_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MIG_2DDR.core_wrapper_i                                    |                                                          core_wrapper |      30316 |      26784 |    2372 | 1160 |  30733 |     40 |      4 |            5 |
|         (MIG_2DDR.core_wrapper_i)                                |                                                          core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                                   |                                                                  core |      30316 |      26784 |    2372 | 1160 |  30733 |     40 |      4 |            5 |
|           (core_i)                                               |                                                                  core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           FlashReset_0                                           |                                                   core_FlashReset_0_0 |        110 |        110 |       0 |    0 |    113 |      0 |      0 |            0 |
|           GND                                                    |                                                            core_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                                    |                                                        MCU_imp_N4RJ0G |       2961 |       2654 |     128 |  179 |   2863 |     26 |      0 |            5 |
|           MIG_Calibration                                        |                                           MIG_Calibration_imp_150VYJW |      13611 |      11289 |    1712 |  610 |  15591 |     14 |      4 |            0 |
|           MIG_Code                                               |                                                   MIG_Code_imp_7OFRL4 |       7201 |       6434 |     516 |  251 |   6450 |      0 |      0 |            0 |
|           axi_gpio_0                                             |                                                     core_axi_gpio_0_0 |         49 |         49 |       0 |    0 |    105 |      0 |      0 |            0 |
|           axi_gps_uart                                           |                                                   core_axi_gps_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_interconnect_0                                     |                                             core_axi_interconnect_0_1 |        173 |        173 |       0 |    0 |    118 |      0 |      0 |            0 |
|           axi_lens_uart                                          |                                                  core_axi_lens_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_ndf_uart                                           |                                                   core_axi_ndf_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_peripheral                                         |                                             axi_peripheral_imp_F8WIQG |       2173 |       2173 |       0 |    0 |   1458 |      0 |      0 |            0 |
|           axi_quad_spi_0                                         |                                                 core_axi_quad_spi_0_0 |        369 |        351 |      16 |    2 |    572 |      0 |      0 |            0 |
|           axi_timer_0                                            |                                                    core_axi_timer_0_0 |        283 |        283 |       0 |    0 |    216 |      0 |      0 |            0 |
|           axi_usb_uart                                           |                                                   core_axi_usb_uart_0 |        340 |        327 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clink_uart                                             |                                                     core_clink_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clk_wiz_1                                              |                                                      core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                       |                                               core_fpga_output_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           fw_uart                                                |                                                        core_fw_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           intr_concact                                           |                                                   core_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                               |                                                       core_oem_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           pleora_uart                                            |                                                    core_pleora_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           power_management                                       |                                               core_power_management_0 |         51 |         51 |       0 |    0 |    116 |      0 |      0 |            0 |
|           proc_sys_reset_1                                       |                                               core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     31 |      0 |      0 |            0 |
|           xadc_wiz_1                                             |                                                     core_xadc_wiz_1_0 |        277 |        277 |       0 |    0 |    364 |      0 |      0 |            0 |
|     BULK_USART                                                   |                                                                 USART |        502 |        502 |       0 |    0 |    653 |      2 |      0 |            0 |
|       (BULK_USART)                                               |                                                                 USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                              USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                        |                                                            RX_COUNTER |         51 |         51 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                            RX_COUNTER |         50 |         50 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                      |                                                        double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                        sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                                                            usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                     |                                         usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                        usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                                     |                                                        usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                                       |                                                        sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                         USART_TO_AXIS |         55 |         55 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                     |                                                         USART_TO_AXIS |         54 |         54 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                        sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                       t_axi4_stream32_fifo__xdcDup__1 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                        t_axi4_stream32_afifo_d512_HD2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                     |                 t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_HD3 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U6                                                         |                                                         AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                     |                                                         AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                        sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                  t_axi4_stream32_fifo |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         (U7)                                                     |                                                  t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                            t_axi4_stream32_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                     |                     t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U8                                                         |                                                              USART_RX |         22 |         22 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                     |                                                              USART_RX |         21 |         21 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                        sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                            Usart_Ctrl |         52 |         52 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U9)                                                     |                                                            Usart_Ctrl |         35 |         35 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0A                                                      |                                                        sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                                        double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                        double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                        double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                         gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U2B                                                      |                                                        double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                                      |                                                 double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                      |                                                         gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                      |                                                         gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                      |                                                         gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                        |                                                           calibration |      47916 |      42513 |       0 | 5403 |  92579 |    209 |     58 |          145 |
|       (CALIB)                                                    |                                                           calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                         axis64_sw_2_1 |         72 |         72 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U1)                                                     |                                                         axis64_sw_2_1 |         72 |         72 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                    axis64_auto_sw_2_1 |         43 |         43 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U10)                                                    |                                                    axis64_auto_sw_2_1 |         43 |         43 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                               t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|         (U11)                                                    |                               t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                        fwft_sfifo_wr66_rd66_d512_HD58 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                 fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U12                                                        |                                                 axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U12)                                                    |                                                 axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                               t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U14)                                                    |                               t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                        fwft_sfifo_wr66_rd66_d512_HD81 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                 fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2_HD82 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U15                                                        |                                          t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U15)                                                    |                                          t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                             fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                      fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U17                                                        |                                                    calibration_common |       1684 |       1684 |       0 |    0 |   7848 |      0 |      1 |            1 |
|         (U17)                                                    |                                                    calibration_common |         37 |         37 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                                   |                                                          calib_config |        192 |        192 |       0 |    0 |   4062 |      0 |      0 |            0 |
|           (CONFIG)                                               |                                                          calib_config |        186 |        186 |       0 |    0 |   4040 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                          |                                            gh_stretch__parameterized4 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done_clkCal                                       |                                                       double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_done_clkMB                                        |                                                       double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                              |                                                       double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkCal                                     |                                                       double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkData                                    |                                                       double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_nlc_lut_switch_clkCal                             |                                                       double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_rqc_lut_switch_clkCal                             |                                                       double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                      |                                                       calib_param_ram |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                     |                                    calib_param_ram_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                      |                                                       calib_block_sel |        911 |        911 |       0 |    0 |   2144 |      0 |      0 |            0 |
|           (SEL)                                                  |                                                       calib_block_sel |        910 |        910 |       0 |    0 |   2142 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                      |                                                 calib_param_sequencer |        109 |        109 |       0 |    0 |    994 |      0 |      0 |            0 |
|           (SEQ)                                                  |                                                 calib_param_sequencer |        108 |        108 |       0 |    0 |    990 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_extracted_info_valid                              |                                                       double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                   calib_fast_hder_gen |        118 |        118 |       0 |    0 |    273 |      0 |      0 |            0 |
|           (U1)                                                   |                                                   calib_fast_hder_gen |        118 |        118 |       0 |    0 |    271 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                       ddr_aoi_add_gen |        103 |        103 |       0 |    0 |    204 |      0 |      0 |            1 |
|           (U2)                                                   |                                                       ddr_aoi_add_gen |        103 |        103 |       0 |    0 |    202 |      0 |      0 |            1 |
|           U1                                                     |                                                       sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                      |                                                      calib_status_gen |        210 |        210 |       0 |    0 |    165 |      0 |      0 |            0 |
|           (U36)                                                  |                                                      calib_status_gen |        210 |        210 |       0 |    0 |    163 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                      |                                                   axil32_to_native__3 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U47)                                                  |                                                   axil32_to_native__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                       sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                        |                                                                   AEC |        537 |        537 |       0 |    0 |    911 |      4 |      0 |            0 |
|         (U19)                                                    |                                                                   AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                                              AEC_Ctrl |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|           (U2)                                                   |                                                              AEC_Ctrl |        112 |        112 |       0 |    0 |    108 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                    |                                                       double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                            gh_stretch__parameterized8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U3                                                       |                                                            AEC_CUMSUM |        133 |        133 |       0 |    0 |    298 |      0 |      0 |            0 |
|           (U3)                                                   |                                                            AEC_CUMSUM |        133 |        133 |       0 |    0 |    292 |      0 |      0 |            0 |
|           U0                                                     |                                                        double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                       double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_data_gen                                        |                                                       sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                             histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                     |                     histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|         U5                                                       |                                                 aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U5)                                                   |                                                 aec_decimator_wrapper |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1                                                     |                                                             decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|       U22                                                        |                                             axis64_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                               ip_axis64_fanout2_HD105 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                         ip_axis64_fanout2_top_ip_axis64_fanout2_HD106 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                        |                                                   badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                                    |                                                   badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                                        sync_resetn__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                        |                                                badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                                        sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                                 axis64_hder_extractor |         34 |         34 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U27)                                                    |                                                 axis64_hder_extractor |         34 |         34 |       0 |    0 |    108 |      0 |      0 |            0 |
|         r0                                                       |                                                       sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                         axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U29)                                                    |                                                         axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U30                                                        |                                                 axis_lut_core_a32_d32 |        279 |        279 |       0 |    0 |    387 |     16 |      3 |            0 |
|         (U30)                                                    |                                                 axis_lut_core_a32_d32 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                   axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                                   axil32_to_native__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                       sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                 native_to_axis32__110 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                                 native_to_axis32__110 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |                                  t_axi4_stream32_fifo__parameterized2 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U12)                                                  |                                  t_axi4_stream32_fifo__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                             t_axi4_stream32_sfifo_d16 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U13                                                      |                                         axis32_tuser_merge__xdcDup__1 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                  |                                         axis32_tuser_merge__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                     fwft_sfifo_w8_d16 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                      |                                         axis32_tuser_merge__xdcDup__2 |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                         axis32_tuser_merge__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                              fwft_sfifo_w8_d16_HD1333 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                       |                                                   axis32_to_native__3 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U2)                                                   |                                                   axis32_to_native__3 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                      native_to_axis32 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                   |                                                      native_to_axis32 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                           tdp_ram_w32 |         92 |         92 |       0 |    0 |     88 |     14 |      1 |            0 |
|           (U4)                                                   |                                                           tdp_ram_w32 |         17 |         17 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                       sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a14.U3                                             |                                                    tdp_ram_w32_d16384 |         75 |         75 |       0 |    0 |     11 |     14 |      1 |            0 |
|         U6                                                       |                                  t_axi4_stream32_fifo__parameterized4 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U6)                                                   |                                  t_axi4_stream32_fifo__parameterized4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                       t_axi4_stream32_sfifo_d16_HD145 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U8                                                       |                                                     LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                                      axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U9)                                                   |                                                      axis32_to_native |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                                        |                                 axis_lut_core_a32_d32__parameterized1 |        357 |        357 |       0 |    0 |    395 |     31 |      2 |            0 |
|         (U31)                                                    |                                 axis_lut_core_a32_d32__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                   axil32_to_native__1 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                                   axil32_to_native__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                        sync_reset__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                  native_to_axis32__26 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                                  native_to_axis32__26 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                        sync_reset__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |                                  t_axi4_stream32_fifo__parameterized6 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U12)                                                  |                                  t_axi4_stream32_fifo__parameterized6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                       t_axi4_stream32_sfifo_d16_HD177 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U13                                                      |                                         axis32_tuser_merge__xdcDup__3 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                  |                                         axis32_tuser_merge__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_reset__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                              fwft_sfifo_w8_d16_HD1373 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                      |                                                    axis32_tuser_merge |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                                    axis32_tuser_merge |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_reset__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                              fwft_sfifo_w8_d16_HD1353 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                       |                                                   axis32_to_native__1 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                   axis32_to_native__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                        sync_reset__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                  native_to_axis32__27 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                   |                                                  native_to_axis32__27 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                        sync_reset__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                           tdp_ram_w32__parameterized1 |        169 |        169 |       0 |    0 |     94 |     29 |      0 |            0 |
|           (U4)                                                   |                                           tdp_ram_w32__parameterized1 |         19 |         19 |       0 |    0 |     75 |      0 |      0 |            0 |
|           U1A                                                    |                                                        sync_reset__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                        sync_reset__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a15.U5                                             |                                                    tdp_ram_w32_d32768 |        150 |        150 |       0 |    0 |     15 |     29 |      0 |            0 |
|         U6                                                       |                                  t_axi4_stream32_fifo__parameterized8 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U6)                                                   |                                  t_axi4_stream32_fifo__parameterized8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                       t_axi4_stream32_sfifo_d16_HD209 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U8                                                       |                                                  LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                                   axis32_to_native__2 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U9)                                                   |                                                   axis32_to_native__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                        sync_reset__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                    axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U7)                                                     |                                                    axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_0                                         |                                           calibration_core__xdcDup__1 |      22146 |      19388 |       0 | 2758 |  41170 |     76 |     26 |           72 |
|         (gen_cal_2ch.CORE_0)                                     |                                           calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                        FCC__xdcDup__1 |        998 |        829 |       0 |  169 |   1973 |      3 |      3 |            6 |
|           (U1)                                                   |                                                        FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                             fp32_axis_mult__xdcDup__1 |        192 |        145 |       0 |   47 |    411 |      0 |      0 |            2 |
|           U14                                                    |                                           param_fifo_block__xdcDup__1 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U2                                                     |                                             fp32_axis_mult__xdcDup__2 |        191 |        144 |       0 |   47 |    411 |      0 |      0 |            2 |
|           U3                                                     |                                             fp32_axis_mult__xdcDup__3 |        181 |        135 |       0 |   46 |    381 |      0 |      0 |            2 |
|           U4                                                     |                      t_axi4_stream32_fifo__parameterized12__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U5                                                     |                                                 native_to_axis32__108 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                     |                           param_fifo_block__parameterized1__xdcDup__1 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U7                                                     |                                            axis_fi32tofp32__xdcDup__1 |        220 |        191 |       0 |   29 |    365 |      0 |      0 |            0 |
|         U10                                                      |                                                        axis32_hole__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                                        axis32_hole__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                            axis_fi32tofp32__parameterized1__xdcDup__1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis_fi32tofp32_HD9206 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                                      |                                                      ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                  |                                                      ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                 ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                                 native_to_axis32__100 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                     |                                                 native_to_axis32__101 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                     |                                                 native_to_axis32__102 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                     |                                                 native_to_axis32__103 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                     |                                                 native_to_axis32__104 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                     |                                                 native_to_axis32__105 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                     |                                                       native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                      |                                            axis_fi32tofp32__xdcDup__2 |        220 |        191 |       0 |   29 |    377 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis_fi32tofp32_HD9271 |        220 |        191 |       0 |   29 |    377 |      0 |      0 |            0 |
|         U15                                                      |                                       t_axi4_stream16_fifo__xdcDup__1 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           (U15)                                                  |                                       t_axi4_stream16_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                |                                      t_axi4_stream16_sfifo_d16_HD9337 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|         U16                                                      |                           param_fifo_block__parameterized3__xdcDup__1 |         91 |         91 |       0 |    0 |    158 |      1 |      2 |            0 |
|           (U16)                                                  |                           param_fifo_block__parameterized3__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                  native_to_axis32__99 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                                     |                      t_axi4_stream32_fifo__parameterized16__xdcDup__1 |         61 |         61 |       0 |    0 |     86 |      1 |      1 |            0 |
|           U6                                                     |                                                       sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           param_fifo                                             |                                             fwft_sfifo_w32_d16_HD5290 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U17                                                      |                                            axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                  ip_axis16_reg_HD9375 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                      |                                            axis16_reg_wrap__xdcDup__2 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                  ip_axis16_reg_HD9378 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U19                                                      |                                        t_axi4_stream8_fifo__xdcDup__1 |         68 |         68 |       0 |    0 |     90 |      0 |      1 |            0 |
|           (U19)                                                  |                                        t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                     t_axi4_stream8_sfifo_d2048_HD9382 |         67 |         67 |       0 |    0 |     90 |      0 |      1 |            0 |
|         U2                                                       |                                                        FSU__xdcDup__1 |       3802 |       3275 |       0 |  527 |   7110 |     10 |      7 |           14 |
|           U1                                                     |                                         fp32_axis_subtract__xdcDup__1 |        296 |        249 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U10                                                    |                      t_axi4_stream32_fifo__parameterized18__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U11                                                    |                                           param_fifo_block__xdcDup__2 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U12                                                    |                                           param_fifo_block__xdcDup__3 |         76 |         76 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U13                                                    |                           param_fifo_block__parameterized7__xdcDup__1 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U14                                                    |                                              fp32_axis_add__xdcDup__1 |        293 |        246 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U15                                                    |                            axis_fi32tofp32__parameterized4__xdcDup__1 |        166 |        137 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                                    |                            axis_fi32tofp32__parameterized6__xdcDup__1 |        218 |        189 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                                    |                                              fp32_axis_add__xdcDup__2 |        293 |        246 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U19                                                    |                                             fp32_axis_mult__xdcDup__4 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U2                                                     |                      t_axi4_stream32_fifo__parameterized22__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U22                                                    |                                             fp32_axis_mult__xdcDup__5 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U24                                                    |                                             fp32_axis_mult__xdcDup__6 |        187 |        142 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U25                                                    |                            axis_fi32tofp32__parameterized8__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                     |                                           fp32_axis_divide__xdcDup__1 |        930 |        817 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           U4                                                     |                                             fp32_axis_mult__xdcDup__7 |        199 |        149 |       0 |   50 |    435 |      0 |      0 |            2 |
|           U5                                                     |                      t_axi4_stream32_fifo__parameterized24__xdcDup__1 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U6                                                     |                                           param_fifo_block__xdcDup__4 |         77 |         77 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U7                                                     |                          param_fifo_block__parameterized10__xdcDup__1 |         93 |         93 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U8                                                     |                      t_axi4_stream32_fifo__parameterized28__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U9                                                     |                      t_axi4_stream32_fifo__parameterized30__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|         U20                                                      |                                                        pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                  |                                                        pixel_bpr_flag |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                    axis_sync_flow__17 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                            axis_fp32tofi32__xdcDup__1 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                       axis_fp32tofi32round__xdcDup__1 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|         U23                                                      |                                                        axis_fi32tou16 |         30 |         30 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U23)                                                  |                                                        axis_fi32tou16 |         30 |         30 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                                     pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                                     pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                                           axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                             axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis32_fanout2_HD17339 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                                         axis32_sw_3_1 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                                         axis32_sw_3_1 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                            axis_fp32tofi32__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                       axis_fp32tofi32round__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                                        NLC__xdcDup__1 |       7748 |       6771 |       0 |  977 |  14487 |     32 |      6 |           28 |
|           (U3)                                                   |                                                        NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                             |                                           param_fifo_block__xdcDup__5 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           POW2_M_EXP                                             |                                           param_fifo_block__xdcDup__6 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           RANGE_OFF                                              |                          param_fifo_block__parameterized14__xdcDup__1 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U1                                                     |                                         fp32_axis_subtract__xdcDup__2 |        296 |        249 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U10                                                    |                                             fp32_axis_mult__xdcDup__8 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U11                                                    |                      t_axi4_stream32_fifo__parameterized34__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U12                                                    |                      t_axi4_stream32_fifo__parameterized36__xdcDup__1 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U13                                                    |                      t_axi4_stream32_fifo__parameterized38__xdcDup__1 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U14                                                    |                                           param_fifo_block__xdcDup__7 |         76 |         76 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U15                                                    |                                          axis_lut_X_to_ADD__xdcDup__1 |       3223 |       2893 |       0 |  330 |   5882 |     18 |      0 |           10 |
|           U16                                                    |                                             axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                           axis_fi32tofp32__parameterized16__xdcDup__1 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                    |                           axis_fi32tofp32__parameterized18__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                     |                                              fp32_axis_add__xdcDup__4 |        285 |        242 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U22                                                    |                                                   pixel_negative_flag |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U23                                                    |                                            fp32_axis_mult__xdcDup__11 |        190 |        144 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U26                                                    |                                            fp32_axis_mult__xdcDup__12 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U27                                                    |                                            fp32_axis_mult__xdcDup__13 |        187 |        141 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U3                                                     |                                           fp32_axis_divide__xdcDup__2 |        929 |        816 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           U4                                                     |                      t_axi4_stream32_fifo__parameterized74__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                     |                                             axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                         fp32_axis_subtract__xdcDup__5 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U7                                                     |                                              fp32_axis_add__xdcDup__5 |        293 |        246 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U8                                                     |                                            fp32_axis_mult__xdcDup__14 |        196 |        146 |       0 |   50 |    435 |      0 |      0 |            2 |
|           U9                                                     |                      t_axi4_stream32_fifo__parameterized76__xdcDup__1 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           Xi_fifo                                                |                      t_axi4_stream32_fifo__parameterized78__xdcDup__1 |         52 |         52 |       0 |    0 |     78 |      1 |      0 |            0 |
|           data_fifo                                              |                      t_axi4_stream32_fifo__parameterized80__xdcDup__1 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                       |                           axis_fi32tofp32__parameterized20__xdcDup__1 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                        |                                           param_fifo_block__xdcDup__8 |         76 |         76 |       0 |    0 |    142 |      1 |      1 |            0 |
|           range_fixtofp32                                        |                           axis_fi32tofp32__parameterized22__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                      |                                        axis_fi32tou16__parameterized1 |         29 |         29 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                                        axis_fi32tou16__parameterized1 |         29 |         29 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__155 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                                        pixel_bad_repl |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U31)                                                  |                                                        pixel_bad_repl |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                                        gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                            fp32_axis_mult__xdcDup__15 |        194 |        144 |       0 |   50 |    418 |      0 |      0 |            2 |
|           (U34)                                                  |                                            fp32_axis_mult__xdcDup__15 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                     |                                              ip_fp32_axis_mult_HD4454 |        187 |        137 |       0 |   50 |    415 |      0 |      0 |            2 |
|         U35                                                      |                                                 native_to_axis32__109 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                  |                                                 native_to_axis32__109 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                                 pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                  |                                                 pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                    axis_sync_flow__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                       |                                                        RQC__xdcDup__1 |       5710 |       5004 |       0 |  706 |  10632 |     25 |      3 |           20 |
|           (U4)                                                   |                                                        RQC__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                           param_fifo_block__xdcDup__9 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U10                                                    |                          param_fifo_block__parameterized19__xdcDup__1 |         94 |         94 |       0 |    0 |    157 |      1 |      1 |            0 |
|           U11                                                    |                      t_axi4_stream32_fifo__parameterized84__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U13                                                    |                      t_axi4_stream32_fifo__parameterized86__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U14                                                    |                                          param_fifo_block__xdcDup__10 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U15                                                    |                          axis_lut_X_to_ADD__parameterized1__xdcDup__1 |       3220 |       2892 |       0 |  328 |   5887 |     18 |      0 |           10 |
|           U16                                                    |                                            axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                           axis_fi32tofp32__parameterized26__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                    |                           axis_fi32tofp32__parameterized28__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                     |                                           fp32_axis_sqroot__xdcDup__1 |        538 |        453 |       0 |   85 |    963 |      0 |      0 |            0 |
|           U3                                                     |                                            fp32_axis_mult__xdcDup__18 |        188 |        143 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U4                                                     |                      t_axi4_stream32_fifo__parameterized98__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                     |                                            axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                         fp32_axis_subtract__xdcDup__8 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U7                                                     |                                            fp32_axis_mult__xdcDup__19 |        199 |        149 |       0 |   50 |    435 |      0 |      0 |            2 |
|           U8                                                     |                                              fp32_axis_add__xdcDup__7 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U9                                                     |                                            fp32_axis_mult__xdcDup__20 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           Xi_fifo                                                |                     t_axi4_stream32_fifo__parameterized100__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         U40                                                      |                                                 pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                                 pixel_saturation_repl |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                            axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                       axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                      |                                               param16_fifo__xdcDup__1 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           blk_param_fifo0                                        |                                          param_fifo_block__xdcDup__11 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|         U49                                                      |                     t_axi4_stream32_fifo__parameterized102__xdcDup__1 |         43 |         43 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                      t_axi4_stream32_sfifo_d64_HD6533 |         43 |         43 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                                       |                                                        CFF__xdcDup__1 |       1396 |       1251 |       0 |  145 |   2531 |      3 |      2 |            2 |
|           (U5)                                                   |                                                        CFF__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                          param_fifo_block__parameterized23__xdcDup__1 |         84 |         84 |       0 |    0 |    150 |      1 |      1 |            0 |
|           U14                                                    |                                          param_fifo_block__xdcDup__12 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U4                                                     |                     t_axi4_stream32_fifo__parameterized106__xdcDup__1 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U6                                                     |                                         fp32_axis_subtract__xdcDup__9 |        288 |        244 |       0 |   44 |    553 |      0 |      0 |            2 |
|           U9                                                     |                                           fp32_axis_divide__xdcDup__3 |        911 |        810 |       0 |  101 |   1624 |      0 |      0 |            0 |
|         U55                                                      |                                                        gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                            axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                   |                                            axis32_fanout2__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis32_fanout2_HD17342 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                            axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                   |                                            axis32_fanout2__xdcDup__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis32_fanout2_HD17345 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                           fp32_axis_divide__xdcDup__4 |        928 |        815 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           (U9)                                                   |                                           fp32_axis_divide__xdcDup__4 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                     |                                           ip_fp32_axis_divide_HD16154 |        921 |        808 |       0 |  113 |   1643 |      0 |      0 |            0 |
|         data_fifo                                                |                     t_axi4_stream32_fifo__parameterized108__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                      t_axi4_stream32_sfifo_d64_HD6565 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|       gen_cal_2ch.CORE_1                                         |                                                      calibration_core |      21925 |      19271 |       0 | 2654 |  40753 |     76 |     26 |           72 |
|         (gen_cal_2ch.CORE_1)                                     |                                                      calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                   FCC |        982 |        816 |       0 |  166 |   1931 |      3 |      3 |            6 |
|           (U1)                                                   |                                                                   FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                            fp32_axis_mult__xdcDup__21 |        183 |        137 |       0 |   46 |    391 |      0 |      0 |            2 |
|           U14                                                    |                                          param_fifo_block__xdcDup__13 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U2                                                     |                                            fp32_axis_mult__xdcDup__22 |        184 |        138 |       0 |   46 |    391 |      0 |      0 |            2 |
|           U3                                                     |                                            fp32_axis_mult__xdcDup__23 |        181 |        136 |       0 |   45 |    381 |      0 |      0 |            2 |
|           U4                                                     |                                 t_axi4_stream32_fifo__parameterized12 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U5                                                     |                                                  native_to_axis32__67 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                     |                                      param_fifo_block__parameterized1 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U7                                                     |                                            axis_fi32tofp32__xdcDup__3 |        220 |        191 |       0 |   29 |    365 |      0 |      0 |            0 |
|         U10                                                      |                                                        axis32_hole__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                                        axis32_hole__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                                       axis_fi32tofp32__parameterized1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis_fi32tofp32_HD8101 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                                      |                                                   ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                  |                                                   ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                              ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                                  native_to_axis32__59 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                     |                                                  native_to_axis32__60 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                     |                                                  native_to_axis32__61 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                     |                                                  native_to_axis32__62 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                     |                                                  native_to_axis32__63 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                     |                                                  native_to_axis32__64 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                     |                                                    native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                      |                                                       axis_fi32tofp32 |        219 |        192 |       0 |   27 |    373 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis_fi32tofp32_HD8036 |        219 |        192 |       0 |   27 |    373 |      0 |      0 |            0 |
|         U15                                                      |                                                  t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           (U15)                                                  |                                                  t_axi4_stream16_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                |                                             t_axi4_stream16_sfifo_d16 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|         U16                                                      |                                      param_fifo_block__parameterized3 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           (U16)                                                  |                                      param_fifo_block__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                  native_to_axis32__58 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U4                                                     |                                 t_axi4_stream32_fifo__parameterized16 |         61 |         61 |       0 |    0 |     86 |      1 |      1 |            0 |
|           U6                                                     |                                                        sync_reset__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           param_fifo                                             |                                             fwft_sfifo_w32_d16_HD4910 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U17                                                      |                                            axis16_reg_wrap__xdcDup__3 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                  ip_axis16_reg_HD9372 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                      |                                                       axis16_reg_wrap |         15 |         15 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                                     |                                                         ip_axis16_reg |         15 |         15 |       0 |    0 |     37 |      0 |      0 |            0 |
|         U19                                                      |                                                   t_axi4_stream8_fifo |         68 |         68 |       0 |    0 |     90 |      0 |      1 |            0 |
|           (U19)                                                  |                                                   t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                            t_axi4_stream8_sfifo_d2048 |         67 |         67 |       0 |    0 |     90 |      0 |      1 |            0 |
|         U2                                                       |                                                                   FSU |       3744 |       3243 |       0 |  501 |   7013 |     10 |      7 |           14 |
|           U1                                                     |                                        fp32_axis_subtract__xdcDup__10 |        286 |        243 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U10                                                    |                                 t_axi4_stream32_fifo__parameterized18 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U11                                                    |                                          param_fifo_block__xdcDup__14 |         76 |         76 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U12                                                    |                                          param_fifo_block__xdcDup__15 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U13                                                    |                                      param_fifo_block__parameterized7 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U14                                                    |                                              fp32_axis_add__xdcDup__8 |        284 |        241 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U15                                                    |                                       axis_fi32tofp32__parameterized4 |        167 |        138 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                                    |                                       axis_fi32tofp32__parameterized6 |        218 |        189 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                                    |                                              fp32_axis_add__xdcDup__9 |        284 |        241 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U19                                                    |                                            fp32_axis_mult__xdcDup__24 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U2                                                     |                                 t_axi4_stream32_fifo__parameterized22 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U22                                                    |                                            fp32_axis_mult__xdcDup__25 |        187 |        141 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U24                                                    |                                            fp32_axis_mult__xdcDup__26 |        187 |        142 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U25                                                    |                                       axis_fi32tofp32__parameterized8 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                     |                                           fp32_axis_divide__xdcDup__5 |        912 |        809 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           U4                                                     |                                            fp32_axis_mult__xdcDup__27 |        187 |        142 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U5                                                     |                                 t_axi4_stream32_fifo__parameterized24 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U6                                                     |                                          param_fifo_block__xdcDup__16 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U7                                                     |                                     param_fifo_block__parameterized10 |         93 |         93 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U8                                                     |                                 t_axi4_stream32_fifo__parameterized28 |         52 |         52 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U9                                                     |                                 t_axi4_stream32_fifo__parameterized30 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|         U20                                                      |                                                     pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                  |                                                     pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_reset__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                     axis_sync_flow__9 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                            axis_fp32tofi32__xdcDup__4 |        199 |        193 |       0 |    6 |    310 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                       axis_fp32tofi32round__xdcDup__8 |        199 |        193 |       0 |    6 |    310 |      0 |      0 |            0 |
|         U23                                                      |                                                     axis_fi32tou16__2 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (U23)                                                  |                                                     axis_fi32tou16__2 |         29 |         29 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_reset__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                                     pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                                     pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                                        axis32_hole__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                            axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis32_fanout2_HD17297 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                                      axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                                      axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                        sync_reset__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                            axis_fp32tofi32__xdcDup__5 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                       axis_fp32tofi32round__xdcDup__9 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                                                   NLC |       7678 |       6732 |       0 |  946 |  14378 |     32 |      6 |           28 |
|           (U3)                                                   |                                                                   NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                             |                                          param_fifo_block__xdcDup__17 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           POW2_M_EXP                                             |                                          param_fifo_block__xdcDup__18 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           RANGE_OFF                                              |                                     param_fifo_block__parameterized14 |         93 |         93 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U1                                                     |                                        fp32_axis_subtract__xdcDup__11 |        286 |        243 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U10                                                    |                                            fp32_axis_mult__xdcDup__28 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U11                                                    |                                 t_axi4_stream32_fifo__parameterized34 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U12                                                    |                                 t_axi4_stream32_fifo__parameterized36 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U13                                                    |                                 t_axi4_stream32_fifo__parameterized38 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U14                                                    |                                          param_fifo_block__xdcDup__19 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U15                                                    |                                                     axis_lut_X_to_ADD |       3215 |       2887 |       0 |  328 |   5874 |     18 |      0 |           10 |
|           U16                                                    |                                            axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                      axis_fi32tofp32__parameterized16 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                    |                                      axis_fi32tofp32__parameterized18 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                     |                                             fp32_axis_add__xdcDup__11 |        281 |        240 |       0 |   41 |    557 |      0 |      0 |            2 |
|           U22                                                    |                                                pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U23                                                    |                                            fp32_axis_mult__xdcDup__31 |        189 |        143 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U26                                                    |                                            fp32_axis_mult__xdcDup__32 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U27                                                    |                                            fp32_axis_mult__xdcDup__33 |        190 |        144 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U3                                                     |                                           fp32_axis_divide__xdcDup__6 |        910 |        807 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           U4                                                     |                                 t_axi4_stream32_fifo__parameterized74 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                     |                                            axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                        fp32_axis_subtract__xdcDup__14 |        284 |        241 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U7                                                     |                                             fp32_axis_add__xdcDup__12 |        285 |        242 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U8                                                     |                                            fp32_axis_mult__xdcDup__34 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U9                                                     |                                 t_axi4_stream32_fifo__parameterized76 |         54 |         54 |       0 |    0 |     78 |      1 |      0 |            0 |
|           Xi_fifo                                                |                                 t_axi4_stream32_fifo__parameterized78 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           data_fifo                                              |                                 t_axi4_stream32_fifo__parameterized80 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                       |                                      axis_fi32tofp32__parameterized20 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                        |                                          param_fifo_block__xdcDup__20 |         76 |         76 |       0 |    0 |    141 |      1 |      1 |            0 |
|           range_fixtofp32                                        |                                      axis_fi32tofp32__parameterized22 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                      |                                     axis_fi32tou16__parameterized1__2 |         29 |         29 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                                     axis_fi32tou16__parameterized1__2 |         29 |         29 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_reset__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                                     pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U31)                                                  |                                                     pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_reset__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                                        gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                            fp32_axis_mult__xdcDup__35 |        181 |        137 |       0 |   44 |    395 |      0 |      0 |            2 |
|           (U34)                                                  |                                            fp32_axis_mult__xdcDup__35 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                              ip_fp32_axis_mult_HD2874 |        176 |        132 |       0 |   44 |    395 |      0 |      0 |            2 |
|         U35                                                      |                                                  native_to_axis32__68 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                  |                                                  native_to_axis32__68 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                     |                                                        sync_reset__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                              pixel_saturation_flag__2 |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                  |                                              pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_reset__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                     axis_sync_flow__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                       |                                                                   RQC |       5685 |       4995 |       0 |  690 |  10566 |     25 |      3 |           20 |
|           (U4)                                                   |                                                                   RQC |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                          param_fifo_block__xdcDup__21 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U10                                                    |                                     param_fifo_block__parameterized19 |         93 |         93 |       0 |    0 |    156 |      1 |      1 |            0 |
|           U11                                                    |                                 t_axi4_stream32_fifo__parameterized84 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U13                                                    |                                 t_axi4_stream32_fifo__parameterized86 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U14                                                    |                                          param_fifo_block__xdcDup__22 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U15                                                    |                                     axis_lut_X_to_ADD__parameterized1 |       3228 |       2900 |       0 |  328 |   5879 |     18 |      0 |           10 |
|           U16                                                    |                                            axis32_fanout2__xdcDup__27 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                      axis_fi32tofp32__parameterized26 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                    |                                      axis_fi32tofp32__parameterized28 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                     |                                                      fp32_axis_sqroot |        535 |        452 |       0 |   83 |    960 |      0 |      0 |            0 |
|           U3                                                     |                                            fp32_axis_mult__xdcDup__38 |        187 |        142 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U4                                                     |                                 t_axi4_stream32_fifo__parameterized98 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                     |                                            axis32_fanout2__xdcDup__28 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                        fp32_axis_subtract__xdcDup__17 |        284 |        242 |       0 |   42 |    561 |      0 |      0 |            2 |
|           U7                                                     |                                            fp32_axis_mult__xdcDup__39 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U8                                                     |                                                         fp32_axis_add |        285 |        242 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U9                                                     |                                                        fp32_axis_mult |        185 |        140 |       0 |   45 |    415 |      0 |      0 |            2 |
|           Xi_fifo                                                |                                t_axi4_stream32_fifo__parameterized100 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         U40                                                      |                                              pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                              pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                        sync_reset__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                                       axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                  axis_fp32tofi32round |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                      |                                                          param16_fifo |         74 |         74 |       0 |    0 |    141 |      1 |      1 |            0 |
|           blk_param_fifo0                                        |                                          param_fifo_block__xdcDup__23 |         74 |         74 |       0 |    0 |    141 |      1 |      1 |            0 |
|         U49                                                      |                                t_axi4_stream32_fifo__parameterized102 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                      t_axi4_stream32_sfifo_d64_HD5893 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                                       |                                                                   CFF |       1371 |       1237 |       0 |  134 |   2489 |      3 |      2 |            2 |
|           (U5)                                                   |                                                                   CFF |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                     param_fifo_block__parameterized23 |         84 |         84 |       0 |    0 |    149 |      1 |      1 |            0 |
|           U14                                                    |                                                      param_fifo_block |         74 |         74 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U4                                                     |                                t_axi4_stream32_fifo__parameterized106 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U6                                                     |                                                    fp32_axis_subtract |        280 |        237 |       0 |   43 |    537 |      0 |      0 |            2 |
|           U9                                                     |                                           fp32_axis_divide__xdcDup__7 |        894 |        803 |       0 |   91 |   1600 |      0 |      0 |            0 |
|         U55                                                      |                                                        gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                            axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                   |                                            axis32_fanout2__xdcDup__29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis32_fanout2_HD17300 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                        axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                   |                                                        axis32_fanout2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                             ip_axis32_fanout2_HD17294 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                      fp32_axis_divide |        912 |        809 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           (U9)                                                   |                                                      fp32_axis_divide |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                           ip_fp32_axis_divide_HD15222 |        904 |        801 |       0 |  103 |   1624 |      0 |      0 |            0 |
|         data_fifo                                                |                                t_axi4_stream32_fifo__parameterized108 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                      t_axi4_stream32_sfifo_d64_HD5925 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|       gen_cal_2ch.U16                                            |                                                  axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                               ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                   ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U20                                            |                               t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         93 |         93 |       0 |    0 |    227 |      1 |      0 |            0 |
|         (gen_cal_2ch.U20)                                        |                               t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                    fwft_afifo_wr34_rd68_d1024_HD17776 |         90 |         90 |       0 |    0 |    226 |      1 |      0 |            0 |
|           U0                                                     |             fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_1_2_HD17777 |         90 |         90 |       0 |    0 |    226 |      1 |      0 |            0 |
|       gen_cal_2ch.U23                                            |                                      axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                      ip_axis16_combine_axis32_HD17846 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                   |             ip_axis16_combine_axis32_axis_combiner_v1_1_9_top_HD17847 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U4                                             |                                          t_axi4_stream_wr32_rd64_fifo |         94 |         94 |       0 |    0 |    227 |      1 |      0 |            0 |
|         (gen_cal_2ch.U4)                                         |                                          t_axi4_stream_wr32_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                            fwft_afifo_wr34_rd68_d1024 |         90 |         90 |       0 |    0 |    226 |      1 |      0 |            0 |
|           U0                                                     |                     fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_1_2 |         90 |         90 |       0 |    0 |    226 |      1 |      0 |            0 |
|       gen_cal_2ch.U5                                             |                                                   axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                     ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U6                                             |                                                 axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                              ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                   |                     ip_axis16_combine_axis32_axis_combiner_v1_1_9_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U9                                             |                                          t_axi4_stream_wr64_rd32_fifo |         53 |         53 |       0 |    0 |    141 |      1 |      0 |            0 |
|         (gen_cal_2ch.U9)                                         |                                          t_axi4_stream_wr64_rd32_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr64_rd32_d16.fwft_afifo_wr68_rd34_d16_inst         |                                              fwft_afifo_wr68_rd34_d16 |         49 |         49 |       0 |    0 |    140 |      1 |      0 |            0 |
|           U0                                                     |                       fwft_afifo_wr68_rd34_d16_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    140 |      1 |      0 |            0 |
|     EHDRI                                                        |                                                        EHDRI_toplevel |        163 |        163 |       0 |    0 |    263 |      0 |      1 |            0 |
|       (EHDRI)                                                    |                                                        EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                       ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                                    ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                              ehdri_index_mem_blk_mem_gen_v8_3_4_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                         |                                                      axil32_to_native |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         (U2)                                                     |                                                      axil32_to_native |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                                       sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                            ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                     |                                                            ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                              ehdri_SM |         61 |         61 |       0 |    0 |     74 |      0 |      0 |            0 |
|         (U4)                                                     |                                                              ehdri_SM |         61 |         61 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                     |                                                    exposure_time_ctrl |        193 |        193 |       0 |    0 |    339 |      0 |      0 |            0 |
|       (EXP_CTRL)                                                 |                                                    exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                      exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                     |                                                      exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                      exp_time_manager |        135 |        135 |       0 |    0 |    105 |      0 |      0 |            0 |
|         (U2)                                                     |                                                      exp_time_manager |        135 |        135 |       0 |    0 |    101 |      0 |      0 |            0 |
|         U1A                                                      |                                                       sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                       double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                          |                                                             PWM_GEN_1 |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|       pwm0                                                       |                                                                gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm_ctrl_inst                                              |                                                              PWM_CTRL |          8 |          8 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (pwm_ctrl_inst)                                          |                                                              PWM_CTRL |          8 |          8 |       0 |    0 |     22 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                       sync_resetn__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLAGGING                                                     |                                                          flagging_top |        241 |        241 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (FLAGGING)                                                 |                                                          flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                  flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                     |                                                  flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                                       sync_reset__299 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                           flagging_SM |        186 |        186 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U3)                                                     |                                                           flagging_SM |        185 |        185 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                                       gh_edge_det__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                       double_sync__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                       double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                        |                                                            Flash_intf |        556 |        556 |       0 |    0 |    448 |      8 |      0 |            0 |
|       U1                                                         |                                                            flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                         |                                                 axi_bram_ctrl_wrapper |        177 |        177 |       0 |    0 |    180 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                                    |                                                      ip_axi_bram_ctrl |        177 |        177 |       0 |    0 |    180 |      0 |      0 |            0 |
|           U0                                                     |                                        ip_axi_bram_ctrl_axi_bram_ctrl |        177 |        177 |       0 |    0 |    180 |      0 |      0 |            0 |
|       U4                                                         |                                         blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                     |                                         blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                               |                                              ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                     |                           ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_3_4 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                         |                                                          flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                         |                                                         flash_process |        272 |        272 |       0 |    0 |    197 |      0 |      0 |            0 |
|     GATING                                                       |                                                            gating_top |        242 |        242 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (GATING)                                                   |                                                            gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                    gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                     |                                                    gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                                       sync_reset__302 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                             gating_SM |        187 |        187 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U4)                                                     |                                                             gating_SM |        186 |        186 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                                       gh_edge_det__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                       double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__301 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                       double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                       |                                                         hder_inserter |       1833 |       1833 |       0 |    0 |   4302 |     12 |     16 |            0 |
|       (HEADER)                                                   |                                                         hder_inserter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                         |                                                   hder_insert_mb_intf |        113 |        113 |       0 |    0 |    292 |      0 |      0 |            0 |
|         (U1)                                                     |                                                   hder_insert_mb_intf |         77 |         77 |       0 |    0 |    218 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                      |                                                           err_sync__1 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                      |                                                           err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                      |                                                           err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                      |                                                           err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                      |                                                           err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__5 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                      |                                                           err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                      |                                                           err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                      |                                                           err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__8 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                      |                                                           err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                        gh_stretch__parameterized12__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                    gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                                        |                                                   axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    135 |      0 |      0 |            0 |
|         (U19)                                                    |                                                   axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    133 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                           gh_stretch__parameterized10 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U2                                                         |                                                 t_axi4_stream128_fifo |         98 |         98 |       0 |    0 |    191 |      5 |      1 |            0 |
|         (U2)                                                     |                                                 t_axi4_stream128_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d1024.t_axi4_stream128_afifo_d1024_inst             |                                          t_axi4_stream128_afifo_d1024 |         96 |         96 |       0 |    0 |    190 |      5 |      1 |            0 |
|           U0                                                     |                   t_axi4_stream128_afifo_d1024_fifo_generator_v13_1_2 |         96 |         96 |       0 |    0 |    190 |      5 |      1 |            0 |
|       U20                                                        |                                       t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U20)                                                    |                                       t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                     t_axi4_lite32_w_afifo_d16_HD17854 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                     |              t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD17855 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U22                                                        |                                       t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U22)                                                    |                                       t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                     t_axi4_lite32_w_afifo_d16_HD17998 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                     |              t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD17999 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U24                                                        |                                       t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         (U24)                                                    |                                       t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                     t_axi4_lite32_w_afifo_d16_HD18142 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                     |              t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18143 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U26                                                        |                                       t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                     t_axi4_lite32_w_afifo_d16_HD18286 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                     |              t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18287 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U28                                                        |                                 t_axi4_stream128_fifo__parameterized1 |         90 |         90 |       0 |    0 |    177 |      3 |      0 |            0 |
|         agen_d512.t_axi4_stream128_afifo_d512_inst               |                                           t_axi4_stream128_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      3 |      0 |            0 |
|           U0                                                     |                    t_axi4_stream128_afifo_d512_fifo_generator_v13_1_2 |         90 |         90 |       0 |    0 |    177 |      3 |      0 |            0 |
|       U3                                                         |                                       t_axi4_lite32_w_fifo__xdcDup__5 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U3)                                                     |                                       t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                     t_axi4_lite32_w_afifo_d16_HD18430 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                     |              t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18431 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U4                                                         |                                                 hder_insert_sequencer |        333 |        333 |       0 |    0 |    365 |      0 |      1 |            0 |
|         (U4)                                                     |                                                 hder_insert_sequencer |        307 |        307 |       0 |    0 |    331 |      0 |      0 |            0 |
|         U1A                                                      |                                                       sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                       double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                       double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                              fwft_sfifo_w8_d16_HD1393 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U0                                                     |                       fwft_sfifo_w8_d16_fifo_generator_v13_1_2_HD1394 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|       U5                                                         |                                                          hder_reorder |         96 |         96 |       0 |    0 |    303 |      4 |      0 |            0 |
|         (U5)                                                     |                                                          hder_reorder |         96 |         96 |       0 |    0 |    301 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                   dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|           U0                                                     |                                dp_ram_byte_w32_d64_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|       U6                                                         |                                       t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U6)                                                     |                                       t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                     t_axi4_lite32_w_afifo_d16_HD18574 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                     |              t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18575 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U7                                                         |                                                  t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U7)                                                     |                                                  t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                             t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                     |                      t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|     ICU                                                          |                                                          ICU_toplevel |        162 |        162 |       0 |    0 |    407 |      0 |      0 |            0 |
|       U1                                                         |                                                              ICU_Ctrl |         24 |         24 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                     |                                                              ICU_Ctrl |         23 |         23 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                      |                                                       sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                ICU_SM |        138 |        138 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                ICU_SM |        137 |        137 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                                      |                                                       sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                         |                                                          expb_irig_v2 |        532 |        531 |       0 |    1 |    667 |      0 |      0 |            0 |
|       (IRIG)                                                     |                                                          expb_irig_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                            irig_signal_conditioner_v2 |         65 |         65 |       0 |    0 |    129 |      0 |      0 |            0 |
|         (U1)                                                     |                                            irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                         ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                                         ad747x_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                 adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                                  |                                                 adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                      |                                                     adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                                  |                                                     adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                      adc_sample_en_v2 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U2)                                                   |                                                      adc_sample_en_v2 |          9 |          9 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                               adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                   |                                               adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__315 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                 channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                                   |                                                 channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                          irig_mb_intf |         77 |         76 |       0 |    1 |    152 |      0 |      0 |            0 |
|         (U10)                                                    |                                                          irig_mb_intf |         76 |         75 |       0 |    1 |    140 |      0 |      0 |            0 |
|         E1                                                       |                                                       gh_edge_det__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                       double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S2                                                       |                                                       double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S3                                                       |                                                       double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S4                                                       |                                                       double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__313 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                irig_clock_detector_v2 |         40 |         40 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U2)                                                     |                                                irig_clock_detector_v2 |         30 |         30 |       0 |    0 |     52 |      0 |      0 |            0 |
|         D1                                                       |                                                           gh_debounce |         10 |         10 |       0 |    0 |     12 |      0 |      0 |            0 |
|         S1                                                       |                                                       double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                irig_alphab_decoder_v2 |        129 |        129 |       0 |    0 |     68 |      0 |      0 |            0 |
|         U1                                                       |                                                 irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                   |                                                 irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                    irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                                   |                                                    irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                               irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                                   |                                               irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                           irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                                   |                                           irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                 irig_frame_decoder_v2 |        172 |        172 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                     |                                                 irig_frame_decoder_v2 |        172 |        172 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                    irig_controller_v2 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                     |                                                    irig_controller_v2 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                       double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                              irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                     |                                              irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                     clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                       |                                     clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                         |                                                         irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                                     |                                                         irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                     clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                          |                                                           mgt_wrapper |       2879 |       2523 |       0 |  356 |   6284 |     11 |      0 |            0 |
|       (MGT)                                                      |                                                           mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MGTS                                                       |                                                             mgt_block |       2538 |       2182 |       0 |  356 |   5483 |      4 |      0 |            0 |
|         (MGTS)                                                   |                                                             mgt_block |         10 |         10 |       0 |    0 |      1 |      0 |      0 |            0 |
|         CTRL                                                     |                                                              MGT_CTRL |         91 |         91 |       0 |    0 |    227 |      0 |      0 |            0 |
|           (CTRL)                                                 |                                                              MGT_CTRL |         90 |         90 |       0 |    0 |    143 |      0 |      0 |            0 |
|           core_sync                                              |                                    double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     50 |      0 |      0 |            0 |
|           data_loopback_sync                                     |                                                    double_sync_vector |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                      |                                                       double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                      |                                    double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                       |                                                       double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                               |                                    double_sync_vector__parameterized3 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                                       sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                                    |                                    double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                     |                                                       double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                     |                                                              data_mgt |        599 |        544 |       0 |   55 |   1319 |      1 |      0 |            0 |
|           inst                                                   |                                                data_mgt_data_mgt_core |        599 |        544 |       0 |   55 |   1319 |      1 |      0 |            0 |
|         DATA_CLOCK                                               |                                                 data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                            data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                              |                                            data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                       data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                         |                                          data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                     data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|         EXP                                                      |                                                               exp_mgt |       1239 |        993 |       0 |  246 |   2601 |      2 |      0 |            0 |
|           inst                                                   |                                                  exp_mgt_exp_mgt_core |       1239 |        993 |       0 |  246 |   2601 |      2 |      0 |            0 |
|         EXP_COMMON                                               |                                             exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                        exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                        |                                                             video_mgt |        596 |        542 |       0 |   54 |   1319 |      1 |      0 |            0 |
|           inst                                                   |                                              video_mgt_video_mgt_core |        596 |        542 |       0 |   54 |   1319 |      1 |      0 |            0 |
|       U1                                                         |                                                              mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                         |                                                     mgt_stream_merger |        275 |        275 |       0 |    0 |    669 |      4 |      0 |            0 |
|         (U3)                                                     |                                                     mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_FIFO                                                 |                                        t_axi4_stream_wr128_rd128_fifo |         91 |         91 |       0 |    0 |    223 |      2 |      0 |            0 |
|           (EXP_FIFO)                                             |                                        t_axi4_stream_wr128_rd128_fifo |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr128_rd128_d512.fwft_afifo_wr130_rd130_d512_inst |                                           fwft_afifo_wr130_rd130_d512 |         89 |         89 |       0 |    0 |    223 |      2 |      0 |            0 |
|         dont_merge_streams.DATA_FIFO                             |                          t_axi4_stream_wr64_rd64_fifo__parameterized3 |         91 |         91 |       0 |    0 |    223 |      1 |      0 |            0 |
|           (dont_merge_streams.DATA_FIFO)                         |                          t_axi4_stream_wr64_rd64_fifo__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                             fwft_afifo_wr66_rd66_d512 |         89 |         89 |       0 |    0 |    223 |      1 |      0 |            0 |
|         dont_merge_streams.VIDEO_FIFO                            |                          t_axi4_stream_wr64_rd64_fifo__parameterized5 |         91 |         91 |       0 |    0 |    223 |      1 |      0 |            0 |
|           (dont_merge_streams.VIDEO_FIFO)                        |                          t_axi4_stream_wr64_rd64_fifo__parameterized5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                     fwft_afifo_wr66_rd66_d512_HD18719 |         89 |         89 |       0 |    0 |    223 |      1 |      0 |            0 |
|       U4                                                         |                                 t_axi4_stream128_fifo__parameterized3 |         47 |         47 |       0 |    0 |    112 |      3 |      0 |            0 |
|         agen_d16.t_axi4_stream128_afifo_d16_inst                 |                                            t_axi4_stream128_afifo_d16 |         47 |         47 |       0 |    0 |    112 |      3 |      0 |            0 |
|           U0                                                     |                     t_axi4_stream128_afifo_d16_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |    112 |      3 |      0 |            0 |
|     SFW_INTF                                                     |                                                                   SFW |        542 |        541 |       0 |    1 |    655 |      0 |      1 |            0 |
|       (SFW_INTF)                                                 |                                                                   SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                        SFW_Processing |        272 |        272 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                     |                                                        SFW_Processing |        271 |        271 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                           |                                                       double_sync__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                       sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                        trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                         |                                                            fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                                     |                                                            fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                                        |                                                       sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                              SFW_Ctrl |         50 |         50 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                                     |                                                              SFW_Ctrl |         49 |         49 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                       sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                 axil32_addr_demux4__1 |         51 |         51 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                   axil32_to_native__4 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         (U5)                                                     |                                                   axil32_to_native__4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                                       sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                      sdp_ram_w32_d128 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                                   sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                             sdp_ram_w32_d128_blk_mem_gen_v8_3_4_synth |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                         |                                                    SFW_ACQUISITION_SM |         45 |         44 |       0 |    1 |    111 |      0 |      0 |            0 |
|         (U8)                                                     |                                                    SFW_ACQUISITION_SM |         44 |         43 |       0 |    1 |    107 |      0 |      0 |            0 |
|         double_sync_gen                                          |                                                       double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                       sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                             |                                                       Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                         |                                                       Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                         |                                                           sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                         |                                                              trig_gen |       1986 |       1986 |       0 |    0 |   1738 |      0 |      0 |            0 |
|       (TRIG)                                                     |                                                              trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                  trig_gen_mblaze_intf |        654 |        654 |       0 |    0 |    444 |      0 |      0 |            0 |
|         (U1)                                                     |                                                  trig_gen_mblaze_intf |        654 |        654 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                                       |                                                       sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                        trig_gen_ctler |        345 |        345 |       0 |    0 |    364 |      0 |      0 |            0 |
|         U1                                                       |                                                         trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U1)                                                   |                                                         trig_delay__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                  delay_measurement__1 |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U3                                                     |                                                       sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                       min_max_ctrl__9 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|         U2                                                       |                                                   trig_gen_ctler_core |        160 |        160 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                                   |                                                   trig_gen_ctler_core |        160 |        160 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                        |                                                       sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                       double_sync__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                         progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                                   |                                                         progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                       double_sync__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                          trig_stamper |        146 |        146 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U2                                                       |                                                       sync_reset__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                    trig_stamper_ctler |        146 |        146 |       0 |    0 |    237 |      0 |      0 |            0 |
|           (U4)                                                   |                                                    trig_stamper_ctler |        142 |        142 |       0 |    0 |    225 |      0 |      0 |            0 |
|           E2                                                     |                                                        gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                     |                                                       gh_edge_det__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                     |                                                       gh_edge_det__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                     |                                                       gh_edge_det__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E6                                                     |                                                       gh_edge_det__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                     |                                                       double_sync__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                      trig_conditioner |         52 |         52 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                                     |                                                      trig_conditioner |         52 |         52 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                       double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                     |                                                       trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                                 |                                                       trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                                    period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                                    period_duration__1 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                       min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                                  |                                                       min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                       min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                                  |                                                       min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                       sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                       min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                       min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                       min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                                   |                                                       min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                       min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                                   |                                                       min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                       min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                                   |                                                       min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                       min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                                   |                                                       min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__295 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                       min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                                   |                                                       min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                          |                                                    axil32_addr_demux4 |         90 |         90 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                           |                                                     Buffering_wrapper |       2329 |       2281 |      48 |    0 |   3352 |     10 |      0 |           14 |
|       (U2)                                                       |                                                     Buffering_wrapper |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                         |                                                        axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                     ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                               ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                         axis64_sw_2_1__parameterized1 |        260 |        260 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U2)                                                     |                                         axis64_sw_2_1__parameterized1 |         45 |         45 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                              axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                              axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                                 axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                                 axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                                         axis64_reg__5 |         70 |         70 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                                         axis64_reg__5 |         70 |         70 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                                         axis64_reg__6 |         70 |         70 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                                         axis64_reg__6 |         70 |         70 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                            axis64_reg |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                            axis64_reg |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                        |                                                        axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                                    |                                                        axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                         axis64_sw_2_1__parameterized3 |        261 |        261 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U3)                                                     |                                         axis64_sw_2_1__parameterized3 |         46 |         46 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                              axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                              axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                              axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                              axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                                         axis64_reg__2 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                                         axis64_reg__2 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                                         axis64_reg__3 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                                         axis64_reg__3 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                         axis64_reg__4 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                         axis64_reg__4 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                             Buffering |       1640 |       1592 |      48 |    0 |   2266 |      6 |      0 |           14 |
|         (U4)                                                     |                                                             Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                                 |                                                        Buffering_Ctrl |         81 |         81 |       0 |    0 |    472 |      0 |      0 |            0 |
|           (BUF_CTRL)                                             |                                                        Buffering_Ctrl |         70 |         70 |       0 |    0 |    443 |      0 |      0 |            0 |
|           U0A                                                    |                                                       sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                       double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                                       double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                                             Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1E                                                    |                                                       double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                    |                                                       double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                    |                                                       double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                                    |                                                       double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3E                                                    |                                                            sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U3F                                                    |                                                         gh_stretch__5 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         FSM                                                      |                                                         BUFFERING_FSM |       1076 |       1076 |       0 |    0 |    912 |      0 |      0 |           14 |
|           (FSM)                                                  |                                                         BUFFERING_FSM |       1076 |       1076 |       0 |    0 |    908 |      0 |      0 |           14 |
|           WL_sync                                                |                                                       double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                                        |                                                       sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                    axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U11)                                                  |                                                    axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                       sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U13                                                      |                                                  t_axi4_stream64_fifo |         86 |         38 |      48 |    0 |    213 |      0 |      0 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst                |                                             t_axi4_stream64_afifo_d16 |         86 |         38 |      48 |    0 |    213 |      0 |      0 |            0 |
|         U2                                                       |                                                     axis128_hole_sync |        172 |        172 |       0 |    0 |    336 |      0 |      0 |            0 |
|           (U2)                                                   |                                                     axis128_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                        axis128_reg__1 |        167 |        167 |       0 |    0 |    330 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                          |                                             axis128_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U4                                                       |                                                      buffer_table_ram |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                                     |                                   buffer_table_ram_blk_mem_gen_v8_3_4 |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U5                                                       |                                                       flow_controller |         80 |         80 |       0 |    0 |     94 |      0 |      0 |            0 |
|           (U5)                                                   |                                                       flow_controller |         79 |         79 |       0 |    0 |     88 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                       double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                                       double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                     shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                axis128_hder_extractor |         29 |         29 |       0 |    0 |     31 |      0 |      0 |            0 |
|           (U8)                                                   |                                                axis128_hder_extractor |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           r0                                                     |                                                       sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                 t_axi4_stream128_fifo__parameterized5 |         71 |         71 |       0 |    0 |    152 |      3 |      0 |            0 |
|           (U9)                                                   |                                 t_axi4_stream128_fifo__parameterized5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d128.t_axi4_stream128_afifo_d128_inst             |                                           t_axi4_stream128_afifo_d128 |         69 |         69 |       0 |    0 |    151 |      3 |      0 |            0 |
|       U5                                                         |                                         t_axi4_stream_wr64_rd128_fifo |         30 |         30 |       0 |    0 |     30 |      2 |      0 |            0 |
|         (U5)                                                     |                                         t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd128_d32.fwft_sfifo_wr66_rd132_d32_inst       |                                             fwft_sfifo_wr66_rd132_d32 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|           U0                                                     |                      fwft_sfifo_wr66_rd132_d32_fifo_generator_v13_1_2 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|       U6                                                         |                                         t_axi4_stream_wr128_rd64_fifo |         31 |         31 |       0 |    0 |     34 |      2 |      0 |            0 |
|         (U6)                                                     |                                         t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr128_rd64_d32.fwft_sfifo_wr132_rd66_d32_inst       |                                             fwft_sfifo_wr132_rd66_d32 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|           U0                                                     |                      fwft_sfifo_wr132_rd66_d32_fifo_generator_v13_1_2 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|       U7                                                         |                                                           moi_handler |         24 |         24 |       0 |    0 |     30 |      0 |      0 |            0 |
|         U10                                                      |                                                   moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U10)                                                  |                                                   moi_source_selector |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                       double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                          moi_flag_gen |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U6)                                                   |                                                          moi_flag_gen |         18 |         18 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                       double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                        gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                        gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                      axis64_hole_sync |         74 |         74 |       0 |    0 |    140 |      0 |      0 |            0 |
|         (U9)                                                     |                                                      axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                         axis64_reg__1 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (U2)                                                   |                                                         axis64_reg__1 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                           |                                                           axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                           |                                                           FrameBuffer |        602 |        602 |       0 |    0 |    957 |      2 |      0 |            0 |
|       U7                                                         |                                                       ext_buff_switch |        409 |        409 |       0 |    0 |    543 |      0 |      0 |            0 |
|         (U7)                                                     |                                                       ext_buff_switch |        136 |        136 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                       |                                                       sync_resetn__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                       double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.U7                                            |                                                axis128_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.U7)                                        |                                                axis128_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U5                                             |                                                        axis128_reg__2 |        135 |        135 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U5)                                         |                                                        axis128_reg__2 |        135 |        135 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U6                                             |                                                           axis128_reg |        135 |        135 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U6)                                         |                                                           axis128_reg |        135 |        135 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                  axis128_hole_sync__1 |        139 |        139 |       0 |    0 |    271 |      0 |      0 |            0 |
|         (U8)                                                     |                                                  axis128_hole_sync__1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                        axis128_reg__3 |        134 |        134 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (U2)                                                   |                                                        axis128_reg__3 |        134 |        134 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                             axis128_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                             axis128_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                       axis128_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U9)                                                     |                                                       axis128_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g1.U3                                                      |                         t_axi4_stream_wr128_rd64_fifo__parameterized1 |         52 |         52 |       0 |    0 |    140 |      2 |      0 |            0 |
|         (g1.U3)                                                  |                         t_axi4_stream_wr128_rd64_fifo__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_wr128_rd64_d16.fwft_afifo_wr132_rd66_d16_inst       |                                             fwft_afifo_wr132_rd66_d16 |         49 |         49 |       0 |    0 |    140 |      2 |      0 |            0 |
|           U0                                                     |                      fwft_afifo_wr132_rd66_d16_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    140 |      2 |      0 |            0 |
|     U6                                                           |                                                            adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                           |                                                       adc_readout_top |        423 |        395 |      12 |   16 |    681 |      0 |      0 |            1 |
|       (U7)                                                       |                                                       adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                   adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                                     |                                                   adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                           |                                                       double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                           adc_readout |        352 |        324 |      12 |   16 |    397 |      0 |      0 |            1 |
|         (U2)                                                     |                                                           adc_readout |        326 |        310 |       0 |   16 |    367 |      0 |      0 |            1 |
|         U1                                                       |                                                       sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                       |                                                        gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_INT                                                 |                                                       double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                            |                                                         data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                                   |                                                      gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                               |                                                       double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                         ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                     |                                         ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                         ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U4)                                                     |                                                         ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                          |                                                              USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                             |                                       afpa_data_deserializer_16chn_v2 |       2102 |       2102 |       0 |    0 |   2552 |      4 |      0 |            0 |
|     (U1)                                                         |                                       afpa_data_deserializer_16chn_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                                          |                                                quad_data_deserializer |        473 |        473 |       0 |    0 |    488 |      0 |      0 |            0 |
|       (CH0)                                                      |                                                quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                            adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                  clink_calibration__1 |        276 |        276 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                                    |                                                  clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                   clink_delay_ctrl__1 |        260 |        260 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                   |                                                   clink_delay_ctrl__1 |        260 |        260 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__332 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                 clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                                   |                                                 clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                     idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                     idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                            adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                     idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                     idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                    rst_conditioner__1 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                    rst_conditioner__1 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                            adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                             quad_pattern_validator__1 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                       |                                              adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                              adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                              adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                              adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                              adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                              adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                              adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                              adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                       adc_pattern_validator_ctrler__1 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                                   |                                       adc_pattern_validator_ctrler__1 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                  clk_divider_pulse__parameterized5__1 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                quad_pattern_validator__parameterized1 |         76 |         76 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                       |                                              adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                              adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                              adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                              adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                              adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                              adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__327 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                              adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                              adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__328 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                          adc_pattern_validator_ctrler__parameterized1 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                                   |                          adc_pattern_validator_ctrler__parameterized1 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                     clk_divider_pulse__parameterized7 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                            adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                          dcm_reset__1 |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|       master_gen.U14                                             |                                     adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         Gen_22_2M.Ux                                             |                                            serdes_clkin_22_2_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   |         serdes_clkin_22_2_MHz_mmcm_serdes_clkin_22_2_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1                                                          |                                quad_data_deserializer__parameterized1 |        473 |        473 |       0 |    0 |    488 |      0 |      0 |            0 |
|       (CH1)                                                      |                                quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                            adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                  clink_calibration__2 |        276 |        276 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                                    |                                                  clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                   clink_delay_ctrl__2 |        260 |        260 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                   |                                                   clink_delay_ctrl__2 |        260 |        260 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__345 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                 clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                                   |                                                 clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                     idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                     idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                            adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                     idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                     idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                    rst_conditioner__2 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                    rst_conditioner__2 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                            adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                             quad_pattern_validator__2 |         92 |         92 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                       |                                             adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                             adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                             adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                             adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                             adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                             adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                             adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                             adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__334 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                       adc_pattern_validator_ctrler__2 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                                   |                                       adc_pattern_validator_ctrler__2 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                  clk_divider_pulse__parameterized5__2 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                quad_pattern_validator__parameterized4 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                       |                                              adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                              adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                             adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                             adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                             adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                             adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                             adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                             adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                          adc_pattern_validator_ctrler__parameterized3 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                                   |                          adc_pattern_validator_ctrler__parameterized3 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__333 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                     clk_divider_pulse__parameterized9 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                            adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                          dcm_reset__2 |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|     CH2                                                          |                                quad_data_deserializer__parameterized3 |        473 |        473 |       0 |    0 |    488 |      0 |      0 |            0 |
|       (CH2)                                                      |                                quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                            adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                  clink_calibration__3 |        276 |        276 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                                    |                                                  clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                   clink_delay_ctrl__3 |        260 |        260 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                   |                                                   clink_delay_ctrl__3 |        260 |        260 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                 clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                                   |                                                 clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                     idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                    idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                           adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                    idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                        idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                    rst_conditioner__3 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                    rst_conditioner__3 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                           adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                             quad_pattern_validator__3 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                       |                                             adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                             adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__355 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                             adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                             adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                             adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                             adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                             adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                             adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                       adc_pattern_validator_ctrler__3 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                                   |                                       adc_pattern_validator_ctrler__3 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                  clk_divider_pulse__parameterized5__3 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                quad_pattern_validator__parameterized7 |         76 |         76 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                       |                                             adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                             adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                             adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                             adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__352 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                             adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                             adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                             adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                             adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                          adc_pattern_validator_ctrler__parameterized5 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                                   |                          adc_pattern_validator_ctrler__parameterized5 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                    clk_divider_pulse__parameterized11 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                           adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                          dcm_reset__3 |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|     CH3                                                          |                                quad_data_deserializer__parameterized5 |        474 |        474 |       0 |    0 |    488 |      0 |      0 |            0 |
|       (CH3)                                                      |                                quad_data_deserializer__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                           adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                     clink_calibration |        276 |        276 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                                    |                                                     clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                      clink_delay_ctrl |        260 |        260 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                   |                                                      clink_delay_ctrl |        260 |        260 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                    clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                                   |                                                    clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__363 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                       idelay_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                       idelay_wrapper__parameterized14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                           adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                       idelay_wrapper__parameterized16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                       idelay_wrapper__parameterized18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                    rst_conditioner__4 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                    rst_conditioner__4 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__362 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                           adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                quad_pattern_validator |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                       |                                             adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                             adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                             adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                             adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                             adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                             adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__370 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                 adc_pattern_validator |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                 adc_pattern_validator |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__360 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                          adc_pattern_validator_ctrler |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                                   |                                          adc_pattern_validator_ctrler |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                     clk_divider_pulse__parameterized5 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                               quad_pattern_validator__parameterized10 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                       |                                             adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                             adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                             adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                             adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                             adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                             adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                             adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                             adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__367 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                          adc_pattern_validator_ctrler__parameterized7 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                                   |                          adc_pattern_validator_ctrler__parameterized7 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                    clk_divider_pulse__parameterized13 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                               adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                             dcm_reset |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|       master_gen.U14                                             |                                                adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         Gen_22_2M.Ux                                             |                                    serdes_clkin_22_2_MHz_mmcm_HD18789 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   | serdes_clkin_22_2_MHz_mmcm_serdes_clkin_22_2_MHz_mmcm_clk_wiz_HD18790 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U11                                                          |                                          quad_data_sync_v2__xdcDup__1 |         52 |         52 |       0 |    0 |    150 |      1 |      0 |            0 |
|       (U11)                                                      |                                          quad_data_sync_v2__xdcDup__1 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                       sync_reset__378 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                       sync_reset__379 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                            fwft_afifo_w72_d16_HD18794 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|         U0                                                       |                     fwft_afifo_w72_d16_fifo_generator_v13_1_2_HD18795 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |               fwft_afifo_w72_d16_fifo_generator_v13_1_2_synth_HD18796 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|     U12                                                          |                                          quad_data_sync_v2__xdcDup__2 |         52 |         52 |       0 |    0 |    150 |      1 |      0 |            0 |
|       (U12)                                                      |                                          quad_data_sync_v2__xdcDup__2 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                       sync_reset__376 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                       sync_reset__377 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                            fwft_afifo_w72_d16_HD18860 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|         U0                                                       |                     fwft_afifo_w72_d16_fifo_generator_v13_1_2_HD18861 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |               fwft_afifo_w72_d16_fifo_generator_v13_1_2_synth_HD18862 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|     U4                                                           |                                          quad_data_sync_v2__xdcDup__3 |         52 |         52 |       0 |    0 |    150 |      1 |      0 |            0 |
|       (U4)                                                       |                                          quad_data_sync_v2__xdcDup__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                       sync_reset__374 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                       sync_reset__375 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                            fwft_afifo_w72_d16_HD18926 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|         U0                                                       |                     fwft_afifo_w72_d16_fifo_generator_v13_1_2_HD18927 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |               fwft_afifo_w72_d16_fifo_generator_v13_1_2_synth_HD18928 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|     U9                                                           |                                                     quad_data_sync_v2 |         52 |         52 |       0 |    0 |    150 |      1 |      0 |            0 |
|       (U9)                                                       |                                                     quad_data_sync_v2 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                       sync_reset__372 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                       sync_reset__373 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                    fwft_afifo_w72_d16 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|         U0                                                       |                             fwft_afifo_w72_d16_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |                       fwft_afifo_w72_d16_fifo_generator_v13_1_2_synth |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|   U3                                                             |                                                         isc0804A_intf |      28961 |      27721 |       0 | 1240 |  37338 |     44 |     41 |          274 |
|     (U3)                                                         |                                                         isc0804A_intf |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|     U1                                                           |                                                   fpa_trig_controller |        162 |        162 |       0 |    0 |    104 |      0 |      0 |            0 |
|       (U1)                                                       |                                                   fpa_trig_controller |        162 |        162 |       0 |    0 |     94 |      0 |      0 |            0 |
|       U1A                                                        |                                                       sync_reset__522 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                       double_sync__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                       double_sync__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                       double_sync__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                        |                                                      double_sync__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                          |                                                    isc0804A_digio_map |         78 |         78 |       0 |    0 |     92 |      0 |      0 |            0 |
|       (U19)                                                      |                                                    isc0804A_digio_map |         78 |         78 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U0                                                         |                                                       sync_reset__509 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                           |                                                    fpa_intf_sequencer |         28 |         28 |       0 |    0 |     34 |      0 |      0 |            0 |
|       (U2)                                                       |                                                    fpa_intf_sequencer |         28 |         28 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U1A                                                        |                                                       sync_reset__508 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                       double_sync__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                       double_sync__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                                          |                                                         afpa_services |       1567 |       1560 |       0 |    7 |   1754 |      0 |      1 |            2 |
|       U1                                                         |                                                         spi_mux_ctler |         20 |         20 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U1)                                                     |                                                         spi_mux_ctler |         20 |         20 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                                       |                                                            sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                         quad_adc_ctrl |         72 |         72 |       0 |    0 |    572 |      0 |      0 |            0 |
|         (U2)                                                     |                                                         quad_adc_ctrl |         29 |         29 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                               |                                                       sync_reset__531 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                                   |                                                                spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                                  |                                                                spi_tx |         42 |         42 |       0 |    0 |    538 |      0 |      0 |            0 |
|         sync_ptren                                               |                                                           double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                   adc_brd_switch_ctrl |        109 |        109 |       0 |    0 |    121 |      0 |      1 |            0 |
|         (U3)                                                     |                                                   adc_brd_switch_ctrl |         23 |         23 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__530 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                           Clk_Divider |         15 |         15 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                                       |                                          LL8_ext_to_spi_tx__xdcDup__1 |         71 |         71 |       0 |    0 |     71 |      0 |      1 |            0 |
|           (U3)                                                   |                                          LL8_ext_to_spi_tx__xdcDup__1 |         43 |         43 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__529 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                             fwft_sfifo_w3_d16_HD19058 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                         |                                                   monitoring_adc_ctrl |        524 |        521 |       0 |    3 |    253 |      0 |      0 |            2 |
|         (U4)                                                     |                                                   monitoring_adc_ctrl |        313 |        313 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                                       |                                                       sync_reset__528 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                         signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                       |                                                        ads1118_driver |        154 |        153 |       0 |    1 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                        ads1118_driver |        154 |        153 |       0 |    1 |    105 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__527 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                                      |                                                        Clk_Divider__1 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                                      |                                           Clk_Divider__parameterized2 |         29 |         29 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                                         |                                                     adc_brd_id_reader |        277 |        275 |       0 |    2 |    180 |      0 |      0 |            0 |
|         (U5)                                                     |                                                     adc_brd_id_reader |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__526 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                      signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                       |                                                         brd_id_reader |        261 |        261 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                                         brd_id_reader |        220 |        220 |       0 |    0 |    129 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__524 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                           Clk_Divider__parameterized4 |         41 |         41 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                                         |                                                    flex_brd_id_reader |        411 |        409 |       0 |    2 |    414 |      0 |      0 |            0 |
|         (U6)                                                     |                                                    flex_brd_id_reader |          2 |          2 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__525 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                      signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                                       |                                                      brd_id_reader__1 |        396 |        396 |       0 |    0 |    362 |      0 |      0 |            0 |
|           (U2)                                                   |                                                      brd_id_reader__1 |        355 |        355 |       0 |    0 |    331 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__532 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                        Clk_Divider__parameterized4__1 |         41 |         41 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                                         |                                                       reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                                         |                                                    afpa_services_ctrl |        144 |        144 |       0 |    0 |    152 |      0 |      0 |            0 |
|         (U8)                                                     |                                                    afpa_services_ctrl |        144 |        144 |       0 |    0 |    150 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__523 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                                          |                                                fpa_trig_precontroller |         43 |         43 |       0 |    0 |     52 |      0 |      0 |            0 |
|       (U24)                                                      |                                                fpa_trig_precontroller |         21 |         21 |       0 |    0 |     18 |      0 |      0 |            0 |
|       U0A                                                        |                                           gh_stretch__parameterized15 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U0B                                                        |                                           gh_stretch__parameterized17 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1A                                                        |                                                       sync_reset__507 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                       double_sync__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                       double_sync__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                       double_sync__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                                          |                                                     isc0804A_clks_gen |       8057 |       8057 |       0 |    0 |   1503 |      0 |      1 |           26 |
|       (U26)                                                      |                                                     isc0804A_clks_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                isc0804A_clks_gen_core |        111 |        111 |       0 |    0 |    289 |      0 |      1 |            0 |
|         (U1)                                                     |                                                isc0804A_clks_gen_core |         19 |         19 |       0 |    0 |     45 |      0 |      0 |            0 |
|         U1A                                                      |                                                       sync_reset__505 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                           Clk_Divider__parameterized6 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2B                                                      |                                           Clk_Divider__parameterized8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2C                                                      |                                          Clk_Divider__parameterized12 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2D                                                      |                                          Clk_Divider__parameterized14 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         UCA                                                      |                                          Clk_Divider__parameterized10 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         adcclk_sync                                              |                                                    fwft_afifo_w8_d256 |         79 |         79 |       0 |    0 |    214 |      0 |      1 |            0 |
|           U0                                                     |                             fwft_afifo_w8_d256_fifo_generator_v13_1_2 |         79 |         79 |       0 |    0 |    214 |      0 |      1 |            0 |
|         sync_en                                                  |                                   double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |            0 |
|       U2                                                         |                                                    isc0804A_clks_mmcm |       7927 |       7927 |       0 |    0 |   1196 |      0 |      0 |           26 |
|         (U2)                                                     |                                                    isc0804A_clks_mmcm |         42 |         42 |       0 |    0 |     98 |      0 |      0 |            0 |
|         DYN1.U2                                                  |                                                      native_to_axil32 |          6 |          6 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (DYN1.U2)                                              |                                                      native_to_axil32 |          6 |          6 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__503 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__504 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11M                                                     |                                                isc0804A_11_1_MHz_mmcm |       7879 |       7879 |       0 |    0 |   1021 |      0 |      0 |           26 |
|           inst                                                   |          isc0804A_11_1_MHz_mmcm_isc0804A_11_1_MHz_mmcm_axi_clk_config |       7879 |       7879 |       0 |    0 |   1021 |      0 |      0 |           26 |
|       U26                                                        |                                                       rst_conditioner |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                       rst_conditioner |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__502 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U27                                                          |                                                axis64_throughput_ctrl |        226 |        193 |       0 |   33 |    214 |     29 |      0 |            0 |
|       (U27)                                                      |                                                axis64_throughput_ctrl |         45 |         12 |       0 |   33 |     91 |      0 |      0 |            0 |
|       U1                                                         |                                                       sync_reset__501 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       sgen_d16384_lim.t_axi4_stream64_sfifo_d16384_lim_inst      |                                      t_axi4_stream64_sfifo_d16384_lim |        181 |        181 |       0 |    0 |    121 |     29 |      0 |            0 |
|         U0                                                       |               t_axi4_stream64_sfifo_d16384_lim_fifo_generator_v13_1_2 |        181 |        181 |       0 |    0 |    121 |     29 |      0 |            0 |
|           inst_fifo_gen                                          |         t_axi4_stream64_sfifo_d16384_lim_fifo_generator_v13_1_2_synth |        181 |        181 |       0 |    0 |    121 |     29 |      0 |            0 |
|     U33                                                          |                         t_axi4_stream_wr64_rd128_fifo__parameterized1 |         53 |         53 |       0 |    0 |    142 |      2 |      0 |            0 |
|       (U33)                                                      |                         t_axi4_stream_wr64_rd128_fifo__parameterized1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_wr64_rd128_d32.fwft_afifo_wr66_rd132_d32_inst         |                                             fwft_afifo_wr66_rd132_d32 |         49 |         49 |       0 |    0 |    141 |      2 |      0 |            0 |
|         U0                                                       |                      fwft_afifo_wr66_rd132_d32_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    141 |      2 |      0 |            0 |
|           inst_fifo_gen                                          |                fwft_afifo_wr66_rd132_d32_fifo_generator_v13_1_2_synth |         49 |         49 |       0 |    0 |    141 |      2 |      0 |            0 |
|     U4                                                           |                                                  isc0804A_mblaze_intf |        199 |        193 |       0 |    6 |   1740 |      0 |      0 |            2 |
|       (U4)                                                       |                                                  isc0804A_mblaze_intf |        199 |        193 |       0 |    6 |   1738 |      0 |      0 |            2 |
|       U1                                                         |                                                       sync_reset__500 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                           |                                                    isc0804A_hw_driver |       2027 |       1992 |       0 |   35 |   4027 |      2 |      7 |            0 |
|       (U5)                                                       |                                                    isc0804A_hw_driver |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                   afpa_int_signal_gen |         98 |         98 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U1)                                                     |                                                   afpa_int_signal_gen |         98 |         98 |       0 |    0 |    109 |      0 |      0 |            0 |
|         U1A                                                      |                                                       sync_reset__499 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                       double_sync__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                       double_sync__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                       double_sync__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                  isc0804A_prog_ctrler |        175 |        175 |       0 |    0 |    436 |      0 |      1 |            0 |
|         U1                                                       |                                                isc0804A_bitstream_gen |         66 |         66 |       0 |    0 |    285 |      0 |      0 |            0 |
|           (U1)                                                   |                                                isc0804A_bitstream_gen |         66 |         66 |       0 |    0 |    267 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__498 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                   double_sync_vector__parameterized12 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                       |                                                   isc0804A_spi_feeder |         36 |         36 |       0 |    0 |     73 |      0 |      0 |            0 |
|           (U3)                                                   |                                                   isc0804A_spi_feeder |         36 |         36 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__497 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                          LL8_ext_to_spi_tx__xdcDup__2 |         73 |         73 |       0 |    0 |     78 |      0 |      1 |            0 |
|           (U6)                                                   |                                          LL8_ext_to_spi_tx__xdcDup__2 |         45 |         45 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__496 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                             fwft_sfifo_w3_d16_HD19098 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U21                                                        |                                             isc0804A_elcorr_refs_ctrl |        333 |        333 |       0 |    0 |    846 |      0 |      0 |            0 |
|         (U21)                                                    |                                             isc0804A_elcorr_refs_ctrl |        292 |        292 |       0 |    0 |    811 |      0 |      0 |            0 |
|         U1A                                                      |                                                       sync_reset__495 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                   double_sync_vector__parameterized14 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2A                                                      |                                          Clk_Divider__parameterized16 |         41 |         41 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U3                                                         |                                                      fleG_prog_ctrler |        282 |        282 |       0 |    0 |    331 |      0 |      1 |            0 |
|         (U3)                                                     |                                                      fleG_prog_ctrler |          7 |          7 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                                       |                                                         ad5648_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                                         ad5648_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__494 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                fleg_prog_ctler_kernel |        159 |        159 |       0 |    0 |    171 |      0 |      0 |            0 |
|           (U2)                                                   |                                                fleg_prog_ctler_kernel |        159 |        159 |       0 |    0 |    169 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__493 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                   fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U3)                                                   |                                                   fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__492 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                     LL8_ext_to_spi_tx |         72 |         72 |       0 |    0 |     77 |      0 |      1 |            0 |
|           (U4)                                                   |                                                     LL8_ext_to_spi_tx |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__491 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                             fwft_sfifo_w3_d16_HD19078 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                         |                                                 afpa_hw_driver_ctrler |        185 |        185 |       0 |    0 |    864 |      0 |      0 |            0 |
|         (U4)                                                     |                                                 afpa_hw_driver_ctrler |        185 |        185 |       0 |    0 |    854 |      0 |      0 |            0 |
|         U1A                                                      |                                                       sync_reset__490 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                       double_sync__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                       double_sync__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                       double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1E                                                      |                                                       double_sync__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                               isc0804A_readout_ctrler |        952 |        917 |       0 |   35 |   1433 |      2 |      5 |            0 |
|         U1                                                       |                                                 fastrd_waste_area_gen |          7 |          7 |       0 |    0 |     80 |      0 |      0 |            0 |
|           (U1)                                                   |                                                 fastrd_waste_area_gen |          7 |          7 |       0 |    0 |     78 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__489 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                            fastrd_stretching_area_gen |         12 |         12 |       0 |    0 |    113 |      0 |      0 |            0 |
|           (U10)                                                  |                                            fastrd_stretching_area_gen |         12 |         12 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__488 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                  fastrd_user_area_gen |         79 |         58 |       0 |   21 |    106 |      0 |      0 |            0 |
|           (U2)                                                   |                                                  fastrd_user_area_gen |         79 |         58 |       0 |   21 |    104 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__487 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                         fastrd_clks_memory__xdcDup__1 |        244 |        244 |       0 |    0 |    307 |      0 |      4 |            0 |
|           U1                                                     |                                              fastrd_clk_mem_ctrler__6 |         19 |         19 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U11                                                    |                                                       sync_reset__486 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                    fwft_sfifo_w3_d256 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U4                                                     |                                              fastrd_clk_mem_ctrler__7 |         18 |         18 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U5                                                     |                                            fwft_sfifo_w3_d256_HD19125 |         42 |         42 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U6                                                     |                                              fastrd_clk_mem_ctrler__8 |         18 |         18 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U7                                                     |                                            fwft_sfifo_w3_d256_HD19145 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U8                                                     |                                                 fastrd_clk_mem_ctrler |         18 |         18 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U9                                                     |                                            fwft_sfifo_w3_d256_HD19165 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|         U4                                                       |                                                   fastrd_raw_area_gen |        113 |        100 |       0 |   13 |    121 |      0 |      0 |            0 |
|           (U4)                                                   |                                                   fastrd_raw_area_gen |        113 |        100 |       0 |   13 |    119 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__485 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                               isc0804A_readout_kernel |         88 |         87 |       0 |    1 |     94 |      0 |      0 |            0 |
|           (U5)                                                   |                                               isc0804A_readout_kernel |         84 |         83 |       0 |    1 |     87 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__484 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                    |                                          Clk_Divider__parameterized18 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U6                                                       |                                                       fastrd_wdow_mem |        150 |        150 |       0 |    0 |    282 |      2 |      0 |            0 |
|           (U6)                                                   |                                                       fastrd_wdow_mem |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                          fastrd_wdow_mem_output_ctler |         16 |         16 |       0 |    0 |     59 |      0 |      0 |            0 |
|           U2                                                     |                                                   fwft_sfifo_w43_d512 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U3                                                     |                                           fwft_sfifo_w43_d512_HD19266 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U4                                                     |                                                       sync_reset__483 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                     |                                           fastrd_wdow_mem_input_ctler |          5 |          5 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U7                                                       |                                          fastrd_wdow_info_rate_ctrler |        250 |        250 |       0 |    0 |    320 |      0 |      1 |            0 |
|           (U7)                                                   |                                          fastrd_wdow_info_rate_ctrler |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                            fastrd_wdow_info_rate_core |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U3                                                     |                                                    fastrd_clks_memory |        233 |        233 |       0 |    0 |    292 |      0 |      1 |            0 |
|         U8                                                       |                                                         gh_stretch__6 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U9                                                       |                                                            gh_stretch |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     U6                                                           |                                                        fpa_status_gen |        367 |        367 |       0 |    0 |     91 |      0 |      0 |            0 |
|       (U6)                                                       |                                                        fpa_status_gen |        367 |        367 |       0 |    0 |     87 |      0 |      0 |            0 |
|       U1A                                                        |                                                       sync_reset__476 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                       sync_reset__477 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                           |                                                   frm_in_progress_gen |         22 |         22 |       0 |    0 |     16 |      0 |      0 |            0 |
|       (U7)                                                       |                                                   frm_in_progress_gen |         22 |         22 |       0 |    0 |     12 |      0 |      0 |            0 |
|       U1                                                         |                                                       sync_reset__475 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                       double_sync__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                           |                                                   fpa_watchdog_module |        269 |        268 |       0 |    1 |    527 |      0 |      0 |            0 |
|       (U8)                                                       |                                                   fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                       edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U1)                                                     |                                                       edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__511 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                      double_sync__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                       edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                       edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__512 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                      double_sync__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                       edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U2)                                                     |                                                       edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__513 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                      double_sync__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                                       double_sync__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                       double_sync__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                       edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U3)                                                     |                                                       edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__514 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                      double_sync__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                  fpa_data_cnt_min_max |         45 |         44 |       0 |    1 |    138 |      0 |      0 |            0 |
|         U1                                                       |                                                          fpa_data_cnt |          6 |          5 |       0 |    1 |     42 |      0 |      0 |            0 |
|           (U1)                                                   |                                                          fpa_data_cnt |          6 |          5 |       0 |    1 |     40 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__474 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                      fpa_min_max_ctrl |         39 |         39 |       0 |    0 |     96 |      0 |      0 |            0 |
|           (U4)                                                   |                                                      fpa_min_max_ctrl |         39 |         39 |       0 |    0 |     94 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__473 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                          edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U5)                                                     |                                                          edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                       sync_reset__472 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                       double_sync__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                            trig_delay |        104 |        104 |       0 |    0 |    141 |      0 |      0 |            0 |
|         (U7)                                                     |                                                            trig_delay |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                     delay_measurement |          6 |          6 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                                   |                                                     delay_measurement |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__470 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                       gh_edge_det__19 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                     |                                                           gh_edge_det |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U3                                                       |                                                       sync_reset__471 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                          min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                          min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__467 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                           trig_period |        103 |        103 |       0 |    0 |    139 |      0 |      0 |            0 |
|         (U8)                                                     |                                                           trig_period |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                       period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                                       period_duration |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__468 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                       sync_reset__469 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                      min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                      min_max_ctrl__10 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                       sync_reset__510 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U9                                                           |                                               afpa_data_ctrl_16chn_v2 |      15867 |      14709 |       0 | 1158 |  27041 |     11 |     32 |          244 |
|       ID_A                                                       |                                                      afpa_dval_gen_v2 |        432 |        432 |       0 |    0 |    487 |      0 |      1 |            0 |
|         U2                                                       |                                                      afpa_flow_mux__3 |         56 |         56 |       0 |    0 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                      afpa_flow_mux__3 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0A                                                    |                                                       sync_reset__433 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                       double_sync__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                       double_sync__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                    afpa_diag_data_gen |        376 |        376 |       0 |    0 |    380 |      0 |      1 |            0 |
|           (U4)                                                   |                                                    afpa_diag_data_gen |        150 |        150 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__424 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                       double_sync__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                       double_sync__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                  fpa_diag_line_gen__9 |         44 |         44 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                 fpa_diag_line_gen__10 |         40 |         40 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                 fpa_diag_line_gen__11 |         41 |         41 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                 fpa_diag_line_gen__12 |         40 |         40 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U4                                                     |                                          Clk_Divider__parameterized22 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                                     fwft_sfifo_w3_d16 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                          Clk_Divider__parameterized20 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_B                                                       |                                      afpa_dval_gen_v2__parameterized1 |        436 |        436 |       0 |    0 |    486 |      0 |      1 |            0 |
|         U2                                                       |                                                         afpa_flow_mux |         56 |         56 |       0 |    0 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                         afpa_flow_mux |         56 |         56 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0A                                                    |                                                       sync_reset__425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                       double_sync__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                       double_sync__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                    afpa_diag_data_gen__parameterized1 |        380 |        380 |       0 |    0 |    379 |      0 |      1 |            0 |
|           (U4)                                                   |                                    afpa_diag_data_gen__parameterized1 |        149 |        149 |       0 |    0 |    134 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__434 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                       double_sync__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                       double_sync__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                 fpa_diag_line_gen__13 |         45 |         45 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                 fpa_diag_line_gen__14 |         41 |         41 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                 fpa_diag_line_gen__15 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                     fpa_diag_line_gen |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U4                                                     |                                          Clk_Divider__parameterized26 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                             fwft_sfifo_w3_d16_HD18998 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                          Clk_Divider__parameterized24 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_C                                                       |                                      afpa_dval_gen_v2__parameterized3 |        432 |        432 |       0 |    0 |    486 |      0 |      1 |            0 |
|         U2                                                       |                                                      afpa_flow_mux__2 |         56 |         56 |       0 |    0 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                      afpa_flow_mux__2 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0A                                                    |                                                       sync_reset__400 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                       double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                       double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                    afpa_diag_data_gen__parameterized3 |        376 |        376 |       0 |    0 |    379 |      0 |      1 |            0 |
|           (U4)                                                   |                                    afpa_diag_data_gen__parameterized3 |        149 |        149 |       0 |    0 |    134 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__401 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                       double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                       double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                  fpa_diag_line_gen__5 |         45 |         45 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                  fpa_diag_line_gen__6 |         40 |         40 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                  fpa_diag_line_gen__7 |         41 |         41 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                  fpa_diag_line_gen__8 |         41 |         41 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U4                                                     |                                          Clk_Divider__parameterized30 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                             fwft_sfifo_w3_d16_HD19018 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                          Clk_Divider__parameterized28 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_D                                                       |                                      afpa_dval_gen_v2__parameterized5 |        437 |        437 |       0 |    0 |    486 |      0 |      1 |            0 |
|         U2                                                       |                                                      afpa_flow_mux__1 |         56 |         56 |       0 |    0 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                      afpa_flow_mux__1 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0A                                                    |                                                       sync_reset__420 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                       double_sync__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                       double_sync__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                    afpa_diag_data_gen__parameterized5 |        381 |        381 |       0 |    0 |    379 |      0 |      1 |            0 |
|           (U4)                                                   |                                    afpa_diag_data_gen__parameterized5 |        149 |        149 |       0 |    0 |    134 |      0 |      0 |            0 |
|           U0                                                     |                                                       sync_reset__399 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                       double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                       double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                  fpa_diag_line_gen__1 |         46 |         46 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                  fpa_diag_line_gen__2 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                  fpa_diag_line_gen__3 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                  fpa_diag_line_gen__4 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U4                                                     |                                          Clk_Divider__parameterized34 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                             fwft_sfifo_w3_d16_HD19038 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                          Clk_Divider__parameterized32 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                         |                                     afpa_analog_chain_corr__xdcDup__1 |       3278 |       2992 |       0 |  286 |   5681 |      0 |      4 |           60 |
|         g0.U1                                                    |                                                 afpa_elec_ref_proc__5 |        291 |        291 |       0 |    0 |    342 |      0 |      0 |            8 |
|           U1                                                     |                                                 afpa_elec_ref_calc__5 |        263 |        263 |       0 |    0 |    263 |      0 |      0 |            8 |
|           U7                                                     |                                               afpa_elec_ref_ctrler__5 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                                    |                                 afpa_elec_ref_proc__parameterized1__5 |        290 |        290 |       0 |    0 |    341 |      0 |      0 |            8 |
|           U1                                                     |                                 afpa_elec_ref_calc__parameterized1__5 |        262 |        262 |       0 |    0 |    262 |      0 |      0 |            8 |
|           U7                                                     |                               afpa_elec_ref_ctrler__parameterized1__5 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                                    |                                                 afpa_quad_subtract__6 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                |                                                 afpa_quad_subtract__6 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__408 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                                              afpa_quad_div__xdcDup__1 |       2072 |       1786 |       0 |  286 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                                |                                              afpa_quad_div__xdcDup__1 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__1 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           g0.U1                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__2 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U2                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__3 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U3                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__4 |        501 |        429 |       0 |   72 |   1140 |      0 |      1 |           10 |
|         g0.U5                                                    |                                                 afpa_quad_subtract__7 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                |                                                 afpa_quad_subtract__7 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__384 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                    |                                                     afpa_quad_mult__5 |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                |                                                     afpa_quad_mult__5 |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                     |                                                       sync_reset__383 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                    |                                                      afpa_quad_add__5 |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                |                                                      afpa_quad_add__5 |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__382 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                    |                                                  afpa_sample_demux__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                                        |                                     afpa_analog_chain_corr__xdcDup__2 |       3275 |       2988 |       0 |  287 |   5664 |      0 |      4 |           60 |
|         g0.U1                                                    |                                                 afpa_elec_ref_proc__6 |        289 |        288 |       0 |    1 |    334 |      0 |      0 |            8 |
|           U1                                                     |                                                 afpa_elec_ref_calc__6 |        261 |        260 |       0 |    1 |    255 |      0 |      0 |            8 |
|           U7                                                     |                                               afpa_elec_ref_ctrler__6 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                                    |                                 afpa_elec_ref_proc__parameterized1__6 |        289 |        289 |       0 |    0 |    332 |      0 |      0 |            8 |
|           U1                                                     |                                 afpa_elec_ref_calc__parameterized1__6 |        261 |        261 |       0 |    0 |    253 |      0 |      0 |            8 |
|           U7                                                     |                               afpa_elec_ref_ctrler__parameterized1__6 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                                    |                                                 afpa_quad_subtract__8 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                |                                                 afpa_quad_subtract__8 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__459 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                                              afpa_quad_div__xdcDup__2 |       2072 |       1786 |       0 |  286 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                                |                                              afpa_quad_div__xdcDup__2 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__5 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           g0.U1                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__6 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U2                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__7 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U3                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__8 |        501 |        429 |       0 |   72 |   1140 |      0 |      1 |           10 |
|         g0.U5                                                    |                                                 afpa_quad_subtract__9 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                |                                                 afpa_quad_subtract__9 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__460 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                    |                                                     afpa_quad_mult__6 |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                |                                                     afpa_quad_mult__6 |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                     |                                                       sync_reset__458 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                    |                                                      afpa_quad_add__6 |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                |                                                      afpa_quad_add__6 |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__457 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                    |                                                  afpa_sample_demux__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                     afpa_analog_chain_corr__xdcDup__3 |       3277 |       2990 |       0 |  287 |   5664 |      0 |      4 |           60 |
|         g0.U1                                                    |                                                    afpa_elec_ref_proc |        291 |        290 |       0 |    1 |    334 |      0 |      0 |            8 |
|           U1                                                     |                                                    afpa_elec_ref_calc |        263 |        262 |       0 |    1 |    255 |      0 |      0 |            8 |
|           U7                                                     |                                                  afpa_elec_ref_ctrler |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                                    |                                    afpa_elec_ref_proc__parameterized1 |        289 |        289 |       0 |    0 |    332 |      0 |      0 |            8 |
|           U1                                                     |                                    afpa_elec_ref_calc__parameterized1 |        261 |        261 |       0 |    0 |    253 |      0 |      0 |            8 |
|           U7                                                     |                                  afpa_elec_ref_ctrler__parameterized1 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                                    |                                                afpa_quad_subtract__10 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                |                                                afpa_quad_subtract__10 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__461 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                                              afpa_quad_div__xdcDup__3 |       2072 |       1786 |       0 |  286 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                                |                                              afpa_quad_div__xdcDup__3 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                  |                                 afpa_single_div_ip_wrapper__xdcDup__9 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           g0.U1                                                  |                                afpa_single_div_ip_wrapper__xdcDup__10 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U2                                                  |                                afpa_single_div_ip_wrapper__xdcDup__11 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U3                                                  |                                afpa_single_div_ip_wrapper__xdcDup__12 |        501 |        429 |       0 |   72 |   1140 |      0 |      1 |           10 |
|         g0.U5                                                    |                                                    afpa_quad_subtract |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                |                                                    afpa_quad_subtract |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__442 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                    |                                                        afpa_quad_mult |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                |                                                        afpa_quad_mult |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                     |                                                       sync_reset__441 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                    |                                                         afpa_quad_add |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                |                                                         afpa_quad_add |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__440 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                    |                                                     afpa_sample_demux |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                                        |                                       afpa_data_dispatcher__xdcDup__1 |         98 |         96 |       0 |    2 |    293 |      1 |      1 |            0 |
|         (U13)                                                    |                                       afpa_data_dispatcher__xdcDup__1 |          6 |          4 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                      |                                                       sync_reset__402 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                       double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           fwft_afifo_w96_d128_HD21471 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|           U0                                                     |                    fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD21472 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|         U2                                                       |                                            fwft_sfifo_w72_d16_HD21678 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                     |                     fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD21679 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U14                                                        |                                       afpa_data_dispatcher__xdcDup__2 |         97 |         95 |       0 |    2 |    293 |      1 |      1 |            0 |
|         (U14)                                                    |                                       afpa_data_dispatcher__xdcDup__2 |          6 |          4 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                      |                                                       sync_reset__421 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                       double_sync__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           fwft_afifo_w96_d128_HD21539 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|           U0                                                     |                    fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD21540 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|         U2                                                       |                                            fwft_sfifo_w72_d16_HD21698 |         24 |         24 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                     |                     fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD21699 |         24 |         24 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U15                                                        |                                              afpa_readout_flags_delay |        137 |        137 |       0 |    0 |    202 |      0 |      2 |            0 |
|         (U15)                                                    |                                              afpa_readout_flags_delay |         51 |         51 |       0 |    0 |     94 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__422 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                   fwft_sfifo_w32_d256 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U0                                                     |                            fwft_sfifo_w32_d256_fifo_generator_v13_1_2 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|         g1.U5                                                    |                                           fwft_sfifo_w32_d256_HD21739 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U0                                                     |                    fwft_sfifo_w32_d256_fifo_generator_v13_1_2_HD21740 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|       U17                                                        |                                  afpa_chn_diversity_ctrler__xdcDup__1 |        124 |        124 |       0 |    0 |    170 |      2 |      2 |            0 |
|         (U17)                                                    |                                  afpa_chn_diversity_ctrler__xdcDup__1 |         41 |         41 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__466 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                           fwft_sfifo_w76_d256_HD21786 |         42 |         42 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                    fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD21787 |         42 |         42 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                      |                                           fwft_sfifo_w76_d256_HD21808 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                    fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD21809 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|       U18                                                        |                                       afpa_data_dispatcher__xdcDup__3 |        214 |        211 |       0 |    3 |    707 |      2 |      1 |            4 |
|         (U18)                                                    |                                       afpa_data_dispatcher__xdcDup__3 |        121 |        118 |       0 |    3 |    484 |      0 |      0 |            4 |
|         U0B                                                      |                                                       sync_reset__380 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                       double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           fwft_afifo_w96_d128_HD21607 |         68 |         68 |       0 |    0 |    190 |      1 |      1 |            0 |
|           U0                                                     |                    fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD21608 |         68 |         68 |       0 |    0 |    190 |      1 |      1 |            0 |
|         U2                                                       |                                            fwft_sfifo_w72_d16_HD21718 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|           U0                                                     |                     fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD21719 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|       U19                                                        |                                  afpa_chn_diversity_ctrler__xdcDup__2 |        119 |        119 |       0 |    0 |    159 |      2 |      2 |            0 |
|         (U19)                                                    |                                  afpa_chn_diversity_ctrler__xdcDup__2 |         36 |         36 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__451 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                           fwft_sfifo_w76_d256_HD21830 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                    fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD21831 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                      |                                           fwft_sfifo_w76_d256_HD21852 |         42 |         42 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                    fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD21853 |         42 |         42 |       0 |    0 |     44 |      1 |      1 |            0 |
|       U2                                                         |                                                afpa_analog_chain_corr |       3278 |       2989 |       0 |  289 |   5664 |      0 |      4 |           60 |
|         g0.U1                                                    |                                                 afpa_elec_ref_proc__4 |        291 |        290 |       0 |    1 |    334 |      0 |      0 |            8 |
|           U1                                                     |                                                 afpa_elec_ref_calc__4 |        263 |        262 |       0 |    1 |    255 |      0 |      0 |            8 |
|           U7                                                     |                                               afpa_elec_ref_ctrler__4 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                                    |                                 afpa_elec_ref_proc__parameterized1__4 |        288 |        288 |       0 |    0 |    332 |      0 |      0 |            8 |
|           U1                                                     |                                 afpa_elec_ref_calc__parameterized1__4 |        260 |        260 |       0 |    0 |    253 |      0 |      0 |            8 |
|           U7                                                     |                               afpa_elec_ref_ctrler__parameterized1__4 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                                    |                                                 afpa_quad_subtract__4 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                |                                                 afpa_quad_subtract__4 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__406 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                                                         afpa_quad_div |       2074 |       1786 |       0 |  288 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                                |                                                         afpa_quad_div |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                  |                                afpa_single_div_ip_wrapper__xdcDup__13 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           g0.U1                                                  |                                afpa_single_div_ip_wrapper__xdcDup__14 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U2                                                  |                                afpa_single_div_ip_wrapper__xdcDup__15 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U3                                                  |                                            afpa_single_div_ip_wrapper |        503 |        429 |       0 |   74 |   1140 |      0 |      1 |           10 |
|         g0.U5                                                    |                                                 afpa_quad_subtract__5 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                |                                                 afpa_quad_subtract__5 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__407 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                    |                                                     afpa_quad_mult__4 |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                |                                                     afpa_quad_mult__4 |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                     |                                                       sync_reset__405 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                    |                                                      afpa_quad_add__4 |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                |                                                      afpa_quad_add__4 |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__404 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                    |                                                  afpa_sample_demux__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U20                                                        |                                                  afpa_saturation_ctrl |         12 |         12 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U15                                                      |                                                   afpa_low_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U15)                                                  |                                                   afpa_low_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__438 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                                      |                                                  afpa_high_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U16)                                                  |                                                  afpa_high_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                     |                                                       sync_reset__437 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                        |                                                  afpa_data_dispatcher |         98 |         96 |       0 |    2 |    293 |      1 |      1 |            0 |
|         (U25)                                                    |                                                  afpa_data_dispatcher |          6 |          4 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                      |                                                       sync_reset__393 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                       double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                   fwft_afifo_w96_d128 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|           U0                                                     |                            fwft_afifo_w96_d128_fifo_generator_v13_1_2 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|         U2                                                       |                                                    fwft_sfifo_w72_d16 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                     |                             fwft_sfifo_w72_d16_fifo_generator_v13_1_2 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U6                                                         |                                             afpa_chn_diversity_ctrler |        124 |        124 |       0 |    0 |    170 |      2 |      2 |            0 |
|         (U6)                                                     |                                             afpa_chn_diversity_ctrler |         41 |         41 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U1                                                       |                                                       sync_reset__435 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                   fwft_sfifo_w76_d256 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                            fwft_sfifo_w76_d256_fifo_generator_v13_1_2 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                      |                                           fwft_sfifo_w76_d256_HD21764 |         42 |         42 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                    fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD21765 |         42 |         42 |       0 |    0 |     44 |      1 |      1 |            0 |
+------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


