
Traffic_Light.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003394  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080034a0  080034a0  000134a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034c8  080034c8  000200cc  2**0
                  CONTENTS
  4 .ARM          00000000  080034c8  080034c8  000200cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080034c8  080034c8  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034c8  080034c8  000134c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034cc  080034cc  000134cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  080034d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  200000cc  0800359c  000200cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  0800359c  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e334  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002360  00000000  00000000  0002e429  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  00030790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd0  00000000  00000000  00031450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018252  00000000  00000000  00032020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d9d1  00000000  00000000  0004a272  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a1d2  00000000  00000000  00057c43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e1e15  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035a8  00000000  00000000  000e1e68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000cc 	.word	0x200000cc
 8000128:	00000000 	.word	0x00000000
 800012c:	08003488 	.word	0x08003488

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d0 	.word	0x200000d0
 8000148:	08003488 	.word	0x08003488

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f001 f9c8 	bl	80014e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f814 	bl	8000180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f924 	bl	80003a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800015c:	f000 f8f8 	bl	8000350 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000160:	f000 f850 	bl	8000204 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000164:	f000 f89a 	bl	800029c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000168:	4804      	ldr	r0, [pc, #16]	; (800017c <main+0x30>)
 800016a:	f002 f96b 	bl	8002444 <HAL_TIM_Base_Start_IT>
  timer_init();
 800016e:	f000 fdc5 	bl	8000cfc <timer_init>
  traffic_init();
 8000172:	f000 fe7f 	bl	8000e74 <traffic_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  traffic_fsm();
 8000176:	f001 f8ad 	bl	80012d4 <traffic_fsm>
 800017a:	e7fc      	b.n	8000176 <main+0x2a>
 800017c:	20000178 	.word	0x20000178

08000180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b090      	sub	sp, #64	; 0x40
 8000184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000186:	f107 0318 	add.w	r3, r7, #24
 800018a:	2228      	movs	r2, #40	; 0x28
 800018c:	2100      	movs	r1, #0
 800018e:	4618      	mov	r0, r3
 8000190:	f003 f8ae 	bl	80032f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000194:	1d3b      	adds	r3, r7, #4
 8000196:	2200      	movs	r2, #0
 8000198:	601a      	str	r2, [r3, #0]
 800019a:	605a      	str	r2, [r3, #4]
 800019c:	609a      	str	r2, [r3, #8]
 800019e:	60da      	str	r2, [r3, #12]
 80001a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001a2:	2302      	movs	r3, #2
 80001a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a6:	2301      	movs	r3, #1
 80001a8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001aa:	2310      	movs	r3, #16
 80001ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ae:	2302      	movs	r3, #2
 80001b0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001b2:	2300      	movs	r3, #0
 80001b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001b6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80001ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001bc:	f107 0318 	add.w	r3, r7, #24
 80001c0:	4618      	mov	r0, r3
 80001c2:	f001 fcd5 	bl	8001b70 <HAL_RCC_OscConfig>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d001      	beq.n	80001d0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001cc:	f000 f996 	bl	80004fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d0:	230f      	movs	r3, #15
 80001d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d4:	2302      	movs	r3, #2
 80001d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d8:	2300      	movs	r3, #0
 80001da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e2:	2300      	movs	r3, #0
 80001e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2102      	movs	r1, #2
 80001ea:	4618      	mov	r0, r3
 80001ec:	f001 ff40 	bl	8002070 <HAL_RCC_ClockConfig>
 80001f0:	4603      	mov	r3, r0
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d001      	beq.n	80001fa <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80001f6:	f000 f981 	bl	80004fc <Error_Handler>
  }
}
 80001fa:	bf00      	nop
 80001fc:	3740      	adds	r7, #64	; 0x40
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
	...

08000204 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b086      	sub	sp, #24
 8000208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800020a:	f107 0308 	add.w	r3, r7, #8
 800020e:	2200      	movs	r2, #0
 8000210:	601a      	str	r2, [r3, #0]
 8000212:	605a      	str	r2, [r3, #4]
 8000214:	609a      	str	r2, [r3, #8]
 8000216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000218:	463b      	mov	r3, r7
 800021a:	2200      	movs	r2, #0
 800021c:	601a      	str	r2, [r3, #0]
 800021e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000220:	4b1d      	ldr	r3, [pc, #116]	; (8000298 <MX_TIM2_Init+0x94>)
 8000222:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000226:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8000228:	4b1b      	ldr	r3, [pc, #108]	; (8000298 <MX_TIM2_Init+0x94>)
 800022a:	223f      	movs	r2, #63	; 0x3f
 800022c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800022e:	4b1a      	ldr	r3, [pc, #104]	; (8000298 <MX_TIM2_Init+0x94>)
 8000230:	2200      	movs	r2, #0
 8000232:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000234:	4b18      	ldr	r3, [pc, #96]	; (8000298 <MX_TIM2_Init+0x94>)
 8000236:	f242 720f 	movw	r2, #9999	; 0x270f
 800023a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800023c:	4b16      	ldr	r3, [pc, #88]	; (8000298 <MX_TIM2_Init+0x94>)
 800023e:	2200      	movs	r2, #0
 8000240:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000242:	4b15      	ldr	r3, [pc, #84]	; (8000298 <MX_TIM2_Init+0x94>)
 8000244:	2200      	movs	r2, #0
 8000246:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000248:	4813      	ldr	r0, [pc, #76]	; (8000298 <MX_TIM2_Init+0x94>)
 800024a:	f002 f8ab 	bl	80023a4 <HAL_TIM_Base_Init>
 800024e:	4603      	mov	r3, r0
 8000250:	2b00      	cmp	r3, #0
 8000252:	d001      	beq.n	8000258 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000254:	f000 f952 	bl	80004fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800025c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800025e:	f107 0308 	add.w	r3, r7, #8
 8000262:	4619      	mov	r1, r3
 8000264:	480c      	ldr	r0, [pc, #48]	; (8000298 <MX_TIM2_Init+0x94>)
 8000266:	f002 fb55 	bl	8002914 <HAL_TIM_ConfigClockSource>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000270:	f000 f944 	bl	80004fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000274:	2300      	movs	r3, #0
 8000276:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000278:	2300      	movs	r3, #0
 800027a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800027c:	463b      	mov	r3, r7
 800027e:	4619      	mov	r1, r3
 8000280:	4805      	ldr	r0, [pc, #20]	; (8000298 <MX_TIM2_Init+0x94>)
 8000282:	f002 feaf 	bl	8002fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800028c:	f000 f936 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000290:	bf00      	nop
 8000292:	3718      	adds	r7, #24
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	20000178 	.word	0x20000178

0800029c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b08a      	sub	sp, #40	; 0x28
 80002a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002a2:	f107 0320 	add.w	r3, r7, #32
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
 80002b2:	605a      	str	r2, [r3, #4]
 80002b4:	609a      	str	r2, [r3, #8]
 80002b6:	60da      	str	r2, [r3, #12]
 80002b8:	611a      	str	r2, [r3, #16]
 80002ba:	615a      	str	r2, [r3, #20]
 80002bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80002be:	4b22      	ldr	r3, [pc, #136]	; (8000348 <MX_TIM3_Init+0xac>)
 80002c0:	4a22      	ldr	r2, [pc, #136]	; (800034c <MX_TIM3_Init+0xb0>)
 80002c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80002c4:	4b20      	ldr	r3, [pc, #128]	; (8000348 <MX_TIM3_Init+0xac>)
 80002c6:	223f      	movs	r2, #63	; 0x3f
 80002c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002ca:	4b1f      	ldr	r3, [pc, #124]	; (8000348 <MX_TIM3_Init+0xac>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80002d0:	4b1d      	ldr	r3, [pc, #116]	; (8000348 <MX_TIM3_Init+0xac>)
 80002d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80002d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002d8:	4b1b      	ldr	r3, [pc, #108]	; (8000348 <MX_TIM3_Init+0xac>)
 80002da:	2200      	movs	r2, #0
 80002dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002de:	4b1a      	ldr	r3, [pc, #104]	; (8000348 <MX_TIM3_Init+0xac>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80002e4:	4818      	ldr	r0, [pc, #96]	; (8000348 <MX_TIM3_Init+0xac>)
 80002e6:	f002 f8ff 	bl	80024e8 <HAL_TIM_PWM_Init>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80002f0:	f000 f904 	bl	80004fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002f4:	2300      	movs	r3, #0
 80002f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002f8:	2300      	movs	r3, #0
 80002fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80002fc:	f107 0320 	add.w	r3, r7, #32
 8000300:	4619      	mov	r1, r3
 8000302:	4811      	ldr	r0, [pc, #68]	; (8000348 <MX_TIM3_Init+0xac>)
 8000304:	f002 fe6e 	bl	8002fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8000308:	4603      	mov	r3, r0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800030e:	f000 f8f5 	bl	80004fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000312:	2360      	movs	r3, #96	; 0x60
 8000314:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800031a:	2300      	movs	r3, #0
 800031c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800031e:	2300      	movs	r3, #0
 8000320:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	2200      	movs	r2, #0
 8000326:	4619      	mov	r1, r3
 8000328:	4807      	ldr	r0, [pc, #28]	; (8000348 <MX_TIM3_Init+0xac>)
 800032a:	f002 fa35 	bl	8002798 <HAL_TIM_PWM_ConfigChannel>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000334:	f000 f8e2 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000338:	4803      	ldr	r0, [pc, #12]	; (8000348 <MX_TIM3_Init+0xac>)
 800033a:	f000 f959 	bl	80005f0 <HAL_TIM_MspPostInit>

}
 800033e:	bf00      	nop
 8000340:	3728      	adds	r7, #40	; 0x28
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	20000130 	.word	0x20000130
 800034c:	40000400 	.word	0x40000400

08000350 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000354:	4b11      	ldr	r3, [pc, #68]	; (800039c <MX_USART2_UART_Init+0x4c>)
 8000356:	4a12      	ldr	r2, [pc, #72]	; (80003a0 <MX_USART2_UART_Init+0x50>)
 8000358:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800035a:	4b10      	ldr	r3, [pc, #64]	; (800039c <MX_USART2_UART_Init+0x4c>)
 800035c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000360:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000362:	4b0e      	ldr	r3, [pc, #56]	; (800039c <MX_USART2_UART_Init+0x4c>)
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000368:	4b0c      	ldr	r3, [pc, #48]	; (800039c <MX_USART2_UART_Init+0x4c>)
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800036e:	4b0b      	ldr	r3, [pc, #44]	; (800039c <MX_USART2_UART_Init+0x4c>)
 8000370:	2200      	movs	r2, #0
 8000372:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000374:	4b09      	ldr	r3, [pc, #36]	; (800039c <MX_USART2_UART_Init+0x4c>)
 8000376:	220c      	movs	r2, #12
 8000378:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800037a:	4b08      	ldr	r3, [pc, #32]	; (800039c <MX_USART2_UART_Init+0x4c>)
 800037c:	2200      	movs	r2, #0
 800037e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000380:	4b06      	ldr	r3, [pc, #24]	; (800039c <MX_USART2_UART_Init+0x4c>)
 8000382:	2200      	movs	r2, #0
 8000384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000386:	4805      	ldr	r0, [pc, #20]	; (800039c <MX_USART2_UART_Init+0x4c>)
 8000388:	f002 fe9c 	bl	80030c4 <HAL_UART_Init>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000392:	f000 f8b3 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	200001c0 	.word	0x200001c0
 80003a0:	40004400 	.word	0x40004400

080003a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b088      	sub	sp, #32
 80003a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003aa:	f107 0310 	add.w	r3, r7, #16
 80003ae:	2200      	movs	r2, #0
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	605a      	str	r2, [r3, #4]
 80003b4:	609a      	str	r2, [r3, #8]
 80003b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b8:	4b45      	ldr	r3, [pc, #276]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	4a44      	ldr	r2, [pc, #272]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003be:	f043 0310 	orr.w	r3, r3, #16
 80003c2:	6193      	str	r3, [r2, #24]
 80003c4:	4b42      	ldr	r3, [pc, #264]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f003 0310 	and.w	r3, r3, #16
 80003cc:	60fb      	str	r3, [r7, #12]
 80003ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003d0:	4b3f      	ldr	r3, [pc, #252]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a3e      	ldr	r2, [pc, #248]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003d6:	f043 0320 	orr.w	r3, r3, #32
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b3c      	ldr	r3, [pc, #240]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0320 	and.w	r3, r3, #32
 80003e4:	60bb      	str	r3, [r7, #8]
 80003e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e8:	4b39      	ldr	r3, [pc, #228]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	4a38      	ldr	r2, [pc, #224]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003ee:	f043 0304 	orr.w	r3, r3, #4
 80003f2:	6193      	str	r3, [r2, #24]
 80003f4:	4b36      	ldr	r3, [pc, #216]	; (80004d0 <MX_GPIO_Init+0x12c>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f003 0304 	and.w	r3, r3, #4
 80003fc:	607b      	str	r3, [r7, #4]
 80003fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000400:	4b33      	ldr	r3, [pc, #204]	; (80004d0 <MX_GPIO_Init+0x12c>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	4a32      	ldr	r2, [pc, #200]	; (80004d0 <MX_GPIO_Init+0x12c>)
 8000406:	f043 0308 	orr.w	r3, r3, #8
 800040a:	6193      	str	r3, [r2, #24]
 800040c:	4b30      	ldr	r3, [pc, #192]	; (80004d0 <MX_GPIO_Init+0x12c>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	f003 0308 	and.w	r3, r3, #8
 8000414:	603b      	str	r3, [r7, #0]
 8000416:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|PD_LED_1_Pin|TR_LED_A_0_Pin, GPIO_PIN_RESET);
 8000418:	2200      	movs	r2, #0
 800041a:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 800041e:	482d      	ldr	r0, [pc, #180]	; (80004d4 <MX_GPIO_Init+0x130>)
 8000420:	f001 fb6b 	bl	8001afa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PD_LED_0_Pin|TR_LED_A_1_Pin|TR_LED_B_1_Pin|TR_LED_B_0_Pin, GPIO_PIN_RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	f44f 6187 	mov.w	r1, #1080	; 0x438
 800042a:	482b      	ldr	r0, [pc, #172]	; (80004d8 <MX_GPIO_Init+0x134>)
 800042c:	f001 fb65 	bl	8001afa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000430:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000434:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000436:	4b29      	ldr	r3, [pc, #164]	; (80004dc <MX_GPIO_Init+0x138>)
 8000438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043a:	2300      	movs	r3, #0
 800043c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800043e:	f107 0310 	add.w	r3, r7, #16
 8000442:	4619      	mov	r1, r3
 8000444:	4826      	ldr	r0, [pc, #152]	; (80004e0 <MX_GPIO_Init+0x13c>)
 8000446:	f001 f9bd 	bl	80017c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD_BTN_Pin BTN_1_Pin BTN_2_Pin */
  GPIO_InitStruct.Pin = PD_BTN_Pin|BTN_1_Pin|BTN_2_Pin;
 800044a:	2313      	movs	r3, #19
 800044c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800044e:	2300      	movs	r3, #0
 8000450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000452:	2301      	movs	r3, #1
 8000454:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000456:	f107 0310 	add.w	r3, r7, #16
 800045a:	4619      	mov	r1, r3
 800045c:	481d      	ldr	r0, [pc, #116]	; (80004d4 <MX_GPIO_Init+0x130>)
 800045e:	f001 f9b1 	bl	80017c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PD_LED_1_Pin TR_LED_A_0_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|PD_LED_1_Pin|TR_LED_A_0_Pin;
 8000462:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 8000466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000468:	2301      	movs	r3, #1
 800046a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046c:	2300      	movs	r3, #0
 800046e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000470:	2302      	movs	r3, #2
 8000472:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000474:	f107 0310 	add.w	r3, r7, #16
 8000478:	4619      	mov	r1, r3
 800047a:	4816      	ldr	r0, [pc, #88]	; (80004d4 <MX_GPIO_Init+0x130>)
 800047c:	f001 f9a2 	bl	80017c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_3_Pin */
  GPIO_InitStruct.Pin = BTN_3_Pin;
 8000480:	2301      	movs	r3, #1
 8000482:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000484:	2300      	movs	r3, #0
 8000486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000488:	2301      	movs	r3, #1
 800048a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_3_GPIO_Port, &GPIO_InitStruct);
 800048c:	f107 0310 	add.w	r3, r7, #16
 8000490:	4619      	mov	r1, r3
 8000492:	4811      	ldr	r0, [pc, #68]	; (80004d8 <MX_GPIO_Init+0x134>)
 8000494:	f001 f996 	bl	80017c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD_LED_0_Pin TR_LED_A_1_Pin TR_LED_B_1_Pin TR_LED_B_0_Pin */
  GPIO_InitStruct.Pin = PD_LED_0_Pin|TR_LED_A_1_Pin|TR_LED_B_1_Pin|TR_LED_B_0_Pin;
 8000498:	f44f 6387 	mov.w	r3, #1080	; 0x438
 800049c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049e:	2301      	movs	r3, #1
 80004a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a2:	2300      	movs	r3, #0
 80004a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a6:	2302      	movs	r3, #2
 80004a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004aa:	f107 0310 	add.w	r3, r7, #16
 80004ae:	4619      	mov	r1, r3
 80004b0:	4809      	ldr	r0, [pc, #36]	; (80004d8 <MX_GPIO_Init+0x134>)
 80004b2:	f001 f987 	bl	80017c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80004b6:	2200      	movs	r2, #0
 80004b8:	2100      	movs	r1, #0
 80004ba:	2028      	movs	r0, #40	; 0x28
 80004bc:	f001 f94b 	bl	8001756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80004c0:	2028      	movs	r0, #40	; 0x28
 80004c2:	f001 f964 	bl	800178e <HAL_NVIC_EnableIRQ>

}
 80004c6:	bf00      	nop
 80004c8:	3720      	adds	r7, #32
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40021000 	.word	0x40021000
 80004d4:	40010800 	.word	0x40010800
 80004d8:	40010c00 	.word	0x40010c00
 80004dc:	10110000 	.word	0x10110000
 80004e0:	40011000 	.word	0x40011000

080004e4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
	timer_run();
 80004ec:	f000 fc14 	bl	8000d18 <timer_run>
	button_reading();
 80004f0:	f000 f964 	bl	80007bc <button_reading>
}
 80004f4:	bf00      	nop
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000500:	b672      	cpsid	i
}
 8000502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000504:	e7fe      	b.n	8000504 <Error_Handler+0x8>
	...

08000508 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800050e:	4b15      	ldr	r3, [pc, #84]	; (8000564 <HAL_MspInit+0x5c>)
 8000510:	699b      	ldr	r3, [r3, #24]
 8000512:	4a14      	ldr	r2, [pc, #80]	; (8000564 <HAL_MspInit+0x5c>)
 8000514:	f043 0301 	orr.w	r3, r3, #1
 8000518:	6193      	str	r3, [r2, #24]
 800051a:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_MspInit+0x5c>)
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	f003 0301 	and.w	r3, r3, #1
 8000522:	60bb      	str	r3, [r7, #8]
 8000524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000526:	4b0f      	ldr	r3, [pc, #60]	; (8000564 <HAL_MspInit+0x5c>)
 8000528:	69db      	ldr	r3, [r3, #28]
 800052a:	4a0e      	ldr	r2, [pc, #56]	; (8000564 <HAL_MspInit+0x5c>)
 800052c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000530:	61d3      	str	r3, [r2, #28]
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_MspInit+0x5c>)
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800053e:	4b0a      	ldr	r3, [pc, #40]	; (8000568 <HAL_MspInit+0x60>)
 8000540:	685b      	ldr	r3, [r3, #4]
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	4a04      	ldr	r2, [pc, #16]	; (8000568 <HAL_MspInit+0x60>)
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	40021000 	.word	0x40021000
 8000568:	40010000 	.word	0x40010000

0800056c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800057c:	d113      	bne.n	80005a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800057e:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <HAL_TIM_Base_MspInit+0x44>)
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	4a0b      	ldr	r2, [pc, #44]	; (80005b0 <HAL_TIM_Base_MspInit+0x44>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	61d3      	str	r3, [r2, #28]
 800058a:	4b09      	ldr	r3, [pc, #36]	; (80005b0 <HAL_TIM_Base_MspInit+0x44>)
 800058c:	69db      	ldr	r3, [r3, #28]
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	60fb      	str	r3, [r7, #12]
 8000594:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	2100      	movs	r1, #0
 800059a:	201c      	movs	r0, #28
 800059c:	f001 f8db 	bl	8001756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80005a0:	201c      	movs	r0, #28
 80005a2:	f001 f8f4 	bl	800178e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80005a6:	bf00      	nop
 80005a8:	3710      	adds	r7, #16
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40021000 	.word	0x40021000

080005b4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <HAL_TIM_PWM_MspInit+0x34>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d10b      	bne.n	80005de <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_TIM_PWM_MspInit+0x38>)
 80005c8:	69db      	ldr	r3, [r3, #28]
 80005ca:	4a08      	ldr	r2, [pc, #32]	; (80005ec <HAL_TIM_PWM_MspInit+0x38>)
 80005cc:	f043 0302 	orr.w	r3, r3, #2
 80005d0:	61d3      	str	r3, [r2, #28]
 80005d2:	4b06      	ldr	r3, [pc, #24]	; (80005ec <HAL_TIM_PWM_MspInit+0x38>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	f003 0302 	and.w	r3, r3, #2
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80005de:	bf00      	nop
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bc80      	pop	{r7}
 80005e6:	4770      	bx	lr
 80005e8:	40000400 	.word	0x40000400
 80005ec:	40021000 	.word	0x40021000

080005f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b088      	sub	sp, #32
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f8:	f107 0310 	add.w	r3, r7, #16
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a0f      	ldr	r2, [pc, #60]	; (8000648 <HAL_TIM_MspPostInit+0x58>)
 800060c:	4293      	cmp	r3, r2
 800060e:	d117      	bne.n	8000640 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000610:	4b0e      	ldr	r3, [pc, #56]	; (800064c <HAL_TIM_MspPostInit+0x5c>)
 8000612:	699b      	ldr	r3, [r3, #24]
 8000614:	4a0d      	ldr	r2, [pc, #52]	; (800064c <HAL_TIM_MspPostInit+0x5c>)
 8000616:	f043 0304 	orr.w	r3, r3, #4
 800061a:	6193      	str	r3, [r2, #24]
 800061c:	4b0b      	ldr	r3, [pc, #44]	; (800064c <HAL_TIM_MspPostInit+0x5c>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	f003 0304 	and.w	r3, r3, #4
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = PD_BUZZER_Pin;
 8000628:	2340      	movs	r3, #64	; 0x40
 800062a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800062c:	2302      	movs	r3, #2
 800062e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000630:	2302      	movs	r3, #2
 8000632:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PD_BUZZER_GPIO_Port, &GPIO_InitStruct);
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	4619      	mov	r1, r3
 800063a:	4805      	ldr	r0, [pc, #20]	; (8000650 <HAL_TIM_MspPostInit+0x60>)
 800063c:	f001 f8c2 	bl	80017c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000640:	bf00      	nop
 8000642:	3720      	adds	r7, #32
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40000400 	.word	0x40000400
 800064c:	40021000 	.word	0x40021000
 8000650:	40010800 	.word	0x40010800

08000654 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b088      	sub	sp, #32
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065c:	f107 0310 	add.w	r3, r7, #16
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a15      	ldr	r2, [pc, #84]	; (80006c4 <HAL_UART_MspInit+0x70>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d123      	bne.n	80006bc <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <HAL_UART_MspInit+0x74>)
 8000676:	69db      	ldr	r3, [r3, #28]
 8000678:	4a13      	ldr	r2, [pc, #76]	; (80006c8 <HAL_UART_MspInit+0x74>)
 800067a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800067e:	61d3      	str	r3, [r2, #28]
 8000680:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <HAL_UART_MspInit+0x74>)
 8000682:	69db      	ldr	r3, [r3, #28]
 8000684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068c:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <HAL_UART_MspInit+0x74>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a0d      	ldr	r2, [pc, #52]	; (80006c8 <HAL_UART_MspInit+0x74>)
 8000692:	f043 0304 	orr.w	r3, r3, #4
 8000696:	6193      	str	r3, [r2, #24]
 8000698:	4b0b      	ldr	r3, [pc, #44]	; (80006c8 <HAL_UART_MspInit+0x74>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	f003 0304 	and.w	r3, r3, #4
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80006a4:	230c      	movs	r3, #12
 80006a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a8:	2302      	movs	r3, #2
 80006aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ac:	2302      	movs	r3, #2
 80006ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b0:	f107 0310 	add.w	r3, r7, #16
 80006b4:	4619      	mov	r1, r3
 80006b6:	4805      	ldr	r0, [pc, #20]	; (80006cc <HAL_UART_MspInit+0x78>)
 80006b8:	f001 f884 	bl	80017c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006bc:	bf00      	nop
 80006be:	3720      	adds	r7, #32
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40004400 	.word	0x40004400
 80006c8:	40021000 	.word	0x40021000
 80006cc:	40010800 	.word	0x40010800

080006d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d4:	e7fe      	b.n	80006d4 <NMI_Handler+0x4>

080006d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006d6:	b480      	push	{r7}
 80006d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006da:	e7fe      	b.n	80006da <HardFault_Handler+0x4>

080006dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e0:	e7fe      	b.n	80006e0 <MemManage_Handler+0x4>

080006e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006e2:	b480      	push	{r7}
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006e6:	e7fe      	b.n	80006e6 <BusFault_Handler+0x4>

080006e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006ec:	e7fe      	b.n	80006ec <UsageFault_Handler+0x4>

080006ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006ee:	b480      	push	{r7}
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006f2:	bf00      	nop
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bc80      	pop	{r7}
 80006f8:	4770      	bx	lr

080006fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006fa:	b480      	push	{r7}
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006fe:	bf00      	nop
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr

08000706 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000706:	b480      	push	{r7}
 8000708:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800070a:	bf00      	nop
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr

08000712 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000716:	f000 ff2b 	bl	8001570 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
	...

08000720 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000724:	4802      	ldr	r0, [pc, #8]	; (8000730 <TIM2_IRQHandler+0x10>)
 8000726:	f001 ff2e 	bl	8002586 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20000178 	.word	0x20000178

08000734 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000738:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800073c:	f001 f9f6 	bl	8001b2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}

08000744 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800074c:	4a14      	ldr	r2, [pc, #80]	; (80007a0 <_sbrk+0x5c>)
 800074e:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <_sbrk+0x60>)
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000758:	4b13      	ldr	r3, [pc, #76]	; (80007a8 <_sbrk+0x64>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d102      	bne.n	8000766 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000760:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <_sbrk+0x64>)
 8000762:	4a12      	ldr	r2, [pc, #72]	; (80007ac <_sbrk+0x68>)
 8000764:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000766:	4b10      	ldr	r3, [pc, #64]	; (80007a8 <_sbrk+0x64>)
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4413      	add	r3, r2
 800076e:	693a      	ldr	r2, [r7, #16]
 8000770:	429a      	cmp	r2, r3
 8000772:	d207      	bcs.n	8000784 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000774:	f002 fd82 	bl	800327c <__errno>
 8000778:	4603      	mov	r3, r0
 800077a:	220c      	movs	r2, #12
 800077c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800077e:	f04f 33ff 	mov.w	r3, #4294967295
 8000782:	e009      	b.n	8000798 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000784:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <_sbrk+0x64>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800078a:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <_sbrk+0x64>)
 800078c:	681a      	ldr	r2, [r3, #0]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4413      	add	r3, r2
 8000792:	4a05      	ldr	r2, [pc, #20]	; (80007a8 <_sbrk+0x64>)
 8000794:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000796:	68fb      	ldr	r3, [r7, #12]
}
 8000798:	4618      	mov	r0, r3
 800079a:	3718      	adds	r7, #24
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20005000 	.word	0x20005000
 80007a4:	00000400 	.word	0x00000400
 80007a8:	200000e8 	.word	0x200000e8
 80007ac:	20000220 	.word	0x20000220

080007b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bc80      	pop	{r7}
 80007ba:	4770      	bx	lr

080007bc <button_reading>:

int TimeOutForKeyPress[MAX_BUTTON] = {LONG_DURATION};
int flagBtn[MAX_BUTTON] = {0};
int flagBtnLong[MAX_BUTTON] = {0};

void button_reading(void){
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_BUTTON; i++){
 80007c2:	2300      	movs	r3, #0
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	e0a2      	b.n	800090e <button_reading+0x152>
		KeyReg2[i] = KeyReg1[i];
 80007c8:	4a55      	ldr	r2, [pc, #340]	; (8000920 <button_reading+0x164>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007d0:	4954      	ldr	r1, [pc, #336]	; (8000924 <button_reading+0x168>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80007d8:	4a53      	ldr	r2, [pc, #332]	; (8000928 <button_reading+0x16c>)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007e0:	494f      	ldr	r1, [pc, #316]	; (8000920 <button_reading+0x164>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2b03      	cmp	r3, #3
 80007ec:	d836      	bhi.n	800085c <button_reading+0xa0>
 80007ee:	a201      	add	r2, pc, #4	; (adr r2, 80007f4 <button_reading+0x38>)
 80007f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007f4:	08000805 	.word	0x08000805
 80007f8:	0800081b 	.word	0x0800081b
 80007fc:	08000831 	.word	0x08000831
 8000800:	08000847 	.word	0x08000847
		switch (i){ //check which button is being read now
		case BTN_1:
			KeyReg0[i] = HAL_GPIO_ReadPin(GPIOA, BTN_1_Pin);
 8000804:	2102      	movs	r1, #2
 8000806:	4849      	ldr	r0, [pc, #292]	; (800092c <button_reading+0x170>)
 8000808:	f001 f960 	bl	8001acc <HAL_GPIO_ReadPin>
 800080c:	4603      	mov	r3, r0
 800080e:	4619      	mov	r1, r3
 8000810:	4a45      	ldr	r2, [pc, #276]	; (8000928 <button_reading+0x16c>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000818:	e021      	b.n	800085e <button_reading+0xa2>
		case BTN_2:
			KeyReg0[i] = HAL_GPIO_ReadPin(GPIOA, BTN_2_Pin);
 800081a:	2110      	movs	r1, #16
 800081c:	4843      	ldr	r0, [pc, #268]	; (800092c <button_reading+0x170>)
 800081e:	f001 f955 	bl	8001acc <HAL_GPIO_ReadPin>
 8000822:	4603      	mov	r3, r0
 8000824:	4619      	mov	r1, r3
 8000826:	4a40      	ldr	r2, [pc, #256]	; (8000928 <button_reading+0x16c>)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 800082e:	e016      	b.n	800085e <button_reading+0xa2>
		case BTN_3:
			KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, BTN_3_Pin);
 8000830:	2101      	movs	r1, #1
 8000832:	483f      	ldr	r0, [pc, #252]	; (8000930 <button_reading+0x174>)
 8000834:	f001 f94a 	bl	8001acc <HAL_GPIO_ReadPin>
 8000838:	4603      	mov	r3, r0
 800083a:	4619      	mov	r1, r3
 800083c:	4a3a      	ldr	r2, [pc, #232]	; (8000928 <button_reading+0x16c>)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000844:	e00b      	b.n	800085e <button_reading+0xa2>
		case BTN_PD:
			KeyReg0[i] = HAL_GPIO_ReadPin(GPIOA, PD_BTN_Pin);
 8000846:	2101      	movs	r1, #1
 8000848:	4838      	ldr	r0, [pc, #224]	; (800092c <button_reading+0x170>)
 800084a:	f001 f93f 	bl	8001acc <HAL_GPIO_ReadPin>
 800084e:	4603      	mov	r3, r0
 8000850:	4619      	mov	r1, r3
 8000852:	4a35      	ldr	r2, [pc, #212]	; (8000928 <button_reading+0x16c>)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 800085a:	e000      	b.n	800085e <button_reading+0xa2>
		default:
			break;
 800085c:	bf00      	nop
		}
		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 800085e:	4a30      	ldr	r2, [pc, #192]	; (8000920 <button_reading+0x164>)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000866:	4930      	ldr	r1, [pc, #192]	; (8000928 <button_reading+0x16c>)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800086e:	429a      	cmp	r2, r3
 8000870:	d14a      	bne.n	8000908 <button_reading+0x14c>
 8000872:	4a2b      	ldr	r2, [pc, #172]	; (8000920 <button_reading+0x164>)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800087a:	492a      	ldr	r1, [pc, #168]	; (8000924 <button_reading+0x168>)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000882:	429a      	cmp	r2, r3
 8000884:	d140      	bne.n	8000908 <button_reading+0x14c>
			if (KeyReg2[i] != KeyReg3[i]){
 8000886:	4a27      	ldr	r2, [pc, #156]	; (8000924 <button_reading+0x168>)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800088e:	4929      	ldr	r1, [pc, #164]	; (8000934 <button_reading+0x178>)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000896:	429a      	cmp	r2, r3
 8000898:	d022      	beq.n	80008e0 <button_reading+0x124>
				KeyReg3[i] = KeyReg2[i];
 800089a:	4a22      	ldr	r2, [pc, #136]	; (8000924 <button_reading+0x168>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008a2:	4924      	ldr	r1, [pc, #144]	; (8000934 <button_reading+0x178>)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if (KeyReg3[i] == IS_PRESSED){
 80008aa:	4a22      	ldr	r2, [pc, #136]	; (8000934 <button_reading+0x178>)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d109      	bne.n	80008ca <button_reading+0x10e>
					TimeOutForKeyPress[i] = LONG_DURATION;
 80008b6:	4a20      	ldr	r2, [pc, #128]	; (8000938 <button_reading+0x17c>)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80008be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					subKeyProcess(i);
 80008c2:	6878      	ldr	r0, [r7, #4]
 80008c4:	f000 f83e 	bl	8000944 <subKeyProcess>
 80008c8:	e01e      	b.n	8000908 <button_reading+0x14c>
				}
				else{
					flagBtnLong[i] = 0;
 80008ca:	4a1c      	ldr	r2, [pc, #112]	; (800093c <button_reading+0x180>)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2100      	movs	r1, #0
 80008d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					Over1Sec[i] = 0;
 80008d4:	4a1a      	ldr	r2, [pc, #104]	; (8000940 <button_reading+0x184>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2100      	movs	r1, #0
 80008da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80008de:	e013      	b.n	8000908 <button_reading+0x14c>
				}
			} else {
				TimeOutForKeyPress[i] --;
 80008e0:	4a15      	ldr	r2, [pc, #84]	; (8000938 <button_reading+0x17c>)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008e8:	1e5a      	subs	r2, r3, #1
 80008ea:	4913      	ldr	r1, [pc, #76]	; (8000938 <button_reading+0x17c>)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 80008f2:	4a11      	ldr	r2, [pc, #68]	; (8000938 <button_reading+0x17c>)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d104      	bne.n	8000908 <button_reading+0x14c>
					KeyReg3[i] = IS_RELEASED;
 80008fe:	4a0d      	ldr	r2, [pc, #52]	; (8000934 <button_reading+0x178>)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2101      	movs	r1, #1
 8000904:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_BUTTON; i++){
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	3301      	adds	r3, #1
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2b03      	cmp	r3, #3
 8000912:	f77f af59 	ble.w	80007c8 <button_reading+0xc>
				}
			}
		}
	}
}
 8000916:	bf00      	nop
 8000918:	bf00      	nop
 800091a:	3708      	adds	r7, #8
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000014 	.word	0x20000014
 8000924:	20000024 	.word	0x20000024
 8000928:	20000004 	.word	0x20000004
 800092c:	40010800 	.word	0x40010800
 8000930:	40010c00 	.word	0x40010c00
 8000934:	20000034 	.word	0x20000034
 8000938:	20000044 	.word	0x20000044
 800093c:	20000114 	.word	0x20000114
 8000940:	200000f4 	.word	0x200000f4

08000944 <subKeyProcess>:

void subKeyProcess(int index){
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	flagBtn[index] = 1;
 800094c:	4a0f      	ldr	r2, [pc, #60]	; (800098c <subKeyProcess+0x48>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2101      	movs	r1, #1
 8000952:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	if (Over1Sec[index] == 0){
 8000956:	4a0e      	ldr	r2, [pc, #56]	; (8000990 <subKeyProcess+0x4c>)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d105      	bne.n	800096e <subKeyProcess+0x2a>
		Over1Sec[index] = 1;
 8000962:	4a0b      	ldr	r2, [pc, #44]	; (8000990 <subKeyProcess+0x4c>)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2101      	movs	r1, #1
 8000968:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	else{
		flagBtnLong[index] = 1;
		flagBtn[index] = 0;
	}
}
 800096c:	e009      	b.n	8000982 <subKeyProcess+0x3e>
		flagBtnLong[index] = 1;
 800096e:	4a09      	ldr	r2, [pc, #36]	; (8000994 <subKeyProcess+0x50>)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2101      	movs	r1, #1
 8000974:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		flagBtn[index] = 0;
 8000978:	4a04      	ldr	r2, [pc, #16]	; (800098c <subKeyProcess+0x48>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2100      	movs	r1, #0
 800097e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000982:	bf00      	nop
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr
 800098c:	20000104 	.word	0x20000104
 8000990:	200000f4 	.word	0x200000f4
 8000994:	20000114 	.word	0x20000114

08000998 <button_isPressed>:

int button_isPressed(int index){
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
	if (flagBtn[index] == 1){
 80009a0:	4a09      	ldr	r2, [pc, #36]	; (80009c8 <button_isPressed+0x30>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d106      	bne.n	80009ba <button_isPressed+0x22>
		flagBtn[index] = 0;
 80009ac:	4a06      	ldr	r2, [pc, #24]	; (80009c8 <button_isPressed+0x30>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	2100      	movs	r1, #0
 80009b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80009b6:	2301      	movs	r3, #1
 80009b8:	e000      	b.n	80009bc <button_isPressed+0x24>
	}
	return 0;
 80009ba:	2300      	movs	r3, #0
}
 80009bc:	4618      	mov	r0, r3
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bc80      	pop	{r7}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	20000104 	.word	0x20000104

080009cc <button_isLongPressed>:

int button_isLongPressed(int index){
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
	return (flagBtnLong[index] == 1);
 80009d4:	4a06      	ldr	r2, [pc, #24]	; (80009f0 <button_isLongPressed+0x24>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	bf0c      	ite	eq
 80009e0:	2301      	moveq	r3, #1
 80009e2:	2300      	movne	r3, #0
 80009e4:	b2db      	uxtb	r3, r3
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr
 80009f0:	20000114 	.word	0x20000114

080009f4 <led_clear_all>:
#include "u_i_led.h"
#include "main.h"

#ifdef BOARD
//clear all led
void led_clear_all() {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, PD_LED_1_Pin|TR_LED_A_0_Pin, GPIO_PIN_RESET);
 80009f8:	2200      	movs	r2, #0
 80009fa:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80009fe:	4805      	ldr	r0, [pc, #20]	; (8000a14 <led_clear_all+0x20>)
 8000a00:	f001 f87b 	bl	8001afa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PD_LED_0_Pin|TR_LED_A_1_Pin|TR_LED_B_1_Pin|TR_LED_B_0_Pin, GPIO_PIN_RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000a0a:	4803      	ldr	r0, [pc, #12]	; (8000a18 <led_clear_all+0x24>)
 8000a0c:	f001 f875 	bl	8001afa <HAL_GPIO_WritePin>
}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40010800 	.word	0x40010800
 8000a18:	40010c00 	.word	0x40010c00

08000a1c <led_turn_on>:

//turn specific led with specific color
void led_turn_on(uint8_t led_index, uint8_t led_type) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	460a      	mov	r2, r1
 8000a26:	71fb      	strb	r3, [r7, #7]
 8000a28:	4613      	mov	r3, r2
 8000a2a:	71bb      	strb	r3, [r7, #6]
	switch (led_index) {
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	2b07      	cmp	r3, #7
 8000a30:	d063      	beq.n	8000afa <led_turn_on+0xde>
 8000a32:	2b07      	cmp	r3, #7
 8000a34:	f300 8093 	bgt.w	8000b5e <led_turn_on+0x142>
 8000a38:	2b05      	cmp	r3, #5
 8000a3a:	d002      	beq.n	8000a42 <led_turn_on+0x26>
 8000a3c:	2b06      	cmp	r3, #6
 8000a3e:	d030      	beq.n	8000aa2 <led_turn_on+0x86>
			break;
		}
		break;
	//////////////////////////////////////////////////////////////////
	default:
		break;
 8000a40:	e08d      	b.n	8000b5e <led_turn_on+0x142>
		switch (led_type) {
 8000a42:	79bb      	ldrb	r3, [r7, #6]
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d01f      	beq.n	8000a88 <led_turn_on+0x6c>
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	f300 808a 	bgt.w	8000b62 <led_turn_on+0x146>
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d002      	beq.n	8000a58 <led_turn_on+0x3c>
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d00c      	beq.n	8000a70 <led_turn_on+0x54>
		break;
 8000a56:	e084      	b.n	8000b62 <led_turn_on+0x146>
			HAL_GPIO_WritePin(GPIOA, TR_LED_A_0_Pin, GPIO_PIN_SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a5e:	4845      	ldr	r0, [pc, #276]	; (8000b74 <led_turn_on+0x158>)
 8000a60:	f001 f84b 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, TR_LED_A_1_Pin, GPIO_PIN_RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	2108      	movs	r1, #8
 8000a68:	4843      	ldr	r0, [pc, #268]	; (8000b78 <led_turn_on+0x15c>)
 8000a6a:	f001 f846 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000a6e:	e017      	b.n	8000aa0 <led_turn_on+0x84>
			HAL_GPIO_WritePin(GPIOA, TR_LED_A_0_Pin, GPIO_PIN_RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a76:	483f      	ldr	r0, [pc, #252]	; (8000b74 <led_turn_on+0x158>)
 8000a78:	f001 f83f 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, TR_LED_A_1_Pin, GPIO_PIN_SET);
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	2108      	movs	r1, #8
 8000a80:	483d      	ldr	r0, [pc, #244]	; (8000b78 <led_turn_on+0x15c>)
 8000a82:	f001 f83a 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000a86:	e00b      	b.n	8000aa0 <led_turn_on+0x84>
			HAL_GPIO_WritePin(GPIOA, TR_LED_A_0_Pin, GPIO_PIN_SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a8e:	4839      	ldr	r0, [pc, #228]	; (8000b74 <led_turn_on+0x158>)
 8000a90:	f001 f833 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, TR_LED_A_1_Pin, GPIO_PIN_SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2108      	movs	r1, #8
 8000a98:	4837      	ldr	r0, [pc, #220]	; (8000b78 <led_turn_on+0x15c>)
 8000a9a:	f001 f82e 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000a9e:	bf00      	nop
		break;
 8000aa0:	e05f      	b.n	8000b62 <led_turn_on+0x146>
		switch (led_type) {
 8000aa2:	79bb      	ldrb	r3, [r7, #6]
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d01c      	beq.n	8000ae2 <led_turn_on+0xc6>
 8000aa8:	2b02      	cmp	r3, #2
 8000aaa:	dc5c      	bgt.n	8000b66 <led_turn_on+0x14a>
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d002      	beq.n	8000ab6 <led_turn_on+0x9a>
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d00b      	beq.n	8000acc <led_turn_on+0xb0>
		break;
 8000ab4:	e057      	b.n	8000b66 <led_turn_on+0x14a>
			HAL_GPIO_WritePin(GPIOB, TR_LED_B_0_Pin, GPIO_PIN_SET);
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	2120      	movs	r1, #32
 8000aba:	482f      	ldr	r0, [pc, #188]	; (8000b78 <led_turn_on+0x15c>)
 8000abc:	f001 f81d 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, TR_LED_B_1_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2110      	movs	r1, #16
 8000ac4:	482c      	ldr	r0, [pc, #176]	; (8000b78 <led_turn_on+0x15c>)
 8000ac6:	f001 f818 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000aca:	e015      	b.n	8000af8 <led_turn_on+0xdc>
			HAL_GPIO_WritePin(GPIOB, TR_LED_B_0_Pin, GPIO_PIN_RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2120      	movs	r1, #32
 8000ad0:	4829      	ldr	r0, [pc, #164]	; (8000b78 <led_turn_on+0x15c>)
 8000ad2:	f001 f812 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, TR_LED_B_1_Pin, GPIO_PIN_SET);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2110      	movs	r1, #16
 8000ada:	4827      	ldr	r0, [pc, #156]	; (8000b78 <led_turn_on+0x15c>)
 8000adc:	f001 f80d 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000ae0:	e00a      	b.n	8000af8 <led_turn_on+0xdc>
			HAL_GPIO_WritePin(GPIOB, TR_LED_B_0_Pin, GPIO_PIN_SET);
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	2120      	movs	r1, #32
 8000ae6:	4824      	ldr	r0, [pc, #144]	; (8000b78 <led_turn_on+0x15c>)
 8000ae8:	f001 f807 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, TR_LED_B_1_Pin, GPIO_PIN_SET);
 8000aec:	2201      	movs	r2, #1
 8000aee:	2110      	movs	r1, #16
 8000af0:	4821      	ldr	r0, [pc, #132]	; (8000b78 <led_turn_on+0x15c>)
 8000af2:	f001 f802 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000af6:	bf00      	nop
		break;
 8000af8:	e035      	b.n	8000b66 <led_turn_on+0x14a>
		switch (led_type) {
 8000afa:	79bb      	ldrb	r3, [r7, #6]
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	d020      	beq.n	8000b42 <led_turn_on+0x126>
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	dc32      	bgt.n	8000b6a <led_turn_on+0x14e>
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d002      	beq.n	8000b0e <led_turn_on+0xf2>
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d00d      	beq.n	8000b28 <led_turn_on+0x10c>
		break;
 8000b0c:	e02d      	b.n	8000b6a <led_turn_on+0x14e>
			HAL_GPIO_WritePin(GPIOB, PD_LED_0_Pin, GPIO_PIN_SET);
 8000b0e:	2201      	movs	r2, #1
 8000b10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b14:	4818      	ldr	r0, [pc, #96]	; (8000b78 <led_turn_on+0x15c>)
 8000b16:	f000 fff0 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, PD_LED_1_Pin, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b20:	4814      	ldr	r0, [pc, #80]	; (8000b74 <led_turn_on+0x158>)
 8000b22:	f000 ffea 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000b26:	e019      	b.n	8000b5c <led_turn_on+0x140>
			HAL_GPIO_WritePin(GPIOB, PD_LED_0_Pin, GPIO_PIN_RESET);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b2e:	4812      	ldr	r0, [pc, #72]	; (8000b78 <led_turn_on+0x15c>)
 8000b30:	f000 ffe3 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, PD_LED_1_Pin, GPIO_PIN_SET);
 8000b34:	2201      	movs	r2, #1
 8000b36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b3a:	480e      	ldr	r0, [pc, #56]	; (8000b74 <led_turn_on+0x158>)
 8000b3c:	f000 ffdd 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000b40:	e00c      	b.n	8000b5c <led_turn_on+0x140>
			HAL_GPIO_WritePin(GPIOB, PD_LED_0_Pin, GPIO_PIN_RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b48:	480b      	ldr	r0, [pc, #44]	; (8000b78 <led_turn_on+0x15c>)
 8000b4a:	f000 ffd6 	bl	8001afa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, PD_LED_1_Pin, GPIO_PIN_RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b54:	4807      	ldr	r0, [pc, #28]	; (8000b74 <led_turn_on+0x158>)
 8000b56:	f000 ffd0 	bl	8001afa <HAL_GPIO_WritePin>
			break;
 8000b5a:	bf00      	nop
		break;
 8000b5c:	e005      	b.n	8000b6a <led_turn_on+0x14e>
		break;
 8000b5e:	bf00      	nop
 8000b60:	e004      	b.n	8000b6c <led_turn_on+0x150>
		break;
 8000b62:	bf00      	nop
 8000b64:	e002      	b.n	8000b6c <led_turn_on+0x150>
		break;
 8000b66:	bf00      	nop
 8000b68:	e000      	b.n	8000b6c <led_turn_on+0x150>
		break;
 8000b6a:	bf00      	nop
	}
}
 8000b6c:	bf00      	nop
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40010800 	.word	0x40010800
 8000b78:	40010c00 	.word	0x40010c00

08000b7c <timer_unit_construct>:

struct timer_list timerList;
uint8_t	timerFlag[MAX_TIMER] = {0};

/*-------------- unit function -------------------*/
struct timer_unit* timer_unit_construct(uint8_t index, uint32_t duration) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	6039      	str	r1, [r7, #0]
 8000b86:	71fb      	strb	r3, [r7, #7]
	struct timer_unit *newUnit = malloc(sizeof (struct timer_unit)); //dynamic allocating a timer unit
 8000b88:	200c      	movs	r0, #12
 8000b8a:	f002 fba1 	bl	80032d0 <malloc>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	60fb      	str	r3, [r7, #12]
	if (newUnit == NULL) {
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d101      	bne.n	8000b9c <timer_unit_construct+0x20>
		return NULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	e009      	b.n	8000bb0 <timer_unit_construct+0x34>
	}
	newUnit->index = index;
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	79fa      	ldrb	r2, [r7, #7]
 8000ba0:	701a      	strb	r2, [r3, #0]
	newUnit->duration = duration;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	683a      	ldr	r2, [r7, #0]
 8000ba6:	605a      	str	r2, [r3, #4]
	newUnit->nextTimer = NULL;
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
	return newUnit;
 8000bae:	68fb      	ldr	r3, [r7, #12]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3710      	adds	r7, #16
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <timer_unit_destruct>:

void timer_unit_destruct(struct timer_unit *unit) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	free(unit);
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f002 fb8d 	bl	80032e0 <free>
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
	...

08000bd0 <timer_list_add>:

/*-------------- list function -------------------*/
void timer_list_add(struct timer_unit *unit){
 8000bd0:	b480      	push	{r7}
 8000bd2:	b087      	sub	sp, #28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
	//list full
	if (timerList.size == MAX_TIMER) return;
 8000bd8:	4b38      	ldr	r3, [pc, #224]	; (8000cbc <timer_list_add+0xec>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b03      	cmp	r3, #3
 8000bde:	d068      	beq.n	8000cb2 <timer_list_add+0xe2>

	//list empty
	if (timerList.size == 0) {
 8000be0:	4b36      	ldr	r3, [pc, #216]	; (8000cbc <timer_list_add+0xec>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d109      	bne.n	8000bfc <timer_list_add+0x2c>
		timerList.head = unit;
 8000be8:	4a34      	ldr	r2, [pc, #208]	; (8000cbc <timer_list_add+0xec>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6053      	str	r3, [r2, #4]
		timerList.size++;
 8000bee:	4b33      	ldr	r3, [pc, #204]	; (8000cbc <timer_list_add+0xec>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	4b31      	ldr	r3, [pc, #196]	; (8000cbc <timer_list_add+0xec>)
 8000bf8:	701a      	strb	r2, [r3, #0]
		return;
 8000bfa:	e05b      	b.n	8000cb4 <timer_list_add+0xe4>
	}

	//list has at least 1 item
	struct timer_unit *curr = timerList.head,
 8000bfc:	4b2f      	ldr	r3, [pc, #188]	; (8000cbc <timer_list_add+0xec>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	617b      	str	r3, [r7, #20]
					  *prev = NULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
	uint32_t totalDuration = 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
	while(curr != NULL) { //iterating the list
 8000c0a:	e00e      	b.n	8000c2a <timer_list_add+0x5a>
		totalDuration += curr->duration;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	68fa      	ldr	r2, [r7, #12]
 8000c12:	4413      	add	r3, r2
 8000c14:	60fb      	str	r3, [r7, #12]
		if (unit->duration < totalDuration) break;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d808      	bhi.n	8000c32 <timer_list_add+0x62>
		prev = curr;
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	613b      	str	r3, [r7, #16]
		curr = curr->nextTimer;
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	617b      	str	r3, [r7, #20]
	while(curr != NULL) { //iterating the list
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d1ed      	bne.n	8000c0c <timer_list_add+0x3c>
 8000c30:	e000      	b.n	8000c34 <timer_list_add+0x64>
		if (unit->duration < totalDuration) break;
 8000c32:	bf00      	nop
	}
	if (prev == NULL) { //new unit is added before the head
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d113      	bne.n	8000c62 <timer_list_add+0x92>
		unit->nextTimer = curr;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	697a      	ldr	r2, [r7, #20]
 8000c3e:	609a      	str	r2, [r3, #8]
		curr->duration -= unit->duration;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	685a      	ldr	r2, [r3, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	1ad2      	subs	r2, r2, r3
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	605a      	str	r2, [r3, #4]
		timerList.head = unit;
 8000c4e:	4a1b      	ldr	r2, [pc, #108]	; (8000cbc <timer_list_add+0xec>)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6053      	str	r3, [r2, #4]
		timerList.size++;
 8000c54:	4b19      	ldr	r3, [pc, #100]	; (8000cbc <timer_list_add+0xec>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	b2da      	uxtb	r2, r3
 8000c5c:	4b17      	ldr	r3, [pc, #92]	; (8000cbc <timer_list_add+0xec>)
 8000c5e:	701a      	strb	r2, [r3, #0]
		return;
 8000c60:	e028      	b.n	8000cb4 <timer_list_add+0xe4>
	}
	prev->nextTimer = unit;
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	609a      	str	r2, [r3, #8]
	unit->nextTimer = curr;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	697a      	ldr	r2, [r7, #20]
 8000c6c:	609a      	str	r2, [r3, #8]
	if (curr == NULL){
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d106      	bne.n	8000c82 <timer_list_add+0xb2>
		unit->duration -= totalDuration;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	685a      	ldr	r2, [r3, #4]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	1ad2      	subs	r2, r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	e010      	b.n	8000ca4 <timer_list_add+0xd4>
	}
	else{
		uint32_t tmp = unit->duration;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	60bb      	str	r3, [r7, #8]
		unit->duration -= (totalDuration - curr->duration);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685a      	ldr	r2, [r3, #4]
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	6859      	ldr	r1, [r3, #4]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	1acb      	subs	r3, r1, r3
 8000c94:	441a      	add	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	605a      	str	r2, [r3, #4]
		curr->duration = (totalDuration - tmp);
 8000c9a:	68fa      	ldr	r2, [r7, #12]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	1ad2      	subs	r2, r2, r3
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	605a      	str	r2, [r3, #4]
	}
	timerList.size++;
 8000ca4:	4b05      	ldr	r3, [pc, #20]	; (8000cbc <timer_list_add+0xec>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	b2da      	uxtb	r2, r3
 8000cac:	4b03      	ldr	r3, [pc, #12]	; (8000cbc <timer_list_add+0xec>)
 8000cae:	701a      	strb	r2, [r3, #0]
 8000cb0:	e000      	b.n	8000cb4 <timer_list_add+0xe4>
	if (timerList.size == MAX_TIMER) return;
 8000cb2:	bf00      	nop
}
 8000cb4:	371c      	adds	r7, #28
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bc80      	pop	{r7}
 8000cba:	4770      	bx	lr
 8000cbc:	20000204 	.word	0x20000204

08000cc0 <timer_list_pop>:

void timer_list_pop(){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
	 //list empty
	if (timerList.size == 0) return;
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <timer_list_pop+0x38>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d010      	beq.n	8000cf0 <timer_list_pop+0x30>

	struct timer_unit *delUnit = timerList.head;
 8000cce:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <timer_list_pop+0x38>)
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	607b      	str	r3, [r7, #4]
	timerList.head = delUnit->nextTimer;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	4a07      	ldr	r2, [pc, #28]	; (8000cf8 <timer_list_pop+0x38>)
 8000cda:	6053      	str	r3, [r2, #4]
	timer_unit_destruct(delUnit);
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ff6b 	bl	8000bb8 <timer_unit_destruct>
	timerList.size--;
 8000ce2:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <timer_list_pop+0x38>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <timer_list_pop+0x38>)
 8000cec:	701a      	strb	r2, [r3, #0]
 8000cee:	e000      	b.n	8000cf2 <timer_list_pop+0x32>
	if (timerList.size == 0) return;
 8000cf0:	bf00      	nop
}
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20000204 	.word	0x20000204

08000cfc <timer_init>:

/*-------------- global function -------------------*/
void timer_init(){
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
	timerList.head = NULL;
 8000d00:	4b04      	ldr	r3, [pc, #16]	; (8000d14 <timer_init+0x18>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	605a      	str	r2, [r3, #4]
	timerList.size = 0;
 8000d06:	4b03      	ldr	r3, [pc, #12]	; (8000d14 <timer_init+0x18>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bc80      	pop	{r7}
 8000d12:	4770      	bx	lr
 8000d14:	20000204 	.word	0x20000204

08000d18 <timer_run>:

void timer_run(){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
	if (timerList.size == 0) return;
 8000d1e:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <timer_run+0x58>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d020      	beq.n	8000d68 <timer_run+0x50>
	if (timerList.head->duration >= 0) {
		timerList.head->duration--;
 8000d26:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <timer_run+0x58>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	3a01      	subs	r2, #1
 8000d2e:	605a      	str	r2, [r3, #4]
		if (timerList.head->duration <= 0) {
 8000d30:	4b0f      	ldr	r3, [pc, #60]	; (8000d70 <timer_run+0x58>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d117      	bne.n	8000d6a <timer_run+0x52>
			uint8_t index = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	71fb      	strb	r3, [r7, #7]
			while(timerList.size && timerList.head->duration == 0) {
 8000d3e:	e009      	b.n	8000d54 <timer_run+0x3c>
				index = timerList.head->index;
 8000d40:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <timer_run+0x58>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	71fb      	strb	r3, [r7, #7]
				timerFlag[index] = 1;
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	; (8000d74 <timer_run+0x5c>)
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	54d1      	strb	r1, [r2, r3]
				timer_list_pop();
 8000d50:	f7ff ffb6 	bl	8000cc0 <timer_list_pop>
			while(timerList.size && timerList.head->duration == 0) {
 8000d54:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <timer_run+0x58>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d006      	beq.n	8000d6a <timer_run+0x52>
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <timer_run+0x58>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d0ec      	beq.n	8000d40 <timer_run+0x28>
 8000d66:	e000      	b.n	8000d6a <timer_run+0x52>
	if (timerList.size == 0) return;
 8000d68:	bf00      	nop
			}
		}
	}
}
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000204 	.word	0x20000204
 8000d74:	20000124 	.word	0x20000124

08000d78 <timer_setDuration>:

void timer_setDuration(uint8_t index, uint32_t duration) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	6039      	str	r1, [r7, #0]
 8000d82:	71fb      	strb	r3, [r7, #7]
	struct timer_unit *newUnit = timer_unit_construct(index, duration/CYCLE);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	4a08      	ldr	r2, [pc, #32]	; (8000da8 <timer_setDuration+0x30>)
 8000d88:	fba2 2303 	umull	r2, r3, r2, r3
 8000d8c:	08da      	lsrs	r2, r3, #3
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	4611      	mov	r1, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fef2 	bl	8000b7c <timer_unit_construct>
 8000d98:	60f8      	str	r0, [r7, #12]
	timer_list_add(newUnit);
 8000d9a:	68f8      	ldr	r0, [r7, #12]
 8000d9c:	f7ff ff18 	bl	8000bd0 <timer_list_add>
}
 8000da0:	bf00      	nop
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	cccccccd 	.word	0xcccccccd

08000dac <timer_checkFlag>:

uint8_t	timer_checkFlag(uint8_t index) {
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	71fb      	strb	r3, [r7, #7]
	if (timerFlag[index] == 1) {
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	4a07      	ldr	r2, [pc, #28]	; (8000dd8 <timer_checkFlag+0x2c>)
 8000dba:	5cd3      	ldrb	r3, [r2, r3]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d105      	bne.n	8000dcc <timer_checkFlag+0x20>
		timerFlag[index] = 0;
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	4a05      	ldr	r2, [pc, #20]	; (8000dd8 <timer_checkFlag+0x2c>)
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	54d1      	strb	r1, [r2, r3]
		return 1;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e000      	b.n	8000dce <timer_checkFlag+0x22>
	}
	return 0;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	370c      	adds	r7, #12
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bc80      	pop	{r7}
 8000dd6:	4770      	bx	lr
 8000dd8:	20000124 	.word	0x20000124

08000ddc <timer_clear>:

void timer_clear(uint8_t index) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
//	uint32_t totalDuration = 0;
	timerFlag[index] = 0;
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	4a20      	ldr	r2, [pc, #128]	; (8000e6c <timer_clear+0x90>)
 8000dea:	2100      	movs	r1, #0
 8000dec:	54d1      	strb	r1, [r2, r3]
	struct timer_unit *curr = timerList.head,
 8000dee:	4b20      	ldr	r3, [pc, #128]	; (8000e70 <timer_clear+0x94>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	60fb      	str	r3, [r7, #12]
			          *prev = NULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	60bb      	str	r3, [r7, #8]
	while (curr != NULL) {
 8000df8:	e009      	b.n	8000e0e <timer_clear+0x32>
		if (curr->index == index) break;
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	79fa      	ldrb	r2, [r7, #7]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d008      	beq.n	8000e16 <timer_clear+0x3a>

//		totalDuration += curr->duration;
		prev = curr;
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	60bb      	str	r3, [r7, #8]
		curr = curr->nextTimer;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	60fb      	str	r3, [r7, #12]
	while (curr != NULL) {
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d1f2      	bne.n	8000dfa <timer_clear+0x1e>
 8000e14:	e000      	b.n	8000e18 <timer_clear+0x3c>
		if (curr->index == index) break;
 8000e16:	bf00      	nop
	}

	if (curr == NULL) return;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d022      	beq.n	8000e64 <timer_clear+0x88>
	if (prev == NULL) { //item at the head of list
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d104      	bne.n	8000e2e <timer_clear+0x52>
		timerList.head = curr->nextTimer;
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	4a11      	ldr	r2, [pc, #68]	; (8000e70 <timer_clear+0x94>)
 8000e2a:	6053      	str	r3, [r2, #4]
 8000e2c:	e003      	b.n	8000e36 <timer_clear+0x5a>
	}
	else {
		prev->nextTimer = curr->nextTimer;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	609a      	str	r2, [r3, #8]
	}
	if (curr->nextTimer != NULL) curr->nextTimer->duration += curr->duration;
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d008      	beq.n	8000e50 <timer_clear+0x74>
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	6859      	ldr	r1, [r3, #4]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	685a      	ldr	r2, [r3, #4]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	440a      	add	r2, r1
 8000e4e:	605a      	str	r2, [r3, #4]
	timer_unit_destruct(curr);
 8000e50:	68f8      	ldr	r0, [r7, #12]
 8000e52:	f7ff feb1 	bl	8000bb8 <timer_unit_destruct>
	timerList.size--;
 8000e56:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <timer_clear+0x94>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	3b01      	subs	r3, #1
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <timer_clear+0x94>)
 8000e60:	701a      	strb	r2, [r3, #0]
 8000e62:	e000      	b.n	8000e66 <timer_clear+0x8a>
	if (curr == NULL) return;
 8000e64:	bf00      	nop
}
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000124 	.word	0x20000124
 8000e70:	20000204 	.word	0x20000204

08000e74 <traffic_init>:
#include "u_global.h"

/*-------------------- init setting --------------------*/
uint32_t	trafficDuration[3] = {5000, 3000, 2000};

void traffic_init() {
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
	global_state = INIT_MODE;
 8000e78:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <traffic_init+0x2c>)
 8000e7a:	220a      	movs	r2, #10
 8000e7c:	701a      	strb	r2, [r3, #0]
	auto_A_state = AUTO_INIT;
 8000e7e:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <traffic_init+0x30>)
 8000e80:	2214      	movs	r2, #20
 8000e82:	701a      	strb	r2, [r3, #0]
	auto_B_state = AUTO_INIT;
 8000e84:	4b08      	ldr	r3, [pc, #32]	; (8000ea8 <traffic_init+0x34>)
 8000e86:	2214      	movs	r2, #20
 8000e88:	701a      	strb	r2, [r3, #0]
	manual_state = MN_INIT;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	; (8000eac <traffic_init+0x38>)
 8000e8c:	221e      	movs	r2, #30
 8000e8e:	701a      	strb	r2, [r3, #0]
	set_state = SET_INIT;
 8000e90:	4b07      	ldr	r3, [pc, #28]	; (8000eb0 <traffic_init+0x3c>)
 8000e92:	2228      	movs	r2, #40	; 0x28
 8000e94:	701a      	strb	r2, [r3, #0]
}
 8000e96:	bf00      	nop
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bc80      	pop	{r7}
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	200000ec 	.word	0x200000ec
 8000ea4:	200000ed 	.word	0x200000ed
 8000ea8:	200000ee 	.word	0x200000ee
 8000eac:	200000ef 	.word	0x200000ef
 8000eb0:	200000f0 	.word	0x200000f0

08000eb4 <traffic_auto_fsm_A>:

/*------------------- auto fsm -------------------------*/
void traffic_auto_fsm_A() {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	switch(auto_A_state) {
 8000eb8:	4b2c      	ldr	r3, [pc, #176]	; (8000f6c <traffic_auto_fsm_A+0xb8>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	3b14      	subs	r3, #20
 8000ebe:	2b03      	cmp	r3, #3
 8000ec0:	d850      	bhi.n	8000f64 <traffic_auto_fsm_A+0xb0>
 8000ec2:	a201      	add	r2, pc, #4	; (adr r2, 8000ec8 <traffic_auto_fsm_A+0x14>)
 8000ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec8:	08000ed9 	.word	0x08000ed9
 8000ecc:	08000eed 	.word	0x08000eed
 8000ed0:	08000f15 	.word	0x08000f15
 8000ed4:	08000f3d 	.word	0x08000f3d
	case AUTO_INIT:
		auto_A_state = AUTO_RED;
 8000ed8:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <traffic_auto_fsm_A+0xb8>)
 8000eda:	2215      	movs	r2, #21
 8000edc:	701a      	strb	r2, [r3, #0]
		timer_setDuration(TIMER_AUTO_A, trafficDuration[LED_RED]);
 8000ede:	4b24      	ldr	r3, [pc, #144]	; (8000f70 <traffic_auto_fsm_A+0xbc>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	f7ff ff47 	bl	8000d78 <timer_setDuration>
		break;
 8000eea:	e03c      	b.n	8000f66 <traffic_auto_fsm_A+0xb2>

	/////////////////////////////////////////////////////
	case AUTO_RED:
		if (timer_checkFlag(TIMER_AUTO_A)) { //change led
 8000eec:	2000      	movs	r0, #0
 8000eee:	f7ff ff5d 	bl	8000dac <timer_checkFlag>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d008      	beq.n	8000f0a <traffic_auto_fsm_A+0x56>
			auto_A_state = AUTO_GREEN;
 8000ef8:	4b1c      	ldr	r3, [pc, #112]	; (8000f6c <traffic_auto_fsm_A+0xb8>)
 8000efa:	2216      	movs	r2, #22
 8000efc:	701a      	strb	r2, [r3, #0]
			timer_setDuration(TIMER_AUTO_A, trafficDuration[LED_GREEN]);
 8000efe:	4b1c      	ldr	r3, [pc, #112]	; (8000f70 <traffic_auto_fsm_A+0xbc>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	4619      	mov	r1, r3
 8000f04:	2000      	movs	r0, #0
 8000f06:	f7ff ff37 	bl	8000d78 <timer_setDuration>
		}

		led_turn_on(TRAFFIC_1, LED_RED);
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	2005      	movs	r0, #5
 8000f0e:	f7ff fd85 	bl	8000a1c <led_turn_on>
		break;
 8000f12:	e028      	b.n	8000f66 <traffic_auto_fsm_A+0xb2>

	/////////////////////////////////////////////////////
	case AUTO_GREEN:
		if (timer_checkFlag(TIMER_AUTO_A)) { //change led
 8000f14:	2000      	movs	r0, #0
 8000f16:	f7ff ff49 	bl	8000dac <timer_checkFlag>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d008      	beq.n	8000f32 <traffic_auto_fsm_A+0x7e>
			auto_A_state = AUTO_YELLOW;
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <traffic_auto_fsm_A+0xb8>)
 8000f22:	2217      	movs	r2, #23
 8000f24:	701a      	strb	r2, [r3, #0]
			timer_setDuration(TIMER_AUTO_A, trafficDuration[LED_YELLOW]);
 8000f26:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <traffic_auto_fsm_A+0xbc>)
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f7ff ff23 	bl	8000d78 <timer_setDuration>
		}

		led_turn_on(TRAFFIC_1, LED_GREEN);
 8000f32:	2101      	movs	r1, #1
 8000f34:	2005      	movs	r0, #5
 8000f36:	f7ff fd71 	bl	8000a1c <led_turn_on>
		break;
 8000f3a:	e014      	b.n	8000f66 <traffic_auto_fsm_A+0xb2>

	/////////////////////////////////////////////////////
	case AUTO_YELLOW:
		if (timer_checkFlag(TIMER_AUTO_A)) { //change led
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f7ff ff35 	bl	8000dac <timer_checkFlag>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d008      	beq.n	8000f5a <traffic_auto_fsm_A+0xa6>
			auto_A_state = AUTO_RED;
 8000f48:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <traffic_auto_fsm_A+0xb8>)
 8000f4a:	2215      	movs	r2, #21
 8000f4c:	701a      	strb	r2, [r3, #0]
			timer_setDuration(TIMER_AUTO_A, trafficDuration[LED_RED]);
 8000f4e:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <traffic_auto_fsm_A+0xbc>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4619      	mov	r1, r3
 8000f54:	2000      	movs	r0, #0
 8000f56:	f7ff ff0f 	bl	8000d78 <timer_setDuration>
		}

		led_turn_on(TRAFFIC_1, LED_YELLOW);
 8000f5a:	2102      	movs	r1, #2
 8000f5c:	2005      	movs	r0, #5
 8000f5e:	f7ff fd5d 	bl	8000a1c <led_turn_on>
		break;
 8000f62:	e000      	b.n	8000f66 <traffic_auto_fsm_A+0xb2>

	/////////////////////////////////////////////////////
	default:
		break;
 8000f64:	bf00      	nop
	}
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	200000ed 	.word	0x200000ed
 8000f70:	20000054 	.word	0x20000054

08000f74 <traffic_auto_fsm_B>:

void traffic_auto_fsm_B() {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
	switch(auto_B_state) {
 8000f78:	4b2c      	ldr	r3, [pc, #176]	; (800102c <traffic_auto_fsm_B+0xb8>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	3b14      	subs	r3, #20
 8000f7e:	2b03      	cmp	r3, #3
 8000f80:	d850      	bhi.n	8001024 <traffic_auto_fsm_B+0xb0>
 8000f82:	a201      	add	r2, pc, #4	; (adr r2, 8000f88 <traffic_auto_fsm_B+0x14>)
 8000f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f88:	08000f99 	.word	0x08000f99
 8000f8c:	08000fad 	.word	0x08000fad
 8000f90:	08000fd5 	.word	0x08000fd5
 8000f94:	08000ffd 	.word	0x08000ffd
	case AUTO_INIT:
		auto_B_state = AUTO_GREEN;
 8000f98:	4b24      	ldr	r3, [pc, #144]	; (800102c <traffic_auto_fsm_B+0xb8>)
 8000f9a:	2216      	movs	r2, #22
 8000f9c:	701a      	strb	r2, [r3, #0]
		timer_setDuration(TIMER_AUTO_B, trafficDuration[LED_GREEN]);
 8000f9e:	4b24      	ldr	r3, [pc, #144]	; (8001030 <traffic_auto_fsm_B+0xbc>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f7ff fee7 	bl	8000d78 <timer_setDuration>
		break;
 8000faa:	e03c      	b.n	8001026 <traffic_auto_fsm_B+0xb2>

	/////////////////////////////////////////////////////
	case AUTO_RED:
		if (timer_checkFlag(TIMER_AUTO_B)) { //change led
 8000fac:	2001      	movs	r0, #1
 8000fae:	f7ff fefd 	bl	8000dac <timer_checkFlag>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d008      	beq.n	8000fca <traffic_auto_fsm_B+0x56>
			auto_B_state = AUTO_GREEN;
 8000fb8:	4b1c      	ldr	r3, [pc, #112]	; (800102c <traffic_auto_fsm_B+0xb8>)
 8000fba:	2216      	movs	r2, #22
 8000fbc:	701a      	strb	r2, [r3, #0]
			timer_setDuration(TIMER_AUTO_B, trafficDuration[LED_GREEN]);
 8000fbe:	4b1c      	ldr	r3, [pc, #112]	; (8001030 <traffic_auto_fsm_B+0xbc>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f7ff fed7 	bl	8000d78 <timer_setDuration>
		}

		led_turn_on(TRAFFIC_2, LED_RED);
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2006      	movs	r0, #6
 8000fce:	f7ff fd25 	bl	8000a1c <led_turn_on>
		break;
 8000fd2:	e028      	b.n	8001026 <traffic_auto_fsm_B+0xb2>

	/////////////////////////////////////////////////////
	case AUTO_GREEN:
		if (timer_checkFlag(TIMER_AUTO_B)) { //change led
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	f7ff fee9 	bl	8000dac <timer_checkFlag>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d008      	beq.n	8000ff2 <traffic_auto_fsm_B+0x7e>
			auto_B_state = AUTO_YELLOW;
 8000fe0:	4b12      	ldr	r3, [pc, #72]	; (800102c <traffic_auto_fsm_B+0xb8>)
 8000fe2:	2217      	movs	r2, #23
 8000fe4:	701a      	strb	r2, [r3, #0]
			timer_setDuration(TIMER_AUTO_B, trafficDuration[LED_YELLOW]);
 8000fe6:	4b12      	ldr	r3, [pc, #72]	; (8001030 <traffic_auto_fsm_B+0xbc>)
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	4619      	mov	r1, r3
 8000fec:	2001      	movs	r0, #1
 8000fee:	f7ff fec3 	bl	8000d78 <timer_setDuration>
		}

		led_turn_on(TRAFFIC_2, LED_GREEN);
 8000ff2:	2101      	movs	r1, #1
 8000ff4:	2006      	movs	r0, #6
 8000ff6:	f7ff fd11 	bl	8000a1c <led_turn_on>
		break;
 8000ffa:	e014      	b.n	8001026 <traffic_auto_fsm_B+0xb2>

	/////////////////////////////////////////////////////
	case AUTO_YELLOW:
		if (timer_checkFlag(TIMER_AUTO_B)) { //change led
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f7ff fed5 	bl	8000dac <timer_checkFlag>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d008      	beq.n	800101a <traffic_auto_fsm_B+0xa6>
			auto_B_state = AUTO_RED;
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <traffic_auto_fsm_B+0xb8>)
 800100a:	2215      	movs	r2, #21
 800100c:	701a      	strb	r2, [r3, #0]
			timer_setDuration(TIMER_AUTO_B, trafficDuration[LED_RED]);
 800100e:	4b08      	ldr	r3, [pc, #32]	; (8001030 <traffic_auto_fsm_B+0xbc>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4619      	mov	r1, r3
 8001014:	2001      	movs	r0, #1
 8001016:	f7ff feaf 	bl	8000d78 <timer_setDuration>
		}

		led_turn_on(TRAFFIC_2, LED_YELLOW);
 800101a:	2102      	movs	r1, #2
 800101c:	2006      	movs	r0, #6
 800101e:	f7ff fcfd 	bl	8000a1c <led_turn_on>
		break;
 8001022:	e000      	b.n	8001026 <traffic_auto_fsm_B+0xb2>

	/////////////////////////////////////////////////////
	default:
		break;
 8001024:	bf00      	nop
	}
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	200000ee 	.word	0x200000ee
 8001030:	20000054 	.word	0x20000054

08001034 <traffic_manual_fsm>:

/*----------------- manual fsm -------------------------*/
void traffic_manual_fsm() {
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
	switch(manual_state) {
 8001038:	4b2c      	ldr	r3, [pc, #176]	; (80010ec <traffic_manual_fsm+0xb8>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	3b1e      	subs	r3, #30
 800103e:	2b04      	cmp	r3, #4
 8001040:	d850      	bhi.n	80010e4 <traffic_manual_fsm+0xb0>
 8001042:	a201      	add	r2, pc, #4	; (adr r2, 8001048 <traffic_manual_fsm+0x14>)
 8001044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001048:	0800105d 	.word	0x0800105d
 800104c:	08001065 	.word	0x08001065
 8001050:	08001089 	.word	0x08001089
 8001054:	080010a5 	.word	0x080010a5
 8001058:	080010c9 	.word	0x080010c9
	case MN_INIT:
		manual_state = MN_RED0;
 800105c:	4b23      	ldr	r3, [pc, #140]	; (80010ec <traffic_manual_fsm+0xb8>)
 800105e:	221f      	movs	r2, #31
 8001060:	701a      	strb	r2, [r3, #0]
		break;
 8001062:	e040      	b.n	80010e6 <traffic_manual_fsm+0xb2>

	///////////////////////////////////////////////////////////
	case MN_RED0:
		if (button_isPressed(BTN_2)) { //when pressing button 2
 8001064:	2001      	movs	r0, #1
 8001066:	f7ff fc97 	bl	8000998 <button_isPressed>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <traffic_manual_fsm+0x42>
			manual_state = MN_RED1;
 8001070:	4b1e      	ldr	r3, [pc, #120]	; (80010ec <traffic_manual_fsm+0xb8>)
 8001072:	2220      	movs	r2, #32
 8001074:	701a      	strb	r2, [r3, #0]
		}

		led_turn_on(TRAFFIC_1, LED_RED);
 8001076:	2100      	movs	r1, #0
 8001078:	2005      	movs	r0, #5
 800107a:	f7ff fccf 	bl	8000a1c <led_turn_on>
		led_turn_on(TRAFFIC_2, LED_GREEN);
 800107e:	2101      	movs	r1, #1
 8001080:	2006      	movs	r0, #6
 8001082:	f7ff fccb 	bl	8000a1c <led_turn_on>
		break;
 8001086:	e02e      	b.n	80010e6 <traffic_manual_fsm+0xb2>

	///////////////////////////////////////////////////////////
	case MN_RED1:
		if (button_isPressed(BTN_2)) { //when pressing button 2
 8001088:	2001      	movs	r0, #1
 800108a:	f7ff fc85 	bl	8000998 <button_isPressed>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d002      	beq.n	800109a <traffic_manual_fsm+0x66>
			manual_state = MN_GREEN;
 8001094:	4b15      	ldr	r3, [pc, #84]	; (80010ec <traffic_manual_fsm+0xb8>)
 8001096:	2221      	movs	r2, #33	; 0x21
 8001098:	701a      	strb	r2, [r3, #0]
		}

//		led_turn_on(TRAFFIC_1, LED_RED);
		led_turn_on(TRAFFIC_2, LED_YELLOW);
 800109a:	2102      	movs	r1, #2
 800109c:	2006      	movs	r0, #6
 800109e:	f7ff fcbd 	bl	8000a1c <led_turn_on>
		break;
 80010a2:	e020      	b.n	80010e6 <traffic_manual_fsm+0xb2>

	///////////////////////////////////////////////////////////
	case MN_GREEN:
		if (button_isPressed(BTN_2)) { //when pressing button 2
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff fc77 	bl	8000998 <button_isPressed>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d002      	beq.n	80010b6 <traffic_manual_fsm+0x82>
			manual_state = MN_YELLOW;
 80010b0:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <traffic_manual_fsm+0xb8>)
 80010b2:	2222      	movs	r2, #34	; 0x22
 80010b4:	701a      	strb	r2, [r3, #0]
		}

		led_turn_on(TRAFFIC_1, LED_GREEN);
 80010b6:	2101      	movs	r1, #1
 80010b8:	2005      	movs	r0, #5
 80010ba:	f7ff fcaf 	bl	8000a1c <led_turn_on>
		led_turn_on(TRAFFIC_2, LED_RED);
 80010be:	2100      	movs	r1, #0
 80010c0:	2006      	movs	r0, #6
 80010c2:	f7ff fcab 	bl	8000a1c <led_turn_on>
		break;
 80010c6:	e00e      	b.n	80010e6 <traffic_manual_fsm+0xb2>

	///////////////////////////////////////////////////////////
	case MN_YELLOW:
		if (button_isPressed(BTN_2)) { //when pressing button 2
 80010c8:	2001      	movs	r0, #1
 80010ca:	f7ff fc65 	bl	8000998 <button_isPressed>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d002      	beq.n	80010da <traffic_manual_fsm+0xa6>
			manual_state = MN_RED0;
 80010d4:	4b05      	ldr	r3, [pc, #20]	; (80010ec <traffic_manual_fsm+0xb8>)
 80010d6:	221f      	movs	r2, #31
 80010d8:	701a      	strb	r2, [r3, #0]
		}

		led_turn_on(TRAFFIC_1, LED_YELLOW);
 80010da:	2102      	movs	r1, #2
 80010dc:	2005      	movs	r0, #5
 80010de:	f7ff fc9d 	bl	8000a1c <led_turn_on>
//		led_turn_on(TRAFFIC_2, LED_RED);
		break;
 80010e2:	e000      	b.n	80010e6 <traffic_manual_fsm+0xb2>

	///////////////////////////////////////////////////////////
	default:
		break;
 80010e4:	bf00      	nop
	}
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200000ef 	.word	0x200000ef

080010f0 <duration_inc>:

/*-------------------- set fsm -------------------------*/
void duration_inc(uint8_t led_type) {
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
	trafficDuration[led_type] += DURATION_UNIT;
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	4a10      	ldr	r2, [pc, #64]	; (8001140 <duration_inc+0x50>)
 80010fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8001108:	490d      	ldr	r1, [pc, #52]	; (8001140 <duration_inc+0x50>)
 800110a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (trafficDuration[led_type] > DURATION_MAX) { //if duration over max, reset to DURATION_UNIT
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	4a0b      	ldr	r2, [pc, #44]	; (8001140 <duration_inc+0x50>)
 8001112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001116:	f242 7210 	movw	r2, #10000	; 0x2710
 800111a:	4293      	cmp	r3, r2
 800111c:	d90a      	bls.n	8001134 <duration_inc+0x44>
		trafficDuration[led_type] -= DURATION_MAX;
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	4a07      	ldr	r2, [pc, #28]	; (8001140 <duration_inc+0x50>)
 8001122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001126:	79fa      	ldrb	r2, [r7, #7]
 8001128:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 800112c:	3b10      	subs	r3, #16
 800112e:	4904      	ldr	r1, [pc, #16]	; (8001140 <duration_inc+0x50>)
 8001130:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	20000054 	.word	0x20000054

08001144 <traffic_set_fsm>:

void traffic_set_fsm() {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	switch(set_state) {
 8001148:	4b61      	ldr	r3, [pc, #388]	; (80012d0 <traffic_set_fsm+0x18c>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	3b28      	subs	r3, #40	; 0x28
 800114e:	2b03      	cmp	r3, #3
 8001150:	f200 80b5 	bhi.w	80012be <traffic_set_fsm+0x17a>
 8001154:	a201      	add	r2, pc, #4	; (adr r2, 800115c <traffic_set_fsm+0x18>)
 8001156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115a:	bf00      	nop
 800115c:	0800116d 	.word	0x0800116d
 8001160:	08001175 	.word	0x08001175
 8001164:	080011e3 	.word	0x080011e3
 8001168:	08001251 	.word	0x08001251
	case SET_INIT:
		set_state = SET_RED;
 800116c:	4b58      	ldr	r3, [pc, #352]	; (80012d0 <traffic_set_fsm+0x18c>)
 800116e:	2229      	movs	r2, #41	; 0x29
 8001170:	701a      	strb	r2, [r3, #0]
		break;
 8001172:	e0ab      	b.n	80012cc <traffic_set_fsm+0x188>
	case SET_RED:
		//change led
		if (button_isPressed(BTN_2)) {
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff fc0f 	bl	8000998 <button_isPressed>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d002      	beq.n	8001186 <traffic_set_fsm+0x42>
			set_state = SET_GREEN;
 8001180:	4b53      	ldr	r3, [pc, #332]	; (80012d0 <traffic_set_fsm+0x18c>)
 8001182:	222a      	movs	r2, #42	; 0x2a
 8001184:	701a      	strb	r2, [r3, #0]
		}
		//TODO
		led_turn_on(TRAFFIC_1, LED_RED);
 8001186:	2100      	movs	r1, #0
 8001188:	2005      	movs	r0, #5
 800118a:	f7ff fc47 	bl	8000a1c <led_turn_on>
		led_turn_on(TRAFFIC_2, LED_RED);
 800118e:	2100      	movs	r1, #0
 8001190:	2006      	movs	r0, #6
 8001192:	f7ff fc43 	bl	8000a1c <led_turn_on>
		//increase duration; max: 10000ms
		if (button_isPressed(BTN_3)) { //for one-pressed button
 8001196:	2002      	movs	r0, #2
 8001198:	f7ff fbfe 	bl	8000998 <button_isPressed>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d006      	beq.n	80011b0 <traffic_set_fsm+0x6c>
			duration_inc(LED_RED);
 80011a2:	2000      	movs	r0, #0
 80011a4:	f7ff ffa4 	bl	80010f0 <duration_inc>
			timer_setDuration(TIMER_SET_LONG, 10); //set timer for long press
 80011a8:	210a      	movs	r1, #10
 80011aa:	2002      	movs	r0, #2
 80011ac:	f7ff fde4 	bl	8000d78 <timer_setDuration>
		}
		if (button_isLongPressed(BTN_3)) { //for long-pressed button
 80011b0:	2002      	movs	r0, #2
 80011b2:	f7ff fc0b 	bl	80009cc <button_isLongPressed>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d00e      	beq.n	80011da <traffic_set_fsm+0x96>
			if (timer_checkFlag(TIMER_SET_LONG)) {
 80011bc:	2002      	movs	r0, #2
 80011be:	f7ff fdf5 	bl	8000dac <timer_checkFlag>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d07c      	beq.n	80012c2 <traffic_set_fsm+0x17e>
				duration_inc(LED_RED);
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff ff91 	bl	80010f0 <duration_inc>
				timer_setDuration(TIMER_SET_LONG, 500);
 80011ce:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80011d2:	2002      	movs	r0, #2
 80011d4:	f7ff fdd0 	bl	8000d78 <timer_setDuration>
			}
		}
		else timer_clear(TIMER_SET_LONG);

		break;
 80011d8:	e073      	b.n	80012c2 <traffic_set_fsm+0x17e>
		else timer_clear(TIMER_SET_LONG);
 80011da:	2002      	movs	r0, #2
 80011dc:	f7ff fdfe 	bl	8000ddc <timer_clear>
		break;
 80011e0:	e06f      	b.n	80012c2 <traffic_set_fsm+0x17e>
	case SET_GREEN:
		//change led
		if (button_isPressed(BTN_2)){
 80011e2:	2001      	movs	r0, #1
 80011e4:	f7ff fbd8 	bl	8000998 <button_isPressed>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d002      	beq.n	80011f4 <traffic_set_fsm+0xb0>
			set_state = SET_YELLOW;
 80011ee:	4b38      	ldr	r3, [pc, #224]	; (80012d0 <traffic_set_fsm+0x18c>)
 80011f0:	222b      	movs	r2, #43	; 0x2b
 80011f2:	701a      	strb	r2, [r3, #0]
		}

		//TODO
		led_turn_on(TRAFFIC_1, LED_GREEN);
 80011f4:	2101      	movs	r1, #1
 80011f6:	2005      	movs	r0, #5
 80011f8:	f7ff fc10 	bl	8000a1c <led_turn_on>
		led_turn_on(TRAFFIC_2, LED_GREEN);
 80011fc:	2101      	movs	r1, #1
 80011fe:	2006      	movs	r0, #6
 8001200:	f7ff fc0c 	bl	8000a1c <led_turn_on>
		//increase duration; max: 10000ms
		if (button_isPressed(BTN_3)) { //for one-pressed button
 8001204:	2002      	movs	r0, #2
 8001206:	f7ff fbc7 	bl	8000998 <button_isPressed>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d006      	beq.n	800121e <traffic_set_fsm+0xda>
			duration_inc(LED_GREEN);
 8001210:	2001      	movs	r0, #1
 8001212:	f7ff ff6d 	bl	80010f0 <duration_inc>
			timer_setDuration(TIMER_SET_LONG, 10); //set timer for long press
 8001216:	210a      	movs	r1, #10
 8001218:	2002      	movs	r0, #2
 800121a:	f7ff fdad 	bl	8000d78 <timer_setDuration>
		}
		if (button_isLongPressed(BTN_3)) { //for long-pressed button
 800121e:	2002      	movs	r0, #2
 8001220:	f7ff fbd4 	bl	80009cc <button_isLongPressed>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d00e      	beq.n	8001248 <traffic_set_fsm+0x104>
			if (timer_checkFlag(TIMER_SET_LONG)) {
 800122a:	2002      	movs	r0, #2
 800122c:	f7ff fdbe 	bl	8000dac <timer_checkFlag>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d047      	beq.n	80012c6 <traffic_set_fsm+0x182>
				duration_inc(LED_GREEN);
 8001236:	2001      	movs	r0, #1
 8001238:	f7ff ff5a 	bl	80010f0 <duration_inc>
				timer_setDuration(TIMER_SET_LONG, 500);
 800123c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001240:	2002      	movs	r0, #2
 8001242:	f7ff fd99 	bl	8000d78 <timer_setDuration>
			}
		}
		else timer_clear(TIMER_SET_LONG);

		break;
 8001246:	e03e      	b.n	80012c6 <traffic_set_fsm+0x182>
		else timer_clear(TIMER_SET_LONG);
 8001248:	2002      	movs	r0, #2
 800124a:	f7ff fdc7 	bl	8000ddc <timer_clear>
		break;
 800124e:	e03a      	b.n	80012c6 <traffic_set_fsm+0x182>
	case SET_YELLOW:
		//change led
		if (button_isPressed(BTN_2)){
 8001250:	2001      	movs	r0, #1
 8001252:	f7ff fba1 	bl	8000998 <button_isPressed>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d002      	beq.n	8001262 <traffic_set_fsm+0x11e>
			set_state = SET_RED;
 800125c:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <traffic_set_fsm+0x18c>)
 800125e:	2229      	movs	r2, #41	; 0x29
 8001260:	701a      	strb	r2, [r3, #0]
		}

		//TODO
		led_turn_on(TRAFFIC_1, LED_YELLOW);
 8001262:	2102      	movs	r1, #2
 8001264:	2005      	movs	r0, #5
 8001266:	f7ff fbd9 	bl	8000a1c <led_turn_on>
		led_turn_on(TRAFFIC_2, LED_YELLOW);
 800126a:	2102      	movs	r1, #2
 800126c:	2006      	movs	r0, #6
 800126e:	f7ff fbd5 	bl	8000a1c <led_turn_on>
		//increase duration; max: 10000ms
		if (button_isPressed(BTN_3)) { //for one-pressed button
 8001272:	2002      	movs	r0, #2
 8001274:	f7ff fb90 	bl	8000998 <button_isPressed>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d006      	beq.n	800128c <traffic_set_fsm+0x148>
			duration_inc(LED_YELLOW);
 800127e:	2002      	movs	r0, #2
 8001280:	f7ff ff36 	bl	80010f0 <duration_inc>
			timer_setDuration(TIMER_SET_LONG, 10); //set timer for long press
 8001284:	210a      	movs	r1, #10
 8001286:	2002      	movs	r0, #2
 8001288:	f7ff fd76 	bl	8000d78 <timer_setDuration>
		}
		if (button_isLongPressed(BTN_3)) { //for long-pressed button
 800128c:	2002      	movs	r0, #2
 800128e:	f7ff fb9d 	bl	80009cc <button_isLongPressed>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d00e      	beq.n	80012b6 <traffic_set_fsm+0x172>
			if (timer_checkFlag(TIMER_SET_LONG)) {
 8001298:	2002      	movs	r0, #2
 800129a:	f7ff fd87 	bl	8000dac <timer_checkFlag>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d012      	beq.n	80012ca <traffic_set_fsm+0x186>
				duration_inc(LED_YELLOW);
 80012a4:	2002      	movs	r0, #2
 80012a6:	f7ff ff23 	bl	80010f0 <duration_inc>
				timer_setDuration(TIMER_SET_LONG, 500);
 80012aa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80012ae:	2002      	movs	r0, #2
 80012b0:	f7ff fd62 	bl	8000d78 <timer_setDuration>
			}
		}
		else timer_clear(TIMER_SET_LONG);

		break;
 80012b4:	e009      	b.n	80012ca <traffic_set_fsm+0x186>
		else timer_clear(TIMER_SET_LONG);
 80012b6:	2002      	movs	r0, #2
 80012b8:	f7ff fd90 	bl	8000ddc <timer_clear>
		break;
 80012bc:	e005      	b.n	80012ca <traffic_set_fsm+0x186>
	default:
		break;
 80012be:	bf00      	nop
 80012c0:	e004      	b.n	80012cc <traffic_set_fsm+0x188>
		break;
 80012c2:	bf00      	nop
 80012c4:	e002      	b.n	80012cc <traffic_set_fsm+0x188>
		break;
 80012c6:	bf00      	nop
 80012c8:	e000      	b.n	80012cc <traffic_set_fsm+0x188>
		break;
 80012ca:	bf00      	nop
	}
}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	200000f0 	.word	0x200000f0

080012d4 <traffic_fsm>:

/*----------------- global fsm -------------------------*/
void traffic_fsm() {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
	switch(global_state) {
 80012d8:	4b69      	ldr	r3, [pc, #420]	; (8001480 <traffic_fsm+0x1ac>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	3b0a      	subs	r3, #10
 80012de:	2b03      	cmp	r3, #3
 80012e0:	f200 80ca 	bhi.w	8001478 <traffic_fsm+0x1a4>
 80012e4:	a201      	add	r2, pc, #4	; (adr r2, 80012ec <traffic_fsm+0x18>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	080012fd 	.word	0x080012fd
 80012f0:	08001309 	.word	0x08001309
 80012f4:	08001375 	.word	0x08001375
 80012f8:	08001397 	.word	0x08001397
	case INIT_MODE:
		led_clear_all();
 80012fc:	f7ff fb7a 	bl	80009f4 <led_clear_all>
		global_state = AUTO_MODE;
 8001300:	4b5f      	ldr	r3, [pc, #380]	; (8001480 <traffic_fsm+0x1ac>)
 8001302:	220b      	movs	r2, #11
 8001304:	701a      	strb	r2, [r3, #0]
		break;
 8001306:	e0b8      	b.n	800147a <traffic_fsm+0x1a6>

	///////////////////////////////////////////////
	case AUTO_MODE:
		//change mode
		if (button_isPressed(BTN_1)) { //when pressing button 1
 8001308:	2000      	movs	r0, #0
 800130a:	f7ff fb45 	bl	8000998 <button_isPressed>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d027      	beq.n	8001364 <traffic_fsm+0x90>
			led_clear_all();
 8001314:	f7ff fb6e 	bl	80009f4 <led_clear_all>
			global_state = MANUAL_MODE;
 8001318:	4b59      	ldr	r3, [pc, #356]	; (8001480 <traffic_fsm+0x1ac>)
 800131a:	220c      	movs	r2, #12
 800131c:	701a      	strb	r2, [r3, #0]
			switch (auto_A_state) { //manual mode with previous auto state
 800131e:	4b59      	ldr	r3, [pc, #356]	; (8001484 <traffic_fsm+0x1b0>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	2b17      	cmp	r3, #23
 8001324:	d01a      	beq.n	800135c <traffic_fsm+0x88>
 8001326:	2b17      	cmp	r3, #23
 8001328:	dc1e      	bgt.n	8001368 <traffic_fsm+0x94>
 800132a:	2b15      	cmp	r3, #21
 800132c:	d002      	beq.n	8001334 <traffic_fsm+0x60>
 800132e:	2b16      	cmp	r3, #22
 8001330:	d010      	beq.n	8001354 <traffic_fsm+0x80>
				break;
			case AUTO_YELLOW:
				manual_state = MN_YELLOW;
				break;
			default:
				break;
 8001332:	e019      	b.n	8001368 <traffic_fsm+0x94>
				switch (auto_B_state){
 8001334:	4b54      	ldr	r3, [pc, #336]	; (8001488 <traffic_fsm+0x1b4>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b16      	cmp	r3, #22
 800133a:	d002      	beq.n	8001342 <traffic_fsm+0x6e>
 800133c:	2b17      	cmp	r3, #23
 800133e:	d004      	beq.n	800134a <traffic_fsm+0x76>
				break;
 8001340:	e013      	b.n	800136a <traffic_fsm+0x96>
					manual_state = MN_RED0;
 8001342:	4b52      	ldr	r3, [pc, #328]	; (800148c <traffic_fsm+0x1b8>)
 8001344:	221f      	movs	r2, #31
 8001346:	701a      	strb	r2, [r3, #0]
					break;
 8001348:	e003      	b.n	8001352 <traffic_fsm+0x7e>
					manual_state = MN_RED1;
 800134a:	4b50      	ldr	r3, [pc, #320]	; (800148c <traffic_fsm+0x1b8>)
 800134c:	2220      	movs	r2, #32
 800134e:	701a      	strb	r2, [r3, #0]
					break;
 8001350:	bf00      	nop
				break;
 8001352:	e00a      	b.n	800136a <traffic_fsm+0x96>
				manual_state = MN_GREEN;
 8001354:	4b4d      	ldr	r3, [pc, #308]	; (800148c <traffic_fsm+0x1b8>)
 8001356:	2221      	movs	r2, #33	; 0x21
 8001358:	701a      	strb	r2, [r3, #0]
				break;
 800135a:	e006      	b.n	800136a <traffic_fsm+0x96>
				manual_state = MN_YELLOW;
 800135c:	4b4b      	ldr	r3, [pc, #300]	; (800148c <traffic_fsm+0x1b8>)
 800135e:	2222      	movs	r2, #34	; 0x22
 8001360:	701a      	strb	r2, [r3, #0]
				break;
 8001362:	e002      	b.n	800136a <traffic_fsm+0x96>
			}
		}
 8001364:	bf00      	nop
 8001366:	e000      	b.n	800136a <traffic_fsm+0x96>
				break;
 8001368:	bf00      	nop

		//TODO
		traffic_auto_fsm_A();
 800136a:	f7ff fda3 	bl	8000eb4 <traffic_auto_fsm_A>
		traffic_auto_fsm_B();
 800136e:	f7ff fe01 	bl	8000f74 <traffic_auto_fsm_B>
		break;
 8001372:	e082      	b.n	800147a <traffic_fsm+0x1a6>

	///////////////////////////////////////////////
	case MANUAL_MODE:
		//change mode
		if (button_isPressed(BTN_1)) { //when pressing button 1
 8001374:	2000      	movs	r0, #0
 8001376:	f7ff fb0f 	bl	8000998 <button_isPressed>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d007      	beq.n	8001390 <traffic_fsm+0xbc>
			global_state = SET_MODE;
 8001380:	4b3f      	ldr	r3, [pc, #252]	; (8001480 <traffic_fsm+0x1ac>)
 8001382:	220d      	movs	r2, #13
 8001384:	701a      	strb	r2, [r3, #0]
			set_state = SET_INIT;
 8001386:	4b42      	ldr	r3, [pc, #264]	; (8001490 <traffic_fsm+0x1bc>)
 8001388:	2228      	movs	r2, #40	; 0x28
 800138a:	701a      	strb	r2, [r3, #0]
//			auto_A_state = AUTO_INIT;
//			auto_B_state = AUTO_INIT;
//			timer_clear(TIMER_AUTO_A);
//			timer_clear(TIMER_AUTO_A);
			led_clear_all();
 800138c:	f7ff fb32 	bl	80009f4 <led_clear_all>
		}

		//TODO
		traffic_manual_fsm();
 8001390:	f7ff fe50 	bl	8001034 <traffic_manual_fsm>
		break;
 8001394:	e071      	b.n	800147a <traffic_fsm+0x1a6>

	///////////////////////////////////////////////
	case SET_MODE:
		//change mode
		if (button_isPressed(BTN_1)) { //when pressing button 1
 8001396:	2000      	movs	r0, #0
 8001398:	f7ff fafe 	bl	8000998 <button_isPressed>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d066      	beq.n	8001470 <traffic_fsm+0x19c>
			global_state = AUTO_MODE;
 80013a2:	4b37      	ldr	r3, [pc, #220]	; (8001480 <traffic_fsm+0x1ac>)
 80013a4:	220b      	movs	r2, #11
 80013a6:	701a      	strb	r2, [r3, #0]
			led_clear_all();
 80013a8:	f7ff fb24 	bl	80009f4 <led_clear_all>
			timer_clear(TIMER_AUTO_A);
 80013ac:	2000      	movs	r0, #0
 80013ae:	f7ff fd15 	bl	8000ddc <timer_clear>
			timer_clear(TIMER_AUTO_B);
 80013b2:	2001      	movs	r0, #1
 80013b4:	f7ff fd12 	bl	8000ddc <timer_clear>
			switch(manual_state) { //auto mode with previous manual state
 80013b8:	4b34      	ldr	r3, [pc, #208]	; (800148c <traffic_fsm+0x1b8>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	3b1f      	subs	r3, #31
 80013be:	2b03      	cmp	r3, #3
 80013c0:	d857      	bhi.n	8001472 <traffic_fsm+0x19e>
 80013c2:	a201      	add	r2, pc, #4	; (adr r2, 80013c8 <traffic_fsm+0xf4>)
 80013c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c8:	080013d9 	.word	0x080013d9
 80013cc:	080013ff 	.word	0x080013ff
 80013d0:	08001425 	.word	0x08001425
 80013d4:	0800144b 	.word	0x0800144b
			case MN_RED0:
				auto_A_state = AUTO_RED;
 80013d8:	4b2a      	ldr	r3, [pc, #168]	; (8001484 <traffic_fsm+0x1b0>)
 80013da:	2215      	movs	r2, #21
 80013dc:	701a      	strb	r2, [r3, #0]
				timer_setDuration(TIMER_AUTO_A, trafficDuration[LED_RED]);
 80013de:	4b2d      	ldr	r3, [pc, #180]	; (8001494 <traffic_fsm+0x1c0>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4619      	mov	r1, r3
 80013e4:	2000      	movs	r0, #0
 80013e6:	f7ff fcc7 	bl	8000d78 <timer_setDuration>
				auto_B_state = AUTO_GREEN;
 80013ea:	4b27      	ldr	r3, [pc, #156]	; (8001488 <traffic_fsm+0x1b4>)
 80013ec:	2216      	movs	r2, #22
 80013ee:	701a      	strb	r2, [r3, #0]
				timer_setDuration(TIMER_AUTO_B, trafficDuration[LED_GREEN]);
 80013f0:	4b28      	ldr	r3, [pc, #160]	; (8001494 <traffic_fsm+0x1c0>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	4619      	mov	r1, r3
 80013f6:	2001      	movs	r0, #1
 80013f8:	f7ff fcbe 	bl	8000d78 <timer_setDuration>
				break;
 80013fc:	e039      	b.n	8001472 <traffic_fsm+0x19e>
			case MN_RED1:
				auto_A_state = AUTO_RED;
 80013fe:	4b21      	ldr	r3, [pc, #132]	; (8001484 <traffic_fsm+0x1b0>)
 8001400:	2215      	movs	r2, #21
 8001402:	701a      	strb	r2, [r3, #0]
				timer_setDuration(TIMER_AUTO_A, trafficDuration[LED_YELLOW]);
 8001404:	4b23      	ldr	r3, [pc, #140]	; (8001494 <traffic_fsm+0x1c0>)
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	4619      	mov	r1, r3
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff fcb4 	bl	8000d78 <timer_setDuration>
				auto_B_state = AUTO_YELLOW;
 8001410:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <traffic_fsm+0x1b4>)
 8001412:	2217      	movs	r2, #23
 8001414:	701a      	strb	r2, [r3, #0]
				timer_setDuration(TIMER_AUTO_B, trafficDuration[LED_YELLOW]);
 8001416:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <traffic_fsm+0x1c0>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	4619      	mov	r1, r3
 800141c:	2001      	movs	r0, #1
 800141e:	f7ff fcab 	bl	8000d78 <timer_setDuration>
				break;
 8001422:	e026      	b.n	8001472 <traffic_fsm+0x19e>
			case MN_GREEN:
				auto_A_state = AUTO_GREEN;
 8001424:	4b17      	ldr	r3, [pc, #92]	; (8001484 <traffic_fsm+0x1b0>)
 8001426:	2216      	movs	r2, #22
 8001428:	701a      	strb	r2, [r3, #0]
				timer_setDuration(TIMER_AUTO_A, trafficDuration[LED_GREEN]);
 800142a:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <traffic_fsm+0x1c0>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	4619      	mov	r1, r3
 8001430:	2000      	movs	r0, #0
 8001432:	f7ff fca1 	bl	8000d78 <timer_setDuration>
				auto_B_state = AUTO_RED;
 8001436:	4b14      	ldr	r3, [pc, #80]	; (8001488 <traffic_fsm+0x1b4>)
 8001438:	2215      	movs	r2, #21
 800143a:	701a      	strb	r2, [r3, #0]
				timer_setDuration(TIMER_AUTO_B, trafficDuration[LED_RED]);
 800143c:	4b15      	ldr	r3, [pc, #84]	; (8001494 <traffic_fsm+0x1c0>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4619      	mov	r1, r3
 8001442:	2001      	movs	r0, #1
 8001444:	f7ff fc98 	bl	8000d78 <timer_setDuration>
				break;
 8001448:	e013      	b.n	8001472 <traffic_fsm+0x19e>
			case MN_YELLOW:
				auto_A_state = AUTO_YELLOW;
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <traffic_fsm+0x1b0>)
 800144c:	2217      	movs	r2, #23
 800144e:	701a      	strb	r2, [r3, #0]
				timer_setDuration(TIMER_AUTO_A, trafficDuration[LED_YELLOW]);
 8001450:	4b10      	ldr	r3, [pc, #64]	; (8001494 <traffic_fsm+0x1c0>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	4619      	mov	r1, r3
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff fc8e 	bl	8000d78 <timer_setDuration>
				auto_B_state = AUTO_RED;
 800145c:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <traffic_fsm+0x1b4>)
 800145e:	2215      	movs	r2, #21
 8001460:	701a      	strb	r2, [r3, #0]
				timer_setDuration(TIMER_AUTO_B, trafficDuration[LED_YELLOW]);
 8001462:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <traffic_fsm+0x1c0>)
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	4619      	mov	r1, r3
 8001468:	2001      	movs	r0, #1
 800146a:	f7ff fc85 	bl	8000d78 <timer_setDuration>
				break;
 800146e:	e000      	b.n	8001472 <traffic_fsm+0x19e>
			}
		}
 8001470:	bf00      	nop

		//TODO
		traffic_set_fsm();
 8001472:	f7ff fe67 	bl	8001144 <traffic_set_fsm>
		break;
 8001476:	e000      	b.n	800147a <traffic_fsm+0x1a6>

	///////////////////////////////////////////////
	default:
		break;
 8001478:	bf00      	nop
	}
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	200000ec 	.word	0x200000ec
 8001484:	200000ed 	.word	0x200000ed
 8001488:	200000ee 	.word	0x200000ee
 800148c:	200000ef 	.word	0x200000ef
 8001490:	200000f0 	.word	0x200000f0
 8001494:	20000054 	.word	0x20000054

08001498 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001498:	480c      	ldr	r0, [pc, #48]	; (80014cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800149a:	490d      	ldr	r1, [pc, #52]	; (80014d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800149c:	4a0d      	ldr	r2, [pc, #52]	; (80014d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800149e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014a0:	e002      	b.n	80014a8 <LoopCopyDataInit>

080014a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014a6:	3304      	adds	r3, #4

080014a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ac:	d3f9      	bcc.n	80014a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ae:	4a0a      	ldr	r2, [pc, #40]	; (80014d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014b0:	4c0a      	ldr	r4, [pc, #40]	; (80014dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80014b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014b4:	e001      	b.n	80014ba <LoopFillZerobss>

080014b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b8:	3204      	adds	r2, #4

080014ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014bc:	d3fb      	bcc.n	80014b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014be:	f7ff f977 	bl	80007b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014c2:	f001 fee1 	bl	8003288 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014c6:	f7fe fe41 	bl	800014c <main>
  bx lr
 80014ca:	4770      	bx	lr
  ldr r0, =_sdata
 80014cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014d0:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 80014d4:	080034d0 	.word	0x080034d0
  ldr r2, =_sbss
 80014d8:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 80014dc:	20000220 	.word	0x20000220

080014e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014e0:	e7fe      	b.n	80014e0 <ADC1_2_IRQHandler>
	...

080014e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <HAL_Init+0x28>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a07      	ldr	r2, [pc, #28]	; (800150c <HAL_Init+0x28>)
 80014ee:	f043 0310 	orr.w	r3, r3, #16
 80014f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014f4:	2003      	movs	r0, #3
 80014f6:	f000 f923 	bl	8001740 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014fa:	2000      	movs	r0, #0
 80014fc:	f000 f808 	bl	8001510 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001500:	f7ff f802 	bl	8000508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40022000 	.word	0x40022000

08001510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <HAL_InitTick+0x54>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <HAL_InitTick+0x58>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001526:	fbb3 f3f1 	udiv	r3, r3, r1
 800152a:	fbb2 f3f3 	udiv	r3, r2, r3
 800152e:	4618      	mov	r0, r3
 8001530:	f000 f93b 	bl	80017aa <HAL_SYSTICK_Config>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e00e      	b.n	800155c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b0f      	cmp	r3, #15
 8001542:	d80a      	bhi.n	800155a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001544:	2200      	movs	r2, #0
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	f04f 30ff 	mov.w	r0, #4294967295
 800154c:	f000 f903 	bl	8001756 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001550:	4a06      	ldr	r2, [pc, #24]	; (800156c <HAL_InitTick+0x5c>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001556:	2300      	movs	r3, #0
 8001558:	e000      	b.n	800155c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
}
 800155c:	4618      	mov	r0, r3
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000000 	.word	0x20000000
 8001568:	20000064 	.word	0x20000064
 800156c:	20000060 	.word	0x20000060

08001570 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <HAL_IncTick+0x1c>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	4b05      	ldr	r3, [pc, #20]	; (8001590 <HAL_IncTick+0x20>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4413      	add	r3, r2
 8001580:	4a03      	ldr	r2, [pc, #12]	; (8001590 <HAL_IncTick+0x20>)
 8001582:	6013      	str	r3, [r2, #0]
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	20000064 	.word	0x20000064
 8001590:	2000020c 	.word	0x2000020c

08001594 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return uwTick;
 8001598:	4b02      	ldr	r3, [pc, #8]	; (80015a4 <HAL_GetTick+0x10>)
 800159a:	681b      	ldr	r3, [r3, #0]
}
 800159c:	4618      	mov	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	2000020c 	.word	0x2000020c

080015a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b8:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015c4:	4013      	ands	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015da:	4a04      	ldr	r2, [pc, #16]	; (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	60d3      	str	r3, [r2, #12]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <__NVIC_GetPriorityGrouping+0x18>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	f003 0307 	and.w	r3, r3, #7
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	2b00      	cmp	r3, #0
 800161c:	db0b      	blt.n	8001636 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	f003 021f 	and.w	r2, r3, #31
 8001624:	4906      	ldr	r1, [pc, #24]	; (8001640 <__NVIC_EnableIRQ+0x34>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	095b      	lsrs	r3, r3, #5
 800162c:	2001      	movs	r0, #1
 800162e:	fa00 f202 	lsl.w	r2, r0, r2
 8001632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	e000e100 	.word	0xe000e100

08001644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	6039      	str	r1, [r7, #0]
 800164e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001654:	2b00      	cmp	r3, #0
 8001656:	db0a      	blt.n	800166e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	b2da      	uxtb	r2, r3
 800165c:	490c      	ldr	r1, [pc, #48]	; (8001690 <__NVIC_SetPriority+0x4c>)
 800165e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001662:	0112      	lsls	r2, r2, #4
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	440b      	add	r3, r1
 8001668:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800166c:	e00a      	b.n	8001684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	b2da      	uxtb	r2, r3
 8001672:	4908      	ldr	r1, [pc, #32]	; (8001694 <__NVIC_SetPriority+0x50>)
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	f003 030f 	and.w	r3, r3, #15
 800167a:	3b04      	subs	r3, #4
 800167c:	0112      	lsls	r2, r2, #4
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	440b      	add	r3, r1
 8001682:	761a      	strb	r2, [r3, #24]
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000e100 	.word	0xe000e100
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001698:	b480      	push	{r7}
 800169a:	b089      	sub	sp, #36	; 0x24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f003 0307 	and.w	r3, r3, #7
 80016aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	f1c3 0307 	rsb	r3, r3, #7
 80016b2:	2b04      	cmp	r3, #4
 80016b4:	bf28      	it	cs
 80016b6:	2304      	movcs	r3, #4
 80016b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	3304      	adds	r3, #4
 80016be:	2b06      	cmp	r3, #6
 80016c0:	d902      	bls.n	80016c8 <NVIC_EncodePriority+0x30>
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	3b03      	subs	r3, #3
 80016c6:	e000      	b.n	80016ca <NVIC_EncodePriority+0x32>
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016cc:	f04f 32ff 	mov.w	r2, #4294967295
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	43da      	mvns	r2, r3
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	401a      	ands	r2, r3
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e0:	f04f 31ff 	mov.w	r1, #4294967295
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ea:	43d9      	mvns	r1, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f0:	4313      	orrs	r3, r2
         );
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3724      	adds	r7, #36	; 0x24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3b01      	subs	r3, #1
 8001708:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800170c:	d301      	bcc.n	8001712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800170e:	2301      	movs	r3, #1
 8001710:	e00f      	b.n	8001732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001712:	4a0a      	ldr	r2, [pc, #40]	; (800173c <SysTick_Config+0x40>)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3b01      	subs	r3, #1
 8001718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800171a:	210f      	movs	r1, #15
 800171c:	f04f 30ff 	mov.w	r0, #4294967295
 8001720:	f7ff ff90 	bl	8001644 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001724:	4b05      	ldr	r3, [pc, #20]	; (800173c <SysTick_Config+0x40>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800172a:	4b04      	ldr	r3, [pc, #16]	; (800173c <SysTick_Config+0x40>)
 800172c:	2207      	movs	r2, #7
 800172e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	e000e010 	.word	0xe000e010

08001740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ff2d 	bl	80015a8 <__NVIC_SetPriorityGrouping>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001756:	b580      	push	{r7, lr}
 8001758:	b086      	sub	sp, #24
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
 8001762:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001768:	f7ff ff42 	bl	80015f0 <__NVIC_GetPriorityGrouping>
 800176c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	68b9      	ldr	r1, [r7, #8]
 8001772:	6978      	ldr	r0, [r7, #20]
 8001774:	f7ff ff90 	bl	8001698 <NVIC_EncodePriority>
 8001778:	4602      	mov	r2, r0
 800177a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800177e:	4611      	mov	r1, r2
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff ff5f 	bl	8001644 <__NVIC_SetPriority>
}
 8001786:	bf00      	nop
 8001788:	3718      	adds	r7, #24
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	4603      	mov	r3, r0
 8001796:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff35 	bl	800160c <__NVIC_EnableIRQ>
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff ffa2 	bl	80016fc <SysTick_Config>
 80017b8:	4603      	mov	r3, r0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b08b      	sub	sp, #44	; 0x2c
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017ce:	2300      	movs	r3, #0
 80017d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017d2:	2300      	movs	r3, #0
 80017d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017d6:	e169      	b.n	8001aac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017d8:	2201      	movs	r2, #1
 80017da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	69fa      	ldr	r2, [r7, #28]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	f040 8158 	bne.w	8001aa6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	4a9a      	ldr	r2, [pc, #616]	; (8001a64 <HAL_GPIO_Init+0x2a0>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d05e      	beq.n	80018be <HAL_GPIO_Init+0xfa>
 8001800:	4a98      	ldr	r2, [pc, #608]	; (8001a64 <HAL_GPIO_Init+0x2a0>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d875      	bhi.n	80018f2 <HAL_GPIO_Init+0x12e>
 8001806:	4a98      	ldr	r2, [pc, #608]	; (8001a68 <HAL_GPIO_Init+0x2a4>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d058      	beq.n	80018be <HAL_GPIO_Init+0xfa>
 800180c:	4a96      	ldr	r2, [pc, #600]	; (8001a68 <HAL_GPIO_Init+0x2a4>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d86f      	bhi.n	80018f2 <HAL_GPIO_Init+0x12e>
 8001812:	4a96      	ldr	r2, [pc, #600]	; (8001a6c <HAL_GPIO_Init+0x2a8>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d052      	beq.n	80018be <HAL_GPIO_Init+0xfa>
 8001818:	4a94      	ldr	r2, [pc, #592]	; (8001a6c <HAL_GPIO_Init+0x2a8>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d869      	bhi.n	80018f2 <HAL_GPIO_Init+0x12e>
 800181e:	4a94      	ldr	r2, [pc, #592]	; (8001a70 <HAL_GPIO_Init+0x2ac>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d04c      	beq.n	80018be <HAL_GPIO_Init+0xfa>
 8001824:	4a92      	ldr	r2, [pc, #584]	; (8001a70 <HAL_GPIO_Init+0x2ac>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d863      	bhi.n	80018f2 <HAL_GPIO_Init+0x12e>
 800182a:	4a92      	ldr	r2, [pc, #584]	; (8001a74 <HAL_GPIO_Init+0x2b0>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d046      	beq.n	80018be <HAL_GPIO_Init+0xfa>
 8001830:	4a90      	ldr	r2, [pc, #576]	; (8001a74 <HAL_GPIO_Init+0x2b0>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d85d      	bhi.n	80018f2 <HAL_GPIO_Init+0x12e>
 8001836:	2b12      	cmp	r3, #18
 8001838:	d82a      	bhi.n	8001890 <HAL_GPIO_Init+0xcc>
 800183a:	2b12      	cmp	r3, #18
 800183c:	d859      	bhi.n	80018f2 <HAL_GPIO_Init+0x12e>
 800183e:	a201      	add	r2, pc, #4	; (adr r2, 8001844 <HAL_GPIO_Init+0x80>)
 8001840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001844:	080018bf 	.word	0x080018bf
 8001848:	08001899 	.word	0x08001899
 800184c:	080018ab 	.word	0x080018ab
 8001850:	080018ed 	.word	0x080018ed
 8001854:	080018f3 	.word	0x080018f3
 8001858:	080018f3 	.word	0x080018f3
 800185c:	080018f3 	.word	0x080018f3
 8001860:	080018f3 	.word	0x080018f3
 8001864:	080018f3 	.word	0x080018f3
 8001868:	080018f3 	.word	0x080018f3
 800186c:	080018f3 	.word	0x080018f3
 8001870:	080018f3 	.word	0x080018f3
 8001874:	080018f3 	.word	0x080018f3
 8001878:	080018f3 	.word	0x080018f3
 800187c:	080018f3 	.word	0x080018f3
 8001880:	080018f3 	.word	0x080018f3
 8001884:	080018f3 	.word	0x080018f3
 8001888:	080018a1 	.word	0x080018a1
 800188c:	080018b5 	.word	0x080018b5
 8001890:	4a79      	ldr	r2, [pc, #484]	; (8001a78 <HAL_GPIO_Init+0x2b4>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d013      	beq.n	80018be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001896:	e02c      	b.n	80018f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	623b      	str	r3, [r7, #32]
          break;
 800189e:	e029      	b.n	80018f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	3304      	adds	r3, #4
 80018a6:	623b      	str	r3, [r7, #32]
          break;
 80018a8:	e024      	b.n	80018f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	3308      	adds	r3, #8
 80018b0:	623b      	str	r3, [r7, #32]
          break;
 80018b2:	e01f      	b.n	80018f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	330c      	adds	r3, #12
 80018ba:	623b      	str	r3, [r7, #32]
          break;
 80018bc:	e01a      	b.n	80018f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d102      	bne.n	80018cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018c6:	2304      	movs	r3, #4
 80018c8:	623b      	str	r3, [r7, #32]
          break;
 80018ca:	e013      	b.n	80018f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d105      	bne.n	80018e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018d4:	2308      	movs	r3, #8
 80018d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	69fa      	ldr	r2, [r7, #28]
 80018dc:	611a      	str	r2, [r3, #16]
          break;
 80018de:	e009      	b.n	80018f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018e0:	2308      	movs	r3, #8
 80018e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	615a      	str	r2, [r3, #20]
          break;
 80018ea:	e003      	b.n	80018f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018ec:	2300      	movs	r3, #0
 80018ee:	623b      	str	r3, [r7, #32]
          break;
 80018f0:	e000      	b.n	80018f4 <HAL_GPIO_Init+0x130>
          break;
 80018f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	2bff      	cmp	r3, #255	; 0xff
 80018f8:	d801      	bhi.n	80018fe <HAL_GPIO_Init+0x13a>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	e001      	b.n	8001902 <HAL_GPIO_Init+0x13e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	3304      	adds	r3, #4
 8001902:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	2bff      	cmp	r3, #255	; 0xff
 8001908:	d802      	bhi.n	8001910 <HAL_GPIO_Init+0x14c>
 800190a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	e002      	b.n	8001916 <HAL_GPIO_Init+0x152>
 8001910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001912:	3b08      	subs	r3, #8
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	210f      	movs	r1, #15
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	fa01 f303 	lsl.w	r3, r1, r3
 8001924:	43db      	mvns	r3, r3
 8001926:	401a      	ands	r2, r3
 8001928:	6a39      	ldr	r1, [r7, #32]
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	fa01 f303 	lsl.w	r3, r1, r3
 8001930:	431a      	orrs	r2, r3
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193e:	2b00      	cmp	r3, #0
 8001940:	f000 80b1 	beq.w	8001aa6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001944:	4b4d      	ldr	r3, [pc, #308]	; (8001a7c <HAL_GPIO_Init+0x2b8>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	4a4c      	ldr	r2, [pc, #304]	; (8001a7c <HAL_GPIO_Init+0x2b8>)
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	6193      	str	r3, [r2, #24]
 8001950:	4b4a      	ldr	r3, [pc, #296]	; (8001a7c <HAL_GPIO_Init+0x2b8>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	f003 0301 	and.w	r3, r3, #1
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800195c:	4a48      	ldr	r2, [pc, #288]	; (8001a80 <HAL_GPIO_Init+0x2bc>)
 800195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001960:	089b      	lsrs	r3, r3, #2
 8001962:	3302      	adds	r3, #2
 8001964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001968:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	220f      	movs	r2, #15
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	43db      	mvns	r3, r3
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	4013      	ands	r3, r2
 800197e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a40      	ldr	r2, [pc, #256]	; (8001a84 <HAL_GPIO_Init+0x2c0>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d013      	beq.n	80019b0 <HAL_GPIO_Init+0x1ec>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a3f      	ldr	r2, [pc, #252]	; (8001a88 <HAL_GPIO_Init+0x2c4>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d00d      	beq.n	80019ac <HAL_GPIO_Init+0x1e8>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	4a3e      	ldr	r2, [pc, #248]	; (8001a8c <HAL_GPIO_Init+0x2c8>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d007      	beq.n	80019a8 <HAL_GPIO_Init+0x1e4>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a3d      	ldr	r2, [pc, #244]	; (8001a90 <HAL_GPIO_Init+0x2cc>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d101      	bne.n	80019a4 <HAL_GPIO_Init+0x1e0>
 80019a0:	2303      	movs	r3, #3
 80019a2:	e006      	b.n	80019b2 <HAL_GPIO_Init+0x1ee>
 80019a4:	2304      	movs	r3, #4
 80019a6:	e004      	b.n	80019b2 <HAL_GPIO_Init+0x1ee>
 80019a8:	2302      	movs	r3, #2
 80019aa:	e002      	b.n	80019b2 <HAL_GPIO_Init+0x1ee>
 80019ac:	2301      	movs	r3, #1
 80019ae:	e000      	b.n	80019b2 <HAL_GPIO_Init+0x1ee>
 80019b0:	2300      	movs	r3, #0
 80019b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019b4:	f002 0203 	and.w	r2, r2, #3
 80019b8:	0092      	lsls	r2, r2, #2
 80019ba:	4093      	lsls	r3, r2
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	4313      	orrs	r3, r2
 80019c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019c2:	492f      	ldr	r1, [pc, #188]	; (8001a80 <HAL_GPIO_Init+0x2bc>)
 80019c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c6:	089b      	lsrs	r3, r3, #2
 80019c8:	3302      	adds	r3, #2
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d006      	beq.n	80019ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019dc:	4b2d      	ldr	r3, [pc, #180]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	492c      	ldr	r1, [pc, #176]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	600b      	str	r3, [r1, #0]
 80019e8:	e006      	b.n	80019f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019ea:	4b2a      	ldr	r3, [pc, #168]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	4928      	ldr	r1, [pc, #160]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019f4:	4013      	ands	r3, r2
 80019f6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d006      	beq.n	8001a12 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a04:	4b23      	ldr	r3, [pc, #140]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	4922      	ldr	r1, [pc, #136]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	604b      	str	r3, [r1, #4]
 8001a10:	e006      	b.n	8001a20 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a12:	4b20      	ldr	r3, [pc, #128]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	491e      	ldr	r1, [pc, #120]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d006      	beq.n	8001a3a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a2e:	689a      	ldr	r2, [r3, #8]
 8001a30:	4918      	ldr	r1, [pc, #96]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	608b      	str	r3, [r1, #8]
 8001a38:	e006      	b.n	8001a48 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a3a:	4b16      	ldr	r3, [pc, #88]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	4914      	ldr	r1, [pc, #80]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a44:	4013      	ands	r3, r2
 8001a46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d021      	beq.n	8001a98 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a54:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a56:	68da      	ldr	r2, [r3, #12]
 8001a58:	490e      	ldr	r1, [pc, #56]	; (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	60cb      	str	r3, [r1, #12]
 8001a60:	e021      	b.n	8001aa6 <HAL_GPIO_Init+0x2e2>
 8001a62:	bf00      	nop
 8001a64:	10320000 	.word	0x10320000
 8001a68:	10310000 	.word	0x10310000
 8001a6c:	10220000 	.word	0x10220000
 8001a70:	10210000 	.word	0x10210000
 8001a74:	10120000 	.word	0x10120000
 8001a78:	10110000 	.word	0x10110000
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	40010000 	.word	0x40010000
 8001a84:	40010800 	.word	0x40010800
 8001a88:	40010c00 	.word	0x40010c00
 8001a8c:	40011000 	.word	0x40011000
 8001a90:	40011400 	.word	0x40011400
 8001a94:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a98:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <HAL_GPIO_Init+0x304>)
 8001a9a:	68da      	ldr	r2, [r3, #12]
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	4909      	ldr	r1, [pc, #36]	; (8001ac8 <HAL_GPIO_Init+0x304>)
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	f47f ae8e 	bne.w	80017d8 <HAL_GPIO_Init+0x14>
  }
}
 8001abc:	bf00      	nop
 8001abe:	bf00      	nop
 8001ac0:	372c      	adds	r7, #44	; 0x2c
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr
 8001ac8:	40010400 	.word	0x40010400

08001acc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	887b      	ldrh	r3, [r7, #2]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d002      	beq.n	8001aea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
 8001ae8:	e001      	b.n	8001aee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001aea:	2300      	movs	r3, #0
 8001aec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b083      	sub	sp, #12
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
 8001b02:	460b      	mov	r3, r1
 8001b04:	807b      	strh	r3, [r7, #2]
 8001b06:	4613      	mov	r3, r2
 8001b08:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b0a:	787b      	ldrb	r3, [r7, #1]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b10:	887a      	ldrh	r2, [r7, #2]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b16:	e003      	b.n	8001b20 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b18:	887b      	ldrh	r3, [r7, #2]
 8001b1a:	041a      	lsls	r2, r3, #16
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	611a      	str	r2, [r3, #16]
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc80      	pop	{r7}
 8001b28:	4770      	bx	lr
	...

08001b2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b36:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b38:	695a      	ldr	r2, [r3, #20]
 8001b3a:	88fb      	ldrh	r3, [r7, #6]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d006      	beq.n	8001b50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b42:	4a05      	ldr	r2, [pc, #20]	; (8001b58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b44:	88fb      	ldrh	r3, [r7, #6]
 8001b46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b48:	88fb      	ldrh	r3, [r7, #6]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 f806 	bl	8001b5c <HAL_GPIO_EXTI_Callback>
  }
}
 8001b50:	bf00      	nop
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40010400 	.word	0x40010400

08001b5c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr

08001b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e26c      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f000 8087 	beq.w	8001c9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b90:	4b92      	ldr	r3, [pc, #584]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f003 030c 	and.w	r3, r3, #12
 8001b98:	2b04      	cmp	r3, #4
 8001b9a:	d00c      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b9c:	4b8f      	ldr	r3, [pc, #572]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f003 030c 	and.w	r3, r3, #12
 8001ba4:	2b08      	cmp	r3, #8
 8001ba6:	d112      	bne.n	8001bce <HAL_RCC_OscConfig+0x5e>
 8001ba8:	4b8c      	ldr	r3, [pc, #560]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bb4:	d10b      	bne.n	8001bce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb6:	4b89      	ldr	r3, [pc, #548]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d06c      	beq.n	8001c9c <HAL_RCC_OscConfig+0x12c>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d168      	bne.n	8001c9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e246      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bd6:	d106      	bne.n	8001be6 <HAL_RCC_OscConfig+0x76>
 8001bd8:	4b80      	ldr	r3, [pc, #512]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a7f      	ldr	r2, [pc, #508]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001bde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001be2:	6013      	str	r3, [r2, #0]
 8001be4:	e02e      	b.n	8001c44 <HAL_RCC_OscConfig+0xd4>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10c      	bne.n	8001c08 <HAL_RCC_OscConfig+0x98>
 8001bee:	4b7b      	ldr	r3, [pc, #492]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a7a      	ldr	r2, [pc, #488]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	4b78      	ldr	r3, [pc, #480]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a77      	ldr	r2, [pc, #476]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	e01d      	b.n	8001c44 <HAL_RCC_OscConfig+0xd4>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c10:	d10c      	bne.n	8001c2c <HAL_RCC_OscConfig+0xbc>
 8001c12:	4b72      	ldr	r3, [pc, #456]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a71      	ldr	r2, [pc, #452]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c1c:	6013      	str	r3, [r2, #0]
 8001c1e:	4b6f      	ldr	r3, [pc, #444]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a6e      	ldr	r2, [pc, #440]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c28:	6013      	str	r3, [r2, #0]
 8001c2a:	e00b      	b.n	8001c44 <HAL_RCC_OscConfig+0xd4>
 8001c2c:	4b6b      	ldr	r3, [pc, #428]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a6a      	ldr	r2, [pc, #424]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c36:	6013      	str	r3, [r2, #0]
 8001c38:	4b68      	ldr	r3, [pc, #416]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a67      	ldr	r2, [pc, #412]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d013      	beq.n	8001c74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7ff fca2 	bl	8001594 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c54:	f7ff fc9e 	bl	8001594 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b64      	cmp	r3, #100	; 0x64
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e1fa      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c66:	4b5d      	ldr	r3, [pc, #372]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0f0      	beq.n	8001c54 <HAL_RCC_OscConfig+0xe4>
 8001c72:	e014      	b.n	8001c9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c74:	f7ff fc8e 	bl	8001594 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c7c:	f7ff fc8a 	bl	8001594 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b64      	cmp	r3, #100	; 0x64
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e1e6      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c8e:	4b53      	ldr	r3, [pc, #332]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1f0      	bne.n	8001c7c <HAL_RCC_OscConfig+0x10c>
 8001c9a:	e000      	b.n	8001c9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d063      	beq.n	8001d72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001caa:	4b4c      	ldr	r3, [pc, #304]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f003 030c 	and.w	r3, r3, #12
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00b      	beq.n	8001cce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001cb6:	4b49      	ldr	r3, [pc, #292]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f003 030c 	and.w	r3, r3, #12
 8001cbe:	2b08      	cmp	r3, #8
 8001cc0:	d11c      	bne.n	8001cfc <HAL_RCC_OscConfig+0x18c>
 8001cc2:	4b46      	ldr	r3, [pc, #280]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d116      	bne.n	8001cfc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cce:	4b43      	ldr	r3, [pc, #268]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d005      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x176>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d001      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e1ba      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce6:	4b3d      	ldr	r3, [pc, #244]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4939      	ldr	r1, [pc, #228]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cfa:	e03a      	b.n	8001d72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d020      	beq.n	8001d46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d04:	4b36      	ldr	r3, [pc, #216]	; (8001de0 <HAL_RCC_OscConfig+0x270>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0a:	f7ff fc43 	bl	8001594 <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d12:	f7ff fc3f 	bl	8001594 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e19b      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d24:	4b2d      	ldr	r3, [pc, #180]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0f0      	beq.n	8001d12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d30:	4b2a      	ldr	r3, [pc, #168]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	695b      	ldr	r3, [r3, #20]
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	4927      	ldr	r1, [pc, #156]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001d40:	4313      	orrs	r3, r2
 8001d42:	600b      	str	r3, [r1, #0]
 8001d44:	e015      	b.n	8001d72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d46:	4b26      	ldr	r3, [pc, #152]	; (8001de0 <HAL_RCC_OscConfig+0x270>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4c:	f7ff fc22 	bl	8001594 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d54:	f7ff fc1e 	bl	8001594 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e17a      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d66:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1f0      	bne.n	8001d54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0308 	and.w	r3, r3, #8
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d03a      	beq.n	8001df4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d019      	beq.n	8001dba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d86:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <HAL_RCC_OscConfig+0x274>)
 8001d88:	2201      	movs	r2, #1
 8001d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8c:	f7ff fc02 	bl	8001594 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d94:	f7ff fbfe 	bl	8001594 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e15a      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001da6:	4b0d      	ldr	r3, [pc, #52]	; (8001ddc <HAL_RCC_OscConfig+0x26c>)
 8001da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0f0      	beq.n	8001d94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001db2:	2001      	movs	r0, #1
 8001db4:	f000 fad8 	bl	8002368 <RCC_Delay>
 8001db8:	e01c      	b.n	8001df4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dba:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <HAL_RCC_OscConfig+0x274>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dc0:	f7ff fbe8 	bl	8001594 <HAL_GetTick>
 8001dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc6:	e00f      	b.n	8001de8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dc8:	f7ff fbe4 	bl	8001594 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d908      	bls.n	8001de8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e140      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	42420000 	.word	0x42420000
 8001de4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001de8:	4b9e      	ldr	r3, [pc, #632]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1e9      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f000 80a6 	beq.w	8001f4e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e06:	4b97      	ldr	r3, [pc, #604]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10d      	bne.n	8001e2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e12:	4b94      	ldr	r3, [pc, #592]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e14:	69db      	ldr	r3, [r3, #28]
 8001e16:	4a93      	ldr	r2, [pc, #588]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e1c:	61d3      	str	r3, [r2, #28]
 8001e1e:	4b91      	ldr	r3, [pc, #580]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e26:	60bb      	str	r3, [r7, #8]
 8001e28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2e:	4b8e      	ldr	r3, [pc, #568]	; (8002068 <HAL_RCC_OscConfig+0x4f8>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d118      	bne.n	8001e6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e3a:	4b8b      	ldr	r3, [pc, #556]	; (8002068 <HAL_RCC_OscConfig+0x4f8>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a8a      	ldr	r2, [pc, #552]	; (8002068 <HAL_RCC_OscConfig+0x4f8>)
 8001e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e46:	f7ff fba5 	bl	8001594 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4e:	f7ff fba1 	bl	8001594 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b64      	cmp	r3, #100	; 0x64
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e0fd      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e60:	4b81      	ldr	r3, [pc, #516]	; (8002068 <HAL_RCC_OscConfig+0x4f8>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d106      	bne.n	8001e82 <HAL_RCC_OscConfig+0x312>
 8001e74:	4b7b      	ldr	r3, [pc, #492]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e76:	6a1b      	ldr	r3, [r3, #32]
 8001e78:	4a7a      	ldr	r2, [pc, #488]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e7a:	f043 0301 	orr.w	r3, r3, #1
 8001e7e:	6213      	str	r3, [r2, #32]
 8001e80:	e02d      	b.n	8001ede <HAL_RCC_OscConfig+0x36e>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d10c      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x334>
 8001e8a:	4b76      	ldr	r3, [pc, #472]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	4a75      	ldr	r2, [pc, #468]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e90:	f023 0301 	bic.w	r3, r3, #1
 8001e94:	6213      	str	r3, [r2, #32]
 8001e96:	4b73      	ldr	r3, [pc, #460]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e98:	6a1b      	ldr	r3, [r3, #32]
 8001e9a:	4a72      	ldr	r2, [pc, #456]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	f023 0304 	bic.w	r3, r3, #4
 8001ea0:	6213      	str	r3, [r2, #32]
 8001ea2:	e01c      	b.n	8001ede <HAL_RCC_OscConfig+0x36e>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	2b05      	cmp	r3, #5
 8001eaa:	d10c      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x356>
 8001eac:	4b6d      	ldr	r3, [pc, #436]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001eae:	6a1b      	ldr	r3, [r3, #32]
 8001eb0:	4a6c      	ldr	r2, [pc, #432]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001eb2:	f043 0304 	orr.w	r3, r3, #4
 8001eb6:	6213      	str	r3, [r2, #32]
 8001eb8:	4b6a      	ldr	r3, [pc, #424]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	4a69      	ldr	r2, [pc, #420]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	6213      	str	r3, [r2, #32]
 8001ec4:	e00b      	b.n	8001ede <HAL_RCC_OscConfig+0x36e>
 8001ec6:	4b67      	ldr	r3, [pc, #412]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001ec8:	6a1b      	ldr	r3, [r3, #32]
 8001eca:	4a66      	ldr	r2, [pc, #408]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001ecc:	f023 0301 	bic.w	r3, r3, #1
 8001ed0:	6213      	str	r3, [r2, #32]
 8001ed2:	4b64      	ldr	r3, [pc, #400]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	4a63      	ldr	r2, [pc, #396]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001ed8:	f023 0304 	bic.w	r3, r3, #4
 8001edc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d015      	beq.n	8001f12 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee6:	f7ff fb55 	bl	8001594 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eec:	e00a      	b.n	8001f04 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eee:	f7ff fb51 	bl	8001594 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e0ab      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f04:	4b57      	ldr	r3, [pc, #348]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d0ee      	beq.n	8001eee <HAL_RCC_OscConfig+0x37e>
 8001f10:	e014      	b.n	8001f3c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f12:	f7ff fb3f 	bl	8001594 <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f18:	e00a      	b.n	8001f30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f1a:	f7ff fb3b 	bl	8001594 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e095      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f30:	4b4c      	ldr	r3, [pc, #304]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1ee      	bne.n	8001f1a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f3c:	7dfb      	ldrb	r3, [r7, #23]
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d105      	bne.n	8001f4e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f42:	4b48      	ldr	r3, [pc, #288]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	4a47      	ldr	r2, [pc, #284]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f000 8081 	beq.w	800205a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f58:	4b42      	ldr	r3, [pc, #264]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 030c 	and.w	r3, r3, #12
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d061      	beq.n	8002028 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d146      	bne.n	8001ffa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f6c:	4b3f      	ldr	r3, [pc, #252]	; (800206c <HAL_RCC_OscConfig+0x4fc>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f72:	f7ff fb0f 	bl	8001594 <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7ff fb0b 	bl	8001594 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e067      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f8c:	4b35      	ldr	r3, [pc, #212]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1f0      	bne.n	8001f7a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a1b      	ldr	r3, [r3, #32]
 8001f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fa0:	d108      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fa2:	4b30      	ldr	r3, [pc, #192]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	492d      	ldr	r1, [pc, #180]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fb4:	4b2b      	ldr	r3, [pc, #172]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a19      	ldr	r1, [r3, #32]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	4927      	ldr	r1, [pc, #156]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fcc:	4b27      	ldr	r3, [pc, #156]	; (800206c <HAL_RCC_OscConfig+0x4fc>)
 8001fce:	2201      	movs	r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd2:	f7ff fadf 	bl	8001594 <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fda:	f7ff fadb 	bl	8001594 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e037      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fec:	4b1d      	ldr	r3, [pc, #116]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f0      	beq.n	8001fda <HAL_RCC_OscConfig+0x46a>
 8001ff8:	e02f      	b.n	800205a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ffa:	4b1c      	ldr	r3, [pc, #112]	; (800206c <HAL_RCC_OscConfig+0x4fc>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002000:	f7ff fac8 	bl	8001594 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002006:	e008      	b.n	800201a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002008:	f7ff fac4 	bl	8001594 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d901      	bls.n	800201a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e020      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800201a:	4b12      	ldr	r3, [pc, #72]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1f0      	bne.n	8002008 <HAL_RCC_OscConfig+0x498>
 8002026:	e018      	b.n	800205a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d101      	bne.n	8002034 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e013      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <HAL_RCC_OscConfig+0x4f4>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	429a      	cmp	r2, r3
 8002046:	d106      	bne.n	8002056 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002052:	429a      	cmp	r2, r3
 8002054:	d001      	beq.n	800205a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e000      	b.n	800205c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800205a:	2300      	movs	r3, #0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3718      	adds	r7, #24
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40021000 	.word	0x40021000
 8002068:	40007000 	.word	0x40007000
 800206c:	42420060 	.word	0x42420060

08002070 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e0d0      	b.n	8002226 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002084:	4b6a      	ldr	r3, [pc, #424]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	429a      	cmp	r2, r3
 8002090:	d910      	bls.n	80020b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002092:	4b67      	ldr	r3, [pc, #412]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f023 0207 	bic.w	r2, r3, #7
 800209a:	4965      	ldr	r1, [pc, #404]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	4313      	orrs	r3, r2
 80020a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a2:	4b63      	ldr	r3, [pc, #396]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d001      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e0b8      	b.n	8002226 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d020      	beq.n	8002102 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d005      	beq.n	80020d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020cc:	4b59      	ldr	r3, [pc, #356]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	4a58      	ldr	r2, [pc, #352]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0308 	and.w	r3, r3, #8
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d005      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020e4:	4b53      	ldr	r3, [pc, #332]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	4a52      	ldr	r2, [pc, #328]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80020ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020f0:	4b50      	ldr	r3, [pc, #320]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	494d      	ldr	r1, [pc, #308]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80020fe:	4313      	orrs	r3, r2
 8002100:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d040      	beq.n	8002190 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d107      	bne.n	8002126 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002116:	4b47      	ldr	r3, [pc, #284]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d115      	bne.n	800214e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e07f      	b.n	8002226 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b02      	cmp	r3, #2
 800212c:	d107      	bne.n	800213e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800212e:	4b41      	ldr	r3, [pc, #260]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d109      	bne.n	800214e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e073      	b.n	8002226 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213e:	4b3d      	ldr	r3, [pc, #244]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e06b      	b.n	8002226 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800214e:	4b39      	ldr	r3, [pc, #228]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f023 0203 	bic.w	r2, r3, #3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	4936      	ldr	r1, [pc, #216]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 800215c:	4313      	orrs	r3, r2
 800215e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002160:	f7ff fa18 	bl	8001594 <HAL_GetTick>
 8002164:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002166:	e00a      	b.n	800217e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002168:	f7ff fa14 	bl	8001594 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	f241 3288 	movw	r2, #5000	; 0x1388
 8002176:	4293      	cmp	r3, r2
 8002178:	d901      	bls.n	800217e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e053      	b.n	8002226 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217e:	4b2d      	ldr	r3, [pc, #180]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 020c 	and.w	r2, r3, #12
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	429a      	cmp	r2, r3
 800218e:	d1eb      	bne.n	8002168 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002190:	4b27      	ldr	r3, [pc, #156]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0307 	and.w	r3, r3, #7
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	d210      	bcs.n	80021c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219e:	4b24      	ldr	r3, [pc, #144]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f023 0207 	bic.w	r2, r3, #7
 80021a6:	4922      	ldr	r1, [pc, #136]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ae:	4b20      	ldr	r3, [pc, #128]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d001      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e032      	b.n	8002226 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0304 	and.w	r3, r3, #4
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d008      	beq.n	80021de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021cc:	4b19      	ldr	r3, [pc, #100]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	4916      	ldr	r1, [pc, #88]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d009      	beq.n	80021fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021ea:	4b12      	ldr	r3, [pc, #72]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	490e      	ldr	r1, [pc, #56]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 80021fa:	4313      	orrs	r3, r2
 80021fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021fe:	f000 f821 	bl	8002244 <HAL_RCC_GetSysClockFreq>
 8002202:	4602      	mov	r2, r0
 8002204:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	091b      	lsrs	r3, r3, #4
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	490a      	ldr	r1, [pc, #40]	; (8002238 <HAL_RCC_ClockConfig+0x1c8>)
 8002210:	5ccb      	ldrb	r3, [r1, r3]
 8002212:	fa22 f303 	lsr.w	r3, r2, r3
 8002216:	4a09      	ldr	r2, [pc, #36]	; (800223c <HAL_RCC_ClockConfig+0x1cc>)
 8002218:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800221a:	4b09      	ldr	r3, [pc, #36]	; (8002240 <HAL_RCC_ClockConfig+0x1d0>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff f976 	bl	8001510 <HAL_InitTick>

  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40022000 	.word	0x40022000
 8002234:	40021000 	.word	0x40021000
 8002238:	080034b0 	.word	0x080034b0
 800223c:	20000000 	.word	0x20000000
 8002240:	20000060 	.word	0x20000060

08002244 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002244:	b490      	push	{r4, r7}
 8002246:	b08a      	sub	sp, #40	; 0x28
 8002248:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800224a:	4b2a      	ldr	r3, [pc, #168]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800224c:	1d3c      	adds	r4, r7, #4
 800224e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002250:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002254:	f240 2301 	movw	r3, #513	; 0x201
 8002258:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800225a:	2300      	movs	r3, #0
 800225c:	61fb      	str	r3, [r7, #28]
 800225e:	2300      	movs	r3, #0
 8002260:	61bb      	str	r3, [r7, #24]
 8002262:	2300      	movs	r3, #0
 8002264:	627b      	str	r3, [r7, #36]	; 0x24
 8002266:	2300      	movs	r3, #0
 8002268:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800226a:	2300      	movs	r3, #0
 800226c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800226e:	4b22      	ldr	r3, [pc, #136]	; (80022f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	2b04      	cmp	r3, #4
 800227c:	d002      	beq.n	8002284 <HAL_RCC_GetSysClockFreq+0x40>
 800227e:	2b08      	cmp	r3, #8
 8002280:	d003      	beq.n	800228a <HAL_RCC_GetSysClockFreq+0x46>
 8002282:	e02d      	b.n	80022e0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002284:	4b1d      	ldr	r3, [pc, #116]	; (80022fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002286:	623b      	str	r3, [r7, #32]
      break;
 8002288:	e02d      	b.n	80022e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	0c9b      	lsrs	r3, r3, #18
 800228e:	f003 030f 	and.w	r3, r3, #15
 8002292:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002296:	4413      	add	r3, r2
 8002298:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800229c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d013      	beq.n	80022d0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022a8:	4b13      	ldr	r3, [pc, #76]	; (80022f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	0c5b      	lsrs	r3, r3, #17
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80022b6:	4413      	add	r3, r2
 80022b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80022bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	4a0e      	ldr	r2, [pc, #56]	; (80022fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80022c2:	fb02 f203 	mul.w	r2, r2, r3
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022cc:	627b      	str	r3, [r7, #36]	; 0x24
 80022ce:	e004      	b.n	80022da <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	4a0b      	ldr	r2, [pc, #44]	; (8002300 <HAL_RCC_GetSysClockFreq+0xbc>)
 80022d4:	fb02 f303 	mul.w	r3, r2, r3
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80022da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022dc:	623b      	str	r3, [r7, #32]
      break;
 80022de:	e002      	b.n	80022e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022e0:	4b06      	ldr	r3, [pc, #24]	; (80022fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80022e2:	623b      	str	r3, [r7, #32]
      break;
 80022e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022e6:	6a3b      	ldr	r3, [r7, #32]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3728      	adds	r7, #40	; 0x28
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc90      	pop	{r4, r7}
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	080034a0 	.word	0x080034a0
 80022f8:	40021000 	.word	0x40021000
 80022fc:	007a1200 	.word	0x007a1200
 8002300:	003d0900 	.word	0x003d0900

08002304 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002308:	4b02      	ldr	r3, [pc, #8]	; (8002314 <HAL_RCC_GetHCLKFreq+0x10>)
 800230a:	681b      	ldr	r3, [r3, #0]
}
 800230c:	4618      	mov	r0, r3
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	20000000 	.word	0x20000000

08002318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800231c:	f7ff fff2 	bl	8002304 <HAL_RCC_GetHCLKFreq>
 8002320:	4602      	mov	r2, r0
 8002322:	4b05      	ldr	r3, [pc, #20]	; (8002338 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	0a1b      	lsrs	r3, r3, #8
 8002328:	f003 0307 	and.w	r3, r3, #7
 800232c:	4903      	ldr	r1, [pc, #12]	; (800233c <HAL_RCC_GetPCLK1Freq+0x24>)
 800232e:	5ccb      	ldrb	r3, [r1, r3]
 8002330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002334:	4618      	mov	r0, r3
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40021000 	.word	0x40021000
 800233c:	080034c0 	.word	0x080034c0

08002340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002344:	f7ff ffde 	bl	8002304 <HAL_RCC_GetHCLKFreq>
 8002348:	4602      	mov	r2, r0
 800234a:	4b05      	ldr	r3, [pc, #20]	; (8002360 <HAL_RCC_GetPCLK2Freq+0x20>)
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	0adb      	lsrs	r3, r3, #11
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	4903      	ldr	r1, [pc, #12]	; (8002364 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002356:	5ccb      	ldrb	r3, [r1, r3]
 8002358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800235c:	4618      	mov	r0, r3
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40021000 	.word	0x40021000
 8002364:	080034c0 	.word	0x080034c0

08002368 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002370:	4b0a      	ldr	r3, [pc, #40]	; (800239c <RCC_Delay+0x34>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <RCC_Delay+0x38>)
 8002376:	fba2 2303 	umull	r2, r3, r2, r3
 800237a:	0a5b      	lsrs	r3, r3, #9
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002384:	bf00      	nop
  }
  while (Delay --);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	1e5a      	subs	r2, r3, #1
 800238a:	60fa      	str	r2, [r7, #12]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1f9      	bne.n	8002384 <RCC_Delay+0x1c>
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr
 800239c:	20000000 	.word	0x20000000
 80023a0:	10624dd3 	.word	0x10624dd3

080023a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e041      	b.n	800243a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d106      	bne.n	80023d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7fe f8ce 	bl	800056c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2202      	movs	r2, #2
 80023d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	4619      	mov	r1, r3
 80023e2:	4610      	mov	r0, r2
 80023e4:	f000 fb7e 	bl	8002ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b01      	cmp	r3, #1
 8002456:	d001      	beq.n	800245c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e03a      	b.n	80024d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68da      	ldr	r2, [r3, #12]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a18      	ldr	r2, [pc, #96]	; (80024dc <HAL_TIM_Base_Start_IT+0x98>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d00e      	beq.n	800249c <HAL_TIM_Base_Start_IT+0x58>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002486:	d009      	beq.n	800249c <HAL_TIM_Base_Start_IT+0x58>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a14      	ldr	r2, [pc, #80]	; (80024e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d004      	beq.n	800249c <HAL_TIM_Base_Start_IT+0x58>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a13      	ldr	r2, [pc, #76]	; (80024e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d111      	bne.n	80024c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2b06      	cmp	r3, #6
 80024ac:	d010      	beq.n	80024d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f042 0201 	orr.w	r2, r2, #1
 80024bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024be:	e007      	b.n	80024d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0201 	orr.w	r2, r2, #1
 80024ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3714      	adds	r7, #20
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr
 80024dc:	40012c00 	.word	0x40012c00
 80024e0:	40000400 	.word	0x40000400
 80024e4:	40000800 	.word	0x40000800

080024e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e041      	b.n	800257e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d106      	bne.n	8002514 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7fe f850 	bl	80005b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2202      	movs	r2, #2
 8002518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3304      	adds	r3, #4
 8002524:	4619      	mov	r1, r3
 8002526:	4610      	mov	r0, r2
 8002528:	f000 fadc 	bl	8002ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b02      	cmp	r3, #2
 800259a:	d122      	bne.n	80025e2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	f003 0302 	and.w	r3, r3, #2
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d11b      	bne.n	80025e2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f06f 0202 	mvn.w	r2, #2
 80025b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	f003 0303 	and.w	r3, r3, #3
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f000 fa70 	bl	8002aae <HAL_TIM_IC_CaptureCallback>
 80025ce:	e005      	b.n	80025dc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 fa63 	bl	8002a9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 fa72 	bl	8002ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	691b      	ldr	r3, [r3, #16]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	2b04      	cmp	r3, #4
 80025ee:	d122      	bne.n	8002636 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	d11b      	bne.n	8002636 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f06f 0204 	mvn.w	r2, #4
 8002606:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 fa46 	bl	8002aae <HAL_TIM_IC_CaptureCallback>
 8002622:	e005      	b.n	8002630 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f000 fa39 	bl	8002a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 fa48 	bl	8002ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	f003 0308 	and.w	r3, r3, #8
 8002640:	2b08      	cmp	r3, #8
 8002642:	d122      	bne.n	800268a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b08      	cmp	r3, #8
 8002650:	d11b      	bne.n	800268a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f06f 0208 	mvn.w	r2, #8
 800265a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2204      	movs	r2, #4
 8002660:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	69db      	ldr	r3, [r3, #28]
 8002668:	f003 0303 	and.w	r3, r3, #3
 800266c:	2b00      	cmp	r3, #0
 800266e:	d003      	beq.n	8002678 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f000 fa1c 	bl	8002aae <HAL_TIM_IC_CaptureCallback>
 8002676:	e005      	b.n	8002684 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f000 fa0f 	bl	8002a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 fa1e 	bl	8002ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	2b10      	cmp	r3, #16
 8002696:	d122      	bne.n	80026de <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f003 0310 	and.w	r3, r3, #16
 80026a2:	2b10      	cmp	r3, #16
 80026a4:	d11b      	bne.n	80026de <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f06f 0210 	mvn.w	r2, #16
 80026ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2208      	movs	r2, #8
 80026b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f000 f9f2 	bl	8002aae <HAL_TIM_IC_CaptureCallback>
 80026ca:	e005      	b.n	80026d8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f9e5 	bl	8002a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f9f4 	bl	8002ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d10e      	bne.n	800270a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d107      	bne.n	800270a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f06f 0201 	mvn.w	r2, #1
 8002702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7fd feed 	bl	80004e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	691b      	ldr	r3, [r3, #16]
 8002710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002714:	2b80      	cmp	r3, #128	; 0x80
 8002716:	d10e      	bne.n	8002736 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002722:	2b80      	cmp	r3, #128	; 0x80
 8002724:	d107      	bne.n	8002736 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800272e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 fcbe 	bl	80030b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002740:	2b40      	cmp	r3, #64	; 0x40
 8002742:	d10e      	bne.n	8002762 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800274e:	2b40      	cmp	r3, #64	; 0x40
 8002750:	d107      	bne.n	8002762 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800275a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f000 f9b8 	bl	8002ad2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	f003 0320 	and.w	r3, r3, #32
 800276c:	2b20      	cmp	r3, #32
 800276e:	d10e      	bne.n	800278e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	f003 0320 	and.w	r3, r3, #32
 800277a:	2b20      	cmp	r3, #32
 800277c:	d107      	bne.n	800278e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f06f 0220 	mvn.w	r2, #32
 8002786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 fc89 	bl	80030a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800278e:	bf00      	nop
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e0ac      	b.n	800290c <HAL_TIM_PWM_ConfigChannel+0x174>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b0c      	cmp	r3, #12
 80027be:	f200 809f 	bhi.w	8002900 <HAL_TIM_PWM_ConfigChannel+0x168>
 80027c2:	a201      	add	r2, pc, #4	; (adr r2, 80027c8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80027c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c8:	080027fd 	.word	0x080027fd
 80027cc:	08002901 	.word	0x08002901
 80027d0:	08002901 	.word	0x08002901
 80027d4:	08002901 	.word	0x08002901
 80027d8:	0800283d 	.word	0x0800283d
 80027dc:	08002901 	.word	0x08002901
 80027e0:	08002901 	.word	0x08002901
 80027e4:	08002901 	.word	0x08002901
 80027e8:	0800287f 	.word	0x0800287f
 80027ec:	08002901 	.word	0x08002901
 80027f0:	08002901 	.word	0x08002901
 80027f4:	08002901 	.word	0x08002901
 80027f8:	080028bf 	.word	0x080028bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68b9      	ldr	r1, [r7, #8]
 8002802:	4618      	mov	r0, r3
 8002804:	f000 f9d0 	bl	8002ba8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	699a      	ldr	r2, [r3, #24]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f042 0208 	orr.w	r2, r2, #8
 8002816:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	699a      	ldr	r2, [r3, #24]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0204 	bic.w	r2, r2, #4
 8002826:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6999      	ldr	r1, [r3, #24]
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	691a      	ldr	r2, [r3, #16]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	619a      	str	r2, [r3, #24]
      break;
 800283a:	e062      	b.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68b9      	ldr	r1, [r7, #8]
 8002842:	4618      	mov	r0, r3
 8002844:	f000 fa16 	bl	8002c74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	699a      	ldr	r2, [r3, #24]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002856:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	699a      	ldr	r2, [r3, #24]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002866:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6999      	ldr	r1, [r3, #24]
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	021a      	lsls	r2, r3, #8
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	430a      	orrs	r2, r1
 800287a:	619a      	str	r2, [r3, #24]
      break;
 800287c:	e041      	b.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68b9      	ldr	r1, [r7, #8]
 8002884:	4618      	mov	r0, r3
 8002886:	f000 fa5f 	bl	8002d48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	69da      	ldr	r2, [r3, #28]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f042 0208 	orr.w	r2, r2, #8
 8002898:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	69da      	ldr	r2, [r3, #28]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f022 0204 	bic.w	r2, r2, #4
 80028a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	69d9      	ldr	r1, [r3, #28]
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	61da      	str	r2, [r3, #28]
      break;
 80028bc:	e021      	b.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68b9      	ldr	r1, [r7, #8]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 faa9 	bl	8002e1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	69da      	ldr	r2, [r3, #28]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	69da      	ldr	r2, [r3, #28]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	69d9      	ldr	r1, [r3, #28]
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	021a      	lsls	r2, r3, #8
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	61da      	str	r2, [r3, #28]
      break;
 80028fe:	e000      	b.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002900:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002924:	2b01      	cmp	r3, #1
 8002926:	d101      	bne.n	800292c <HAL_TIM_ConfigClockSource+0x18>
 8002928:	2302      	movs	r3, #2
 800292a:	e0b3      	b.n	8002a94 <HAL_TIM_ConfigClockSource+0x180>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800294a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002952:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002964:	d03e      	beq.n	80029e4 <HAL_TIM_ConfigClockSource+0xd0>
 8002966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800296a:	f200 8087 	bhi.w	8002a7c <HAL_TIM_ConfigClockSource+0x168>
 800296e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002972:	f000 8085 	beq.w	8002a80 <HAL_TIM_ConfigClockSource+0x16c>
 8002976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800297a:	d87f      	bhi.n	8002a7c <HAL_TIM_ConfigClockSource+0x168>
 800297c:	2b70      	cmp	r3, #112	; 0x70
 800297e:	d01a      	beq.n	80029b6 <HAL_TIM_ConfigClockSource+0xa2>
 8002980:	2b70      	cmp	r3, #112	; 0x70
 8002982:	d87b      	bhi.n	8002a7c <HAL_TIM_ConfigClockSource+0x168>
 8002984:	2b60      	cmp	r3, #96	; 0x60
 8002986:	d050      	beq.n	8002a2a <HAL_TIM_ConfigClockSource+0x116>
 8002988:	2b60      	cmp	r3, #96	; 0x60
 800298a:	d877      	bhi.n	8002a7c <HAL_TIM_ConfigClockSource+0x168>
 800298c:	2b50      	cmp	r3, #80	; 0x50
 800298e:	d03c      	beq.n	8002a0a <HAL_TIM_ConfigClockSource+0xf6>
 8002990:	2b50      	cmp	r3, #80	; 0x50
 8002992:	d873      	bhi.n	8002a7c <HAL_TIM_ConfigClockSource+0x168>
 8002994:	2b40      	cmp	r3, #64	; 0x40
 8002996:	d058      	beq.n	8002a4a <HAL_TIM_ConfigClockSource+0x136>
 8002998:	2b40      	cmp	r3, #64	; 0x40
 800299a:	d86f      	bhi.n	8002a7c <HAL_TIM_ConfigClockSource+0x168>
 800299c:	2b30      	cmp	r3, #48	; 0x30
 800299e:	d064      	beq.n	8002a6a <HAL_TIM_ConfigClockSource+0x156>
 80029a0:	2b30      	cmp	r3, #48	; 0x30
 80029a2:	d86b      	bhi.n	8002a7c <HAL_TIM_ConfigClockSource+0x168>
 80029a4:	2b20      	cmp	r3, #32
 80029a6:	d060      	beq.n	8002a6a <HAL_TIM_ConfigClockSource+0x156>
 80029a8:	2b20      	cmp	r3, #32
 80029aa:	d867      	bhi.n	8002a7c <HAL_TIM_ConfigClockSource+0x168>
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d05c      	beq.n	8002a6a <HAL_TIM_ConfigClockSource+0x156>
 80029b0:	2b10      	cmp	r3, #16
 80029b2:	d05a      	beq.n	8002a6a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80029b4:	e062      	b.n	8002a7c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6818      	ldr	r0, [r3, #0]
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	6899      	ldr	r1, [r3, #8]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	f000 faee 	bl	8002fa6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	609a      	str	r2, [r3, #8]
      break;
 80029e2:	e04e      	b.n	8002a82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6818      	ldr	r0, [r3, #0]
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	6899      	ldr	r1, [r3, #8]
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	f000 fad7 	bl	8002fa6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a06:	609a      	str	r2, [r3, #8]
      break;
 8002a08:	e03b      	b.n	8002a82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	6859      	ldr	r1, [r3, #4]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	461a      	mov	r2, r3
 8002a18:	f000 fa4e 	bl	8002eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2150      	movs	r1, #80	; 0x50
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 faa5 	bl	8002f72 <TIM_ITRx_SetConfig>
      break;
 8002a28:	e02b      	b.n	8002a82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6818      	ldr	r0, [r3, #0]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	6859      	ldr	r1, [r3, #4]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	461a      	mov	r2, r3
 8002a38:	f000 fa6c 	bl	8002f14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2160      	movs	r1, #96	; 0x60
 8002a42:	4618      	mov	r0, r3
 8002a44:	f000 fa95 	bl	8002f72 <TIM_ITRx_SetConfig>
      break;
 8002a48:	e01b      	b.n	8002a82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6818      	ldr	r0, [r3, #0]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	6859      	ldr	r1, [r3, #4]
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	461a      	mov	r2, r3
 8002a58:	f000 fa2e 	bl	8002eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2140      	movs	r1, #64	; 0x40
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 fa85 	bl	8002f72 <TIM_ITRx_SetConfig>
      break;
 8002a68:	e00b      	b.n	8002a82 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4619      	mov	r1, r3
 8002a74:	4610      	mov	r0, r2
 8002a76:	f000 fa7c 	bl	8002f72 <TIM_ITRx_SetConfig>
        break;
 8002a7a:	e002      	b.n	8002a82 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002a7c:	bf00      	nop
 8002a7e:	e000      	b.n	8002a82 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002a80:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2201      	movs	r2, #1
 8002a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr

08002aae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr

08002ad2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr

08002ae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a29      	ldr	r2, [pc, #164]	; (8002b9c <TIM_Base_SetConfig+0xb8>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d00b      	beq.n	8002b14 <TIM_Base_SetConfig+0x30>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b02:	d007      	beq.n	8002b14 <TIM_Base_SetConfig+0x30>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a26      	ldr	r2, [pc, #152]	; (8002ba0 <TIM_Base_SetConfig+0xbc>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d003      	beq.n	8002b14 <TIM_Base_SetConfig+0x30>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a25      	ldr	r2, [pc, #148]	; (8002ba4 <TIM_Base_SetConfig+0xc0>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d108      	bne.n	8002b26 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a1c      	ldr	r2, [pc, #112]	; (8002b9c <TIM_Base_SetConfig+0xb8>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d00b      	beq.n	8002b46 <TIM_Base_SetConfig+0x62>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b34:	d007      	beq.n	8002b46 <TIM_Base_SetConfig+0x62>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a19      	ldr	r2, [pc, #100]	; (8002ba0 <TIM_Base_SetConfig+0xbc>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d003      	beq.n	8002b46 <TIM_Base_SetConfig+0x62>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a18      	ldr	r2, [pc, #96]	; (8002ba4 <TIM_Base_SetConfig+0xc0>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d108      	bne.n	8002b58 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68fa      	ldr	r2, [r7, #12]
 8002b6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a07      	ldr	r2, [pc, #28]	; (8002b9c <TIM_Base_SetConfig+0xb8>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d103      	bne.n	8002b8c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	691a      	ldr	r2, [r3, #16]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	615a      	str	r2, [r3, #20]
}
 8002b92:	bf00      	nop
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr
 8002b9c:	40012c00 	.word	0x40012c00
 8002ba0:	40000400 	.word	0x40000400
 8002ba4:	40000800 	.word	0x40000800

08002ba8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b087      	sub	sp, #28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	f023 0201 	bic.w	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a1b      	ldr	r3, [r3, #32]
 8002bc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f023 0303 	bic.w	r3, r3, #3
 8002bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f023 0302 	bic.w	r3, r3, #2
 8002bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a1c      	ldr	r2, [pc, #112]	; (8002c70 <TIM_OC1_SetConfig+0xc8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d10c      	bne.n	8002c1e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	f023 0308 	bic.w	r3, r3, #8
 8002c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f023 0304 	bic.w	r3, r3, #4
 8002c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a13      	ldr	r2, [pc, #76]	; (8002c70 <TIM_OC1_SetConfig+0xc8>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d111      	bne.n	8002c4a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	621a      	str	r2, [r3, #32]
}
 8002c64:	bf00      	nop
 8002c66:	371c      	adds	r7, #28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40012c00 	.word	0x40012c00

08002c74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b087      	sub	sp, #28
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	f023 0210 	bic.w	r2, r3, #16
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002caa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	021b      	lsls	r3, r3, #8
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	f023 0320 	bic.w	r3, r3, #32
 8002cbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a1d      	ldr	r2, [pc, #116]	; (8002d44 <TIM_OC2_SetConfig+0xd0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d10d      	bne.n	8002cf0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	011b      	lsls	r3, r3, #4
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a14      	ldr	r2, [pc, #80]	; (8002d44 <TIM_OC2_SetConfig+0xd0>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d113      	bne.n	8002d20 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002cfe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	621a      	str	r2, [r3, #32]
}
 8002d3a:	bf00      	nop
 8002d3c:	371c      	adds	r7, #28
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr
 8002d44:	40012c00 	.word	0x40012c00

08002d48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b087      	sub	sp, #28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f023 0303 	bic.w	r3, r3, #3
 8002d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	021b      	lsls	r3, r3, #8
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a1d      	ldr	r2, [pc, #116]	; (8002e18 <TIM_OC3_SetConfig+0xd0>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d10d      	bne.n	8002dc2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002dac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	021b      	lsls	r3, r3, #8
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002dc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a14      	ldr	r2, [pc, #80]	; (8002e18 <TIM_OC3_SetConfig+0xd0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d113      	bne.n	8002df2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002dd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	011b      	lsls	r3, r3, #4
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	621a      	str	r2, [r3, #32]
}
 8002e0c:	bf00      	nop
 8002e0e:	371c      	adds	r7, #28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bc80      	pop	{r7}
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	40012c00 	.word	0x40012c00

08002e1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b087      	sub	sp, #28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a1b      	ldr	r3, [r3, #32]
 8002e36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	021b      	lsls	r3, r3, #8
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	031b      	lsls	r3, r3, #12
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a0f      	ldr	r2, [pc, #60]	; (8002eb4 <TIM_OC4_SetConfig+0x98>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d109      	bne.n	8002e90 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	019b      	lsls	r3, r3, #6
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	621a      	str	r2, [r3, #32]
}
 8002eaa:	bf00      	nop
 8002eac:	371c      	adds	r7, #28
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr
 8002eb4:	40012c00 	.word	0x40012c00

08002eb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a1b      	ldr	r3, [r3, #32]
 8002ec8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6a1b      	ldr	r3, [r3, #32]
 8002ece:	f023 0201 	bic.w	r2, r3, #1
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ee2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f023 030a 	bic.w	r3, r3, #10
 8002ef4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	621a      	str	r2, [r3, #32]
}
 8002f0a:	bf00      	nop
 8002f0c:	371c      	adds	r7, #28
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr

08002f14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b087      	sub	sp, #28
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6a1b      	ldr	r3, [r3, #32]
 8002f24:	f023 0210 	bic.w	r2, r3, #16
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f3e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	031b      	lsls	r3, r3, #12
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	621a      	str	r2, [r3, #32]
}
 8002f68:	bf00      	nop
 8002f6a:	371c      	adds	r7, #28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr

08002f72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b085      	sub	sp, #20
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	f043 0307 	orr.w	r3, r3, #7
 8002f94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	609a      	str	r2, [r3, #8]
}
 8002f9c:	bf00      	nop
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr

08002fa6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b087      	sub	sp, #28
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	60f8      	str	r0, [r7, #12]
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	607a      	str	r2, [r7, #4]
 8002fb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	021a      	lsls	r2, r3, #8
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	609a      	str	r2, [r3, #8]
}
 8002fda:	bf00      	nop
 8002fdc:	371c      	adds	r7, #28
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bc80      	pop	{r7}
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e046      	b.n	800308a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a16      	ldr	r2, [pc, #88]	; (8003094 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d00e      	beq.n	800305e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003048:	d009      	beq.n	800305e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a12      	ldr	r2, [pc, #72]	; (8003098 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d004      	beq.n	800305e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a10      	ldr	r2, [pc, #64]	; (800309c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d10c      	bne.n	8003078 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003064:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	4313      	orrs	r3, r2
 800306e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68ba      	ldr	r2, [r7, #8]
 8003076:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3714      	adds	r7, #20
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr
 8003094:	40012c00 	.word	0x40012c00
 8003098:	40000400 	.word	0x40000400
 800309c:	40000800 	.word	0x40000800

080030a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bc80      	pop	{r7}
 80030b0:	4770      	bx	lr

080030b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b083      	sub	sp, #12
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr

080030c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e03f      	b.n	8003156 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7fd fab2 	bl	8000654 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2224      	movs	r2, #36	; 0x24
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003106:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f829 	bl	8003160 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	691a      	ldr	r2, [r3, #16]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800311c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	695a      	ldr	r2, [r3, #20]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800312c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68da      	ldr	r2, [r3, #12]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800313c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2220      	movs	r2, #32
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2220      	movs	r2, #32
 8003150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
	...

08003160 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68da      	ldr	r2, [r3, #12]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	4313      	orrs	r3, r2
 800318e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800319a:	f023 030c 	bic.w	r3, r3, #12
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6812      	ldr	r2, [r2, #0]
 80031a2:	68b9      	ldr	r1, [r7, #8]
 80031a4:	430b      	orrs	r3, r1
 80031a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	699a      	ldr	r2, [r3, #24]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a2c      	ldr	r2, [pc, #176]	; (8003274 <UART_SetConfig+0x114>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d103      	bne.n	80031d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80031c8:	f7ff f8ba 	bl	8002340 <HAL_RCC_GetPCLK2Freq>
 80031cc:	60f8      	str	r0, [r7, #12]
 80031ce:	e002      	b.n	80031d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80031d0:	f7ff f8a2 	bl	8002318 <HAL_RCC_GetPCLK1Freq>
 80031d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	4613      	mov	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	009a      	lsls	r2, r3, #2
 80031e0:	441a      	add	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ec:	4a22      	ldr	r2, [pc, #136]	; (8003278 <UART_SetConfig+0x118>)
 80031ee:	fba2 2303 	umull	r2, r3, r2, r3
 80031f2:	095b      	lsrs	r3, r3, #5
 80031f4:	0119      	lsls	r1, r3, #4
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	4613      	mov	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	4413      	add	r3, r2
 80031fe:	009a      	lsls	r2, r3, #2
 8003200:	441a      	add	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	fbb2 f2f3 	udiv	r2, r2, r3
 800320c:	4b1a      	ldr	r3, [pc, #104]	; (8003278 <UART_SetConfig+0x118>)
 800320e:	fba3 0302 	umull	r0, r3, r3, r2
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	2064      	movs	r0, #100	; 0x64
 8003216:	fb00 f303 	mul.w	r3, r0, r3
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	3332      	adds	r3, #50	; 0x32
 8003220:	4a15      	ldr	r2, [pc, #84]	; (8003278 <UART_SetConfig+0x118>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	095b      	lsrs	r3, r3, #5
 8003228:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800322c:	4419      	add	r1, r3
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4613      	mov	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	009a      	lsls	r2, r3, #2
 8003238:	441a      	add	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	fbb2 f2f3 	udiv	r2, r2, r3
 8003244:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <UART_SetConfig+0x118>)
 8003246:	fba3 0302 	umull	r0, r3, r3, r2
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2064      	movs	r0, #100	; 0x64
 800324e:	fb00 f303 	mul.w	r3, r0, r3
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	3332      	adds	r3, #50	; 0x32
 8003258:	4a07      	ldr	r2, [pc, #28]	; (8003278 <UART_SetConfig+0x118>)
 800325a:	fba2 2303 	umull	r2, r3, r2, r3
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	f003 020f 	and.w	r2, r3, #15
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	440a      	add	r2, r1
 800326a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800326c:	bf00      	nop
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40013800 	.word	0x40013800
 8003278:	51eb851f 	.word	0x51eb851f

0800327c <__errno>:
 800327c:	4b01      	ldr	r3, [pc, #4]	; (8003284 <__errno+0x8>)
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	20000068 	.word	0x20000068

08003288 <__libc_init_array>:
 8003288:	b570      	push	{r4, r5, r6, lr}
 800328a:	2600      	movs	r6, #0
 800328c:	4d0c      	ldr	r5, [pc, #48]	; (80032c0 <__libc_init_array+0x38>)
 800328e:	4c0d      	ldr	r4, [pc, #52]	; (80032c4 <__libc_init_array+0x3c>)
 8003290:	1b64      	subs	r4, r4, r5
 8003292:	10a4      	asrs	r4, r4, #2
 8003294:	42a6      	cmp	r6, r4
 8003296:	d109      	bne.n	80032ac <__libc_init_array+0x24>
 8003298:	f000 f8f6 	bl	8003488 <_init>
 800329c:	2600      	movs	r6, #0
 800329e:	4d0a      	ldr	r5, [pc, #40]	; (80032c8 <__libc_init_array+0x40>)
 80032a0:	4c0a      	ldr	r4, [pc, #40]	; (80032cc <__libc_init_array+0x44>)
 80032a2:	1b64      	subs	r4, r4, r5
 80032a4:	10a4      	asrs	r4, r4, #2
 80032a6:	42a6      	cmp	r6, r4
 80032a8:	d105      	bne.n	80032b6 <__libc_init_array+0x2e>
 80032aa:	bd70      	pop	{r4, r5, r6, pc}
 80032ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80032b0:	4798      	blx	r3
 80032b2:	3601      	adds	r6, #1
 80032b4:	e7ee      	b.n	8003294 <__libc_init_array+0xc>
 80032b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ba:	4798      	blx	r3
 80032bc:	3601      	adds	r6, #1
 80032be:	e7f2      	b.n	80032a6 <__libc_init_array+0x1e>
 80032c0:	080034c8 	.word	0x080034c8
 80032c4:	080034c8 	.word	0x080034c8
 80032c8:	080034c8 	.word	0x080034c8
 80032cc:	080034cc 	.word	0x080034cc

080032d0 <malloc>:
 80032d0:	4b02      	ldr	r3, [pc, #8]	; (80032dc <malloc+0xc>)
 80032d2:	4601      	mov	r1, r0
 80032d4:	6818      	ldr	r0, [r3, #0]
 80032d6:	f000 b85f 	b.w	8003398 <_malloc_r>
 80032da:	bf00      	nop
 80032dc:	20000068 	.word	0x20000068

080032e0 <free>:
 80032e0:	4b02      	ldr	r3, [pc, #8]	; (80032ec <free+0xc>)
 80032e2:	4601      	mov	r1, r0
 80032e4:	6818      	ldr	r0, [r3, #0]
 80032e6:	f000 b80b 	b.w	8003300 <_free_r>
 80032ea:	bf00      	nop
 80032ec:	20000068 	.word	0x20000068

080032f0 <memset>:
 80032f0:	4603      	mov	r3, r0
 80032f2:	4402      	add	r2, r0
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d100      	bne.n	80032fa <memset+0xa>
 80032f8:	4770      	bx	lr
 80032fa:	f803 1b01 	strb.w	r1, [r3], #1
 80032fe:	e7f9      	b.n	80032f4 <memset+0x4>

08003300 <_free_r>:
 8003300:	b538      	push	{r3, r4, r5, lr}
 8003302:	4605      	mov	r5, r0
 8003304:	2900      	cmp	r1, #0
 8003306:	d043      	beq.n	8003390 <_free_r+0x90>
 8003308:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800330c:	1f0c      	subs	r4, r1, #4
 800330e:	2b00      	cmp	r3, #0
 8003310:	bfb8      	it	lt
 8003312:	18e4      	addlt	r4, r4, r3
 8003314:	f000 f8aa 	bl	800346c <__malloc_lock>
 8003318:	4a1e      	ldr	r2, [pc, #120]	; (8003394 <_free_r+0x94>)
 800331a:	6813      	ldr	r3, [r2, #0]
 800331c:	4610      	mov	r0, r2
 800331e:	b933      	cbnz	r3, 800332e <_free_r+0x2e>
 8003320:	6063      	str	r3, [r4, #4]
 8003322:	6014      	str	r4, [r2, #0]
 8003324:	4628      	mov	r0, r5
 8003326:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800332a:	f000 b8a5 	b.w	8003478 <__malloc_unlock>
 800332e:	42a3      	cmp	r3, r4
 8003330:	d90a      	bls.n	8003348 <_free_r+0x48>
 8003332:	6821      	ldr	r1, [r4, #0]
 8003334:	1862      	adds	r2, r4, r1
 8003336:	4293      	cmp	r3, r2
 8003338:	bf01      	itttt	eq
 800333a:	681a      	ldreq	r2, [r3, #0]
 800333c:	685b      	ldreq	r3, [r3, #4]
 800333e:	1852      	addeq	r2, r2, r1
 8003340:	6022      	streq	r2, [r4, #0]
 8003342:	6063      	str	r3, [r4, #4]
 8003344:	6004      	str	r4, [r0, #0]
 8003346:	e7ed      	b.n	8003324 <_free_r+0x24>
 8003348:	461a      	mov	r2, r3
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	b10b      	cbz	r3, 8003352 <_free_r+0x52>
 800334e:	42a3      	cmp	r3, r4
 8003350:	d9fa      	bls.n	8003348 <_free_r+0x48>
 8003352:	6811      	ldr	r1, [r2, #0]
 8003354:	1850      	adds	r0, r2, r1
 8003356:	42a0      	cmp	r0, r4
 8003358:	d10b      	bne.n	8003372 <_free_r+0x72>
 800335a:	6820      	ldr	r0, [r4, #0]
 800335c:	4401      	add	r1, r0
 800335e:	1850      	adds	r0, r2, r1
 8003360:	4283      	cmp	r3, r0
 8003362:	6011      	str	r1, [r2, #0]
 8003364:	d1de      	bne.n	8003324 <_free_r+0x24>
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	4401      	add	r1, r0
 800336c:	6011      	str	r1, [r2, #0]
 800336e:	6053      	str	r3, [r2, #4]
 8003370:	e7d8      	b.n	8003324 <_free_r+0x24>
 8003372:	d902      	bls.n	800337a <_free_r+0x7a>
 8003374:	230c      	movs	r3, #12
 8003376:	602b      	str	r3, [r5, #0]
 8003378:	e7d4      	b.n	8003324 <_free_r+0x24>
 800337a:	6820      	ldr	r0, [r4, #0]
 800337c:	1821      	adds	r1, r4, r0
 800337e:	428b      	cmp	r3, r1
 8003380:	bf01      	itttt	eq
 8003382:	6819      	ldreq	r1, [r3, #0]
 8003384:	685b      	ldreq	r3, [r3, #4]
 8003386:	1809      	addeq	r1, r1, r0
 8003388:	6021      	streq	r1, [r4, #0]
 800338a:	6063      	str	r3, [r4, #4]
 800338c:	6054      	str	r4, [r2, #4]
 800338e:	e7c9      	b.n	8003324 <_free_r+0x24>
 8003390:	bd38      	pop	{r3, r4, r5, pc}
 8003392:	bf00      	nop
 8003394:	20000128 	.word	0x20000128

08003398 <_malloc_r>:
 8003398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800339a:	1ccd      	adds	r5, r1, #3
 800339c:	f025 0503 	bic.w	r5, r5, #3
 80033a0:	3508      	adds	r5, #8
 80033a2:	2d0c      	cmp	r5, #12
 80033a4:	bf38      	it	cc
 80033a6:	250c      	movcc	r5, #12
 80033a8:	2d00      	cmp	r5, #0
 80033aa:	4606      	mov	r6, r0
 80033ac:	db01      	blt.n	80033b2 <_malloc_r+0x1a>
 80033ae:	42a9      	cmp	r1, r5
 80033b0:	d903      	bls.n	80033ba <_malloc_r+0x22>
 80033b2:	230c      	movs	r3, #12
 80033b4:	6033      	str	r3, [r6, #0]
 80033b6:	2000      	movs	r0, #0
 80033b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033ba:	f000 f857 	bl	800346c <__malloc_lock>
 80033be:	4921      	ldr	r1, [pc, #132]	; (8003444 <_malloc_r+0xac>)
 80033c0:	680a      	ldr	r2, [r1, #0]
 80033c2:	4614      	mov	r4, r2
 80033c4:	b99c      	cbnz	r4, 80033ee <_malloc_r+0x56>
 80033c6:	4f20      	ldr	r7, [pc, #128]	; (8003448 <_malloc_r+0xb0>)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	b923      	cbnz	r3, 80033d6 <_malloc_r+0x3e>
 80033cc:	4621      	mov	r1, r4
 80033ce:	4630      	mov	r0, r6
 80033d0:	f000 f83c 	bl	800344c <_sbrk_r>
 80033d4:	6038      	str	r0, [r7, #0]
 80033d6:	4629      	mov	r1, r5
 80033d8:	4630      	mov	r0, r6
 80033da:	f000 f837 	bl	800344c <_sbrk_r>
 80033de:	1c43      	adds	r3, r0, #1
 80033e0:	d123      	bne.n	800342a <_malloc_r+0x92>
 80033e2:	230c      	movs	r3, #12
 80033e4:	4630      	mov	r0, r6
 80033e6:	6033      	str	r3, [r6, #0]
 80033e8:	f000 f846 	bl	8003478 <__malloc_unlock>
 80033ec:	e7e3      	b.n	80033b6 <_malloc_r+0x1e>
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	1b5b      	subs	r3, r3, r5
 80033f2:	d417      	bmi.n	8003424 <_malloc_r+0x8c>
 80033f4:	2b0b      	cmp	r3, #11
 80033f6:	d903      	bls.n	8003400 <_malloc_r+0x68>
 80033f8:	6023      	str	r3, [r4, #0]
 80033fa:	441c      	add	r4, r3
 80033fc:	6025      	str	r5, [r4, #0]
 80033fe:	e004      	b.n	800340a <_malloc_r+0x72>
 8003400:	6863      	ldr	r3, [r4, #4]
 8003402:	42a2      	cmp	r2, r4
 8003404:	bf0c      	ite	eq
 8003406:	600b      	streq	r3, [r1, #0]
 8003408:	6053      	strne	r3, [r2, #4]
 800340a:	4630      	mov	r0, r6
 800340c:	f000 f834 	bl	8003478 <__malloc_unlock>
 8003410:	f104 000b 	add.w	r0, r4, #11
 8003414:	1d23      	adds	r3, r4, #4
 8003416:	f020 0007 	bic.w	r0, r0, #7
 800341a:	1ac2      	subs	r2, r0, r3
 800341c:	d0cc      	beq.n	80033b8 <_malloc_r+0x20>
 800341e:	1a1b      	subs	r3, r3, r0
 8003420:	50a3      	str	r3, [r4, r2]
 8003422:	e7c9      	b.n	80033b8 <_malloc_r+0x20>
 8003424:	4622      	mov	r2, r4
 8003426:	6864      	ldr	r4, [r4, #4]
 8003428:	e7cc      	b.n	80033c4 <_malloc_r+0x2c>
 800342a:	1cc4      	adds	r4, r0, #3
 800342c:	f024 0403 	bic.w	r4, r4, #3
 8003430:	42a0      	cmp	r0, r4
 8003432:	d0e3      	beq.n	80033fc <_malloc_r+0x64>
 8003434:	1a21      	subs	r1, r4, r0
 8003436:	4630      	mov	r0, r6
 8003438:	f000 f808 	bl	800344c <_sbrk_r>
 800343c:	3001      	adds	r0, #1
 800343e:	d1dd      	bne.n	80033fc <_malloc_r+0x64>
 8003440:	e7cf      	b.n	80033e2 <_malloc_r+0x4a>
 8003442:	bf00      	nop
 8003444:	20000128 	.word	0x20000128
 8003448:	2000012c 	.word	0x2000012c

0800344c <_sbrk_r>:
 800344c:	b538      	push	{r3, r4, r5, lr}
 800344e:	2300      	movs	r3, #0
 8003450:	4d05      	ldr	r5, [pc, #20]	; (8003468 <_sbrk_r+0x1c>)
 8003452:	4604      	mov	r4, r0
 8003454:	4608      	mov	r0, r1
 8003456:	602b      	str	r3, [r5, #0]
 8003458:	f7fd f974 	bl	8000744 <_sbrk>
 800345c:	1c43      	adds	r3, r0, #1
 800345e:	d102      	bne.n	8003466 <_sbrk_r+0x1a>
 8003460:	682b      	ldr	r3, [r5, #0]
 8003462:	b103      	cbz	r3, 8003466 <_sbrk_r+0x1a>
 8003464:	6023      	str	r3, [r4, #0]
 8003466:	bd38      	pop	{r3, r4, r5, pc}
 8003468:	20000210 	.word	0x20000210

0800346c <__malloc_lock>:
 800346c:	4801      	ldr	r0, [pc, #4]	; (8003474 <__malloc_lock+0x8>)
 800346e:	f000 b809 	b.w	8003484 <__retarget_lock_acquire_recursive>
 8003472:	bf00      	nop
 8003474:	20000218 	.word	0x20000218

08003478 <__malloc_unlock>:
 8003478:	4801      	ldr	r0, [pc, #4]	; (8003480 <__malloc_unlock+0x8>)
 800347a:	f000 b804 	b.w	8003486 <__retarget_lock_release_recursive>
 800347e:	bf00      	nop
 8003480:	20000218 	.word	0x20000218

08003484 <__retarget_lock_acquire_recursive>:
 8003484:	4770      	bx	lr

08003486 <__retarget_lock_release_recursive>:
 8003486:	4770      	bx	lr

08003488 <_init>:
 8003488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800348a:	bf00      	nop
 800348c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800348e:	bc08      	pop	{r3}
 8003490:	469e      	mov	lr, r3
 8003492:	4770      	bx	lr

08003494 <_fini>:
 8003494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003496:	bf00      	nop
 8003498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800349a:	bc08      	pop	{r3}
 800349c:	469e      	mov	lr, r3
 800349e:	4770      	bx	lr
