`timescale 1ns / 1ps
 
module lab6_part1_TB;
 
	// ------------------ Instantiate module ------------------
	// We are instantiating the module gated_RS, naming it instantiate_gated_RS.
	
	reg [3:0] count;
	reg w,rst,clk;
	wire z;
	
	// instantiate and connect all 3 flip flops/latches
	// Use same inputs (same inputs for D, clk to all instances)
	// Use 3 separate outputs (see wires above)
	
	combin combin_f(.clk(clk),.rst(rst),.w(w), .detected(z));
	
	
	initial begin
		count = 4'b0000;

	end
	
	always begin
		#20
		count=count+4'b0001;
	end

	
	always @(count) begin
		case (count)
		4'b0000 : begin w = 1'b1; rst = 1'b1; clk = 1'b1;end
		4'b0001 : begin w = 1'b1; rst = 1'b0; clk = 1'b1;end
		4'b0010 : begin w = 1'b1; rst = 1'b0; clk = 1'b0;end
		4'b0011 : begin w = 1'b1; rst = 1'b0; clk = 1'b1;end
		4'b0100 : begin w = 1'b1; rst = 1'b0; clk = 1'b0;end
		4'b0101 : begin w = 1'b1; rst = 1'b0; clk = 1'b1;end
		4'b0110 : begin w = 1'b1; rst = 1'b0; clk = 1'b0;end
		4'b0111 : begin w = 1'b1; rst = 1'b0; clk = 1'b1;end
		4'b1000 : begin w = 1'b1; rst = 1'b0; clk = 1'b0;end
		4'b1001 : begin w = 1'b1; rst = 1'b0; clk = 1'b1;end
		4'b1010 : begin w = 1'b1; rst = 1'b0; clk = 1'b0;end
		4'b1011 : begin w = 1'b1; rst = 1'b0; clk = 1'b1;end
		4'b1100 : begin w = 1'b1; rst = 1'b0; clk = 1'b0;end
		4'b1101 : begin w = 1'b1; rst = 1'b0; clk = 1'b1;end
		4'b1110 : begin w = 1'b1; rst = 1'b0; clk = 1'b0;end
		4'b1111 : begin w = 1'b1; rst = 1'b0; clk = 1'b1;end
		
		default : begin w = 1'b1; rst = 1'b1; clk = 1'b1;end
	endcase
	end

 
endmodule
