Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Sep 18 23:56:27 2016
| Host         : ECE400-GHQ6S22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.425        0.000                      0                  144        0.206        0.000                      0                  144        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.425        0.000                      0                  144        0.206        0.000                      0                  144        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/byte_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.920ns (21.741%)  route 3.312ns (78.259%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 r  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 f  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.835     8.763    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.154     8.917 r  U_TX_CTL/byte_addr[1]_i_1/O
                         net (fo=1, routed)           0.625     9.542    U_TX_CTL/byte_addr[1]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  U_TX_CTL/byte_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589    15.011    U_TX_CTL/CLK
    SLICE_X1Y105         FDRE                                         r  U_TX_CTL/byte_addr_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y105         FDRE (Setup_fdre_C_D)       -0.284    14.967    U_TX_CTL/byte_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.766ns (23.239%)  route 2.530ns (76.761%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.678     8.606    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  U_TX_CTL/wait_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    U_TX_CTL/CLK
    SLICE_X0Y109         FDRE                                         r  U_TX_CTL/wait_count_reg[16]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.429    14.820    U_TX_CTL/wait_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.766ns (23.239%)  route 2.530ns (76.761%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.678     8.606    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  U_TX_CTL/wait_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    U_TX_CTL/CLK
    SLICE_X0Y109         FDRE                                         r  U_TX_CTL/wait_count_reg[17]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.429    14.820    U_TX_CTL/wait_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.766ns (23.239%)  route 2.530ns (76.761%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.678     8.606    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  U_TX_CTL/wait_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    U_TX_CTL/CLK
    SLICE_X0Y109         FDRE                                         r  U_TX_CTL/wait_count_reg[18]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.429    14.820    U_TX_CTL/wait_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.766ns (23.239%)  route 2.530ns (76.761%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.678     8.606    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  U_TX_CTL/wait_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    U_TX_CTL/CLK
    SLICE_X0Y109         FDRE                                         r  U_TX_CTL/wait_count_reg[19]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.429    14.820    U_TX_CTL/wait_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.766ns (23.290%)  route 2.523ns (76.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.671     8.599    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  U_TX_CTL/wait_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589    15.011    U_TX_CTL/CLK
    SLICE_X0Y106         FDRE                                         r  U_TX_CTL/wait_count_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    U_TX_CTL/wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.766ns (23.290%)  route 2.523ns (76.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.671     8.599    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  U_TX_CTL/wait_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589    15.011    U_TX_CTL/CLK
    SLICE_X0Y106         FDRE                                         r  U_TX_CTL/wait_count_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    U_TX_CTL/wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.766ns (23.290%)  route 2.523ns (76.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.671     8.599    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  U_TX_CTL/wait_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589    15.011    U_TX_CTL/CLK
    SLICE_X0Y106         FDRE                                         r  U_TX_CTL/wait_count_reg[6]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    U_TX_CTL/wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.766ns (23.290%)  route 2.523ns (76.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.708     5.310    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.885     6.713    U_TX/U_TX/state[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.837 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.967     7.805    U_TX_CTL/JB_OBUF
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     7.929 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.671     8.599    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  U_TX_CTL/wait_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589    15.011    U_TX_CTL/CLK
    SLICE_X0Y106         FDRE                                         r  U_TX_CTL/wait_count_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    U_TX_CTL/wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 U_TX/U_TX/U_CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_CLKENB/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.879ns (50.517%)  route 1.841ns (49.483%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.707     5.309    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X5Y108         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  U_TX/U_TX/U_CLKENB/q_reg[2]/Q
                         net (fo=2, routed)           0.868     6.633    U_TX/U_TX/U_CLKENB/q_reg_n_0_[2]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.307 r  U_TX/U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.307    U_TX/U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  U_TX/U_TX/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    U_TX/U_TX/U_CLKENB/q0_carry__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  U_TX/U_TX/U_CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.535    U_TX/U_TX/U_CLKENB/q0_carry__1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.757 r  U_TX/U_TX/U_CLKENB/q0_carry__2/O[0]
                         net (fo=1, routed)           0.973     8.730    U_TX/U_TX/U_CLKENB/data0[13]
    SLICE_X3Y108         LUT2 (Prop_lut2_I1_O)        0.299     9.029 r  U_TX/U_TX/U_CLKENB/q[13]_i_2/O
                         net (fo=1, routed)           0.000     9.029    U_TX/U_TX/U_CLKENB/q[13]
    SLICE_X3Y108         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X3Y108         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[13]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.029    15.263    U_TX/U_TX/U_CLKENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.726%)  route 0.181ns (49.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X4Y107         FDRE                                         r  U_TX/U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TX/U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.181     1.837    U_TX/U_TX/U_CLKENB/enb
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.045     1.882 r  U_TX/U_TX/U_CLKENB/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    U_TX/U_TX/U_CLKENB_n_3
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.121     1.676    U_TX/U_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.726%)  route 0.181ns (49.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X4Y107         FDRE                                         r  U_TX/U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TX/U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.181     1.837    U_TX/U_TX/U_CLKENB/enb
    SLICE_X2Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  U_TX/U_TX/U_CLKENB/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    U_TX/U_TX/U_CLKENB_n_2
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.121     1.676    U_TX/U_TX/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.450%)  route 0.183ns (49.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X4Y107         FDRE                                         r  U_TX/U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TX/U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.183     1.839    U_TX/U_TX/U_CLKENB/enb
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.045     1.884 r  U_TX/U_TX/U_CLKENB/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    U_TX/U_TX/U_CLKENB_n_4
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    U_TX/U_TX/CLK
    SLICE_X2Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.120     1.675    U_TX/U_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.129%)  route 0.178ns (48.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X4Y107         FDRE                                         r  U_TX/U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TX/U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.178     1.834    U_TX/U_TX/U_EOF_WIDTH_COUNT/enb
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  U_TX/U_TX/U_EOF_WIDTH_COUNT/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    U_TX/U_TX/U_EOF_WIDTH_COUNT_n_0
    SLICE_X3Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    U_TX/U_TX/CLK
    SLICE_X3Y107         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.091     1.646    U_TX/U_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_EOF_WIDTH_COUNT/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X4Y107         FDRE                                         r  U_TX/U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TX/U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.172     1.829    U_TX/U_TX/U_EOF_WIDTH_COUNT/enb
    SLICE_X5Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.874 r  U_TX/U_TX/U_EOF_WIDTH_COUNT/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    U_TX/U_TX/U_EOF_WIDTH_COUNT/q[0]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  U_TX/U_TX/U_EOF_WIDTH_COUNT/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.866     2.032    U_TX/U_TX/U_EOF_WIDTH_COUNT/CLK
    SLICE_X5Y107         FDRE                                         r  U_TX/U_TX/U_EOF_WIDTH_COUNT/q_reg[0]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.091     1.619    U_TX/U_TX/U_EOF_WIDTH_COUNT/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_BAUD_GEN/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_BAUD_GEN/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.572%)  route 0.189ns (47.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.568     1.487    U_TX/U_TX/U_BAUD_GEN/CLK
    SLICE_X8Y108         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164     1.651 f  U_TX/U_TX/U_BAUD_GEN/q_reg[1]/Q
                         net (fo=14, routed)          0.189     1.840    U_TX/U_TX/U_BAUD_GEN/q_reg_n_0_[1]
    SLICE_X8Y109         LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  U_TX/U_TX/U_BAUD_GEN/q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    U_TX/U_TX/U_BAUD_GEN/q[8]
    SLICE_X8Y109         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.839     2.004    U_TX/U_TX/U_BAUD_GEN/CLK
    SLICE_X8Y109         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[8]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.120     1.623    U_TX/U_TX/U_BAUD_GEN/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 U_TX_CTL/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    U_TX_CTL/CLK
    SLICE_X1Y106         FDRE                                         r  U_TX_CTL/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TX_CTL/state_reg[0]/Q
                         net (fo=6, routed)           0.192     1.850    U_TX_CTL/Q[0]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.042     1.892 r  U_TX_CTL/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_TX_CTL/state[0]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  U_TX_CTL/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    U_TX_CTL/CLK
    SLICE_X1Y106         FDRE                                         r  U_TX_CTL/state_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    U_TX_CTL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_CLKENB/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X3Y109         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  U_TX/U_TX/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.180     1.838    U_TX/U_TX/U_CLKENB/q_reg_n_0_[0]
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  U_TX/U_TX/U_CLKENB/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    U_TX/U_TX/U_CLKENB/q[0]
    SLICE_X3Y109         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    U_TX/U_TX/U_CLKENB/CLK
    SLICE_X3Y109         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[0]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.091     1.607    U_TX/U_TX/U_CLKENB/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_TX_CTL/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    U_TX_CTL/CLK
    SLICE_X0Y107         FDRE                                         r  U_TX_CTL/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TX_CTL/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.790    U_TX_CTL/wait_count_reg[10]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  U_TX_CTL/wait_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    U_TX_CTL/wait_count_reg[8]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  U_TX_CTL/wait_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    U_TX_CTL/CLK
    SLICE_X0Y107         FDRE                                         r  U_TX_CTL/wait_count_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    U_TX_CTL/wait_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_TX_CTL/wait_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    U_TX_CTL/CLK
    SLICE_X0Y108         FDRE                                         r  U_TX_CTL/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TX_CTL/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.134     1.791    U_TX_CTL/wait_count_reg[14]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  U_TX_CTL/wait_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    U_TX_CTL/wait_count_reg[12]_i_1_n_5
    SLICE_X0Y108         FDRE                                         r  U_TX_CTL/wait_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    U_TX_CTL/CLK
    SLICE_X0Y108         FDRE                                         r  U_TX_CTL/wait_count_reg[14]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105     1.621    U_TX_CTL/wait_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_TX/U_TX/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108    U_TX/U_TX/U_BAUD_GEN/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y108    U_TX/U_TX/U_BAUD_GEN/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    U_TX/U_TX/U_BAUD_GEN/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y110    U_TX/U_TX/U_BAUD_GEN/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y110    U_TX/U_TX/U_BAUD_GEN/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_TX/U_TX/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    U_TX/U_TX/U_BAUD_GEN/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    U_TX/U_TX/U_BAUD_GEN/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y110    U_TX/U_TX/U_BAUD_GEN/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    U_TX/U_TX/U_BAUD_GEN/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    U_TX/U_TX/U_BAUD_GEN/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    U_TX/U_TX/U_BAUD_GEN/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_TX/U_TX/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_TX/U_TX/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_TX/U_TX/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    U_TX/U_TX/U_BAUD_GEN/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    U_TX/U_TX/U_BAUD_GEN/baud_reg/C



