{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513693382391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513693382394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 15:23:02 2017 " "Processing started: Tue Dec 19 15:23:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513693382394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693382394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adpll -c adpll " "Command: quartus_map --read_settings_files=on --write_settings_files=off adpll -c adpll" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693382394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513693382766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "i2s/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/gen48khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s/gen48khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen48khz-rtl " "Found design unit 1: gen48khz-rtl" {  } { { "i2s/gen48khz.vhd" "" { Text "D:/FPGA/adpll/i2s/gen48khz.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390916 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen48khz " "Found entity 1: gen48khz" {  } { { "i2s/gen48khz.vhd" "" { Text "D:/FPGA/adpll/i2s/gen48khz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "i2s/fifo.vhd" "" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390942 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "i2s/fifo.vhd" "" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/dac_i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s/dac_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_i2s-rtl " "Found design unit 1: dac_i2s-rtl" {  } { { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390947 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_i2s " "Found entity 1: dac_i2s" {  } { { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_lut_16_x_14.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sine_lut_16_x_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_lut_pkg " "Found design unit 1: sine_lut_pkg" {  } { { "sine_lut_16_x_14.vhd" "" { Text "D:/FPGA/adpll/sine_lut_16_x_14.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sine_lut_pkg-body " "Found design unit 2: sine_lut_pkg-body" {  } { { "sine_lut_16_x_14.vhd" "" { Text "D:/FPGA/adpll/sine_lut_16_x_14.vhd" 16407 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_avg.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sample_avg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_avg-Behavioral " "Found design unit 1: sample_avg-Behavioral" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/adpll/sample_avg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 average2-Behavioral " "Found design unit 2: average2-Behavioral" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/adpll/sample_avg.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390985 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_avg " "Found entity 1: sample_avg" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/adpll/sample_avg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390985 ""} { "Info" "ISGN_ENTITY_NAME" "2 average2 " "Found entity 2: average2" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/adpll/sample_avg.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc-Behavioral " "Found design unit 1: rc-Behavioral" {  } { { "rc.vhd" "" { Text "D:/FPGA/adpll/rc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390990 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc " "Found entity 1: rc" {  } { { "rc.vhd" "" { Text "D:/FPGA/adpll/rc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multphasedet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multphasedet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultPhaseDet-Behavioral " "Found design unit 1: MultPhaseDet-Behavioral" {  } { { "MultPhaseDet.vhd" "" { Text "D:/FPGA/adpll/MultPhaseDet.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390993 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultPhaseDet " "Found entity 1: MultPhaseDet" {  } { { "MultPhaseDet.vhd" "" { Text "D:/FPGA/adpll/MultPhaseDet.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF2-rtl " "Found design unit 1: LPF2-rtl" {  } { { "LPF2.vhd" "" { Text "D:/FPGA/adpll/LPF2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390994 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF2 " "Found entity 1: LPF2" {  } { { "LPF2.vhd" "" { Text "D:/FPGA/adpll/LPF2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693390994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693390994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lpf2/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (lpf2) " "Found design unit 1: dspba_library_package (lpf2)" {  } { { "LPF2/dspba_library_package.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpf2/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LPF2/dspba_library.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391017 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "LPF2/dspba_library.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391017 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LPF2/dspba_library.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391017 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "LPF2/dspba_library.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lpf2/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (lpf2) " "Found design unit 1: auk_dspip_math_pkg_hpfir (lpf2)" {  } { { "LPF2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391023 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LPF2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lpf2/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (lpf2) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (lpf2)" {  } { { "LPF2/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391039 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391044 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391049 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LPF2/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391054 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LPF2/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPF2/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/adpll/LPF2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/lpf2_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF2_0002_rtl_core-normal " "Found design unit 1: LPF2_0002_rtl_core-normal" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391067 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF2_0002_rtl_core " "Found entity 1: LPF2_0002_rtl_core" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/lpf2_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF2_0002_ast-struct " "Found design unit 1: LPF2_0002_ast-struct" {  } { { "LPF2/LPF2_0002_ast.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391072 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF2_0002_ast " "Found entity 1: LPF2_0002_ast" {  } { { "LPF2/LPF2_0002_ast.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/lpf2_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF2_0002-syn " "Found design unit 1: LPF2_0002-syn" {  } { { "LPF2/LPF2_0002.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391076 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF2_0002 " "Found entity 1: LPF2_0002" {  } { { "LPF2/LPF2_0002.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lowpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lowpass-Behavioral " "Found design unit 1: Lowpass-Behavioral" {  } { { "Lowpass.vhd" "" { Text "D:/FPGA/adpll/Lowpass.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lowpass " "Found entity 1: Lowpass" {  } { { "Lowpass.vhd" "" { Text "D:/FPGA/adpll/Lowpass.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_synthesizer.vhd 4 1 " "Found 4 design units, including 1 entities, in source file dds_synthesizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_synthesizer_pkg " "Found design unit 1: dds_synthesizer_pkg" {  } { { "dds_synthesizer.vhd" "" { Text "D:/FPGA/adpll/dds_synthesizer.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391084 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dds_synthesizer_pkg-body " "Found design unit 2: dds_synthesizer_pkg-body" {  } { { "dds_synthesizer.vhd" "" { Text "D:/FPGA/adpll/dds_synthesizer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391084 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dds_synthesizer-dds_synthesizer_arch " "Found design unit 3: dds_synthesizer-dds_synthesizer_arch" {  } { { "dds_synthesizer.vhd" "" { Text "D:/FPGA/adpll/dds_synthesizer.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391084 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_synthesizer " "Found entity 1: dds_synthesizer" {  } { { "dds_synthesizer.vhd" "" { Text "D:/FPGA/adpll/dds_synthesizer.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adpll_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adpll_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adpll_top-Behavioral " "Found design unit 1: adpll_top-Behavioral" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391085 ""} { "Info" "ISGN_ENTITY_NAME" "1 adpll_top " "Found entity 1: adpll_top" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sysclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sysclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_sysclk-SYN " "Found design unit 1: pll_sysclk-SYN" {  } { { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391087 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_sysclk " "Found entity 1: pll_sysclk" {  } { { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_sma-SYN " "Found design unit 1: pll_sma-SYN" {  } { { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391088 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_sma " "Found entity 1: pll_sma" {  } { { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693391088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693391088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adpll_top " "Elaborating entity \"adpll_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513693391816 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1513693391872 "|adpll_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_clk_90deg adpll_top.vhd(211) " "Verilog HDL or VHDL warning at adpll_top.vhd(211): object \"sys_clk_90deg\" assigned a value but never read" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513693391874 "|adpll_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_vco_cos adpll_top.vhd(220) " "Verilog HDL or VHDL warning at adpll_top.vhd(220): object \"s_vco_cos\" assigned a value but never read" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513693391874 "|adpll_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADA_DCO adpll_top.vhd(319) " "VHDL Process Statement warning at adpll_top.vhd(319): signal \"ADA_DCO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513693391875 "|adpll_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_synthesizer dds_synthesizer:RF_IN " "Elaborating entity \"dds_synthesizer\" for hierarchy \"dds_synthesizer:RF_IN\"" {  } { { "adpll_top.vhd" "RF_IN" { Text "D:/FPGA/adpll/adpll_top.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693391898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultPhaseDet MultPhaseDet:MixerSin " "Elaborating entity \"MultPhaseDet\" for hierarchy \"MultPhaseDet:MixerSin\"" {  } { { "adpll_top.vhd" "MixerSin" { Text "D:/FPGA/adpll/adpll_top.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2 LPF2:LPFSin " "Elaborating entity \"LPF2\" for hierarchy \"LPF2:LPFSin\"" {  } { { "adpll_top.vhd" "LPFSin" { Text "D:/FPGA/adpll/adpll_top.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2_0002 LPF2:LPFSin\|LPF2_0002:lpf2_inst " "Elaborating entity \"LPF2_0002\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\"" {  } { { "LPF2.vhd" "lpf2_inst" { Text "D:/FPGA/adpll/LPF2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig LPF2_0002.vhd(54) " "Verilog HDL or VHDL warning at LPF2_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "LPF2/LPF2_0002.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513693394641 "|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2_0002_ast LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst " "Elaborating entity \"LPF2_0002_ast\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\"" {  } { { "LPF2/LPF2_0002.vhd" "LPF2_0002_ast_inst" { Text "D:/FPGA/adpll/LPF2/LPF2_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394642 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core LPF2_0002_ast.vhd(208) " "VHDL Signal Declaration warning at LPF2_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LPF2/LPF2_0002_ast.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513693394649 "|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "sink" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "source" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "intf_ctrl" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2_0002_rtl_core LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"LPF2_0002_rtl_core\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_11\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_11" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_cma0_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_cma0_delay\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_delay" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_avg sample_avg:sample_avg_i1 " "Elaborating entity \"sample_avg\" for hierarchy \"sample_avg:sample_avg_i1\"" {  } { { "adpll_top.vhd" "sample_avg_i1" { Text "D:/FPGA/adpll/adpll_top.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "average2 sample_avg:sample_avg_i1\|average2:\\GEN_REG:0:REG0 " "Elaborating entity \"average2\" for hierarchy \"sample_avg:sample_avg_i1\|average2:\\GEN_REG:0:REG0\"" {  } { { "sample_avg.vhd" "\\GEN_REG:0:REG0" { Text "D:/FPGA/adpll/sample_avg.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lowpass Lowpass:LPFPLL " "Elaborating entity \"Lowpass\" for hierarchy \"Lowpass:LPFPLL\"" {  } { { "adpll_top.vhd" "LPFPLL" { Text "D:/FPGA/adpll/adpll_top.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sysclk pll_sysclk:pll_sysclk_i1 " "Elaborating entity \"pll_sysclk\" for hierarchy \"pll_sysclk:pll_sysclk_i1\"" {  } { { "adpll_top.vhd" "pll_sysclk_i1" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sysclk:pll_sysclk_i1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\"" {  } { { "pll_sysclk.vhd" "altpll_component" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\"" {  } { { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component " "Instantiated megafunction \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 10000 " "Parameter \"clk2_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 15000 " "Parameter \"clk3_phase_shift\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sysclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sysclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693394795 ""}  } { { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693394795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sysclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sysclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sysclk_altpll " "Found entity 1: pll_sysclk_altpll" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693394871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693394871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sysclk_altpll pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated " "Elaborating entity \"pll_sysclk_altpll\" for hierarchy \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_avg sample_avg:sample_avg_i2 " "Elaborating entity \"sample_avg\" for hierarchy \"sample_avg:sample_avg_i2\"" {  } { { "adpll_top.vhd" "sample_avg_i2" { Text "D:/FPGA/adpll/adpll_top.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "average2 sample_avg:sample_avg_i2\|average2:\\GEN_REG:0:REG0 " "Elaborating entity \"average2\" for hierarchy \"sample_avg:sample_avg_i2\|average2:\\GEN_REG:0:REG0\"" {  } { { "sample_avg.vhd" "\\GEN_REG:0:REG0" { Text "D:/FPGA/adpll/sample_avg.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_i2s dac_i2s:dac_i2s_i1 " "Elaborating entity \"dac_i2s\" for hierarchy \"dac_i2s:dac_i2s_i1\"" {  } { { "adpll_top.vhd" "dac_i2s_i1" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound dac_i2s.vhd(140) " "Verilog HDL or VHDL warning at dac_i2s.vhd(140): object \"sound\" assigned a value but never read" {  } { { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513693394954 "|adpll_top|dac_i2s:dac_i2s_i1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_audio2 dac_i2s.vhd(143) " "VHDL Signal Declaration warning at dac_i2s.vhd(143): used implicit default value for signal \"s_audio2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513693394954 "|adpll_top|dac_i2s:dac_i2s_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\"" {  } { { "i2s/dac_i2s.vhd" "Audio_Controller_i1" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693394984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693395428 ""}  } { { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693395428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693395476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693395476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693395488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693395488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693395574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693395574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/FPGA/adpll/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693395646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693395646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/FPGA/adpll/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693395705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693395705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/FPGA/adpll/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693395750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693395750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/FPGA/adpll/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693395799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693395799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693395973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "i2s/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396369 ""}  } { { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693396369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf dac_i2s:dac_i2s_i1\|avconf:avconf_i1 " "Elaborating entity \"avconf\" for hierarchy \"dac_i2s:dac_i2s_i1\|avconf:avconf_i1\"" {  } { { "i2s/dac_i2s.vhd" "avconf_i1" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693396378 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693396378 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1513693396378 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513693396378 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396378 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396378 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396378 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\"" {  } { { "i2s/avconf/avconf.v" "u0" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693396386 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693396386 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693396386 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen48khz dac_i2s:dac_i2s_i1\|gen48khz:gen48khz_i1 " "Elaborating entity \"gen48khz\" for hierarchy \"dac_i2s:dac_i2s_i1\|gen48khz:gen48khz_i1\"" {  } { { "i2s/dac_i2s.vhd" "gen48khz_i1" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo dac_i2s:dac_i2s_i1\|fifo:fifo_left " "Elaborating entity \"fifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\"" {  } { { "i2s/dac_i2s.vhd" "fifo_left" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\"" {  } { { "i2s/fifo.vhd" "scfifo_component" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\"" {  } { { "i2s/fifo.vhd" "" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693396585 ""}  } { { "i2s/fifo.vhd" "" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693396585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bk31 " "Found entity 1: scfifo_bk31" {  } { { "db/scfifo_bk31.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_bk31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693396616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bk31 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated " "Elaborating entity \"scfifo_bk31\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_iq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_iq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_iq31 " "Found entity 1: a_dpfifo_iq31" {  } { { "db/a_dpfifo_iq31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_iq31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693396629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_iq31 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo " "Elaborating entity \"a_dpfifo_iq31\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\"" {  } { { "db/scfifo_bk31.tdf" "dpfifo" { Text "D:/FPGA/adpll/db/scfifo_bk31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_h4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_h4f " "Found entity 1: a_fefifo_h4f" {  } { { "db/a_fefifo_h4f.tdf" "" { Text "D:/FPGA/adpll/db/a_fefifo_h4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693396653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_h4f dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state " "Elaborating entity \"a_fefifo_h4f\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\"" {  } { { "db/a_dpfifo_iq31.tdf" "fifo_state" { Text "D:/FPGA/adpll/db/a_dpfifo_iq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9o7 " "Found entity 1: cntr_9o7" {  } { { "db/cntr_9o7.tdf" "" { Text "D:/FPGA/adpll/db/cntr_9o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693396689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9o7 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw " "Elaborating entity \"cntr_9o7\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw\"" {  } { { "db/a_fefifo_h4f.tdf" "count_usedw" { Text "D:/FPGA/adpll/db/a_fefifo_h4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogm1 " "Found entity 1: altsyncram_ogm1" {  } { { "db/altsyncram_ogm1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_ogm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693396736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogm1 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|altsyncram_ogm1:FIFOram " "Elaborating entity \"altsyncram_ogm1\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|altsyncram_ogm1:FIFOram\"" {  } { { "db/a_dpfifo_iq31.tdf" "FIFOram" { Text "D:/FPGA/adpll/db/a_dpfifo_iq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/FPGA/adpll/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693396791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693396791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|cntr_tnb:rd_ptr_count " "Elaborating entity \"cntr_tnb\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|cntr_tnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_iq31.tdf" "rd_ptr_count" { Text "D:/FPGA/adpll/db/a_dpfifo_iq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sma pll_sma:pll_sma_i1 " "Elaborating entity \"pll_sma\" for hierarchy \"pll_sma:pll_sma_i1\"" {  } { { "adpll_top.vhd" "pll_sma_i1" { Text "D:/FPGA/adpll/adpll_top.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693396955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sma:pll_sma_i1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sma:pll_sma_i1\|altpll:altpll_component\"" {  } { { "pll_sma.vhd" "altpll_component" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693397024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sma:pll_sma_i1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sma:pll_sma_i1\|altpll:altpll_component\"" {  } { { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693397042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sma:pll_sma_i1\|altpll:altpll_component " "Instantiated megafunction \"pll_sma:pll_sma_i1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 24 " "Parameter \"loop_filter_r_bits\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sma " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sma\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 19 " "Parameter \"m\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 2 " "Parameter \"n\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 2 " "Parameter \"vco_post_scale\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 3 " "Parameter \"c0_high\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 2 " "Parameter \"c0_low\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode odd " "Parameter \"c0_mode\" = \"odd\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693397042 ""}  } { { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693397042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sma_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sma_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sma_altpll " "Found entity 1: pll_sma_altpll" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693397077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693397077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sma_altpll pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated " "Elaborating entity \"pll_sma_altpll\" for hierarchy \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693397077 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693397968 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513693397968 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513693397968 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k0 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k0\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k0" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 73 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k1 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k1\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k1" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k2 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k2\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k2" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 79 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k3 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k3\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k3" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 82 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k4 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k4\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k4" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k5 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k5\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k5" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 88 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k6 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k6\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k6" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 91 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k7 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k7\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k7" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 94 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k8 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k8\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k8" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 97 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k9 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k9\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k9" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 100 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k10 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k10\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k10" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 103 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k11 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k11\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k11" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 106 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k12 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k12\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k12" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 109 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k13 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k13\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k13" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 112 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k14 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k14\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k14" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 115 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k15 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k15\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k15" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693400366 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1513693400366 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "dds_synthesizer:VCOSin\|Mux12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dds_synthesizer:VCOSin\|Mux12_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693401209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Parameter WIDTH_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693401209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693401209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693401209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693401209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693401209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE adpll.adpll_top0.rtl.mif " "Parameter INIT_FILE set to adpll.adpll_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693401209 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401209 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513693401209 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Lowpass:LPFPLL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Lowpass:LPFPLL\|Mult0\"" {  } { { "Lowpass.vhd" "Mult0" { Text "D:/FPGA/adpll/Lowpass.vhd" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult0\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult0" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 203 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MultPhaseDet:MixerSin\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MultPhaseDet:MixerSin\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult1\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult1" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult2\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult2" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult3\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult3" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 206 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult4\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult4" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 207 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult5\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult5" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 208 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult6\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult6" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 209 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult7\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult7" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult8\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult8" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult9\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult9" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult10\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult10" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult11\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult11" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 214 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult12\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult12" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 215 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult13\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult13" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult14\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult14" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 217 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693401210 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513693401210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_synthesizer:VCOSin\|altsyncram:Mux12_rtl_0 " "Elaborated megafunction instantiation \"dds_synthesizer:VCOSin\|altsyncram:Mux12_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_synthesizer:VCOSin\|altsyncram:Mux12_rtl_0 " "Instantiated megafunction \"dds_synthesizer:VCOSin\|altsyncram:Mux12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 13 " "Parameter \"WIDTH_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE adpll.adpll_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"adpll.adpll_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401258 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pv " "Found entity 1: altsyncram_5pv" {  } { { "db/altsyncram_5pv.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_5pv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693401291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693401291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/FPGA/adpll/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693401353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693401353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fob " "Found entity 1: mux_fob" {  } { { "db/mux_fob.tdf" "" { Text "D:/FPGA/adpll/db/mux_fob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693401404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693401404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lowpass:LPFPLL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Lowpass:LPFPLL\|lpm_mult:Mult0\"" {  } { { "Lowpass.vhd" "" { Text "D:/FPGA/adpll/Lowpass.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lowpass:LPFPLL\|lpm_mult:Mult0 " "Instantiated megafunction \"Lowpass:LPFPLL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401495 ""}  } { { "Lowpass.vhd" "" { Text "D:/FPGA/adpll/Lowpass.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e8t " "Found entity 1: mult_e8t" {  } { { "db/mult_e8t.tdf" "" { Text "D:/FPGA/adpll/db/mult_e8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693401544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693401544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult0\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult0 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401586 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "D:/FPGA/adpll/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693401617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693401617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MultPhaseDet:MixerSin\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MultPhaseDet:MixerSin\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MultPhaseDet:MixerSin\|lpm_mult:Mult0 " "Instantiated megafunction \"MultPhaseDet:MixerSin\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401665 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "D:/FPGA/adpll/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693401695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693401695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult1\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult1 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401717 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "D:/FPGA/adpll/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693401747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693401747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult2\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult2 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401836 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult3\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 206 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult3 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401846 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 206 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "D:/FPGA/adpll/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693401876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693401876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult4\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult4 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401905 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult5\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult5 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401914 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult6\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 209 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult6 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401923 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 209 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult7\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult7 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401945 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult9\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult9 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401959 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult10\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult10 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401969 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult11\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult11 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401979 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult12\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693401991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult12 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693401991 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693401991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "D:/FPGA/adpll/db/mult_26t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693402022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693402022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult13\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693402038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult13 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402038 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693402038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult14\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693402070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult14 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402070 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693402070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "D:/FPGA/adpll/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693402100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693402100 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1513693402353 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCDAT " "bidirectional pin \"AUD_ADCDAT\" has no driver" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513693402442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513693402442 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1513693402442 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 52 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1513693402442 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1513693402442 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1513693402442 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|AUD_ADCLRCK AUD_ADCLRCK " "Removed fan-out from the always-disabled I/O buffer \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|AUD_ADCLRCK\" to the node \"AUD_ADCLRCK\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 68 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693402447 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1513693402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[8\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402449 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[2\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402449 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[9\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402449 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[1\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402449 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[7\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402449 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[0\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402449 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[10\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402449 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[4\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[11\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[3\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[6\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[5\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[2\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[13\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[14\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693402450 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693402450 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 72 -1 0 } } { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 63 -1 0 } } { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1513693402454 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1513693402454 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693402737 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1513693402737 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513693402737 "|adpll_top|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513693402737 "|adpll_top|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513693402737 "|adpll_top|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513693402737 "|adpll_top|ADB_SPI_CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513693402737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513693402866 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "196 " "196 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513693404265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513693405099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693405099 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1513693405644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_DCO " "No output dependent on input pin \"ADB_DCO\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|ADB_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADA_OR " "No output dependent on input pin \"ADA_OR\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|ADA_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_OR " "No output dependent on input pin \"ADB_OR\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693405772 "|adpll_top|ADB_OR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513693405772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2418 " "Implemented 2418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513693405773 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513693405773 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1513693405773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2125 " "Implemented 2125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513693405773 ""} { "Info" "ICUT_CUT_TM_RAMS" "154 " "Implemented 154 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513693405773 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1513693405773 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "34 " "Implemented 34 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1513693405773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513693405773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693405838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:23:25 2017 " "Processing ended: Tue Dec 19 15:23:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693405838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693405838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693405838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693405838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513693408733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513693408736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 15:23:26 2017 " "Processing started: Tue Dec 19 15:23:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513693408736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513693408736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adpll -c adpll " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adpll -c adpll" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513693408736 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513693409936 ""}
{ "Info" "0" "" "Project  = adpll" {  } {  } 0 0 "Project  = adpll" 0 0 "Fitter" 0 0 1513693409936 ""}
{ "Info" "0" "" "Revision = adpll" {  } {  } 0 0 "Revision = adpll" 0 0 "Fitter" 0 0 1513693409936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513693410072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adpll EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"adpll\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513693410097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513693410133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513693410133 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693410329 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693410329 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_PLL_PRESERVE_COUNTER_ORDER_OPTION_USED" "advanced parameters are being used " "Clock router will preserve the counter order because advanced parameters are being used" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15550 "Clock router will preserve the counter order because %1!s!" 0 0 "Design Software" 0 -1 1513693410330 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|wire_pll1_clk\[0\] 19 10 0 0 " "Implementing clock multiplication of 19, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693410330 ""}  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693410330 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693410331 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693410331 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 270 15000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 270 degrees (15000 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 692 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693410331 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693410331 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513693410852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513693410859 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693411077 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513693411077 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 8365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513693411082 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 8367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513693411082 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 8369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513693411082 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513693411082 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1513693411082 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513693411084 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513693411427 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 and the PLL pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 19 " "The value of the parameter \"M\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 19" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M2 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"M2\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M2 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M2\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M2 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M2\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N2 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"N2\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N2 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 0 " "The value of the parameter \"N2\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N2 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N2\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOCK C pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"LOCK C\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOCK C pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 4 " "The value of the parameter \"LOCK C\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOCK C pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 0 " "The value of the parameter \"LOCK C\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 14611 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 14611" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 31663 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 31663" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693412145 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 277 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 81 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1513693412145 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693412181 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693412181 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 270 15000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 270 degrees (15000 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 692 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693412181 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693412181 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693412200 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693412200 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 523 0 0 } } { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1513693412201 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1513693412729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adpll.sdc " "Synopsys Design Constraints File file not found: 'adpll.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513693412732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513693412732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513693412746 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513693412779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513693412779 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513693412780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693412930 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693412930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693412930 ""}  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693412930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693412930 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693412930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693412930 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693412930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693412930 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693412930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN Y27 (CLK6, DIFFCLK_3p)) " "Automatically promoted node ADA_DCO~input (placed in PIN Y27 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693412930 ""}  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 8328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693412930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "Automatically promoted node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693412930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[2\] " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[2\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 491 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693412930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\] " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693412930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693412930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 488 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693412930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 3960 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693412930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK~0 " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK~0" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 3981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693412930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513693412930 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 525 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693412930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|Mux2~1  " "Automatically promoted node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693412930 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 4350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693412930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513693413375 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513693413379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513693413379 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513693413384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513693413393 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513693413406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513693413563 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "256 Embedded multiplier block " "Packed 256 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513693413567 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "30 Embedded multiplier output " "Packed 30 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513693413567 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1513693413567 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513693413567 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll 0 " "PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll driven by pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is driven by pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } } { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1513693413678 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1513693413678 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1513693413678 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK~output " "PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693413678 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 523 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1513693413681 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 clk\[0\] SMA_PLL~output " "PLL \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"SMA_PLL~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 523 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693413681 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 clk\[2\] FPGA_CLK_A_P~output " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693413685 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 clk\[2\] FPGA_CLK_A_N~output " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 37 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693413685 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 clk\[3\] FPGA_CLK_B_P~output " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 36 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693413685 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 clk\[3\] FPGA_CLK_B_N~output " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693413685 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_BCLK " "Node \"AIC_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_DIN " "Node \"AIC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_DOUT " "Node \"AIC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_LRCIN " "Node \"AIC_LRCIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_LRCOUT " "Node \"AIC_LRCOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_SPI_CS " "Node \"AIC_SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_SPI_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_XCLK " "Node \"AIC_XCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_XCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN1 " "Node \"CLKIN1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKOUT0 " "Node \"CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J1_152 " "Node \"J1_152\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_CS " "Node \"TFT_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_DC " "Node \"TFT_DC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_DC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_RESET " "Node \"TFT_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_SCK " "Node \"TFT_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_SDI " "Node \"TFT_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_SDO " "Node \"TFT_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XT_IN_N " "Node \"XT_IN_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XT_IN_P " "Node \"XT_IN_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693414008 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513693414008 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693414009 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513693414017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513693415997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693416422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513693416471 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513693421740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693421740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513693422211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "D:/FPGA/adpll/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513693426000 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513693426000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513693428278 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513693428278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693428281 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.01 " "Total time spent on timing analysis during the Fitter is 2.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513693428446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513693428474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513693428818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513693428820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513693429120 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693429715 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513693430320 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone IV E " "28 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693430344 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1513693430344 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693430346 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCDAT a permanently disabled " "Pin AUD_ADCDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693430346 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693430346 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693430346 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693430346 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693430346 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1513693430346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/adpll/adpll.fit.smsg " "Generated suppressed messages file D:/FPGA/adpll/adpll.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513693430521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1656 " "Peak virtual memory: 1656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693431328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:23:51 2017 " "Processing ended: Tue Dec 19 15:23:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693431328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693431328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693431328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513693431328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513693433051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513693433054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 15:23:52 2017 " "Processing started: Tue Dec 19 15:23:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513693433054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513693433054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adpll -c adpll " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adpll -c adpll" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513693433054 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513693436334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513693436416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693436757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:23:56 2017 " "Processing ended: Tue Dec 19 15:23:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693436757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693436757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693436757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513693436757 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513693437396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513693438028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513693438031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 15:23:57 2017 " "Processing started: Tue Dec 19 15:23:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513693438031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adpll -c adpll " "Command: quartus_sta adpll -c adpll" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438031 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513693438174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438381 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438761 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adpll.sdc " "Synopsys Design Constraints File file not found: 'adpll.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438832 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513693438841 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513693438841 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513693438841 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513693438841 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 270.00 -duty_cycle 50.00 -name \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 270.00 -duty_cycle 50.00 -name \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513693438841 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sma_i1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 19 -duty_cycle 50.00 -name \{pll_sma_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sma_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sma_i1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 19 -duty_cycle 50.00 -name \{pll_sma_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sma_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513693438841 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513693438843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513693438843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "create_clock -period 1.000 -name dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513693438843 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438843 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438858 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513693438859 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513693438892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513693438972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.577 " "Worst-case setup slack is -7.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.577           -1821.024 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.577           -1821.024 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.105             -48.432 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "   -4.105             -48.432 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.884            -127.708 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "   -2.884            -127.708 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.125 " "Worst-case hold slack is -0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -0.125 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.125              -0.125 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "    0.292               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "    0.402               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693438993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693438998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.050 ADA_DCO  " "   -3.000             -81.050 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -74.530 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "   -1.285             -74.530 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "    0.323               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.614               0.000 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.614               0.000 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.813               0.000 CLOCK_50  " "    9.813               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439009 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513693439181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513693439836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.684 " "Worst-case setup slack is -6.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.684           -1597.606 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.684           -1597.606 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.809             -44.798 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "   -3.809             -44.798 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.515            -114.179 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "   -2.515            -114.179 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.223 " "Worst-case hold slack is -0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -0.223 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.223              -0.223 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "    0.319               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "    0.353               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.980 ADA_DCO  " "   -3.000             -80.980 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -74.530 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "   -1.285             -74.530 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "    0.338               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.633               0.000 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.633               0.000 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.791               0.000 CLOCK_50  " "    9.791               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693439881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693439881 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513693440041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513693440159 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.570 " "Worst-case setup slack is -3.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570            -843.920 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.570            -843.920 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536             -15.518 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "   -1.536             -15.518 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903             -33.292 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "   -0.903             -33.292 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.010 " "Worst-case hold slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.010              -0.010 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "    0.011               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "    0.181               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.216 ADA_DCO  " "   -3.000             -48.216 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -58.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "   -1.000             -58.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]  " "    0.373               0.000 dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.750               0.000 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.750               0.000 pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513693440217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440704 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "793 " "Peak virtual memory: 793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693440828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:24:00 2017 " "Processing ended: Tue Dec 19 15:24:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693440828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693440828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693440828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693440828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513693441985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513693441987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 15:24:01 2017 " "Processing started: Tue Dec 19 15:24:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513693441987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693441987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp adpll -c adpll --netlist_type=sgate " "Command: quartus_npp adpll -c adpll --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693441987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693447209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:24:07 2017 " "Processing ended: Tue Dec 19 15:24:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693447209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693447209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693447209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693447209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693448052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513693448055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 15:24:07 2017 " "Processing started: Tue Dec 19 15:24:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513693448055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693448055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp adpll -c adpll --netlist_type=atom_map " "Command: quartus_npp adpll -c adpll --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693448055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693448395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:24:08 2017 " "Processing ended: Tue Dec 19 15:24:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693448395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693448395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693448395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693448395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693449259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513693449262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 15:24:09 2017 " "Processing started: Tue Dec 19 15:24:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513693449262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693449262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp adpll -c adpll --netlist_type=atom_fit " "Command: quartus_npp adpll -c adpll --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693449262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693449605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:24:09 2017 " "Processing ended: Tue Dec 19 15:24:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693449605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693449605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693449605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693449605 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 201 s " "Quartus Prime Full Compilation was successful. 0 errors, 201 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513693450212 ""}
