===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2515 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2163 ( 10.8%)    0.2163 ( 17.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1818 (  9.1%)    0.1818 ( 14.5%)    Parse modules
    0.0314 (  1.6%)    0.0314 (  2.5%)    Verify circuit
    1.6732 ( 83.5%)    0.9213 ( 73.6%)  'firrtl.circuit' Pipeline
    0.0298 (  1.5%)    0.0298 (  2.4%)    LowerFIRRTLAnnotations
    0.1602 (  8.0%)    0.0880 (  7.0%)    'firrtl.module' Pipeline
    0.0613 (  3.1%)    0.0343 (  2.7%)      DropName
    0.0988 (  4.9%)    0.0537 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0083 (  0.4%)    0.0046 (  0.4%)    'firrtl.module' Pipeline
    0.0083 (  0.4%)    0.0046 (  0.4%)      LowerCHIRRTLPass
    0.0131 (  0.7%)    0.0131 (  1.0%)    InferWidths
    0.0307 (  1.5%)    0.0307 (  2.5%)    MemToRegOfVec
    0.0537 (  2.7%)    0.0537 (  4.3%)    InferResets
    0.0045 (  0.2%)    0.0045 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0088 (  0.4%)    0.0088 (  0.7%)    WireDFT
    0.1199 (  6.0%)    0.1199 (  9.6%)    LowerFIRRTLTypes
    0.0612 (  3.1%)    0.0338 (  2.7%)    'firrtl.module' Pipeline
    0.0598 (  3.0%)    0.0330 (  2.6%)      ExpandWhens
    0.0014 (  0.1%)    0.0008 (  0.1%)      SFCCompat
    0.0145 (  0.7%)    0.0145 (  1.2%)    CheckCombCycles
    0.0044 (  0.2%)    0.0044 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.5222 ( 26.1%)    0.2796 ( 22.3%)    'firrtl.module' Pipeline
    0.4963 ( 24.8%)    0.2654 ( 21.2%)      Canonicalizer
    0.0259 (  1.3%)    0.0142 (  1.1%)      InferReadWrite
    0.0127 (  0.6%)    0.0127 (  1.0%)    PrefixModules
    0.0048 (  0.2%)    0.0048 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0209 (  1.0%)    0.0209 (  1.7%)    Inliner
    0.0268 (  1.3%)    0.0268 (  2.1%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0094 (  0.5%)    0.0094 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1205 (  6.0%)    0.1205 (  9.6%)    'firrtl.module' Pipeline
    0.0088 (  0.4%)    0.0088 (  0.7%)      DropName
    0.1117 (  5.6%)    0.1117 (  8.9%)      Canonicalizer
    0.0121 (  0.6%)    0.0121 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0307 (  1.5%)    0.0307 (  2.5%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0152 (  0.8%)    0.0152 (  1.2%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0359 (  1.8%)    0.0359 (  2.9%)  'hw.module' Pipeline
    0.0099 (  0.5%)    0.0099 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0173 (  0.9%)    0.0173 (  1.4%)    Canonicalizer
    0.0065 (  0.3%)    0.0065 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0022 (  0.1%)    0.0022 (  0.2%)    HWCleanup
    0.0039 (  0.2%)    0.0039 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0038 (  0.2%)    0.0038 (  0.3%)    PrettifyVerilog
    0.0032 (  0.2%)    0.0032 (  0.3%)  StripDebugInfoWithPred
    0.0231 (  1.2%)    0.0231 (  1.8%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    2.0035 (100.0%)    1.2515 (100.0%)  Total

{
  totalTime: 1.262,
  maxMemory: 69148672
}
