m255
K3
13
cModel Technology
Z0 d/scratch/wodonnell/mp/prj/PMBIST/SIM/SCR
vaddress_counter
!s100 71F;0hQn08LkbhXe1CHmR1
I3mc?dTN99XonXMiLSQVK[3
V71Kk4W2nDdmJGc?@XfGi61
Z1 d/scratch/wodonnell/mp/prj/PMBIST/SIM/SCR
w1382585517
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/address_counter.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/address_counter.v
L0 7
Z2 OE;L;10.0c;49
r1
!s85 0
31
Z3 !s108 1382927630.440948
Z4 !s107 /misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/logic.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/gates.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/defines.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/registers.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/pmbist_test.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/operation_formatting.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/memory.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/mem_ip_blk.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/mbist_top.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/decode_logic.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/data_comparator.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/cycle_controller_submod.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/cycle_controller.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/auxillary_memory.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/address_counter.v|
Z5 !s90 +incdir+/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC|-reportprogress|300|-work|work|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/address_counter.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/auxillary_memory.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/cycle_controller.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/cycle_controller_submod.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/data_comparator.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/decode_logic.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/mbist_top.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/mem_ip_blk.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/memory.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/operation_formatting.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/pmbist_test.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/registers.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/defines.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/gates.v|/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/logic.v|
Z6 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z7 !s92 +incdir+/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vaddress_counter_hold
!s100 Y7ShUbI:2o=mzDX@BKB9J2
IVj6V2P;H8L0g^TVeQAP850
ViIL^R0C7aiA<FZSnO[L5E1
R1
Z8 w1377057977
Z9 8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/logic.v
Z10 F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/logic.v
L0 49
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vaddress_counter_up_down
!s100 efzhGD3Lm[U^DJGI3`g9S2
II46:;P2Z>8HRiOlRANbRU3
Vj2V:Q@S=n^iEcgP0@1?Ok1
R1
R8
R9
R10
L0 12
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vauxillary_memory
!s100 =_=`[M24`zUoUdk7mfihb1
IMZbLn^>g]n[Y;c5oD9<bg0
VW1nkK]8aRg;GXinJ^OMca1
R1
w1382838078
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/auxillary_memory.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/auxillary_memory.v
L0 6
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vcomparator
!s100 9KR8PA>ad`h4l3mG6`e:[2
IG^o082V1dob2Lb[9Q>;c[3
VDdKIjKGJjZ4J?5c^S8`zT0
R1
Z11 w1382582347
Z12 8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/cycle_controller_submod.v
Z13 F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/cycle_controller_submod.v
L0 155
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vcontrol_mux
!s100 H?AORhzeLSce^m=SEPU^?2
I3BF5L=WOnN6Ca^3__FdUF3
V<2m4imcPE_WUN4A@CaXZP3
R1
R11
R12
R13
L0 14
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vcycle_controller
!s100 H^1mTK0A_?IHiIZL0EidF0
I6_ME5dIS5BQ2l2Q]1Z4ng0
Ve5GJ<81LOCTbQ:0]g_Hh]1
R1
w1382584452
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/cycle_controller.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/cycle_controller.v
L0 11
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vcycle_counter
!s100 <f[EA01<gOTRKXzl4gHV00
I;Nb2KT5U?5f5>AOPf0SV[1
VZ3`iD0b><1ZjX[C;mE6HV3
R1
R11
R12
R13
L0 115
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vdata_comparator
!s100 L?c305U0K9_obeN^Ei:2H2
Ii;2UifWZ94`ENO]lSJ7Ce1
V?z2c4=@cBclozk;MggMn;0
R1
w1380674663
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/data_comparator.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/data_comparator.v
L0 6
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vdata_polarity
!s100 4Mn2Q6B_IkB>;hDVGWFlP0
I9IhZb7COY]>>eLTe=66HE1
VCf7^c03Ajez39YW7aEC@B2
R1
R8
R9
R10
L0 98
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vdata_register
!s100 Yo5efIWlcga]dh?_[BUgG2
Io>hTD]cY[;N5d6b2455jg2
VVHYM[<CG<lbg?o=09Mjgl1
R1
Z14 w1382586247
Z15 8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/registers.v
Z16 F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/registers.v
L0 160
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vdecode_logic
!s100 m8mcDL=P740YBUZ0E3VXN1
IDfQe6Ge_Fa2CE9Q[9iUTT1
VbKf33Q9jU6cDb;_Wf1jed3
R1
w1382837878
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/decode_logic.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/decode_logic.v
L0 6
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vflipflop
!s100 ZC6:Le^I71Zh>Q96GM;OJ1
I^no=V[?=A?m9FS=PilDzQ3
V<gJKnG;FhkA7g9[I<a=LH2
R1
w1382585397
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/gates.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/gates.v
L0 11
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vinstruction_register
!s100 bhQ8_3iLVI^if`gn:3Ed?3
IbETo6UGbZL6SBo6lCiY0_2
VOhRVA6fflm>2:00P0bj8g2
R1
R14
R15
R16
L0 7
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vinstruction_register_hold
!s100 =i5B[NfbB8:=TWH8=SfYD1
IhXO03VTMDDWS^>a`C[@S00
VON1;AN9hZScdb;hK>M]X62
R1
R8
R9
R10
L0 70
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vmbist_top
!s100 b]9WW0X?6KZM^SnJ_T?ll0
IZENV5H8mSzWe;c?gPOjb62
V4=ziDMGT?4NjLi_;DWS=20
R1
w1382837732
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/mbist_top.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/mbist_top.v
Z17 F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/defines.v
L0 6
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vmemory_ip_block
!s100 ezH:;Oo4CE9LY`;h<hfAQ2
I7V5z4J7JXE9`D?I5WBZJ^3
V_K7G;YHB<?_kWSMG[7Hhh1
R1
w1382838546
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/mem_ip_blk.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/mem_ip_blk.v
L0 8
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vmemory_under_test
!s100 glAiCno:a0gcS@kB]Uakd2
IOC_AM_EL[`5AMn<GkKcF:3
V0aE^zVaca1Y^_c?N7zVY01
R1
w1382837381
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/memory.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/memory.v
L0 7
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
voperation_control_register
!s100 T_6RFaade8_;TF1?[jMX=3
I?:_lTLQ`lPO1AhDDZbaT@0
VcZOkK8Xg4]WGP863OZg=K1
R1
R14
R15
R16
R17
L0 127
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
voperation_formatting
!s100 ;6E8Q;IcKl<6YU7l8fM`12
IMFXH23lceQae_:[71E9H61
VgmXAHn9>0QoeE`Zg5=FA@3
R1
w1382586018
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/operation_formatting.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/operation_formatting.v
R17
L0 4
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
vpmbist_test
!s100 kdoZ33KG8MZ`eV>id1f;_0
InSj?gd6iBXGGAf]2U7C<A0
VCXim^4bQO]6_QBmWENYbX3
R1
w1382838636
8/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/pmbist_test.v
F/misc/scratch/wodonnell/mp/oct31/PMBIST/SIM/SRC/pmbist_test.v
L0 38
R2
r1
!s85 0
31
R3
R4
R5
R6
R7
