In archive libpi.a:

gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350002f 	cmp	r0, #47	@ 0x2f
   4:	1350001f 	cmpne	r0, #31
   8:	812fff1e 	bxhi	lr
   c:	e3510007 	cmp	r1, #7
  10:	812fff1e 	bxhi	lr
  14:	e92d4070 	push	{r4, r5, r6, lr}
  18:	e59f3044 	ldr	r3, [pc, #68]	@ 64 <gpio_set_function+0x64>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02103 	lsl	r2, r3, #2
  28:	e2825202 	add	r5, r2, #536870912	@ 0x20000000
  2c:	e2855602 	add	r5, r5, #2097152	@ 0x200000
  30:	e0822003 	add	r2, r2, r3
  34:	e0400082 	sub	r0, r0, r2, lsl #1
  38:	e0800080 	add	r0, r0, r0, lsl #1
  3c:	e1a04011 	lsl	r4, r1, r0
  40:	e3a06007 	mov	r6, #7
  44:	e1a06016 	lsl	r6, r6, r0
  48:	e1a00005 	mov	r0, r5
  4c:	ebfffffe 	bl	0 <GET32>
  50:	e1c01006 	bic	r1, r0, r6
  54:	e1841001 	orr	r1, r4, r1
  58:	e1a00005 	mov	r0, r5
  5c:	ebfffffe 	bl	0 <PUT32>
  60:	e8bd8070 	pop	{r4, r5, r6, pc}
  64:	cccccccd 	stclgt	12, cr12, [ip], {205}	@ 0xcd

00000068 <gpio_set_output>:
  68:	e92d4010 	push	{r4, lr}
  6c:	e3a01001 	mov	r1, #1
  70:	ebfffffe 	bl	0 <gpio_set_function>
  74:	e8bd8010 	pop	{r4, pc}

00000078 <gpio_set_on>:
  78:	e350002f 	cmp	r0, #47	@ 0x2f
  7c:	1350001f 	cmpne	r0, #31
  80:	812fff1e 	bxhi	lr
  84:	e92d4010 	push	{r4, lr}
  88:	e350001f 	cmp	r0, #31
  8c:	8a000004 	bhi	a4 <gpio_set_on+0x2c>
  90:	e3a01001 	mov	r1, #1
  94:	e1a01011 	lsl	r1, r1, r0
  98:	e59f001c 	ldr	r0, [pc, #28]	@ bc <gpio_set_on+0x44>
  9c:	ebfffffe 	bl	0 <PUT32>
  a0:	e8bd8010 	pop	{r4, pc}
  a4:	e2400020 	sub	r0, r0, #32
  a8:	e3a01001 	mov	r1, #1
  ac:	e1a01011 	lsl	r1, r1, r0
  b0:	e59f0008 	ldr	r0, [pc, #8]	@ c0 <gpio_set_on+0x48>
  b4:	ebfffffe 	bl	0 <PUT32>
  b8:	e8bd8010 	pop	{r4, pc}
  bc:	2020001c 	eorcs	r0, r0, ip, lsl r0
  c0:	20200020 	eorcs	r0, r0, r0, lsr #32

000000c4 <gpio_set_off>:
  c4:	e350002f 	cmp	r0, #47	@ 0x2f
  c8:	1350001f 	cmpne	r0, #31
  cc:	812fff1e 	bxhi	lr
  d0:	e92d4010 	push	{r4, lr}
  d4:	e350001f 	cmp	r0, #31
  d8:	8a000004 	bhi	f0 <gpio_set_off+0x2c>
  dc:	e3a01001 	mov	r1, #1
  e0:	e1a01011 	lsl	r1, r1, r0
  e4:	e59f001c 	ldr	r0, [pc, #28]	@ 108 <gpio_set_off+0x44>
  e8:	ebfffffe 	bl	0 <PUT32>
  ec:	e8bd8010 	pop	{r4, pc}
  f0:	e2400020 	sub	r0, r0, #32
  f4:	e3a01001 	mov	r1, #1
  f8:	e1a01011 	lsl	r1, r1, r0
  fc:	e59f0008 	ldr	r0, [pc, #8]	@ 10c <gpio_set_off+0x48>
 100:	ebfffffe 	bl	0 <PUT32>
 104:	e8bd8010 	pop	{r4, pc}
 108:	20200028 	eorcs	r0, r0, r8, lsr #32
 10c:	2020002c 	eorcs	r0, r0, ip, lsr #32

00000110 <gpio_write>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3510000 	cmp	r1, #0
 118:	0a000001 	beq	124 <gpio_write+0x14>
 11c:	ebfffffe 	bl	78 <gpio_set_on>
 120:	e8bd8010 	pop	{r4, pc}
 124:	ebfffffe 	bl	c4 <gpio_set_off>
 128:	e8bd8010 	pop	{r4, pc}

0000012c <gpio_set_input>:
 12c:	e92d4010 	push	{r4, lr}
 130:	e3a01000 	mov	r1, #0
 134:	ebfffffe 	bl	0 <gpio_set_function>
 138:	e8bd8010 	pop	{r4, pc}

0000013c <gpio_read>:
 13c:	e92d4010 	push	{r4, lr}
 140:	e1a04000 	mov	r4, r0
 144:	e350001f 	cmp	r0, #31
 148:	8a000005 	bhi	164 <gpio_read+0x28>
 14c:	e59f0020 	ldr	r0, [pc, #32]	@ 174 <gpio_read+0x38>
 150:	ebfffffe 	bl	0 <GET32>
 154:	e3a03001 	mov	r3, #1
 158:	e0000413 	and	r0, r0, r3, lsl r4
 15c:	e1a00430 	lsr	r0, r0, r4
 160:	e8bd8010 	pop	{r4, pc}
 164:	e2404020 	sub	r4, r0, #32
 168:	e59f0008 	ldr	r0, [pc, #8]	@ 178 <gpio_read+0x3c>
 16c:	ebfffffe 	bl	0 <GET32>
 170:	eafffff7 	b	154 <gpio_read+0x18>
 174:	20200034 	eorcs	r0, r0, r4, lsr r0
 178:	20200038 	eorcs	r0, r0, r8, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000489 	andeq	r0, r0, r9, lsl #9
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001c210 	andeq	ip, r1, r0, lsl r2
  10:	02820c00 	addeq	r0, r2, #0, 24
  14:	01100000 	tsteq	r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	017c0000 	cmneq	ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00017a07 	andeq	r7, r1, r7, lsl #20
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	0000015c 	andeq	r0, r0, ip, asr r1
  34:	a5080102 	strge	r0, [r8, #-258]	@ 0xfffffefe
  38:	11000000 	mrsne	r0, (UNDEF: 0)
  3c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  40:	01020074 	tsteq	r2, r4, ror r0
  44:	00028d06 	andeq	r8, r2, r6, lsl #26
  48:	05020200 	streq	r0, [r2, #-512]	@ 0xfffffe00
  4c:	00000146 	andeq	r0, r0, r6, asr #2
  50:	74050402 	strvc	r0, [r5], #-1026	@ 0xfffffbfe
  54:	02000002 	andeq	r0, r0, #2
  58:	01a50508 			@ <UNDEFINED> instruction: 0x01a50508
  5c:	02020000 	andeq	r0, r2, #0
  60:	00029907 	andeq	r9, r2, r7, lsl #18
  64:	026b0d00 	rsbeq	r0, fp, #0, 26
  68:	34020000 	strcc	r0, [r2], #-0
  6c:	00007119 	andeq	r7, r0, r9, lsl r1
  70:	07040200 	streq	r0, [r4, -r0, lsl #4]
  74:	000000c2 	andeq	r0, r0, r2, asr #1
  78:	7d080102 	stcvc	1, cr0, [r8, #-8]
  7c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
  80:	00003401 	andeq	r3, r0, r1, lsl #8
  84:	0e0c0300 	cdpeq	3, 0, cr0, cr12, cr0, {0}
  88:	000000bd 	strheq	r0, [r0], -sp
  8c:	0002ac03 	andeq	sl, r2, r3, lsl #24
  90:	29030000 	stmdbcs	r3, {}	@ <UNPREDICTABLE>
  94:	01000000 	mrseq	r0, (UNDEF: 0)
  98:	00006903 	andeq	r6, r0, r3, lsl #18
  9c:	78030400 	stmdavc	r3, {sl}
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	00008703 	andeq	r8, r0, r3, lsl #14
  a8:	96030600 	strls	r0, [r3], -r0, lsl #12
  ac:	07000000 	streq	r0, [r0, -r0]
  b0:	00004403 	andeq	r4, r0, r3, lsl #8
  b4:	b3030300 	tstlt	r3, #0, 6
  b8:	02000000 	andeq	r0, r0, #0
  bc:	01500d00 	cmpeq	r0, r0, lsl #26
  c0:	15030000 	strne	r0, [r3, #-0]
  c4:	00007f03 	andeq	r7, r0, r3, lsl #30
  c8:	2d040e00 	stccs	14, cr0, [r4, #-0]
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	011c0613 	tsteq	ip, r3, lsl r6
  d4:	b8050000 	stmdalt	r5, {}	@ <UNPREDICTABLE>
  d8:	00000001 	andeq	r0, r0, r1
  dc:	05202000 	streq	r2, [r0, #-0]!
  e0:	00000105 	andeq	r0, r0, r5, lsl #2
  e4:	20200000 	eorcs	r0, r0, r0
  e8:	00016903 	andeq	r6, r1, r3, lsl #18
  ec:	0a050400 	beq	1410f4 <gpio_read+0x140fb8>
  f0:	1c000000 	stcne	0, cr0, [r0], {-0}
  f4:	05202000 	streq	r2, [r0, #-0]!
  f8:	00000000 	andeq	r0, r0, r0
  fc:	20200028 	eorcs	r0, r0, r8, lsr #32
 100:	00019105 	andeq	r9, r1, r5, lsl #2
 104:	20003400 	andcs	r3, r0, r0, lsl #8
 108:	019b0520 	orrseq	r0, fp, r0, lsr #10
 10c:	004c0000 	subeq	r0, ip, r0
 110:	1f052020 	svcne	0x00052020
 114:	58000000 	stmdapl	r0, {}	@ <UNPREDICTABLE>
 118:	00202000 	eoreq	r2, r0, r0
 11c:	00005312 	andeq	r5, r0, r2, lsl r3
 120:	06a90400 	strteq	r0, [r9], r0, lsl #8
 124:	00000133 	andeq	r0, r0, r3, lsr r1
 128:	00002d0b 	andeq	r2, r0, fp, lsl #26
 12c:	002d0b00 	eoreq	r0, sp, r0, lsl #22
 130:	13000000 	tstne	r0, #0
 134:	00000063 	andeq	r0, r0, r3, rrx
 138:	2d0aad04 	stccs	13, cr10, [sl, #-16]
 13c:	49000000 	stmdbmi	r0, {}	@ <UNPREDICTABLE>
 140:	0b000001 	bleq	14c <.debug_info+0x14c>
 144:	0000002d 	andeq	r0, r0, sp, lsr #32
 148:	00591400 	subseq	r1, r9, r0, lsl #8
 14c:	9b010000 	blls	40154 <gpio_read+0x40018>
 150:	00003b05 	andeq	r3, r0, r5, lsl #22
 154:	00013c00 	andeq	r3, r1, r0, lsl #24
 158:	00004000 	andeq	r4, r0, r0
 15c:	b19c0100 	orrslt	r0, ip, r0, lsl #2
 160:	04000001 	streq	r0, [r0], #-1
 164:	006e6970 	rsbeq	r6, lr, r0, ror r9
 168:	002d189b 	mlaeq	sp, fp, r8, r1
 16c:	00140000 	andseq	r0, r4, r0
 170:	000c0000 	andeq	r0, ip, r0
 174:	760c0000 	strvc	r0, [ip], -r0
 178:	002d9f00 	eoreq	r9, sp, r0, lsl #30
 17c:	003b0000 	eorseq	r0, fp, r0
 180:	00310000 	eorseq	r0, r1, r0
 184:	54080000 	strpl	r0, [r8], #-0
 188:	33000001 	tstcc	r0, #1
 18c:	9d000001 	stcls	0, cr0, [r0, #-4]
 190:	01000001 	tsteq	r0, r1
 194:	0c055001 	stceq	0, cr5, [r5], {1}
 198:	20200034 	eorcs	r0, r0, r4, lsr r0
 19c:	01700600 	cmneq	r0, r0, lsl #12
 1a0:	01330000 	teqeq	r3, r0
 1a4:	01010000 	mrseq	r0, (UNDEF: 1)
 1a8:	380c0550 	stmdacc	ip, {r4, r6, r8, sl}
 1ac:	00202000 	eoreq	r2, r0, r0
 1b0:	00d90700 	sbcseq	r0, r9, r0, lsl #14
 1b4:	2c860000 	stccs	0, cr0, [r6], {0}
 1b8:	10000001 	andne	r0, r0, r1
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00021d9c 	muleq	r2, ip, sp
 1c4:	69700400 	ldmdbvs	r0!, {sl}^
 1c8:	1e86006e 	cdpne	0, 8, cr0, cr6, cr14, {3}
 1cc:	0000002d 	andeq	r0, r0, sp, lsr #32
 1d0:	0000006a 	andeq	r0, r0, sl, rrx
 1d4:	00000066 	andeq	r0, r0, r6, rrx
 1d8:	74696209 	strbtvc	r6, [r9], #-521	@ 0xfffffdf7
 1dc:	00658a00 	rsbeq	r8, r5, r0, lsl #20
 1e0:	d40a0000 	strle	r0, [sl], #-0
 1e4:	8b000000 	blhi	1ec <.debug_info+0x1ec>
 1e8:	00000065 	andeq	r0, r0, r5, rrx
 1ec:	0001b30a 	andeq	fp, r1, sl, lsl #6
 1f0:	00658c00 	rsbeq	r8, r5, r0, lsl #24
 1f4:	63090000 	tstvs	r9, #0
 1f8:	94007275 	strls	r7, [r0], #-629	@ 0xfffffd8b
 1fc:	00000065 	andeq	r0, r0, r5, rrx
 200:	00013806 	andeq	r3, r1, r6, lsl #16
 204:	00036000 	andeq	r6, r3, r0
 208:	50010100 	andpl	r0, r1, r0, lsl #2
 20c:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 210:	2da82600 	stccs	6, cr2, [r8]
 214:	010100a8 	smlatbeq	r1, r8, r0, r0
 218:	00300151 	eorseq	r0, r0, r1, asr r1
 21c:	00140700 	andseq	r0, r4, r0, lsl #14
 220:	107a0000 	rsbsne	r0, sl, r0
 224:	1c000001 	stcne	0, cr0, [r0], {1}
 228:	01000000 	mrseq	r0, (UNDEF: 0)
 22c:	00027a9c 	muleq	r2, ip, sl
 230:	69700400 	ldmdbvs	r0!, {sl}^
 234:	1a7a006e 	bne	1e803f4 <gpio_read+0x1e802b8>
 238:	0000002d 	andeq	r0, r0, sp, lsr #32
 23c:	0000008a 	andeq	r0, r0, sl, lsl #1
 240:	00000082 	andeq	r0, r0, r2, lsl #1
 244:	7a007604 	bvc	1da5c <gpio_read+0x1d920>
 248:	00002d28 	andeq	r2, r0, r8, lsr #26
 24c:	0000c100 	andeq	ip, r0, r0, lsl #2
 250:	0000b900 	andeq	fp, r0, r0, lsl #18
 254:	01200800 			@ <UNDEFINED> instruction: 0x01200800
 258:	02ed0000 	rsceq	r0, sp, #0
 25c:	02700000 	rsbseq	r0, r0, #0
 260:	01010000 	mrseq	r0, (UNDEF: 1)
 264:	03a30950 			@ <UNDEFINED> instruction: 0x03a30950
 268:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 26c:	0000a82d 	andeq	sl, r0, sp, lsr #16
 270:	00012815 	andeq	r2, r1, r5, lsl r8
 274:	00027a00 	andeq	r7, r2, r0, lsl #20
 278:	e8070000 	stmda	r7, {}	@ <UNPREDICTABLE>
 27c:	6d000000 	stcvs	0, cr0, [r0, #-0]
 280:	000000c4 	andeq	r0, r0, r4, asr #1
 284:	0000004c 	andeq	r0, r0, ip, asr #32
 288:	02ed9c01 	rsceq	r9, sp, #256	@ 0x100
 28c:	70040000 	andvc	r0, r4, r0
 290:	6d006e69 	stcvs	14, cr6, [r0, #-420]	@ 0xfffffe5c
 294:	00002d1c 	andeq	r2, r0, ip, lsl sp
 298:	0000fa00 	andeq	pc, r0, r0, lsl #20
 29c:	0000f000 	andeq	pc, r0, r0
 2a0:	00ec0800 	rsceq	r0, ip, r0, lsl #16
 2a4:	011c0000 	tsteq	ip, r0
 2a8:	02c70000 	sbceq	r0, r7, #0
 2ac:	01010000 	mrseq	r0, (UNDEF: 1)
 2b0:	280c0550 	stmdacs	ip, {r4, r6, r8, sl}
 2b4:	01202000 			@ <UNDEFINED> instruction: 0x01202000
 2b8:	310b5101 	tstcc	fp, r1, lsl #2
 2bc:	00a503a3 	adceq	r0, r5, r3, lsr #7
 2c0:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 2c4:	06002400 	streq	r2, [r0], -r0, lsl #8
 2c8:	00000104 	andeq	r0, r0, r4, lsl #2
 2cc:	0000011c 	andeq	r0, r0, ip, lsl r1
 2d0:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 2d4:	20002c0c 	andcs	r2, r0, ip, lsl #24
 2d8:	51010120 	tstpl	r1, r0, lsr #2
 2dc:	03a3310e 			@ <UNDEFINED> instruction: 0x03a3310e
 2e0:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 2e4:	0800a82d 	stmdaeq	r0, {r0, r2, r3, r5, fp, sp, pc}
 2e8:	00241c20 	eoreq	r1, r4, r0, lsr #24
 2ec:	02d70700 	sbcseq	r0, r7, #0, 14
 2f0:	785e0000 	ldmdavc	lr, {}^	@ <UNPREDICTABLE>
 2f4:	4c000000 	stcmi	0, cr0, [r0], {-0}
 2f8:	01000000 	mrseq	r0, (UNDEF: 0)
 2fc:	0003609c 	muleq	r3, ip, r0
 300:	69700400 	ldmdbvs	r0!, {sl}^
 304:	1b5e006e 	blne	17804c4 <gpio_read+0x1780388>
 308:	0000002d 	andeq	r0, r0, sp, lsr #32
 30c:	0000013c 	andeq	r0, r0, ip, lsr r1
 310:	00000132 	andeq	r0, r0, r2, lsr r1
 314:	0000a008 	andeq	sl, r0, r8
 318:	00011c00 	andeq	r1, r1, r0, lsl #24
 31c:	00033a00 	andeq	r3, r3, r0, lsl #20
 320:	50010100 	andpl	r0, r1, r0, lsl #2
 324:	001c0c05 	andseq	r0, ip, r5, lsl #24
 328:	01012020 	tsteq	r1, r0, lsr #32
 32c:	a3310b51 	teqge	r1, #82944	@ 0x14400
 330:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 334:	00a82da8 	adceq	r2, r8, r8, lsr #27
 338:	b8060024 	stmdalt	r6, {r2, r5}
 33c:	1c000000 	stcne	0, cr0, [r0], {-0}
 340:	01000001 	tsteq	r0, r1
 344:	0c055001 	stceq	0, cr5, [r5], {1}
 348:	20200020 	eorcs	r0, r0, r0, lsr #32
 34c:	0e510101 	cdpeq	1, 5, cr0, cr1, cr1, {0}
 350:	a503a331 	strge	sl, [r3, #-817]	@ 0xfffffccf
 354:	2da82600 	stccs	6, cr2, [r8]
 358:	200800a8 	andcs	r0, r8, r8, lsr #1
 35c:	0000241c 	andeq	r2, r0, ip, lsl r4
 360:	0002bc07 	andeq	fp, r2, r7, lsl #24
 364:	00004300 	andeq	r4, r0, r0, lsl #6
 368:	00680000 	rsbeq	r0, r8, r0
 36c:	9c010000 	stcls	0, cr0, [r1], {-0}
 370:	00000408 	andeq	r0, r0, r8, lsl #8
 374:	6e697004 	cdpvs	0, 6, cr7, cr9, cr4, {0}
 378:	2d214300 	stccs	3, cr4, [r1, #-0]
 37c:	77000000 	strvc	r0, [r0, -r0]
 380:	73000001 	tstvc	r0, #1
 384:	16000001 	strne	r0, [r0], -r1
 388:	000002ce 	andeq	r0, r0, lr, asr #5
 38c:	bd324301 	ldclt	3, cr4, [r2, #-4]!
 390:	8f000000 	svchi	0x00000000
 394:	8b000001 	blhi	3a0 <.debug_info+0x3a0>
 398:	0c000001 	stceq	0, cr0, [r0], {1}
 39c:	00746962 	rsbseq	r6, r4, r2, ror #18
 3a0:	0000654b 	andeq	r6, r0, fp, asr #10
 3a4:	0001a700 	andeq	sl, r1, r0, lsl #14
 3a8:	0001a300 	andeq	sl, r1, r0, lsl #6
 3ac:	00d40f00 	sbcseq	r0, r4, r0, lsl #30
 3b0:	654c0000 	strbvs	r0, [ip, #-0]
 3b4:	bf000000 	svclt	0x00000000
 3b8:	bb000001 	bllt	3c4 <.debug_info+0x3c4>
 3bc:	0f000001 	svceq	0x00000001
 3c0:	000001b3 			@ <UNDEFINED> instruction: 0x000001b3
 3c4:	0000654d 	andeq	r6, r0, sp, asr #10
 3c8:	0001d300 	andeq	sp, r1, r0, lsl #6
 3cc:	0001cf00 	andeq	ip, r1, r0, lsl #30
 3d0:	75630c00 	strbvc	r0, [r3, #-3072]!	@ 0xfffff400
 3d4:	65560072 	ldrbvs	r0, [r6, #-114]	@ 0xffffff8e
 3d8:	e7000000 	str	r0, [r0, -r0]
 3dc:	df000001 	svcle	0x00000001
 3e0:	08000001 	stmdaeq	r0, {r0}
 3e4:	00000050 	andeq	r0, r0, r0, asr r0
 3e8:	00000133 	andeq	r0, r0, r3, lsr r1
 3ec:	000003f7 	strdeq	r0, [r0], -r7
 3f0:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 3f4:	06000075 			@ <UNDEFINED> instruction: 0x06000075
 3f8:	00000060 	andeq	r0, r0, r0, rrx
 3fc:	0000011c 	andeq	r0, r0, ip, lsl r1
 400:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 404:	00000075 	andeq	r0, r0, r5, ror r0
 408:	0000f507 	andeq	pc, r0, r7, lsl #10
 40c:	00682800 	rsbeq	r2, r8, r0, lsl #16
 410:	00100000 	andseq	r0, r0, r0
 414:	9c010000 	stcls	0, cr0, [r1], {-0}
 418:	00000474 	andeq	r0, r0, r4, ror r4
 41c:	6e697004 	cdpvs	0, 6, cr7, cr9, cr4, {0}
 420:	2d1f2800 	ldccs	8, cr2, [pc, #-0]	@ 428 <.debug_info+0x428>
 424:	05000000 	streq	r0, [r0, #-0]
 428:	01000002 	tsteq	r0, r2
 42c:	09000002 	stmdbeq	r0, {r1}
 430:	00746962 	rsbseq	r6, r4, r2, ror #18
 434:	00006531 	andeq	r6, r0, r1, lsr r5
 438:	00d40a00 	sbcseq	r0, r4, r0, lsl #20
 43c:	65320000 	ldrvs	r0, [r2, #-0]!
 440:	0a000000 	beq	448 <.debug_info+0x448>
 444:	000001b3 			@ <UNDEFINED> instruction: 0x000001b3
 448:	00006533 	andeq	r6, r0, r3, lsr r5
 44c:	75630900 	strbvc	r0, [r3, #-2304]!	@ 0xfffff700
 450:	653c0072 	ldrvs	r0, [ip, #-114]!	@ 0xffffff8e
 454:	06000000 	streq	r0, [r0], -r0
 458:	00000074 	andeq	r0, r0, r4, ror r0
 45c:	00000360 	andeq	r0, r0, r0, ror #6
 460:	09500101 	ldmdbeq	r0, {r0, r8}^
 464:	00a503a3 	adceq	r0, r5, r3, lsr #7
 468:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 46c:	51010100 	mrspl	r0, (UNDEF: 17)
 470:	00003101 	andeq	r3, r0, r1, lsl #2
 474:	00003a17 	andeq	r3, r0, r7, lsl sl
 478:	1cd70400 	ldclne	4, cr0, [r7], {0}
 47c:	00000065 	andeq	r0, r0, r5, rrx
 480:	00781803 	rsbseq	r1, r8, r3, lsl #16
 484:	652fd704 	strvs	sp, [pc, #-1796]!	@ fffffd88 <gpio_read+0xfffffc4c>
 488:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <gpio_read+0xf82b04>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	03002803 	tsteq	r0, #196608	@ 0x30000
  18:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  1c:	00050400 	andeq	r0, r5, r0, lsl #8
  20:	213a0803 	teqcs	sl, r3, lsl #16
  24:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  28:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  2c:	1742b717 	smlaldne	fp, r2, r7, r7
  30:	28050000 	stmdacs	r5, {}	@ <UNPREDICTABLE>
  34:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  38:	06000006 	streq	r0, [r0], -r6
  3c:	017d0148 	cmneq	sp, r8, asr #2
  40:	0000137f 	andeq	r1, r0, pc, ror r3
  44:	3f012e07 	svccc	0x00012e07
  48:	3a0e0319 	bcc	380cb4 <gpio_read+0x380b78>
  4c:	0b3b0121 	bleq	ec04d8 <gpio_read+0xec039c>
  50:	27062139 	smladxcs	r6, r9, r1, r2
  54:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
  58:	7a184006 	bvc	610078 <gpio_read+0x60ff3c>
  5c:	00130119 	andseq	r0, r3, r9, lsl r1
  60:	01480800 	cmpeq	r8, r0, lsl #16
  64:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03003409 	tsteq	r0, #150994944	@ 0x9000000
  70:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  74:	21390b3b 	teqcs	r9, fp, lsr fp
  78:	0013490e 	andseq	r4, r3, lr, lsl #18
  7c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  80:	213a0e03 	teqcs	sl, r3, lsl #28
  84:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  88:	13490e21 	cmpne	r9, #528	@ 0x210
  8c:	050b0000 	streq	r0, [fp, #-0]
  90:	00134900 	andseq	r4, r3, r0, lsl #18
  94:	00340c00 	eorseq	r0, r4, r0, lsl #24
  98:	213a0803 	teqcs	sl, r3, lsl #16
  9c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  a0:	13490e21 	cmpne	r9, #528	@ 0x210
  a4:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  a8:	0d000017 	stceq	0, cr0, [r0, #-92]	@ 0xffffffa4
  ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  b0:	0b3b0b3a 	bleq	ec2da0 <gpio_read+0xec2c64>
  b4:	13490b39 	cmpne	r9, #58368	@ 0xe400
  b8:	040e0000 	streq	r0, [lr], #-0
  bc:	07213e01 	streq	r3, [r1, -r1, lsl #28]!
  c0:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  c4:	0b3b0b3a 	bleq	ec2db4 <gpio_read+0xec2c78>
  c8:	13010b39 	tstne	r1, #58368	@ 0xe400
  cc:	340f0000 	strcc	r0, [pc], #-0	@ d4 <.debug_abbrev+0xd4>
  d0:	3a0e0300 	bcc	380cd8 <gpio_read+0x380b9c>
  d4:	0b3b0121 	bleq	ec0560 <gpio_read+0xec0424>
  d8:	490e2139 	stmdbmi	lr, {r0, r3, r4, r5, r8, sp}
  dc:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	25011110 	strcs	r1, [r1, #-272]	@ 0xfffffef0
  e8:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
  ec:	110e1b0e 	tstne	lr, lr, lsl #22
  f0:	10061201 	andne	r1, r6, r1, lsl #4
  f4:	11000017 	tstne	r0, r7, lsl r0
  f8:	0b0b0024 	bleq	2c0190 <gpio_read+0x2c0054>
  fc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 100:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 104:	03193f01 	tsteq	r9, #1, 30
 108:	3b0b3a0e 	blcc	2ce948 <gpio_read+0x2ce80c>
 10c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 110:	01193c19 	tsteq	r9, r9, lsl ip
 114:	13000013 	tstne	r0, #19
 118:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
 11c:	0b3a0e03 	bleq	e83930 <gpio_read+0xe837f4>
 120:	0b390b3b 	bleq	e42e14 <gpio_read+0xe42cd8>
 124:	13491927 	cmpne	r9, #638976	@ 0x9c000
 128:	1301193c 	tstne	r1, #60, 18	@ 0xf0000
 12c:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 130:	03193f01 	tsteq	r9, #1, 30
 134:	3b0b3a0e 	blcc	2ce974 <gpio_read+0x2ce838>
 138:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 13c:	11134919 	tstne	r3, r9, lsl r9
 140:	40061201 	andmi	r1, r6, r1, lsl #4
 144:	01197a18 	tsteq	r9, r8, lsl sl
 148:	15000013 	strne	r0, [r0, #-19]	@ 0xffffffed
 14c:	017d0048 	cmneq	sp, r8, asr #32
 150:	0000137f 	andeq	r1, r0, pc, ror r3
 154:	03000516 	tsteq	r0, #92274688	@ 0x5800000
 158:	3b0b3a0e 	blcc	2ce998 <gpio_read+0x2ce85c>
 15c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 160:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 164:	00001742 	andeq	r1, r0, r2, asr #14
 168:	03012e17 	tsteq	r1, #368	@ 0x170
 16c:	3b0b3a0e 	blcc	2ce9ac <gpio_read+0x2ce870>
 170:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 174:	20134919 	andscs	r4, r3, r9, lsl r9
 178:	1800000b 	stmdane	r0, {r0, r1, r3}
 17c:	08030005 	stmdaeq	r3, {r0, r2}
 180:	0b3b0b3a 	bleq	ec2e70 <gpio_read+0xec2d34>
 184:	13490b39 	cmpne	r9, #58368	@ 0xe400
 188:	Address 0x188 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000215 	andeq	r0, r0, r5, lsl r2
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	d002bc04 	andle	fp, r2, r4, lsl #24
  18:	04500102 	ldrbeq	r0, [r0], #-258	@ 0xfffffefe
  1c:	02e402d0 	rsceq	r0, r4, #208, 4
  20:	e4045401 	str	r5, [r4], #-1025	@ 0xfffffbff
  24:	0102e802 	tsteq	r2, r2, lsl #16
  28:	02e80450 	rsceq	r0, r8, #80, 8	@ 0x50000000
  2c:	540102fc 	strpl	r0, [r1], #-764	@ 0xfffffd04
  30:	00000100 	andeq	r0, r0, r0, lsl #2
  34:	00000101 	andeq	r0, r0, r1, lsl #2
  38:	04000000 	streq	r0, [r0], #-0
  3c:	02d402c4 	sbcseq	r0, r4, #196, 4	@ 0x4000000c
  40:	049f3002 	ldreq	r3, [pc], #2	@ 48 <.debug_loclists+0x48>
  44:	02dc02d4 	sbcseq	r0, ip, #212, 4	@ 0x4000000d
  48:	dc045001 	stcle	0, cr5, [r4], {1}
  4c:	0602e002 	streq	lr, [r2], -r2
  50:	00740070 	rsbseq	r0, r4, r0, ror r0
  54:	e0049f25 	and	r9, r4, r5, lsr #30
  58:	0102e402 	tsteq	r2, r2, lsl #8
  5c:	02e40450 	rsceq	r0, r4, #80, 8	@ 0x50000000
  60:	300202fc 	strdcc	r0, [r2], -ip
  64:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  68:	ac040000 	stcge	0, cr0, [r4], {-0}
  6c:	0102b702 	tsteq	r2, r2, lsl #14
  70:	02b70450 	adcseq	r0, r7, #80, 8	@ 0x50000000
  74:	a30a02bc 	tstge	sl, #188, 4	@ 0xc000000b
  78:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  7c:	00a82da8 	adceq	r2, r8, r8, lsr #27
  80:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  84:	00000000 	andeq	r0, r0, r0
  88:	90040000 	andls	r0, r4, r0
  8c:	01029f02 	tsteq	r2, r2, lsl #30
  90:	029f0450 	addseq	r0, pc, #80, 8	@ 0x50000000
  94:	a30a02a4 	tstge	sl, #164, 4	@ 0x4000000a
  98:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  9c:	00a82da8 	adceq	r2, r8, r8, lsr #27
  a0:	02a4049f 	adceq	r0, r4, #-1627389952	@ 0x9f000000
  a4:	500102a7 	andpl	r0, r1, r7, lsr #5
  a8:	ac02a704 	stcge	7, cr10, [r2], {4}
  ac:	03a30a02 			@ <UNDEFINED> instruction: 0x03a30a02
  b0:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  b4:	9f00a82d 	svcls	0x0000a82d
	...
  c0:	02900400 	addseq	r0, r0, #0, 8
  c4:	5101029f 			@ <UNDEFINED> instruction: 0x5101029f
  c8:	a4029f04 	strge	r9, [r2], #-3844	@ 0xfffff0fc
  cc:	03a30a02 			@ <UNDEFINED> instruction: 0x03a30a02
  d0:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
  d4:	9f00a82d 	svcls	0x0000a82d
  d8:	a702a404 	strge	sl, [r2, -r4, lsl #8]
  dc:	04510102 	ldrbeq	r0, [r1], #-258	@ 0xfffffefe
  e0:	02ac02a7 	adceq	r0, ip, #1879048202	@ 0x7000000a
  e4:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  e8:	2da82601 	stccs	6, cr2, [r8, #4]!
  ec:	009f00a8 	addseq	r0, pc, r8, lsr #1
	...
  f8:	c4040000 	strgt	r0, [r4], #-0
  fc:	0101e801 	tsteq	r1, r1, lsl #16
 100:	01e80450 	mvneq	r0, r0, asr r4
 104:	a30a01f0 	tstge	sl, #240, 2	@ 0x3c
 108:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 10c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 110:	01f0049f 			@ <UNDEFINED> instruction: 0x01f0049f
 114:	500101f4 	strdpl	r0, [r1], -r4
 118:	8001f404 	andhi	pc, r1, r4, lsl #8
 11c:	20700302 	rsbscs	r0, r0, r2, lsl #6
 120:	0280049f 	addeq	r0, r0, #-1627389952	@ 0x9f000000
 124:	a30a0290 	tstge	sl, #144, 4
 128:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 12c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 130:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 13c:	019c7804 	orrseq	r7, ip, r4, lsl #16
 140:	9c045001 	stcls	0, cr5, [r4], {1}
 144:	0a01a401 	beq	69150 <gpio_read+0x69014>
 148:	00a503a3 	adceq	r0, r5, r3, lsr #7
 14c:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 150:	a4049f00 	strge	r9, [r4], #-3840	@ 0xfffff100
 154:	0101a801 	tsteq	r1, r1, lsl #16
 158:	01a80450 			@ <UNDEFINED> instruction: 0x01a80450
 15c:	700301b4 			@ <UNDEFINED> instruction: 0x700301b4
 160:	b4049f20 	strlt	r9, [r4], #-3872	@ 0xfffff0e0
 164:	0a01c401 	beq	71170 <gpio_read+0x71034>
 168:	00a503a3 	adceq	r0, r5, r3, lsr #7
 16c:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 170:	00009f00 	andeq	r9, r0, r0, lsl #30
 174:	04000000 	streq	r0, [r0], #-0
 178:	50013800 	andpl	r3, r1, r0, lsl #16
 17c:	0a683804 	beq	1a0e194 <gpio_read+0x1a0e058>
 180:	00a503a3 	adceq	r0, r5, r3, lsr #7
 184:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 188:	00009f00 	andeq	r9, r0, r0, lsl #30
 18c:	04000000 	streq	r0, [r0], #-0
 190:	51014f00 	tstpl	r1, r0, lsl #30
 194:	0a684f04 	beq	1a13dac <gpio_read+0x1a13c70>
 198:	01a503a3 			@ <UNDEFINED> instruction: 0x01a503a3
 19c:	a834a826 	ldmdage	r4!, {r1, r2, r5, fp, sp, pc}
 1a0:	01009f00 	tsteq	r0, r0, lsl #30
 1a4:	04000000 	streq	r0, [r0], #-0
 1a8:	a30a4018 	tstge	sl, #24
 1ac:	2601a503 	strcs	sl, [r1], -r3, lsl #10
 1b0:	00a82da8 	adceq	r2, r8, r8, lsr #27
 1b4:	6840049f 	stmdavs	r0, {r0, r1, r2, r3, r4, r7, sl}^
 1b8:	02005401 	andeq	r5, r0, #16777216	@ 0x1000000
 1bc:	04000000 	streq	r0, [r0], #-0
 1c0:	0c063018 	stceq	0, cr3, [r6], {24}
 1c4:	20200000 	eorcs	r0, r0, r0
 1c8:	6830049f 	ldmdavs	r0!, {r0, r1, r2, r3, r4, r7, sl}
 1cc:	03005501 	tsteq	r0, #4194304	@ 0x400000
 1d0:	04000000 	streq	r0, [r0], #-0
 1d4:	37024818 	smladcc	r2, r8, r8, r4
 1d8:	6848049f 	stmdavs	r8, {r0, r1, r2, r3, r4, r7, sl}^
 1dc:	00005601 	andeq	r5, r0, r1, lsl #12
 1e0:	01010000 	mrseq	r0, (UNDEF: 1)
 1e4:	04000000 	streq	r0, [r0], #-0
 1e8:	50015450 	andpl	r5, r1, r0, asr r4
 1ec:	01545404 	cmpeq	r4, r4, lsl #8
 1f0:	58540451 	ldmdapl	r4, {r0, r4, r6, sl}^
 1f4:	71007406 	tstvc	r0, r6, lsl #8
 1f8:	049f2100 	ldreq	r2, [pc], #256	@ 200 <.debug_loclists+0x200>
 1fc:	51015f58 	tstpl	r1, r8, asr pc
 200:	00000000 	andeq	r0, r0, r0
 204:	73680400 	cmnvc	r8, #0, 8
 208:	73045001 	tstvc	r4, #1
 20c:	03a30a78 			@ <UNDEFINED> instruction: 0x03a30a78
 210:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 214:	9f00a82d 	svcls	0x0000a82d
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000017c 	andeq	r0, r0, ip, ror r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000216 	andeq	r0, r0, r6, lsl r2
   4:	00dd0003 	sbcseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	tstvc	r1, #0
  1c:	2f006372 	svccs	0x00006372
  20:	6c707041 	ldclvs	0, cr7, [r0], #-260	@ 0xfffffefc
  24:	74616369 	strbtvc	r6, [r1], #-873	@ 0xfffffc97
  28:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
  2c:	6d72412f 	ldclvs	1, cr4, [r2, #-188]!	@ 0xffffff44
  30:	54554e47 	ldrbpl	r4, [r5], #-3655	@ 0xfffff1b9
  34:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  38:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
  44:	612f316c 			@ <UNDEFINED> instruction: 0x612f316c
  48:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  4c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  50:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  54:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  58:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  5c:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  60:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  64:	61652d65 	cmnvs	r5, r5, ror #26
  68:	312f6962 			@ <UNDEFINED> instruction: 0x312f6962
  6c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  70:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  74:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  78:	552f0065 	strpl	r0, [pc, #-101]!	@ 1b <.debug_line+0x1b>
  7c:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
  80:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
  84:	76616862 	strbtvc	r6, [r1], -r2, ror #16
  88:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
  8c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  90:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
  94:	646f6373 	strbtvs	r6, [pc], #-883	@ 9c <.debug_line+0x9c>
  98:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
  9c:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
  a0:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
  a4:	30343173 	eorscc	r3, r4, r3, ror r1
  a8:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  ac:	2f697062 	svccs	0x00697062
  b0:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  b4:	00656475 	rsbeq	r6, r5, r5, ror r4
  b8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  bc:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  c0:	73000001 	tstvc	r0, #1
  c4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  c8:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  cc:	00682e63 	rsbeq	r2, r8, r3, ror #28
  d0:	67000002 	strvs	r0, [r0, -r2]
  d4:	2e6f6970 			@ <UNDEFINED> instruction: 0x2e6f6970
  d8:	00030068 	andeq	r0, r3, r8, rrx
  dc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  e0:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
  e4:	05000000 	streq	r0, [r0, #-0]
  e8:	0205003c 	andeq	r0, r5, #60	@ 0x3c
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0100c203 	tsteq	r0, r3, lsl #4
  f4:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
  f8:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
  fc:	05680605 	strbeq	r0, [r8, #-1541]!	@ 0xfffff9fb
 100:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 104:	0505473c 	streq	r4, [r5, #-1852]	@ 0xfffff8c4
 108:	13133606 	tstne	r3, #6291456	@ 0x600000
 10c:	06250515 			@ <UNDEFINED> instruction: 0x06250515
 110:	661e0501 	ldrvs	r0, [lr], -r1, lsl #10
 114:	052e0a05 	streq	r0, [lr, #-2565]!	@ 0xfffff5fb
 118:	054c0605 	strbeq	r0, [ip, #-1541]	@ 0xfffff9fb
 11c:	05010616 	streq	r0, [r1, #-1558]	@ 0xfffff9ea
 120:	09054a0f 	stmdbeq	r5, {r0, r1, r2, r3, r9, fp, lr}
 124:	0605052e 	streq	r0, [r5], -lr, lsr #10
 128:	060a052f 	streq	r0, [sl], -pc, lsr #10
 12c:	06050501 	streq	r0, [r5], -r1, lsl #10
 130:	0614054d 	ldreq	r0, [r4], -sp, asr #10
 134:	06050501 	streq	r0, [r5], -r1, lsl #10
 138:	0609054b 	streq	r0, [r9], -fp, asr #10
 13c:	06050501 	streq	r0, [r5], -r1, lsl #10
 140:	2e06142f 	cdpcs	4, 0, cr1, cr6, cr15, {1}
 144:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 148:	4d030624 	stcmi	6, cr0, [r3, #-144]	@ 0xffffff70
 14c:	0501064a 	streq	r0, [r1, #-1610]	@ 0xfffff9b6
 150:	4b2f0605 	blmi	bc196c <gpio_read+0xbc1830>
 154:	03060105 	tsteq	r6, #1073741825	@ 0x40000001
 158:	20050117 	andcs	r0, r5, r7, lsl r1
 15c:	2e1d0306 	cdpcs	3, 1, cr0, cr13, cr6, {0}
 160:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 164:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 168:	05056520 	streq	r6, [r5, #-1312]	@ 0xfffffae0
 16c:	08053506 	stmdaeq	r5, {r1, r2, r8, sl, ip, sp}
 170:	09050106 	stmdbeq	r5, {r1, r2, r8}
 174:	66064b06 	strvs	r4, [r6], -r6, lsl #22
 178:	34054c06 	strcc	r4, [r5], #-3078	@ 0xfffff3fa
 17c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 180:	0105662e 	tsteq	r5, lr, lsr #12
 184:	06210530 			@ <UNDEFINED> instruction: 0x06210530
 188:	13050569 	tstne	r5, #440401920	@ 0x1a400000
 18c:	01060805 	tsteq	r6, r5, lsl #16
 190:	05652105 	strbeq	r2, [r5, #-261]!	@ 0xfffffefb
 194:	05330605 	ldreq	r0, [r3, #-1541]!	@ 0xfffff9fb
 198:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 19c:	064b0609 	strbeq	r0, [fp], -r9, lsl #12
 1a0:	054c0666 	strbeq	r0, [ip, #-1638]	@ 0xfffff99a
 1a4:	05010634 	streq	r0, [r1, #-1588]	@ 0xfffff9cc
 1a8:	05662e09 	strbeq	r2, [r6, #-3593]!	@ 0xfffff1f7
 1ac:	2b053001 	blcs	14c1b8 <gpio_read+0x14c07c>
 1b0:	01066906 	tsteq	r6, r6, lsl #18
 1b4:	2f060505 	svccs	0x00060505
 1b8:	01060805 	tsteq	r6, r5, lsl #16
 1bc:	4b060905 	blmi	1825d8 <gpio_read+0x18249c>
 1c0:	30062e06 	andcc	r2, r6, r6, lsl #28
 1c4:	2f060105 	svccs	0x00060105
 1c8:	35062305 	strcc	r2, [r6, #-773]	@ 0xfffffcfb
 1cc:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 1d0:	054b2f06 	strbeq	r2, [fp, #-3846]	@ 0xfffff0fa
 1d4:	10030601 	andne	r0, r3, r1, lsl #12
 1d8:	061d0501 	ldreq	r0, [sp], -r1, lsl #10
 1dc:	05010631 	streq	r0, [r1, #-1585]	@ 0xfffff9cf
 1e0:	144e0605 	strbne	r0, [lr], #-1541	@ 0xfffff9fb
 1e4:	01060805 	tsteq	r6, r5, lsl #16
 1e8:	4b060905 	blmi	182604 <gpio_read+0x1824c8>
 1ec:	01060d05 	tsteq	r6, r5, lsl #26
 1f0:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1f4:	06070533 			@ <UNDEFINED> instruction: 0x06070533
 1f8:	06050501 	streq	r0, [r5], -r1, lsl #10
 1fc:	0105144b 	tsteq	r5, fp, asr #8
 200:	052e1306 	streq	r1, [lr, #-774]!	@ 0xfffffcfa
 204:	79030609 	stmdbvc	r3, {r0, r3, r9, sl}
 208:	060d052e 	streq	r0, [sp], -lr, lsr #10
 20c:	06090501 	streq	r0, [r9], -r1, lsl #10
 210:	060d052f 	streq	r0, [sp], -pc, lsr #10
 214:	000a0201 	andeq	r0, sl, r1, lsl #4
 218:	Address 0x218 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	@ 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	@ 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	67006574 	smlsdxvs	r0, r4, r5, r6
  20:	5f6f6970 	svcpl	0x006f6970
  24:	306e6566 	rsbcc	r6, lr, r6, ror #10
  28:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  2c:	55465f4f 	strbpl	r5, [r6, #-3919]	@ 0xfffff0b1
  30:	4f5f434e 	svcmi	0x005f434e
  34:	55505455 	ldrbpl	r5, [r0, #-1109]	@ 0xfffffbab
  38:	45440054 	strbmi	r0, [r4, #-84]	@ 0xffffffac
  3c:	41565f56 	cmpmi	r6, r6, asr pc
  40:	0032334c 	eorseq	r3, r2, ip, asr #6
  44:	4f495047 	svcmi	0x00495047
  48:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  4c:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  50:	50003454 	andpl	r3, r0, r4, asr r4
  54:	32335455 	eorscc	r5, r3, #1426063360	@ 0x55000000
  58:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  5c:	65725f6f 	ldrbvs	r5, [r2, #-3951]!	@ 0xfffff091
  60:	47006461 	strmi	r6, [r0, -r1, ror #8]
  64:	32335445 	eorscc	r5, r3, #1157627904	@ 0x45000000
  68:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  6c:	55465f4f 	strbpl	r5, [r6, #-3919]	@ 0xfffff0b1
  70:	415f434e 	cmpmi	pc, lr, asr #6
  74:	0030544c 	eorseq	r5, r0, ip, asr #8
  78:	4f495047 	svcmi	0x00495047
  7c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  80:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  84:	47003154 	smlsdmi	r0, r4, r1, r3
  88:	5f4f4950 	svcpl	0x004f4950
  8c:	434e5546 	cmpmi	lr, #293601280	@ 0x11800000
  90:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
  94:	50470032 	subpl	r0, r7, r2, lsr r0
  98:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  9c:	5f434e55 	svcpl	0x00434e55
  a0:	33544c41 	cmpcc	r4, #16640	@ 0x4100
  a4:	736e7500 	cmnvc	lr, #0, 10
  a8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  ac:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  b0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  b4:	5f4f4950 	svcpl	0x004f4950
  b8:	434e5546 	cmpmi	lr, #293601280	@ 0x11800000
  bc:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
  c0:	6f6c0035 	svcvs	0x006c0035
  c4:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  c8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	72646461 	rsbvc	r6, r4, #1627389952	@ 0x61000000
  d8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  dc:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
  e0:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  e4:	00747570 	rsbseq	r7, r4, r0, ror r5
  e8:	6f697067 	svcvs	0x00697067
  ec:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
  f0:	66666f5f 	uqsaxvs	r6, r6, pc	@ <UNPREDICTABLE>
  f4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  f8:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
  fc:	756f5f74 	strbvc	r5, [pc, #-3956]!	@ fffff190 <gpio_read+0xfffff054>
 100:	74757074 	ldrbtvc	r7, [r5], #-116	@ 0xffffff8c
 104:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 108:	73665f4f 	cmnvc	r6, #316	@ 0x13c
 10c:	00306c65 	eorseq	r6, r0, r5, ror #24
 110:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 114:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 118:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 11c:	442f7661 	strtmi	r7, [pc], #-1633	@ 124 <.debug_str+0x124>
 120:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 124:	73746e65 	cmnvc	r4, #1616	@ 0x650
 128:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 12c:	5f65646f 	svcpl	0x0065646f
 130:	6a6f7270 	bvs	1bdcaf8 <gpio_read+0x1bdc9bc>
 134:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 138:	3173632f 	cmncc	r3, pc, lsr #6
 13c:	2f653034 	svccs	0x00653034
 140:	7062696c 	rsbvc	r6, r2, ip, ror #18
 144:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 148:	2074726f 	rsbscs	r7, r4, pc, ror #4
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	6f697067 	svcvs	0x00697067
 154:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 158:	00745f63 	rsbseq	r5, r4, r3, ror #30
 15c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 160:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 164:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 168:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 16c:	73665f4f 	cmnvc	r6, #316	@ 0x13c
 170:	6f5f6c65 	svcvs	0x005f6c65
 174:	65736666 	ldrbvs	r6, [r3, #-1638]!	@ 0xfffff99a
 178:	6f6c0074 	svcvs	0x006c0074
 17c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 188:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 18c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 190:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 194:	656c5f6f 	strbvs	r5, [ip, #-3951]!	@ 0xfffff091
 198:	67003076 	smlsdxvs	r0, r6, r0, r3
 19c:	5f6f6970 	svcpl	0x006f6970
 1a0:	306e6572 	rsbcc	r6, lr, r2, ror r5
 1a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1a8:	6f6c2067 	svcvs	0x006c2067
 1ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1b0:	6d00746e 	stcvs	4, cr7, [r0, #-440]	@ 0xfffffe48
 1b4:	006b7361 	rsbeq	r7, fp, r1, ror #6
 1b8:	4f495047 	svcmi	0x00495047
 1bc:	5341425f 	cmppl	r1, #-268435451	@ 0xf0000005
 1c0:	4e470045 	cdpmi	0, 4, cr0, cr7, cr5, {2}
 1c4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1c8:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
 1cc:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
 1d0:	32303220 	eorscc	r3, r0, #32, 4
 1d4:	31313134 	teqcc	r1, r4, lsr r1
 1d8:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
 1dc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 1e0:	316d7261 	cmncc	sp, r1, ror #4
 1e4:	6a363731 	bvs	d8deb0 <gpio_read+0xd8dd74>
 1e8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1ec:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 1f0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 1f4:	316d7261 	cmncc	sp, r1, ror #4
 1f8:	6a363731 	bvs	d8dec4 <gpio_read+0xd8dd88>
 1fc:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 200:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 204:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 208:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 20c:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 210:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 214:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 218:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 21c:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 220:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 224:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 228:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 22c:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 230:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 234:	206d7261 	rsbcs	r7, sp, r1, ror #4
 238:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 23c:	613d6863 	teqvs	sp, r3, ror #16
 240:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 244:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 248:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 24c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 250:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 254:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 258:	20393975 	eorscs	r3, r9, r5, ror r9
 25c:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 260:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 264:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 268:	7500676e 	strvc	r6, [r0, #-1902]	@ 0xfffff892
 26c:	33746e69 	cmncc	r4, #1680	@ 0x690
 270:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 274:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 278:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 27c:	61686300 	cmnvs	r8, r0, lsl #6
 280:	72730072 	rsbsvc	r0, r3, #114	@ 0x72
 284:	70672f63 	rsbvc	r2, r7, r3, ror #30
 288:	632e6f69 			@ <UNDEFINED> instruction: 0x632e6f69
 28c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 290:	2064656e 	rsbcs	r6, r4, lr, ror #10
 294:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 298:	6f687300 	svcvs	0x00687300
 29c:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
 2a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 2a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 2a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2ac:	4f495047 	svcmi	0x00495047
 2b0:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2b4:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 2b8:	00545550 	subseq	r5, r4, r0, asr r5
 2bc:	6f697067 	svcvs	0x00697067
 2c0:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
 2c4:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 2c8:	6f697463 	svcvs	0x00697463
 2cc:	7566006e 	strbvc	r0, [r6, #-110]!	@ 0xffffff92
 2d0:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 2d4:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
 2d8:	5f6f6970 	svcpl	0x006f6970
 2dc:	5f746573 	svcpl	0x00746573
 2e0:	Address 0x2e0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000068 	andeq	r0, r0, r8, rrx
  20:	84100e4c 	ldrhi	r0, [r0], #-3660	@ 0xfffff1b4
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000068 	andeq	r0, r0, r8, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000078 	andeq	r0, r0, r8, ror r0
  50:	0000004c 	andeq	r0, r0, ip, asr #32
  54:	84080e48 	strhi	r0, [r8], #-3656	@ 0xfffff1b8
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	000000c4 	andeq	r0, r0, r4, asr #1
  68:	0000004c 	andeq	r0, r0, ip, asr #32
  6c:	84080e48 	strhi	r0, [r8], #-3656	@ 0xfffff1b8
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000110 	andeq	r0, r0, r0, lsl r1
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	0000012c 	andeq	r0, r0, ip, lsr #2
  98:	00000010 	andeq	r0, r0, r0, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000014 	andeq	r0, r0, r4, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000013c 	andeq	r0, r0, ip, lsr r1
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  b8:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd6f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_read+0x462f4>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <OR32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a05000 	mov	r5, r0
   8:	e1a04001 	mov	r4, r1
   c:	ebfffffe 	bl	0 <GET32>
  10:	e1804004 	orr	r4, r0, r4
  14:	e1a01004 	mov	r1, r4
  18:	e1a00005 	mov	r0, r5
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	e1a00004 	mov	r0, r4
  24:	e8bd8070 	pop	{r4, r5, r6, pc}

00000028 <uart_init>:
  28:	e92d4010 	push	{r4, lr}
  2c:	ebfffffe 	bl	0 <dev_barrier>
  30:	e3a01002 	mov	r1, #2
  34:	e3a0000e 	mov	r0, #14
  38:	ebfffffe 	bl	0 <gpio_set_function>
  3c:	e3a01002 	mov	r1, #2
  40:	e3a0000f 	mov	r0, #15
  44:	ebfffffe 	bl	0 <gpio_set_function>
  48:	ebfffffe 	bl	0 <dev_barrier>
  4c:	e3a01001 	mov	r1, #1
  50:	e59f0058 	ldr	r0, [pc, #88]	@ b0 <uart_init+0x88>
  54:	ebffffe9 	bl	0 <OR32>
  58:	ebfffffe 	bl	0 <dev_barrier>
  5c:	e59f4050 	ldr	r4, [pc, #80]	@ b4 <uart_init+0x8c>
  60:	e3a01000 	mov	r1, #0
  64:	e1a00004 	mov	r0, r4
  68:	ebfffffe 	bl	0 <PUT32>
  6c:	e3a01006 	mov	r1, #6
  70:	e59f0040 	ldr	r0, [pc, #64]	@ b8 <uart_init+0x90>
  74:	ebfffffe 	bl	0 <PUT32>
  78:	e3a01003 	mov	r1, #3
  7c:	e59f0038 	ldr	r0, [pc, #56]	@ bc <uart_init+0x94>
  80:	ebfffffe 	bl	0 <PUT32>
  84:	e59f1034 	ldr	r1, [pc, #52]	@ c0 <uart_init+0x98>
  88:	e59f0034 	ldr	r0, [pc, #52]	@ c4 <uart_init+0x9c>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e3a01000 	mov	r1, #0
  94:	e59f002c 	ldr	r0, [pc, #44]	@ c8 <uart_init+0xa0>
  98:	ebfffffe 	bl	0 <PUT32>
  9c:	e3a01003 	mov	r1, #3
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <PUT32>
  a8:	ebfffffe 	bl	0 <dev_barrier>
  ac:	e8bd8010 	pop	{r4, pc}
  b0:	20215004 	eorcs	r5, r1, r4
  b4:	20215060 	eorcs	r5, r1, r0, rrx
  b8:	20215048 	eorcs	r5, r1, r8, asr #32
  bc:	2021504c 	eorcs	r5, r1, ip, asr #32
  c0:	0000010e 	andeq	r0, r0, lr, lsl #2
  c4:	20215068 	eorcs	r5, r1, r8, rrx
  c8:	20215044 	eorcs	r5, r1, r4, asr #32

000000cc <uart_tx_is_empty>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e59f0008 	ldr	r0, [pc, #8]	@ e0 <uart_tx_is_empty+0x14>
  d4:	ebfffffe 	bl	0 <GET32>
  d8:	e2000040 	and	r0, r0, #64	@ 0x40
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	20215054 	eorcs	r5, r1, r4, asr r0

000000e4 <uart_has_data>:
  e4:	e92d4010 	push	{r4, lr}
  e8:	e59f0008 	ldr	r0, [pc, #8]	@ f8 <uart_has_data+0x14>
  ec:	ebfffffe 	bl	0 <GET32>
  f0:	e2000001 	and	r0, r0, #1
  f4:	e8bd8010 	pop	{r4, pc}
  f8:	20215064 	eorcs	r5, r1, r4, rrx

000000fc <uart_get8>:
  fc:	e92d4010 	push	{r4, lr}
 100:	ebfffffe 	bl	e4 <uart_has_data>
 104:	e3500000 	cmp	r0, #0
 108:	0afffffc 	beq	100 <uart_get8+0x4>
 10c:	e59f000c 	ldr	r0, [pc, #12]	@ 120 <uart_get8+0x24>
 110:	ebfffffe 	bl	0 <GET32>
 114:	e1a00b80 	lsl	r0, r0, #23
 118:	e1a00ba0 	lsr	r0, r0, #23
 11c:	e8bd8010 	pop	{r4, pc}
 120:	20215040 	eorcs	r5, r1, r0, asr #32

00000124 <uart_can_put8>:
 124:	e92d4010 	push	{r4, lr}
 128:	e59f0008 	ldr	r0, [pc, #8]	@ 138 <uart_can_put8+0x14>
 12c:	ebfffffe 	bl	0 <GET32>
 130:	e2000002 	and	r0, r0, #2
 134:	e8bd8010 	pop	{r4, pc}
 138:	20215064 	eorcs	r5, r1, r4, rrx

0000013c <uart_put8>:
 13c:	e92d4010 	push	{r4, lr}
 140:	e1a04000 	mov	r4, r0
 144:	ebfffffe 	bl	124 <uart_can_put8>
 148:	e3500000 	cmp	r0, #0
 14c:	0afffffc 	beq	144 <uart_put8+0x8>
 150:	e1a01004 	mov	r1, r4
 154:	e59f0008 	ldr	r0, [pc, #8]	@ 164 <uart_put8+0x28>
 158:	ebfffffe 	bl	0 <PUT32>
 15c:	e3a00001 	mov	r0, #1
 160:	e8bd8010 	pop	{r4, pc}
 164:	20215040 	eorcs	r5, r1, r0, asr #32

00000168 <uart_get8_async>:
 168:	e92d4010 	push	{r4, lr}
 16c:	ebfffffe 	bl	e4 <uart_has_data>
 170:	e3500000 	cmp	r0, #0
 174:	0a000001 	beq	180 <uart_get8_async+0x18>
 178:	ebfffffe 	bl	fc <uart_get8>
 17c:	e8bd8010 	pop	{r4, pc}
 180:	e3e00000 	mvn	r0, #0
 184:	e8bd8010 	pop	{r4, pc}

00000188 <uart_flush_tx>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ea000000 	b	194 <uart_flush_tx+0xc>
 190:	ebfffffe 	bl	0 <rpi_wait>
 194:	ebfffffe 	bl	cc <uart_tx_is_empty>
 198:	e3500000 	cmp	r0, #0
 19c:	0afffffb 	beq	190 <uart_flush_tx+0x8>
 1a0:	e8bd8010 	pop	{r4, pc}

000001a4 <uart_disable>:
 1a4:	e92d4010 	push	{r4, lr}
 1a8:	ebfffffe 	bl	188 <uart_flush_tx>
 1ac:	ebfffffe 	bl	0 <dev_barrier>
 1b0:	e59f4018 	ldr	r4, [pc, #24]	@ 1d0 <uart_disable+0x2c>
 1b4:	e1a00004 	mov	r0, r4
 1b8:	ebfffffe 	bl	0 <GET32>
 1bc:	e3c01001 	bic	r1, r0, #1
 1c0:	e1a00004 	mov	r0, r4
 1c4:	ebfffffe 	bl	0 <PUT32>
 1c8:	ebfffffe 	bl	0 <dev_barrier>
 1cc:	e8bd8010 	pop	{r4, pc}
 1d0:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000056b 	andeq	r0, r0, fp, ror #10
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	030e0c00 	tsteq	lr, #0, 24
  14:	011a0000 	tsteq	sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01d40000 	bicseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08050000 	stmdaeq	r5, {}	@ <UNPREDICTABLE>
  28:	0000c707 	andeq	ip, r0, r7, lsl #14
  2c:	07040500 	streq	r0, [r4, -r0, lsl #10]
  30:	000001c6 	andeq	r0, r0, r6, asr #3
  34:	01060105 	tsteq	r6, r5, lsl #2
  38:	05000001 	streq	r0, [r0, #-1]
  3c:	02880502 	addeq	r0, r8, #8388608	@ 0x800000
  40:	04050000 	streq	r0, [r5], #-0
  44:	00015905 	andeq	r5, r1, r5, lsl #18
  48:	05080500 	streq	r0, [r8, #-1280]	@ 0xfffffb00
  4c:	000000f3 	strdeq	r0, [r0], -r3
  50:	00032a0a 	andeq	r2, r3, sl, lsl #20
  54:	182e0300 	stmdane	lr!, {r8, r9}
  58:	0000005c 	andeq	r0, r0, ip, asr r0
  5c:	6c080105 	stcvs	1, cr0, [r8], {5}
  60:	05000002 	streq	r0, [r0, #-2]
  64:	02080702 	andeq	r0, r8, #524288	@ 0x80000
  68:	a70a0000 	strge	r0, [sl, -r0]
  6c:	03000002 	tsteq	r0, #2
  70:	00761934 	rsbseq	r1, r6, r4, lsr r9
  74:	04050000 	streq	r0, [r5], #-0
  78:	0001db07 	andeq	sp, r1, r7, lsl #22
  7c:	05041300 	streq	r1, [r4, #-768]	@ 0xfffffd00
  80:	00746e69 	rsbseq	r6, r4, r9, ror #28
  84:	005c010d 	subseq	r0, ip, sp, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	00e30600 	rsceq	r0, r3, r0, lsl #12
  94:	06000000 	streq	r0, [r0], -r0
  98:	00000319 	andeq	r0, r0, r9, lsl r3
  9c:	034c0601 	cmpeq	ip, #1048576	@ 0x100000
  a0:	06040000 	streq	r0, [r4], -r0
  a4:	0000035b 	andeq	r0, r0, fp, asr r3
  a8:	036a0605 	cmneq	sl, #5242880	@ 0x500000
  ac:	06060000 	streq	r0, [r6], -r0
  b0:	00000379 	andeq	r0, r0, r9, ror r3
  b4:	03880607 	orreq	r0, r8, #7340032	@ 0x700000
  b8:	06030000 	streq	r0, [r3], -r0
  bc:	00000397 	muleq	r0, r7, r3
  c0:	320a0002 	andcc	r0, sl, #2
  c4:	04000003 	streq	r0, [r0], #-3
  c8:	00840315 	addeq	r0, r4, r5, lsl r3
  cc:	01050000 	mrseq	r0, (UNDEF: 5)
  d0:	0002c408 	andeq	ip, r2, r8, lsl #8
  d4:	05101400 	ldreq	r1, [r0, #-1024]	@ 0xfffffc00
  d8:	0114091f 	tsteq	r4, pc, lsl r9
  dc:	740e0000 	strvc	r0, [lr], #-0
  e0:	50200078 	eorpl	r0, r0, r8, ror r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0078720e 	rsbseq	r7, r8, lr, lsl #4
  ec:	00005021 	andeq	r5, r0, r1, lsr #32
  f0:	b00b0100 	andlt	r0, fp, r0, lsl #2
  f4:	22000002 	andcs	r0, r0, #2
  f8:	0000006a 	andeq	r0, r0, sl, rrx
  fc:	03b30b04 			@ <UNDEFINED> instruction: 0x03b30b04
 100:	6a230000 	bvs	8c0108 <uart_disable+0x8bff64>
 104:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 108:	00010d0b 	andeq	r0, r1, fp, lsl #26
 10c:	006a2400 	rsbeq	r2, sl, r0, lsl #8
 110:	000c0000 	andeq	r0, ip, r0
 114:	0002620a 	andeq	r6, r2, sl, lsl #4
 118:	03250500 			@ <UNDEFINED> instruction: 0x03250500
 11c:	000000d5 	ldrdeq	r0, [r0], -r5
 120:	0001d315 	andeq	sp, r1, r5, lsl r3
 124:	12310100 	eorsne	r0, r1, #0, 2
 128:	00000114 	andeq	r0, r0, r4, lsl r1
 12c:	0001f716 	andeq	pc, r1, r6, lsl r7	@ <UNPREDICTABLE>
 130:	0c350100 	ldceq	1, cr0, [r5], #-0
 134:	0000007d 	andeq	r0, r0, sp, ror r0
 138:	2d040d00 	stccs	13, cr0, [r4, #-0]
 13c:	01000000 	mrseq	r0, (UNDEF: 0)
 140:	01ce0663 	biceq	r0, lr, r3, ror #12
 144:	a9020000 	stmdbge	r2, {}	@ <UNPREDICTABLE>
 148:	00000000 	andeq	r0, r0, r0
 14c:	02202000 	eoreq	r2, r0, #0
 150:	000002b5 			@ <UNDEFINED> instruction: 0x000002b5
 154:	2020001c 	eorcs	r0, r0, ip, lsl r0
 158:	0000b302 	andeq	fp, r0, r2, lsl #6
 15c:	20002800 	andcs	r2, r0, r0, lsl #16
 160:	02c90220 	sbceq	r0, r9, #32, 4
 164:	00340000 	eorseq	r0, r4, r0
 168:	9e022020 	cdpls	0, 0, cr2, cr2, cr0, {1}
 16c:	00000002 	andeq	r0, r0, r2
 170:	02202150 	eoreq	r2, r0, #80, 2
 174:	00000292 	muleq	r0, r2, r2
 178:	20215004 	eorcs	r5, r1, r4
 17c:	00027a02 	andeq	r7, r2, r2, lsl #20
 180:	21504000 	cmpcs	r0, r0
 184:	022b0220 	eoreq	r0, fp, #32, 4
 188:	50440000 	subpl	r0, r4, r0
 18c:	a8022021 	stmdage	r2, {r0, r5, sp}
 190:	48000001 	stmdami	r0, {r0}
 194:	02202150 	eoreq	r2, r0, #80, 2
 198:	000002f3 	strdeq	r0, [r0], -r3
 19c:	2021504c 	eorcs	r5, r1, ip, asr #32
 1a0:	0001b702 	andeq	fp, r1, r2, lsl #14
 1a4:	21505000 	cmpcs	r0, r0
 1a8:	017a0220 	cmneq	sl, r0, lsr #4
 1ac:	50540000 	subspl	r0, r4, r0
 1b0:	e3022021 	tst	r2, #33	@ 0x21
 1b4:	60000002 	andvs	r0, r0, r2
 1b8:	02202150 	eoreq	r2, r0, #80, 2
 1bc:	000002d3 	ldrdeq	r0, [r0], -r3
 1c0:	20215064 	eorcs	r5, r1, r4, rrx
 1c4:	00021b02 	andeq	r1, r2, r2, lsl #22
 1c8:	21506800 	cmpcs	r0, r0, lsl #16
 1cc:	500f0020 	andpl	r0, pc, r0, lsr #32
 1d0:	ea000001 	b	1dc <.debug_info+0x1dc>
 1d4:	00024c17 	andeq	r4, r2, r7, lsl ip
 1d8:	0aad0200 	beq	feb409e0 <uart_disable+0xfeb4083c>
 1dc:	0000002d 	andeq	r0, r0, sp, lsr #32
 1e0:	000001ea 	andeq	r0, r0, sl, ror #3
 1e4:	00002d09 	andeq	r2, r0, r9, lsl #26
 1e8:	c1100000 	tstgt	r0, r0
 1ec:	02000003 	andeq	r0, r0, #3
 1f0:	000200a9 	andeq	r0, r2, r9, lsr #1
 1f4:	002d0900 	eoreq	r0, sp, r0, lsl #18
 1f8:	2d090000 	stccs	0, cr0, [r9, #-0]
 1fc:	00000000 	andeq	r0, r0, r0
 200:	00023a10 	andeq	r3, r2, r0, lsl sl
 204:	16190400 	ldrne	r0, [r9], -r0, lsl #8
 208:	09000002 	stmdbeq	r0, {r1}
 20c:	0000002d 	andeq	r0, r0, sp, lsr #32
 210:	0000c209 	andeq	ip, r0, r9, lsl #4
 214:	020f0000 	andeq	r0, pc, #0
 218:	88000003 	stmdahi	r0, {r0, r1}
 21c:	00019a0c 	andeq	r9, r1, ip, lsl #20
 220:	0188fe00 	orreq	pc, r8, r0, lsl #28
 224:	001c0000 	andseq	r0, ip, r0
 228:	9c010000 	stcls	0, cr0, [r1], {-0}
 22c:	00000243 	andeq	r0, r0, r3, asr #4
 230:	00019403 	andeq	r9, r1, r3, lsl #8
 234:	0001ce00 	andeq	ip, r1, r0, lsl #28
 238:	01980300 	orrseq	r0, r8, r0, lsl #6
 23c:	03a00000 	moveq	r0, #0
 240:	07000000 	streq	r0, [r0, -r0]
 244:	00000252 	andeq	r0, r0, r2, asr r2
 248:	00007df0 	strdeq	r7, [r0], -r0
 24c:	00016800 	andeq	r6, r1, r0, lsl #16
 250:	00002000 	andeq	r2, r0, r0
 254:	6e9c0100 	cdpvs	1, 9, cr0, cr12, cr0, {0}
 258:	03000002 	tsteq	r0, #2
 25c:	00000170 	andeq	r0, r0, r0, ror r1
 260:	0000031c 	andeq	r0, r0, ip, lsl r3
 264:	00017c03 	andeq	r7, r1, r3, lsl #24
 268:	0002e700 	andeq	lr, r2, r0, lsl #14
 26c:	ed070000 	stc	0, cr0, [r7, #-0]
 270:	e4000001 	str	r0, [r0], #-1
 274:	0000007d 	andeq	r0, r0, sp, ror r0
 278:	0000013c 	andeq	r0, r0, ip, lsr r1
 27c:	0000002c 	andeq	r0, r0, ip, lsr #32
 280:	02bb9c01 	adcseq	r9, fp, #256	@ 0x100
 284:	63110000 	tstvs	r1, #0
 288:	17e40100 	strbne	r0, [r4, r0, lsl #2]!
 28c:	00000050 	andeq	r0, r0, r0, asr r0
 290:	00000010 	andeq	r0, r0, r0, lsl r0
 294:	0000000c 	andeq	r0, r0, ip
 298:	00014803 	andeq	r4, r1, r3, lsl #16
 29c:	0002bb00 	andeq	fp, r2, r0, lsl #22
 2a0:	015c0800 	cmpeq	ip, r0, lsl #16
 2a4:	01ea0000 	mvneq	r0, r0
 2a8:	01010000 	mrseq	r0, (UNDEF: 1)
 2ac:	400c0550 	andmi	r0, ip, r0, asr r5
 2b0:	01202150 			@ <UNDEFINED> instruction: 0x01202150
 2b4:	74025101 	strvc	r5, [r2], #-257	@ 0xfffffeff
 2b8:	07000000 	streq	r0, [r0, -r0]
 2bc:	00000162 	andeq	r0, r0, r2, ror #2
 2c0:	00007dde 	ldrdeq	r7, [r0], -lr
 2c4:	00012400 	andeq	r2, r1, r0, lsl #8
 2c8:	00001800 	andeq	r1, r0, r0, lsl #16
 2cc:	e79c0100 	ldr	r0, [ip, r0, lsl #2]
 2d0:	08000002 	stmdaeq	r0, {r1}
 2d4:	00000130 	andeq	r0, r0, r0, lsr r1
 2d8:	000001d4 	ldrdeq	r0, [r0], -r4
 2dc:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 2e0:	2150640c 	cmpcs	r0, ip, lsl #8
 2e4:	07000020 	streq	r0, [r0, -r0, lsr #32]
 2e8:	00000170 	andeq	r0, r0, r0, ror r1
 2ec:	00007dd4 	ldrdeq	r7, [r0], -r4
 2f0:	0000fc00 	andeq	pc, r0, r0, lsl #24
 2f4:	00002800 	andeq	r2, r0, r0, lsl #16
 2f8:	1c9c0100 	ldcne	1, cr0, [ip], {0}
 2fc:	03000003 	tsteq	r0, #3
 300:	00000104 	andeq	r0, r0, r4, lsl #2
 304:	0000031c 	andeq	r0, r0, ip, lsl r3
 308:	00011408 	andeq	r1, r1, r8, lsl #8
 30c:	0001d400 	andeq	sp, r1, r0, lsl #8
 310:	50010100 	andpl	r0, r1, r0, lsl #2
 314:	50400c05 	subpl	r0, r0, r5, lsl #24
 318:	00002021 	andeq	r2, r0, r1, lsr #32
 31c:	00033e07 	andeq	r3, r3, r7, lsl #28
 320:	007dcd00 	rsbseq	ip, sp, r0, lsl #26
 324:	00e40000 	rsceq	r0, r4, r0
 328:	00180000 	andseq	r0, r8, r0
 32c:	9c010000 	stcls	0, cr0, [r1], {-0}
 330:	00000348 	andeq	r0, r0, r8, asr #6
 334:	0000f008 	andeq	pc, r0, r8
 338:	0001d400 	andeq	sp, r1, r0, lsl #8
 33c:	50010100 	andpl	r0, r1, r0, lsl #2
 340:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 344:	00002021 	andeq	r2, r0, r1, lsr #32
 348:	0003a60c 	andeq	sl, r3, ip, lsl #12
 34c:	01a4c100 			@ <UNDEFINED> instruction: 0x01a4c100
 350:	00300000 	eorseq	r0, r0, r0
 354:	9c010000 	stcls	0, cr0, [r1], {-0}
 358:	000003a0 	andeq	r0, r0, r0, lsr #7
 35c:	0001ac03 	andeq	sl, r1, r3, lsl #24
 360:	00021c00 	andeq	r1, r2, r0, lsl #24
 364:	01b00300 	lslseq	r0, r0, #6
 368:	02160000 	andseq	r0, r6, #0
 36c:	bc040000 	stclt	0, cr0, [r4], {-0}
 370:	d4000001 	strle	r0, [r0], #-1
 374:	82000001 	andhi	r0, r0, #1
 378:	01000003 	tsteq	r0, r3
 37c:	74025001 	strvc	r5, [r2], #-1
 380:	c8040000 	stmdagt	r4, {}	@ <UNPREDICTABLE>
 384:	ea000001 	b	390 <.debug_info+0x390>
 388:	96000001 	strls	r0, [r0], -r1
 38c:	01000003 	tsteq	r0, r3
 390:	74025001 	strvc	r5, [r2], #-1
 394:	cc030000 	stcgt	0, cr0, [r3], {-0}
 398:	16000001 	strne	r0, [r0], -r1
 39c:	00000002 	andeq	r0, r0, r2
 3a0:	00018907 	andeq	r8, r1, r7, lsl #18
 3a4:	007dbb00 	rsbseq	fp, sp, r0, lsl #22
 3a8:	00cc0000 	sbceq	r0, ip, r0
 3ac:	00180000 	andseq	r0, r8, r0
 3b0:	9c010000 	stcls	0, cr0, [r1], {-0}
 3b4:	000003cc 	andeq	r0, r0, ip, asr #7
 3b8:	0000d808 	andeq	sp, r0, r8, lsl #16
 3bc:	0001d400 	andeq	sp, r1, r0, lsl #8
 3c0:	50010100 	andpl	r0, r1, r0, lsl #2
 3c4:	50540c05 	subspl	r0, r4, r5, lsl #24
 3c8:	00002021 	andeq	r2, r0, r1, lsr #32
 3cc:	0000bd0c 	andeq	fp, r0, ip, lsl #26
 3d0:	00288200 	eoreq	r8, r8, r0, lsl #4
 3d4:	00a40000 	adceq	r0, r4, r0
 3d8:	9c010000 	stcls	0, cr0, [r1], {-0}
 3dc:	000004f5 	strdeq	r0, [r0], -r5
 3e0:	00003003 	andeq	r3, r0, r3
 3e4:	00021600 	andeq	r1, r2, r0, lsl #12
 3e8:	003c0400 	eorseq	r0, ip, r0, lsl #8
 3ec:	02000000 	andeq	r0, r0, #0
 3f0:	04010000 	streq	r0, [r1], #-0
 3f4:	01010000 	mrseq	r0, (UNDEF: 1)
 3f8:	013e0150 	teqeq	lr, r0, asr r1
 3fc:	32015101 	andcc	r5, r1, #1073741824	@ 0x40000000
 400:	00480400 	subeq	r0, r8, r0, lsl #8
 404:	02000000 	andeq	r0, r0, #0
 408:	04190000 	ldreq	r0, [r9], #-0
 40c:	01010000 	mrseq	r0, (UNDEF: 1)
 410:	013f0150 	teqeq	pc, r0, asr r1	@ <UNPREDICTABLE>
 414:	32015101 	andcc	r5, r1, #1073741824	@ 0x40000000
 418:	004c0300 	subeq	r0, ip, r0, lsl #6
 41c:	02160000 	andseq	r0, r6, #0
 420:	58040000 	stmdapl	r4, {}	@ <UNPREDICTABLE>
 424:	f5000000 			@ <UNDEFINED> instruction: 0xf5000000
 428:	3e000004 	cdpcc	0, 0, cr0, cr0, cr4, {0}
 42c:	01000004 	tsteq	r0, r4
 430:	0c055001 	stceq	0, cr5, [r5], {1}
 434:	20215004 	eorcs	r5, r1, r4
 438:	01510101 	cmpeq	r1, r1, lsl #2
 43c:	5c030031 	stcpl	0, cr0, [r3], {49}	@ 0x31
 440:	16000000 	strne	r0, [r0], -r0
 444:	04000002 	streq	r0, [r0], #-2
 448:	0000006c 	andeq	r0, r0, ip, rrx
 44c:	000001ea 	andeq	r0, r0, sl, ror #3
 450:	00000460 	andeq	r0, r0, r0, ror #8
 454:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 458:	01010074 	tsteq	r1, r4, ror r0
 45c:	00300151 	eorseq	r0, r0, r1, asr r1
 460:	00007804 	andeq	r7, r0, r4, lsl #16
 464:	0001ea00 	andeq	lr, r1, r0, lsl #20
 468:	00047c00 	andeq	r7, r4, r0, lsl #24
 46c:	50010100 	andpl	r0, r1, r0, lsl #2
 470:	50480c05 	subpl	r0, r8, r5, lsl #24
 474:	01012021 	tsteq	r1, r1, lsr #32
 478:	00360151 	eorseq	r0, r6, r1, asr r1
 47c:	00008404 	andeq	r8, r0, r4, lsl #8
 480:	0001ea00 	andeq	lr, r1, r0, lsl #20
 484:	00049800 	andeq	r9, r4, r0, lsl #16
 488:	50010100 	andpl	r0, r1, r0, lsl #2
 48c:	504c0c05 	subpl	r0, ip, r5, lsl #24
 490:	01012021 	tsteq	r1, r1, lsr #32
 494:	00330151 	eorseq	r0, r3, r1, asr r1
 498:	00009004 	andeq	r9, r0, r4
 49c:	0001ea00 	andeq	lr, r1, r0, lsl #20
 4a0:	0004b600 	andeq	fp, r4, r0, lsl #12
 4a4:	50010100 	andpl	r0, r1, r0, lsl #2
 4a8:	50680c05 	rsbpl	r0, r8, r5, lsl #24
 4ac:	01012021 	tsteq	r1, r1, lsr #32
 4b0:	0e0a0351 	mcreq	3, 0, r0, cr10, cr1, {2}
 4b4:	9c040001 	stcls	0, cr0, [r4], {1}
 4b8:	ea000000 	b	4c0 <.debug_info+0x4c0>
 4bc:	d2000001 	andle	r0, r0, #1
 4c0:	01000004 	tsteq	r0, r4
 4c4:	0c055001 	stceq	0, cr5, [r5], {1}
 4c8:	20215044 	eorcs	r5, r1, r4, asr #32
 4cc:	01510101 	cmpeq	r1, r1, lsl #2
 4d0:	a8040030 	stmdage	r4, {r4, r5}
 4d4:	ea000000 	b	4dc <.debug_info+0x4dc>
 4d8:	eb000001 	bl	4e4 <.debug_info+0x4e4>
 4dc:	01000004 	tsteq	r0, r4
 4e0:	74025001 	strvc	r5, [r2], #-1
 4e4:	51010100 	mrspl	r0, (UNDEF: 17)
 4e8:	03003301 	tsteq	r0, #67108864	@ 0x4000000
 4ec:	000000ac 	andeq	r0, r0, ip, lsr #1
 4f0:	00000216 	andeq	r0, r0, r6, lsl r2
 4f4:	02bf1800 	adcseq	r1, pc, #0, 16
 4f8:	b6020000 	strlt	r0, [r2], -r0
 4fc:	00006a01 	andeq	r6, r0, r1, lsl #20
 500:	00000000 	andeq	r0, r0, r0
 504:	00002800 	andeq	r2, r0, r0, lsl #16
 508:	199c0100 	ldmibne	ip, {r8}
 50c:	000000de 	ldrdeq	r0, [r0], -lr
 510:	6a0fb602 	bvs	3edd20 <uart_disable+0x3edb7c>
 514:	23000000 	tstcs	r0, #0
 518:	1f000000 	svcne	0x00000000
 51c:	11000000 	mrsne	r0, (UNDEF: 0)
 520:	b6020078 			@ <UNDEFINED> instruction: 0xb6020078
 524:	00006a1e 	andeq	r6, r0, lr, lsl sl
 528:	00003400 	andeq	r3, r0, r0, lsl #8
 52c:	00002e00 	andeq	r2, r0, r0, lsl #28
 530:	00761a00 	rsbseq	r1, r6, r0, lsl #20
 534:	6a0eb702 	bvs	3ae144 <uart_disable+0x3adfa0>
 538:	51000000 	mrspl	r0, (UNDEF: 0)
 53c:	4d000000 	stcmi	0, cr0, [r0, #-0]
 540:	04000000 	streq	r0, [r0], #-0
 544:	00000010 	andeq	r0, r0, r0, lsl r0
 548:	000001d4 	ldrdeq	r0, [r0], -r4
 54c:	00000557 	andeq	r0, r0, r7, asr r5
 550:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 554:	08000075 	stmdaeq	r0, {r0, r2, r4, r5, r6}
 558:	00000020 	andeq	r0, r0, r0, lsr #32
 55c:	000001ea 	andeq	r0, r0, sl, ror #3
 560:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 564:	01010075 	tsteq	r1, r5, ror r0
 568:	00740251 	rsbseq	r0, r4, r1, asr r2
 56c:	Address 0x56c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00280200 	eoreq	r0, r8, r0, lsl #4
   c:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  10:	48030000 	stmdami	r3, {}	@ <UNPREDICTABLE>
  14:	7f017d00 	svcvc	0x00017d00
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	017d0148 	cmneq	sp, r8, asr #2
  20:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  24:	24050000 	strcs	r0, [r5], #-0
  28:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  2c:	000e030b 	andeq	r0, lr, fp, lsl #6
  30:	00280600 	eoreq	r0, r8, r0, lsl #12
  34:	0b1c0e03 	bleq	703848 <uart_disable+0x7036a4>
  38:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  3c:	03193f01 	tsteq	r9, #1, 30
  40:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
  44:	21390b3b 	teqcs	r9, fp, lsr fp
  48:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
  4c:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  50:	7a184006 	bvc	610070 <uart_disable+0x60fecc>
  54:	00130119 	andseq	r0, r3, r9, lsl r1
  58:	01480800 	cmpeq	r8, r0, lsl #16
  5c:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  60:	05090000 	streq	r0, [r9, #-0]
  64:	00134900 	andseq	r4, r3, r0, lsl #18
  68:	00160a00 	andseq	r0, r6, r0, lsl #20
  6c:	0b3a0e03 	bleq	e83880 <uart_disable+0xe836dc>
  70:	0b390b3b 	bleq	e42d64 <uart_disable+0xe42bc0>
  74:	00001349 	andeq	r1, r0, r9, asr #6
  78:	03000d0b 	tsteq	r0, #704	@ 0x2c0
  7c:	05213a0e 	streq	r3, [r1, #-2574]!	@ 0xfffff5f2
  80:	21390b3b 	teqcs	r9, fp, lsr fp
  84:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  88:	0c00000b 	stceq	0, cr0, [r0], {11}
  8c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  90:	213a0e03 	teqcs	sl, r3, lsl #28
  94:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  98:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
  9c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  a0:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	3e01040d 	cdpcc	4, 0, cr0, cr1, cr13, {0}
  ac:	0b0b0721 	bleq	2c1d38 <uart_disable+0x2c1b94>
  b0:	0b3a1349 	bleq	e84ddc <uart_disable+0xe84c38>
  b4:	0b390b3b 	bleq	e42da8 <uart_disable+0xe42c04>
  b8:	00001301 	andeq	r1, r0, r1, lsl #6
  bc:	03000d0e 	tsteq	r0, #896	@ 0x380
  c0:	05213a08 	streq	r3, [r1, #-2568]!	@ 0xfffff5f8
  c4:	21390b3b 	teqcs	r9, fp, lsr fp
  c8:	3813490d 	ldmdacc	r3, {r0, r2, r3, r8, fp, lr}
  cc:	0f00000b 	svceq	0x0000000b
  d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  d4:	213a0e03 	teqcs	sl, r3, lsl #28
  d8:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
  dc:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
  e0:	0000193c 	andeq	r1, r0, ip, lsr r9
  e4:	3f012e10 	svccc	0x00012e10
  e8:	3a0e0319 	bcc	380d54 <uart_disable+0x380bb0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
  f4:	1301193c 	tstne	r1, #60, 18	@ 0xf0000
  f8:	05110000 	ldreq	r0, [r1, #-0]
  fc:	3a080300 	bcc	200d04 <uart_disable+0x200b60>
 100:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 104:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 108:	1742b717 	smlaldne	fp, r2, r7, r7
 10c:	11120000 	tstne	r2, r0
 110:	130e2501 	tstne	lr, #4194304	@ 0x400000
 114:	1b0e030b 	blne	380d48 <uart_disable+0x380ba4>
 118:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
 11c:	00171006 	andseq	r1, r7, r6
 120:	00241300 	eoreq	r1, r4, r0, lsl #6
 124:	0b3e0b0b 	bleq	f82d58 <uart_disable+0xf82bb4>
 128:	00000803 	andeq	r0, r0, r3, lsl #16
 12c:	0b011314 	bleq	44d84 <uart_disable+0x44be0>
 130:	3b0b3a0b 	blcc	2ce964 <uart_disable+0x2ce7c0>
 134:	010b390b 	tsteq	fp, fp, lsl #18
 138:	15000013 	strne	r0, [r0, #-19]	@ 0xffffffed
 13c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 140:	0b3b0b3a 	bleq	ec2e30 <uart_disable+0xec2c8c>
 144:	13490b39 	cmpne	r9, #58368	@ 0xe400
 148:	34160000 	ldrcc	r0, [r6], #-0
 14c:	3a0e0300 	bcc	380d54 <uart_disable+0x380bb0>
 150:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 154:	1c13490b 			@ <UNDEFINED> instruction: 0x1c13490b
 158:	1700000b 	strne	r0, [r0, -fp]
 15c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
 160:	0b3a0e03 	bleq	e83974 <uart_disable+0xe837d0>
 164:	0b390b3b 	bleq	e42e58 <uart_disable+0xe42cb4>
 168:	13491927 	cmpne	r9, #638976	@ 0x9c000
 16c:	1301193c 	tstne	r1, #60, 18	@ 0xf0000
 170:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 174:	3a0e0301 	bcc	380d80 <uart_disable+0x380bdc>
 178:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 17c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 180:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
 184:	7a184006 	bvc	6101a4 <uart_disable+0x610000>
 188:	19000019 	stmdbne	r0, {r0, r3, r4}
 18c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 190:	0b3b0b3a 	bleq	ec2e80 <uart_disable+0xec2cdc>
 194:	13490b39 	cmpne	r9, #58368	@ 0xe400
 198:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 19c:	1a000017 	bne	200 <uart_disable+0x5c>
 1a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
 1a4:	0b3b0b3a 	bleq	ec2e94 <uart_disable+0xec2cf0>
 1a8:	13490b39 	cmpne	r9, #58368	@ 0xe400
 1ac:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 1b0:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000058 	andeq	r0, r0, r8, asr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010100 	andeq	r0, r1, r0, lsl #2
  10:	c402bc04 	strgt	fp, [r2], #-3076	@ 0xfffff3fc
  14:	04500102 	ldrbeq	r0, [r0], #-258	@ 0xfffffefe
  18:	02e802c4 	rsceq	r0, r8, #196, 4	@ 0x4000000c
  1c:	00005401 	andeq	r5, r0, r1, lsl #8
  20:	04000000 	streq	r0, [r0], #-0
  24:	50010f00 	andpl	r0, r1, r0, lsl #30
  28:	01280f04 			@ <UNDEFINED> instruction: 0x01280f04
  2c:	00000055 	andeq	r0, r0, r5, asr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	010f0004 	tsteq	pc, r4
  38:	140f0451 	strne	r0, [pc], #-1105	@ 40 <.debug_loclists+0x40>
  3c:	14045401 	strne	r5, [r4], #-1025	@ 0xfffffbff
  40:	03a30a28 			@ <UNDEFINED> instruction: 0x03a30a28
  44:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
  48:	9f00a82d 	svcls	0x0000a82d
  4c:	00000000 	andeq	r0, r0, r0
  50:	14100400 	ldrne	r0, [r0], #-1024	@ 0xfffffc00
  54:	14045001 	strne	r5, [r4], #-1
  58:	00540128 	subseq	r0, r4, r8, lsr #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001d4 	ldrdeq	r0, [r0], -r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000215 	andeq	r0, r0, r5, lsl r2
   4:	00ea0003 	rsceq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	tstvc	r1, #0
  1c:	2f006372 	svccs	0x00006372
  20:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  24:	61732f73 	cmnvs	r3, r3, ror pc
  28:	6168626d 	cmnvs	r8, sp, ror #4
  2c:	6f442f76 	svcvs	0x00442f76
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f637376 	svcvs	0x00637376
  3c:	705f6564 	subsvc	r6, pc, r4, ror #10
  40:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  44:	2f737463 	svccs	0x00737463
  48:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  4c:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff94 <uart_disable+0xfffffdf0>
  50:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  54:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  58:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  5c:	70412f00 	subvc	r2, r1, r0, lsl #30
  60:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  64:	6f697461 	svcvs	0x00697461
  68:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  6c:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  70:	6f6f5455 	svcvs	0x006f5455
  74:	6168636c 	cmnvs	r8, ip, ror #6
  78:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  7c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  80:	316c6572 	smccc	50770	@ 0xc652
  84:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  88:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  8c:	61652d65 	cmnvs	r5, r5, ror #26
  90:	6c2f6962 			@ <UNDEFINED> instruction: 0x6c2f6962
  94:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  98:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  9c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  a0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  a4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  a8:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  ac:	2f312e32 	svccs	0x00312e32
  b0:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  b4:	00656475 	rsbeq	r6, r5, r5, ror r4
  b8:	72617500 	rsbvc	r7, r1, #0, 10
  bc:	00632e74 	rsbeq	r2, r3, r4, ror lr
  c0:	72000001 	andvc	r0, r0, #1
  c4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  c8:	00000200 	andeq	r0, r0, r0, lsl #4
  cc:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  d0:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  d4:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  d8:	00000300 	andeq	r0, r0, r0, lsl #6
  dc:	6f697067 	svcvs	0x00697067
  e0:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  e4:	77730000 	ldrbvc	r0, [r3, -r0]!
  e8:	7261752d 	rsbvc	r7, r1, #188743680	@ 0xb400000
  ec:	00682e74 	rsbeq	r2, r8, r4, ror lr
  f0:	00000002 	andeq	r0, r0, r2
  f4:	21050204 	tstcs	r5, r4, lsl #4
  f8:	00020500 	andeq	r0, r2, r0, lsl #10
  fc:	03000000 	tsteq	r0, #0
 100:	060101b5 			@ <UNDEFINED> instruction: 0x060101b5
 104:	06050501 	streq	r0, [r5], -r1, lsl #10
 108:	06120567 	ldreq	r0, [r2], -r7, ror #10
 10c:	06050501 	streq	r0, [r5], -r1, lsl #10
 110:	0607052f 	streq	r0, [r7], -pc, lsr #10
 114:	06050501 	streq	r0, [r5], -r1, lsl #10
 118:	0105672f 	tsteq	r5, pc, lsr #14
 11c:	01041306 	tsteq	r4, r6, lsl #6
 120:	03061605 	tsteq	r6, #5242880	@ 0x500000
 124:	05054a47 	streq	r4, [r5, #-2631]	@ 0xfffff5b9
 128:	302e0f03 	eorcc	r0, lr, r3, lsl #30
 12c:	68316968 	ldmdavs	r1!, {r3, r5, r6, r8, fp, sp, lr}
 130:	68688530 	stmdavs	r8!, {r4, r5, r8, sl, pc}^
 134:	0568686a 	strbeq	r6, [r8, #-2154]!	@ 0xfffff796
 138:	05360601 	ldreq	r0, [r6, #-1537]!	@ 0xfffff9ff
 13c:	05f7061c 	ldrbeq	r0, [r7, #1564]!	@ 0x61c
 140:	0c053005 	stceq	0, cr3, [r5], {5}
 144:	01050106 	tsteq	r5, r6, lsl #2
 148:	0619054b 	ldreq	r0, [r9], -fp, asr #10
 14c:	05660f03 	strbeq	r0, [r6, #-3843]!	@ 0xfffff0fd
 150:	0c052f05 	stceq	15, cr2, [r5], {5}
 154:	01050106 	tsteq	r5, r6, lsl #2
 158:	0615054b 	ldreq	r0, [r5], -fp, asr #10
 15c:	3105056b 	tstcc	r5, fp, ror #10
 160:	02000c05 	andeq	r0, r0, #1280	@ 0x500
 164:	05110104 	ldreq	r0, [r1, #-260]	@ 0xfffffefc
 168:	0402000d 	streq	r0, [r2], #-13
 16c:	05010601 	streq	r0, [r1, #-1537]	@ 0xfffff9ff
 170:	0402000c 	streq	r0, [r2], #-12
 174:	05052e01 	streq	r2, [r5, #-3585]	@ 0xfffff1ff
 178:	0c054d06 	stceq	13, cr4, [r5], {6}
 17c:	01050106 	tsteq	r5, r6, lsl #2
 180:	0619054b 	ldreq	r0, [r9], -fp, asr #10
 184:	2f050586 	svccs	0x00050586
 188:	01060c05 	tsteq	r6, r5, lsl #24
 18c:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 190:	066a061a 			@ <UNDEFINED> instruction: 0x066a061a
 194:	06050501 	streq	r0, [r5], -r1, lsl #10
 198:	0c05134c 	stceq	3, cr1, [r5], {76}	@ 0x4c
 19c:	01040200 	mrseq	r0, R12_usr
 1a0:	000d0511 	andeq	r0, sp, r1, lsl r5
 1a4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1a8:	000c0501 	andeq	r0, ip, r1, lsl #10
 1ac:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1b0:	4d060505 	stcmi	5, cr0, [r6, #-20]	@ 0xffffffec
 1b4:	06010567 	streq	r0, [r1], -r7, ror #10
 1b8:	061b0513 			@ <UNDEFINED> instruction: 0x061b0513
 1bc:	2f05056b 	svccs	0x0005056b
 1c0:	01060a05 	tsteq	r6, r5, lsl #20
 1c4:	02000805 	andeq	r0, r0, #327680	@ 0x50000
 1c8:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 1cc:	054c0605 	strbeq	r0, [ip, #-1541]	@ 0xfffff9fb
 1d0:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 1d4:	01054910 	tsteq	r5, r0, lsl r9
 1d8:	061a0530 			@ <UNDEFINED> instruction: 0x061a0530
 1dc:	052e0a03 	streq	r0, [lr, #-2563]!	@ 0xfffff5fd
 1e0:	0b052f05 	bleq	14bdfc <uart_disable+0x14bc58>
 1e4:	09050106 	stmdbeq	r5, {r1, r2, r8}
 1e8:	0c052f06 	stceq	15, cr2, [r5], {6}
 1ec:	060d052d 	streq	r0, [sp], -sp, lsr #10
 1f0:	000c0501 	andeq	r0, ip, r1, lsl #10
 1f4:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1f8:	03061905 	tsteq	r6, #81920	@ 0x14000
 1fc:	05056642 	streq	r6, [r5, #-1602]	@ 0xfffff9be
 200:	052f3030 	streq	r3, [pc, #-48]!	@ 1d8 <.debug_line+0x1d8>
 204:	05010618 	streq	r0, [r1, #-1560]	@ 0xfffff9e8
 208:	04020005 	streq	r0, [r2], #-5
 20c:	67066601 	strvs	r6, [r6, -r1, lsl #12]
 210:	2f060105 	svccs	0x00060105
 214:	01000402 	tsteq	r0, r2, lsl #8
 218:	Address 0x218 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
   c:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  10:	31343230 	teqcc	r4, r0, lsr r2
  14:	20393131 	eorscs	r3, r9, r1, lsr r1
  18:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  1c:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  20:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  24:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  28:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  2c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  30:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  34:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  38:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  3c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  40:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ fffffe94 <uart_disable+0xfffffcf0>
  44:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  4c:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  50:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  54:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  58:	6f733d70 	svcvs	0x00733d70
  5c:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  60:	6f6c666d 	svcvs	0x006c666d
  64:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  68:	733d6962 	teqvc	sp, #1605632	@ 0x188000
  6c:	2074666f 	rsbscs	r6, r4, pc, ror #12
  70:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  74:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  78:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  7c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  80:	7a6b3676 	bvc	1acda60 <uart_disable+0x1acd8bc>
  84:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  88:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
  8c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
  90:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
  94:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  98:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
  9c:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
  a0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  a4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  ac:	41425f4f 	cmpmi	r2, pc, asr #30
  b0:	67004553 	smlsdvs	r0, r3, r5, r4
  b4:	5f6f6970 	svcpl	0x006f6970
  b8:	30726c63 	rsbscc	r6, r2, r3, ror #24
  bc:	72617500 	rsbvc	r7, r1, #0, 10
  c0:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  c4:	6c007469 	stcvs	4, cr7, [r0], {105}	@ 0x69
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d0:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  d4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  d8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  dc:	64610074 	strbtvs	r0, [r1], #-116	@ 0xffffff8c
  e0:	47007264 	strmi	r7, [r0, -r4, ror #4]
  e4:	5f4f4950 	svcpl	0x004f4950
  e8:	434e5546 	cmpmi	lr, #293601280	@ 0x11800000
  ec:	504e495f 	subpl	r4, lr, pc, asr r9
  f0:	6c005455 	stcvs	4, cr5, [r0], {85}	@ 0x55
  f4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 100:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 104:	2064656e 	rsbcs	r6, r4, lr, ror #10
 108:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 10c:	65737500 	ldrbvs	r7, [r3, #-1280]!	@ 0xfffffb00
 110:	65705f63 	ldrbvs	r5, [r0, #-3939]!	@ 0xfffff09d
 114:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 118:	552f0074 	strpl	r0, [pc, #-116]!	@ ac <.debug_str+0xac>
 11c:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
 120:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
 124:	76616862 	strbtvc	r6, [r1], -r2, ror #16
 128:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
 12c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 130:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
 134:	646f6373 	strbtvs	r6, [pc], #-883	@ 13c <.debug_str+0x13c>
 138:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
 13c:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
 140:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
 144:	30343173 	eorscc	r3, r4, r3, ror r1
 148:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 14c:	00697062 	rsbeq	r7, r9, r2, rrx
 150:	5f697072 	svcpl	0x00697072
 154:	74696177 	strbtvc	r6, [r9], #-375	@ 0xfffffe89
 158:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 15c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 160:	61750074 	cmnvs	r5, r4, ror r0
 164:	635f7472 	cmpvs	pc, #1912602624	@ 0x72000000
 168:	705f6e61 	subsvc	r6, pc, r1, ror #28
 16c:	00387475 	eorseq	r7, r8, r5, ror r4
 170:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
 174:	7465675f 	strbtvc	r6, [r5], #-1887	@ 0xfffff8a1
 178:	75610038 	strbvc	r0, [r1, #-56]!	@ 0xffffffc8
 17c:	756d5f78 	strbvc	r5, [sp, #-3960]!	@ 0xfffff088
 180:	72736c5f 	rsbsvc	r6, r3, #24320	@ 0x5f00
 184:	6765725f 			@ <UNDEFINED> instruction: 0x6765725f
 188:	72617500 	rsbvc	r7, r1, #0, 10
 18c:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 190:	5f73695f 	svcpl	0x0073695f
 194:	74706d65 	ldrbtvc	r6, [r0], #-3429	@ 0xfffff29b
 198:	61750079 	cmnvs	r5, r9, ror r0
 19c:	665f7472 			@ <UNDEFINED> instruction: 0x665f7472
 1a0:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
 1a4:	0078745f 	rsbseq	r7, r8, pc, asr r4
 1a8:	5f787561 	svcpl	0x00787561
 1ac:	695f756d 	ldmdbvs	pc, {r0, r2, r3, r5, r6, r8, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
 1b0:	725f7269 	subsvc	r7, pc, #-1879048186	@ 0x90000006
 1b4:	61006765 	tstvs	r0, r5, ror #14
 1b8:	6d5f7875 	ldclvs	8, cr7, [pc, #-468]	@ ffffffec <uart_disable+0xfffffe48>
 1bc:	636d5f75 	cmnvs	sp, #468	@ 0x1d4
 1c0:	65725f72 	ldrbvs	r5, [r2, #-3954]!	@ 0xfffff08e
 1c4:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 1c8:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 1cc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1d0:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
 1d4:	61755f77 	cmnvs	r5, r7, ror pc
 1d8:	6c007472 	stcvs	4, cr7, [r0], {114}	@ 0x72
 1dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1e4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 1e8:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1ec:	72617500 	rsbvc	r7, r1, #0, 10
 1f0:	75705f74 	ldrbvc	r5, [r0, #-3956]!	@ 0xfffff08c
 1f4:	63003874 	tstvs	r0, #116, 16	@ 0x740000
 1f8:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
 1fc:	77735f64 	ldrbvc	r5, [r3, -r4, ror #30]!
 200:	7261755f 	rsbvc	r7, r1, #398458880	@ 0x17c00000
 204:	00705f74 	rsbseq	r5, r0, r4, ror pc
 208:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 20c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 210:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 214:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 218:	6100746e 	tstvs	r0, lr, ror #8
 21c:	6d5f7875 	ldclvs	8, cr7, [pc, #-468]	@ 50 <.debug_str+0x50>
 220:	61625f75 	smcvs	9717	@ 0x25f5
 224:	725f6475 	subsvc	r6, pc, #1962934272	@ 0x75000000
 228:	61006765 	tstvs	r0, r5, ror #14
 22c:	6d5f7875 	ldclvs	8, cr7, [pc, #-468]	@ 60 <.debug_str+0x60>
 230:	65695f75 	strbvs	r5, [r9, #-3957]!	@ 0xfffff08b
 234:	65725f72 	ldrbvs	r5, [r2, #-3954]!	@ 0xfffff08e
 238:	70670067 	rsbvc	r0, r7, r7, rrx
 23c:	735f6f69 	cmpvc	pc, #420	@ 0x1a4
 240:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 244:	74636e75 	strbtvc	r6, [r3], #-3701	@ 0xfffff18b
 248:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 24c:	33544547 	cmpcc	r4, #297795584	@ 0x11c00000
 250:	61750032 	cmnvs	r5, r2, lsr r0
 254:	675f7472 			@ <UNDEFINED> instruction: 0x675f7472
 258:	5f387465 	svcpl	0x00387465
 25c:	6e797361 	cdpvs	3, 7, cr7, cr9, cr1, {3}
 260:	77730063 	ldrbvc	r0, [r3, -r3, rrx]!
 264:	7261755f 	rsbvc	r7, r1, #398458880	@ 0x17c00000
 268:	00745f74 	rsbseq	r5, r4, r4, ror pc
 26c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 270:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 274:	61686320 	cmnvs	r8, r0, lsr #6
 278:	75610072 	strbvc	r0, [r1, #-114]!	@ 0xffffff8e
 27c:	756d5f78 	strbvc	r5, [sp, #-3960]!	@ 0xfffff088
 280:	5f6f695f 	svcpl	0x006f695f
 284:	00676572 	rsbeq	r6, r7, r2, ror r5
 288:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 28c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 290:	75610074 	strbvc	r0, [r1, #-116]!	@ 0xffffff8c
 294:	6e655f78 	mcrvs	15, 3, r5, cr5, cr8, {3}
 298:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 29c:	55410073 	strbpl	r0, [r1, #-115]	@ 0xffffff8d
 2a0:	41425f58 	cmpmi	r2, r8, asr pc
 2a4:	75004553 	strvc	r4, [r0, #-1363]	@ 0xfffffaad
 2a8:	33746e69 	cmncc	r4, #1680	@ 0x690
 2ac:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 2b0:	64756162 	ldrbtvs	r6, [r5], #-354	@ 0xfffffe9e
 2b4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 2b8:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
 2bc:	4f003074 	svcmi	0x00003074
 2c0:	00323352 	eorseq	r3, r2, r2, asr r3
 2c4:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 2c8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 2cc:	656c5f6f 	strbvs	r5, [ip, #-3951]!	@ 0xfffff091
 2d0:	61003076 	tstvs	r0, r6, ror r0
 2d4:	6d5f7875 	ldclvs	8, cr7, [pc, #-468]	@ 108 <.debug_str+0x108>
 2d8:	74735f75 	ldrbtvc	r5, [r3], #-3957	@ 0xfffff08b
 2dc:	725f7461 	subsvc	r7, pc, #1627389952	@ 0x61000000
 2e0:	61006765 	tstvs	r0, r5, ror #14
 2e4:	6d5f7875 	ldclvs	8, cr7, [pc, #-468]	@ 118 <.debug_str+0x118>
 2e8:	6e635f75 	mcrvs	15, 3, r5, cr3, cr5, {3}
 2ec:	725f6c74 	subsvc	r6, pc, #116, 24	@ 0x7400
 2f0:	61006765 	tstvs	r0, r5, ror #14
 2f4:	6d5f7875 	ldclvs	8, cr7, [pc, #-468]	@ 128 <.debug_str+0x128>
 2f8:	636c5f75 	cmnvs	ip, #468	@ 0x1d4
 2fc:	65725f72 	ldrbvs	r5, [r2, #-3954]!	@ 0xfffff08e
 300:	65640067 	strbvs	r0, [r4, #-103]!	@ 0xffffff99
 304:	61625f76 	smcvs	9718	@ 0x25f6
 308:	65697272 	strbvs	r7, [r9, #-626]!	@ 0xfffffd8e
 30c:	72730072 	rsbsvc	r0, r3, #114	@ 0x72
 310:	61752f63 	cmnvs	r5, r3, ror #30
 314:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
 318:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 31c:	55465f4f 	strbpl	r5, [r6, #-3919]	@ 0xfffff0b1
 320:	4f5f434e 	svcmi	0x005f434e
 324:	55505455 	ldrbpl	r5, [r0, #-1109]	@ 0xfffffbab
 328:	69750054 	ldmdbvs	r5!, {r2, r4, r6}^
 32c:	5f38746e 	svcpl	0x0038746e
 330:	70670074 	rsbvc	r0, r7, r4, ror r0
 334:	665f6f69 	ldrbvs	r6, [pc], -r9, ror #30
 338:	5f636e75 	svcpl	0x00636e75
 33c:	61750074 	cmnvs	r5, r4, ror r0
 340:	685f7472 	ldmdavs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
 344:	645f7361 	ldrbvs	r7, [pc], #-865	@ 34c <.debug_str+0x34c>
 348:	00617461 	rsbeq	r7, r1, r1, ror #8
 34c:	4f495047 	svcmi	0x00495047
 350:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 354:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 358:	47003054 	smlsdmi	r0, r4, r0, r3
 35c:	5f4f4950 	svcpl	0x004f4950
 360:	434e5546 	cmpmi	lr, #293601280	@ 0x11800000
 364:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
 368:	50470031 	subpl	r0, r7, r1, lsr r0
 36c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 370:	5f434e55 	svcpl	0x00434e55
 374:	32544c41 	subscc	r4, r4, #16640	@ 0x4100
 378:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 37c:	55465f4f 	strbpl	r5, [r6, #-3919]	@ 0xfffff0b1
 380:	415f434e 	cmpmi	pc, lr, asr #6
 384:	0033544c 	eorseq	r5, r3, ip, asr #8
 388:	4f495047 	svcmi	0x00495047
 38c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 390:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 394:	47003454 	smlsdmi	r0, r4, r4, r3
 398:	5f4f4950 	svcpl	0x004f4950
 39c:	434e5546 	cmpmi	lr, #293601280	@ 0x11800000
 3a0:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
 3a4:	61750035 	cmnvs	r5, r5, lsr r0
 3a8:	645f7472 	ldrbvs	r7, [pc], #-1138	@ 3b0 <.debug_str+0x3b0>
 3ac:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
 3b0:	6300656c 	tstvs	r0, #108, 10	@ 0x1b000000
 3b4:	656c6379 	strbvs	r6, [ip, #-889]!	@ 0xfffffc87
 3b8:	7265705f 	rsbvc	r7, r5, #95	@ 0x5f
 3bc:	7469625f 	strbtvc	r6, [r9], #-607	@ 0xfffffda1
 3c0:	54555000 	ldrbpl	r5, [r5], #-0
 3c4:	Address 0x3c4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000028 	andeq	r0, r0, r8, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000028 	andeq	r0, r0, r8, lsr #32
  38:	000000a4 	andeq	r0, r0, r4, lsr #1
  3c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	000000cc 	andeq	r0, r0, ip, asr #1
  50:	00000018 	andeq	r0, r0, r8, lsl r0
  54:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	000000e4 	andeq	r0, r0, r4, ror #1
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000fc 	strdeq	r0, [r0], -ip
  80:	00000028 	andeq	r0, r0, r8, lsr #32
  84:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000124 	andeq	r0, r0, r4, lsr #2
  98:	00000018 	andeq	r0, r0, r8, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000014 	andeq	r0, r0, r4, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000013c 	andeq	r0, r0, ip, lsr r1
  b0:	0000002c 	andeq	r0, r0, ip, lsr #32
  b4:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  b8:	00018e02 	andeq	r8, r1, r2, lsl #28
  bc:	00000014 	andeq	r0, r0, r4, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000168 	andeq	r0, r0, r8, ror #2
  c8:	00000020 	andeq	r0, r0, r0, lsr #32
  cc:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  d0:	00018e02 	andeq	r8, r1, r2, lsl #28
  d4:	00000014 	andeq	r0, r0, r4, lsl r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000188 	andeq	r0, r0, r8, lsl #3
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  e8:	00018e02 	andeq	r8, r1, r2, lsl #28
  ec:	00000014 	andeq	r0, r0, r4, lsl r0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	000001a4 	andeq	r0, r0, r4, lsr #3
  f8:	00000030 	andeq	r0, r0, r0, lsr r0
  fc:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
 100:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd688>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x4628c>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


sw-uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <wait_until_usec>:
   0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
   4:	e200401f 	and	r4, r0, #31
   8:	e59f3060 	ldr	r3, [pc, #96]	@ 70 <wait_until_usec+0x70>
   c:	e5933034 	ldr	r3, [r3, #52]	@ 0x34
  10:	e1a03433 	lsr	r3, r3, r4
  14:	e2033001 	and	r3, r3, #1
  18:	e1510003 	cmp	r1, r3
  1c:	0a00000f 	beq	60 <wait_until_usec+0x60>
  20:	e1a05001 	mov	r5, r1
  24:	e1a06002 	mov	r6, r2
  28:	ebfffffe 	bl	0 <timer_get_usec_raw>
  2c:	e1a07000 	mov	r7, r0
  30:	e59f3038 	ldr	r3, [pc, #56]	@ 70 <wait_until_usec+0x70>
  34:	e5933034 	ldr	r3, [r3, #52]	@ 0x34
  38:	e1a03433 	lsr	r3, r3, r4
  3c:	e2033001 	and	r3, r3, #1
  40:	e1550003 	cmp	r5, r3
  44:	0a000007 	beq	68 <wait_until_usec+0x68>
  48:	ebfffffe 	bl	0 <timer_get_usec_raw>
  4c:	e0400007 	sub	r0, r0, r7
  50:	e1500006 	cmp	r0, r6
  54:	9afffff5 	bls	30 <wait_until_usec+0x30>
  58:	e3a00000 	mov	r0, #0
  5c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  60:	e3a00001 	mov	r0, #1
  64:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  68:	e3a00001 	mov	r0, #1
  6c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  70:	20200000 	eorcs	r0, r0, r0

00000074 <sw_uart_put8>:
  74:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  78:	e1a07001 	mov	r7, r1
  7c:	e5d06000 	ldrb	r6, [r0]
  80:	e5905008 	ldr	r5, [r0, #8]
  84:	ee1f4f3c 	mrc	15, 0, r4, cr15, cr12, {1}
  88:	e1a00006 	mov	r0, r6
  8c:	ebfffffe 	bl	0 <gpio_set_off>
  90:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  94:	e0433004 	sub	r3, r3, r4
  98:	e1550003 	cmp	r5, r3
  9c:	8afffffb 	bhi	90 <sw_uart_put8+0x1c>
  a0:	e0854004 	add	r4, r5, r4
  a4:	e3a08000 	mov	r8, #0
  a8:	ea000007 	b	cc <sw_uart_put8+0x58>
  ac:	e1a00006 	mov	r0, r6
  b0:	ebfffffe 	bl	0 <gpio_set_off>
  b4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  b8:	e0433004 	sub	r3, r3, r4
  bc:	e1550003 	cmp	r5, r3
  c0:	8afffffb 	bhi	b4 <sw_uart_put8+0x40>
  c4:	e0844005 	add	r4, r4, r5
  c8:	e2888001 	add	r8, r8, #1
  cc:	e3580007 	cmp	r8, #7
  d0:	ca000005 	bgt	ec <sw_uart_put8+0x78>
  d4:	e1a03857 	asr	r3, r7, r8
  d8:	e3130001 	tst	r3, #1
  dc:	0afffff2 	beq	ac <sw_uart_put8+0x38>
  e0:	e1a00006 	mov	r0, r6
  e4:	ebfffffe 	bl	0 <gpio_set_on>
  e8:	eafffff1 	b	b4 <sw_uart_put8+0x40>
  ec:	e1a00006 	mov	r0, r6
  f0:	ebfffffe 	bl	0 <gpio_set_on>
  f4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  f8:	e0433004 	sub	r3, r3, r4
  fc:	e1550003 	cmp	r5, r3
 100:	8afffffb 	bhi	f4 <sw_uart_put8+0x80>
 104:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

00000108 <sw_uart_get8_timeout>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e1a02001 	mov	r2, r1
 110:	e3a01000 	mov	r1, #0
 114:	e5d00001 	ldrb	r0, [r0, #1]
 118:	ebffffb8 	bl	0 <wait_until_usec>
 11c:	e3e00000 	mvn	r0, #0
 120:	e8bd8010 	pop	{r4, pc}

00000124 <sw_uart_init_helper>:
 124:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 128:	e24dd00c 	sub	sp, sp, #12
 12c:	e1a05003 	mov	r5, r3
 130:	e59d8028 	ldr	r8, [sp, #40]	@ 0x28
 134:	e59d902c 	ldr	r9, [sp, #44]	@ 0x2c
 138:	e2413001 	sub	r3, r1, #1
 13c:	e353001d 	cmp	r3, #29
 140:	8a000020 	bhi	1c8 <sw_uart_init_helper+0xa4>
 144:	e1a04000 	mov	r4, r0
 148:	e1a06001 	mov	r6, r1
 14c:	e1a07002 	mov	r7, r2
 150:	e2423001 	sub	r3, r2, #1
 154:	e353001d 	cmp	r3, #29
 158:	8a000022 	bhi	1e8 <sw_uart_init_helper+0xc4>
 15c:	e1580009 	cmp	r8, r9
 160:	9a000028 	bls	208 <sw_uart_init_helper+0xe4>
 164:	e3590000 	cmp	r9, #0
 168:	0a00002e 	beq	228 <sw_uart_init_helper+0x104>
 16c:	e0020895 	mul	r2, r5, r8
 170:	e59f30f0 	ldr	r3, [pc, #240]	@ 268 <sw_uart_init_helper+0x144>
 174:	e0433005 	sub	r3, r3, r5
 178:	e1530002 	cmp	r3, r2
 17c:	8a000031 	bhi	248 <sw_uart_init_helper+0x124>
 180:	e59f30e0 	ldr	r3, [pc, #224]	@ 268 <sw_uart_init_helper+0x144>
 184:	e0853003 	add	r3, r5, r3
 188:	e1530002 	cmp	r3, r2
 18c:	3a00002d 	bcc	248 <sw_uart_init_helper+0x124>
 190:	e1a00007 	mov	r0, r7
 194:	ebfffffe 	bl	0 <gpio_set_input>
 198:	e1a00006 	mov	r0, r6
 19c:	ebfffffe 	bl	0 <gpio_set_output>
 1a0:	e1a00006 	mov	r0, r6
 1a4:	ebfffffe 	bl	0 <gpio_set_on>
 1a8:	e5c46000 	strb	r6, [r4]
 1ac:	e5c47001 	strb	r7, [r4, #1]
 1b0:	e5845004 	str	r5, [r4, #4]
 1b4:	e5848008 	str	r8, [r4, #8]
 1b8:	e584900c 	str	r9, [r4, #12]
 1bc:	e1a00004 	mov	r0, r4
 1c0:	e28dd00c 	add	sp, sp, #12
 1c4:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
 1c8:	e59f309c 	ldr	r3, [pc, #156]	@ 26c <sw_uart_init_helper+0x148>
 1cc:	e58d3000 	str	r3, [sp]
 1d0:	e3a03043 	mov	r3, #67	@ 0x43
 1d4:	e59f2094 	ldr	r2, [pc, #148]	@ 270 <sw_uart_init_helper+0x14c>
 1d8:	e59f1094 	ldr	r1, [pc, #148]	@ 274 <sw_uart_init_helper+0x150>
 1dc:	e59f0094 	ldr	r0, [pc, #148]	@ 278 <sw_uart_init_helper+0x154>
 1e0:	ebfffffe 	bl	0 <printk>
 1e4:	ebfffffe 	bl	0 <clean_reboot>
 1e8:	e59f308c 	ldr	r3, [pc, #140]	@ 27c <sw_uart_init_helper+0x158>
 1ec:	e58d3000 	str	r3, [sp]
 1f0:	e3a03044 	mov	r3, #68	@ 0x44
 1f4:	e59f2074 	ldr	r2, [pc, #116]	@ 270 <sw_uart_init_helper+0x14c>
 1f8:	e59f1074 	ldr	r1, [pc, #116]	@ 274 <sw_uart_init_helper+0x150>
 1fc:	e59f0074 	ldr	r0, [pc, #116]	@ 278 <sw_uart_init_helper+0x154>
 200:	ebfffffe 	bl	0 <printk>
 204:	ebfffffe 	bl	0 <clean_reboot>
 208:	e59f3070 	ldr	r3, [pc, #112]	@ 280 <sw_uart_init_helper+0x15c>
 20c:	e58d3000 	str	r3, [sp]
 210:	e3a03045 	mov	r3, #69	@ 0x45
 214:	e59f2054 	ldr	r2, [pc, #84]	@ 270 <sw_uart_init_helper+0x14c>
 218:	e59f1054 	ldr	r1, [pc, #84]	@ 274 <sw_uart_init_helper+0x150>
 21c:	e59f0054 	ldr	r0, [pc, #84]	@ 278 <sw_uart_init_helper+0x154>
 220:	ebfffffe 	bl	0 <printk>
 224:	ebfffffe 	bl	0 <clean_reboot>
 228:	e59f3054 	ldr	r3, [pc, #84]	@ 284 <sw_uart_init_helper+0x160>
 22c:	e58d3000 	str	r3, [sp]
 230:	e3a03046 	mov	r3, #70	@ 0x46
 234:	e59f2034 	ldr	r2, [pc, #52]	@ 270 <sw_uart_init_helper+0x14c>
 238:	e59f1034 	ldr	r1, [pc, #52]	@ 274 <sw_uart_init_helper+0x150>
 23c:	e59f0034 	ldr	r0, [pc, #52]	@ 278 <sw_uart_init_helper+0x154>
 240:	ebfffffe 	bl	0 <printk>
 244:	ebfffffe 	bl	0 <clean_reboot>
 248:	e58d2004 	str	r2, [sp, #4]
 24c:	e58d8000 	str	r8, [sp]
 250:	e3a0304c 	mov	r3, #76	@ 0x4c
 254:	e59f2014 	ldr	r2, [pc, #20]	@ 270 <sw_uart_init_helper+0x14c>
 258:	e59f1014 	ldr	r1, [pc, #20]	@ 274 <sw_uart_init_helper+0x150>
 25c:	e59f0024 	ldr	r0, [pc, #36]	@ 288 <sw_uart_init_helper+0x164>
 260:	ebfffffe 	bl	0 <printk>
 264:	ebfffffe 	bl	0 <clean_reboot>
 268:	29b92700 	ldmibcs	r9!, {r8, r9, sl, sp}
 26c:	00000040 	andeq	r0, r0, r0, asr #32
	...
 278:	00000010 	andeq	r0, r0, r0, lsl r0
 27c:	00000050 	andeq	r0, r0, r0, asr r0
 280:	00000060 	andeq	r0, r0, r0, rrx
 284:	0000008c 	andeq	r0, r0, ip, lsl #1
 288:	0000009c 	muleq	r0, ip, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	2f637273 	svccs	0x00637273
   4:	752d7773 	strvc	r7, [sp, #-1907]!	@ 0xfffff88d
   8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
   c:	00000063 	andeq	r0, r0, r3, rrx
  10:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  14:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  18:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  1c:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  20:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  24:	7341203a 	cmpvc	r1, #58	@ 0x3a
  28:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  2c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  30:	60732560 	rsbsvs	r2, r3, r0, ror #10
  34:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  38:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  3c:	0000000a 	andeq	r0, r0, sl
  40:	26207874 			@ <UNDEFINED> instruction: 0x26207874
  44:	78742026 	ldmdavc	r4!, {r1, r2, r5, sp}^
  48:	33203c20 			@ <UNDEFINED> instruction: 0x33203c20
  4c:	00000031 	andeq	r0, r0, r1, lsr r0
  50:	26207872 			@ <UNDEFINED> instruction: 0x26207872
  54:	78722026 	ldmdavc	r2!, {r1, r2, r5, sp}^
  58:	33203c20 			@ <UNDEFINED> instruction: 0x33203c20
  5c:	00000031 	andeq	r0, r0, r1, lsr r0
  60:	5f637963 	svcpl	0x00637963
  64:	5f726570 	svcpl	0x00726570
  68:	20746962 	rsbscs	r6, r4, r2, ror #18
  6c:	63202626 			@ <UNDEFINED> instruction: 0x63202626
  70:	705f6379 	subsvc	r6, pc, r9, ror r3	@ <UNPREDICTABLE>
  74:	625f7265 	subsvs	r7, pc, #1342177286	@ 0x50000006
  78:	3e207469 	cdpcc	4, 2, cr7, cr0, cr9, {3}
  7c:	65737520 	ldrbvs	r7, [r3, #-1312]!	@ 0xfffffae0
  80:	65705f63 	ldrbvs	r5, [r0, #-3939]!	@ 0xfffff09d
  84:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  88:	00000074 	andeq	r0, r0, r4, ror r0
  8c:	63657375 	cmnvs	r5, #-738197503	@ 0xd4000001
  90:	7265705f 	rsbvc	r7, r5, #95	@ 0x5f
  94:	7469625f 	strbtvc	r6, [r9], #-607	@ 0xfffffda1
  98:	00000000 	andeq	r0, r0, r0
  9c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  a0:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  a4:	3a73253a 	bcc	1cc9594 <sw_uart_init_helper+0x1cc9470>
  a8:	743a6425 	ldrtvc	r6, [sl], #-1061	@ 0xfffffbdb
  ac:	6d206f6f 	stcvs	15, cr6, [r0, #-444]!	@ 0xfffffe44
  b0:	20686375 	rsbcs	r6, r8, r5, ror r3
  b4:	66666964 	strbtvs	r6, [r6], -r4, ror #18
  b8:	7963203a 	stmdbvc	r3!, {r1, r3, r4, r5, sp}^
  bc:	65705f63 	ldrbvs	r5, [r0, #-3939]!	@ 0xfffff09d
  c0:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  c4:	203d2074 	eorscs	r2, sp, r4, ror r0
  c8:	2a206425 	bcs	819164 <sw_uart_init_helper+0x819040>
  cc:	75616220 	strbvc	r6, [r1, #-544]!	@ 0xfffffde0
  d0:	203d2064 	eorscs	r2, sp, r4, rrx
  d4:	0a0a6425 	beq	299170 <sw_uart_init_helper+0x29904c>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	755f7773 	ldrbvc	r7, [pc, #-1907]	@ fffff895 <sw_uart_init_helper+0xfffff771>
   4:	5f747261 	svcpl	0x00747261
   8:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
   c:	6c65685f 	stclvs	8, cr6, [r5], #-380	@ 0xfffffe84
  10:	00726570 	rsbseq	r6, r2, r0, ror r5

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000007ec 	andeq	r0, r0, ip, ror #15
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001d51c 	andeq	sp, r1, ip, lsl r5
  10:	00770c00 	rsbseq	r0, r7, r0, lsl #24
  14:	01130000 	tsteq	r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	028c0000 	addeq	r0, ip, #0
  20:	00000000 	andeq	r0, r0, r0
  24:	08030000 	stmdaeq	r3, {}	@ <UNPREDICTABLE>
  28:	00017707 	andeq	r7, r1, r7, lsl #14
  2c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  30:	0000016a 	andeq	r0, r0, sl, ror #2
  34:	6905041d 	stmdbvs	r5, {r0, r2, r3, r4, sl}
  38:	1e00746e 	cdpne	4, 0, cr7, cr0, cr14, {3}
  3c:	0000002d 	andeq	r0, r0, sp, lsr #32
  40:	aa060103 	bge	180454 <sw_uart_init_helper+0x180330>
  44:	03000002 	tsteq	r0, #2
  48:	01530502 	cmpeq	r3, r2, lsl #10
  4c:	04030000 	streq	r0, [r3], #-0
  50:	0002a105 	andeq	sl, r2, r5, lsl #2
  54:	05080300 	streq	r0, [r8, #-768]	@ 0xfffffd00
  58:	000001b8 			@ <UNDEFINED> instruction: 0x000001b8
  5c:	00018e0d 	andeq	r8, r1, sp, lsl #28
  60:	182e0400 	stmdane	lr!, {sl}
  64:	00000068 	andeq	r0, r0, r8, rrx
  68:	91080103 	tstls	r8, r3, lsl #2
  6c:	03000000 	tsteq	r0, #0
  70:	00430702 	subeq	r0, r3, r2, lsl #14
  74:	980d0000 	stmdals	sp, {}	@ <UNPREDICTABLE>
  78:	04000002 	streq	r0, [r0], #-2
  7c:	00821934 	addeq	r1, r2, r4, lsr r9
  80:	04030000 	streq	r0, [r3], #-0
  84:	0000b807 	andeq	fp, r0, r7, lsl #16
  88:	08010300 	stmdaeq	r1, {r8, r9}
  8c:	000001c6 	andeq	r0, r0, r6, asr #3
  90:	00008913 	andeq	r8, r0, r3, lsl r9
  94:	00900e00 	addseq	r0, r0, r0, lsl #28
  98:	101f0000 	andsne	r0, pc, r0
  9c:	d9091f05 	stmdble	r9, {r0, r2, r8, r9, sl, fp, ip}
  a0:	14000000 	strne	r0, [r0], #-0
  a4:	20007874 	andcs	r7, r0, r4, ror r8
  a8:	0000005c 	andeq	r0, r0, ip, asr r0
  ac:	78721400 	ldmdavc	r2!, {sl, ip}^
  b0:	005c2100 	subseq	r2, ip, r0, lsl #2
  b4:	0f010000 	svceq	0x00010000
  b8:	000001b3 			@ <UNDEFINED> instruction: 0x000001b3
  bc:	00007622 	andeq	r7, r0, r2, lsr #12
  c0:	000f0400 	andeq	r0, pc, r0, lsl #8
  c4:	23000000 	tstcs	r0, #0
  c8:	00000076 	andeq	r0, r0, r6, ror r0
  cc:	000e0f08 	andeq	r0, lr, r8, lsl #30
  d0:	76240000 	strtvc	r0, [r4], -r0
  d4:	0c000000 	stceq	0, cr0, [r0], {-0}
  d8:	01490d00 	cmpeq	r9, r0, lsl #26
  dc:	25050000 	strcs	r0, [r5, #-0]
  e0:	00009a03 	andeq	r9, r0, r3, lsl #20
  e4:	00f50c00 	rscseq	r0, r5, r0, lsl #24
  e8:	f51d0000 			@ <UNDEFINED> instruction: 0xf51d0000
  ec:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
  f0:	0000002d 	andeq	r0, r0, sp, lsr #32
  f4:	00ca0c00 	sbceq	r0, sl, r0, lsl #24
  f8:	051c0000 	ldreq	r0, [ip, #-0]
  fc:	09000001 	stmdbeq	r0, {r0}
 100:	0000002d 	andeq	r0, r0, sp, lsr #32
 104:	009f2000 	addseq	r2, pc, r0
 108:	7a070000 	bvc	1c0110 <sw_uart_init_helper+0x1bffec>
 10c:	027e2106 	rsbseq	r2, lr, #-2147483647	@ 0x80000001
 110:	07080000 	streq	r0, [r8, -r0]
 114:	00003405 	andeq	r3, r0, r5, lsl #8
 118:	00012400 	andeq	r2, r1, r0, lsl #8
 11c:	00950900 	addseq	r0, r5, r0, lsl #18
 120:	00220000 	eoreq	r0, r2, r0
 124:	0001a023 	andeq	sl, r1, r3, lsr #32
 128:	0a700700 	beq	1c01d30 <sw_uart_init_helper+0x1c01c0c>
 12c:	00000076 	andeq	r0, r0, r6, ror r0
 130:	0000850c 	andeq	r8, r0, ip, lsl #10
 134:	01402700 	cmpeq	r0, r0, lsl #14
 138:	2d090000 	stccs	0, cr0, [r9, #-0]
 13c:	00000000 	andeq	r0, r0, r0
 140:	0000d90c 	andeq	sp, r0, ip, lsl #18
 144:	01502a00 	cmpeq	r0, r0, lsl #20
 148:	2d090000 	stccs	0, cr0, [r9, #-0]
 14c:	00000000 	andeq	r0, r0, r0
 150:	00005615 	andeq	r5, r0, r5, lsl r6
 154:	d90b3e00 	stmdble	fp, {r9, sl, fp, ip, sp}
 158:	24000000 	strcs	r0, [r0], #-0
 15c:	68000001 	stmdavs	r0, {r0}
 160:	01000001 	tsteq	r0, r1
 164:	0003809c 	muleq	r3, ip, r0
 168:	78740a00 	ldmdavc	r4!, {r9, fp}^
 16c:	283e0100 	ldmdacs	lr!, {r8}
 170:	0000002d 	andeq	r0, r0, sp, lsr #32
 174:	00000024 	andeq	r0, r0, r4, lsr #32
 178:	0000000c 	andeq	r0, r0, ip
 17c:	0078720a 	rsbseq	r7, r8, sl, lsl #4
 180:	2d353e01 	ldccs	14, cr3, [r5, #-4]!
 184:	96000000 	strls	r0, [r0], -r0
 188:	82000000 	andhi	r0, r0, #0
 18c:	0b000000 	bleq	194 <.debug_info+0x194>
 190:	000001b3 			@ <UNDEFINED> instruction: 0x000001b3
 194:	2d283f01 	stccs	15, cr3, [r8, #-4]!
 198:	ea000000 	b	1a0 <.debug_info+0x1a0>
 19c:	e6000000 	str	r0, [r0], -r0
 1a0:	16000000 	strne	r0, [r0], -r0
 1a4:	000000ac 	andeq	r0, r0, ip, lsr #1
 1a8:	00002d40 	andeq	r2, r0, r0, asr #26
 1ac:	00910200 	addseq	r0, r1, r0, lsl #4
 1b0:	00000e16 	andeq	r0, r0, r6, lsl lr
 1b4:	002d4100 	eoreq	r4, sp, r0, lsl #2
 1b8:	91020000 	mrsls	r0, (UNDEF: 2)
 1bc:	015d2404 	cmpeq	sp, r4, lsl #8
 1c0:	03900000 	orrseq	r0, r0, #0
 1c4:	03050000 	tsteq	r5, #0
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	7a686d05 	bvc	1a1b5e8 <sw_uart_init_helper+0x1a1b4c4>
 1d0:	2d0e4900 			@ <UNDEFINED> instruction: 0x2d0e4900
 1d4:	fd000000 	stc2	0, cr0, [r0, #-0]
 1d8:	f9000000 			@ <UNDEFINED> instruction: 0xf9000000
 1dc:	17000000 	strne	r0, [r0, -r0]
 1e0:	000002c6 	andeq	r0, r0, r6, asr #5
 1e4:	002d4a01 	eoreq	r4, sp, r1, lsl #20
 1e8:	01200000 			@ <UNDEFINED> instruction: 0x01200000
 1ec:	01160000 	tsteq	r6, r0
 1f0:	98040000 	stmdals	r4, {}	@ <UNPREDICTABLE>
 1f4:	f5000001 			@ <UNDEFINED> instruction: 0xf5000001
 1f8:	06000000 	streq	r0, [r0], -r0
 1fc:	01000002 	tsteq	r0, r2
 200:	77025001 	strvc	r5, [r2, -r1]
 204:	a0040000 	andge	r0, r4, r0
 208:	e5000001 	str	r0, [r0, #-1]
 20c:	1a000000 	bne	214 <.debug_info+0x214>
 210:	01000002 	tsteq	r0, r2
 214:	76025001 	strvc	r5, [r2], -r1
 218:	a8040000 	stmdage	r4, {}	@ <UNPREDICTABLE>
 21c:	30000001 	andcc	r0, r0, r1
 220:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
 224:	01000002 	tsteq	r0, r2
 228:	76025001 	strvc	r5, [r2], -r1
 22c:	e4040000 	str	r0, [r4], #-0
 230:	0d000001 	stceq	0, cr0, [r0, #-4]
 234:	67000001 	strvs	r0, [r0, -r1]
 238:	01000002 	tsteq	r0, r2
 23c:	03055001 	tsteq	r5, #1
 240:	00000010 	andeq	r0, r0, r0, lsl r0
 244:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 248:	00000003 	andeq	r0, r0, r3
 24c:	52010100 	andpl	r0, r1, #0, 2
 250:	00000305 	andeq	r0, r0, r5, lsl #6
 254:	01010000 	mrseq	r0, (UNDEF: 1)
 258:	43080253 	tstmi	r8, #805306373	@ 0x30000005
 25c:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 260:	00400305 	subeq	r0, r0, r5, lsl #6
 264:	07000000 	streq	r0, [r0, -r0]
 268:	000001e8 	andeq	r0, r0, r8, ror #3
 26c:	00000105 	andeq	r0, r0, r5, lsl #2
 270:	00020404 	andeq	r0, r2, r4, lsl #8
 274:	00010d00 	andeq	r0, r1, r0, lsl #26
 278:	0002a900 	andeq	sl, r2, r0, lsl #18
 27c:	50010100 	andpl	r0, r1, r0, lsl #2
 280:	00100305 	andseq	r0, r0, r5, lsl #6
 284:	01010000 	mrseq	r0, (UNDEF: 1)
 288:	00030551 	andeq	r0, r3, r1, asr r5
 28c:	01000000 	mrseq	r0, (UNDEF: 0)
 290:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 294:	00000000 	andeq	r0, r0, r0
 298:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 29c:	02014408 	andeq	r4, r1, #8, 8	@ 0x8000000
 2a0:	0305007d 	tsteq	r5, #125	@ 0x7d
 2a4:	00000050 	andeq	r0, r0, r0, asr r0
 2a8:	02080700 	andeq	r0, r8, #0, 14
 2ac:	01050000 	mrseq	r0, (UNDEF: 5)
 2b0:	24040000 	strcs	r0, [r4], #-0
 2b4:	0d000002 	stceq	0, cr0, [r0, #-8]
 2b8:	eb000001 	bl	2c4 <.debug_info+0x2c4>
 2bc:	01000002 	tsteq	r0, r2
 2c0:	03055001 	tsteq	r5, #1
 2c4:	00000010 	andeq	r0, r0, r0, lsl r0
 2c8:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 2cc:	00000003 	andeq	r0, r0, r3
 2d0:	52010100 	andpl	r0, r1, #0, 2
 2d4:	00000305 	andeq	r0, r0, r5, lsl #6
 2d8:	01010000 	mrseq	r0, (UNDEF: 1)
 2dc:	45080253 	strmi	r0, [r8, #-595]	@ 0xfffffdad
 2e0:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 2e4:	00600305 	rsbeq	r0, r0, r5, lsl #6
 2e8:	07000000 	streq	r0, [r0, -r0]
 2ec:	00000228 	andeq	r0, r0, r8, lsr #4
 2f0:	00000105 	andeq	r0, r0, r5, lsl #2
 2f4:	00024404 	andeq	r4, r2, r4, lsl #8
 2f8:	00010d00 	andeq	r0, r1, r0, lsl #26
 2fc:	00032d00 	andeq	r2, r3, r0, lsl #26
 300:	50010100 	andpl	r0, r1, r0, lsl #2
 304:	00100305 	andseq	r0, r0, r5, lsl #6
 308:	01010000 	mrseq	r0, (UNDEF: 1)
 30c:	00030551 	andeq	r0, r3, r1, asr r5
 310:	01000000 	mrseq	r0, (UNDEF: 0)
 314:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 318:	00000000 	andeq	r0, r0, r0
 31c:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 320:	02014608 	andeq	r4, r1, #8, 12	@ 0x800000
 324:	0305007d 	tsteq	r5, #125	@ 0x7d
 328:	0000008c 	andeq	r0, r0, ip, lsl #1
 32c:	02480700 	subeq	r0, r8, #0, 14
 330:	01050000 	mrseq	r0, (UNDEF: 5)
 334:	64040000 	strvs	r0, [r4], #-0
 338:	0d000002 	stceq	0, cr0, [r0, #-8]
 33c:	76000001 	strvc	r0, [r0], -r1
 340:	01000003 	tsteq	r0, r3
 344:	03055001 	tsteq	r5, #1
 348:	0000009c 	muleq	r0, ip, r0
 34c:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 350:	00000003 	andeq	r0, r0, r3
 354:	52010100 	andpl	r0, r1, #0, 2
 358:	00000305 	andeq	r0, r0, r5, lsl #6
 35c:	01010000 	mrseq	r0, (UNDEF: 1)
 360:	4c080253 	stcmi	2, cr0, [r8], {83}	@ 0x53
 364:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 368:	01007802 	tsteq	r0, r2, lsl #16
 36c:	05047d02 	streq	r7, [r4, #-3330]	@ 0xfffff2fe
 370:	00780075 	rsbseq	r0, r8, r5, ror r0
 374:	6807001e 	stmdavs	r7, {r1, r2, r3, r4}
 378:	05000002 	streq	r0, [r0, #-2]
 37c:	00000001 	andeq	r0, r0, r1
 380:	00009025 	andeq	r9, r0, r5, lsr #32
 384:	00039000 	andeq	r9, r3, r0
 388:	002d2600 	eoreq	r2, sp, r0, lsl #12
 38c:	00130000 	andseq	r0, r3, r0
 390:	00038013 	andeq	r8, r3, r3, lsl r0
 394:	001b1500 	andseq	r1, fp, r0, lsl #10
 398:	05340000 	ldreq	r0, [r4, #-0]!
 39c:	00000034 	andeq	r0, r0, r4, lsr r0
 3a0:	00000108 	andeq	r0, r0, r8, lsl #2
 3a4:	0000001c 	andeq	r0, r0, ip, lsl r0
 3a8:	04059c01 	streq	r9, [r5], #-3073	@ 0xfffff3ff
 3ac:	930b0000 	tstls	fp, #0
 3b0:	01000002 	tsteq	r0, r2
 3b4:	04052534 	streq	r2, [r5], #-1332	@ 0xfffffacc
 3b8:	01530000 	cmpeq	r3, r0
 3bc:	014f0000 	mrseq	r0, SPSR
 3c0:	300b0000 	andcc	r0, fp, r0
 3c4:	01000000 	mrseq	r0, (UNDEF: 0)
 3c8:	00763434 	rsbseq	r3, r6, r4, lsr r4
 3cc:	01710000 	cmneq	r1, r0
 3d0:	016b0000 	cmneq	fp, r0
 3d4:	72050000 	andvc	r0, r5, #0
 3d8:	0e350078 	mrceq	0, 1, r0, cr5, cr8, {3}
 3dc:	0000002d 	andeq	r0, r0, sp, lsr #32
 3e0:	00000194 	muleq	r0, r4, r1
 3e4:	00000190 	muleq	r0, r0, r1
 3e8:	00011c10 	andeq	r1, r1, r0, lsl ip
 3ec:	00065600 	andeq	r5, r6, r0, lsl #12
 3f0:	51010100 	mrspl	r0, (UNDEF: 17)
 3f4:	01013001 	tsteq	r1, r1
 3f8:	03a30952 			@ <UNDEFINED> instruction: 0x03a30952
 3fc:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
 400:	0000a82d 	andeq	sl, r0, sp, lsr #16
 404:	00d90e00 	sbcseq	r0, r9, r0, lsl #28
 408:	6a270000 	bvs	9c0410 <sw_uart_init_helper+0x9c02ec>
 40c:	01000000 	mrseq	r0, (UNDEF: 0)
 410:	00740616 	rsbseq	r0, r4, r6, lsl r6
 414:	00940000 	addseq	r0, r4, r0
 418:	9c010000 	stcls	0, cr0, [r1], {-0}
 41c:	00000656 	andeq	r0, r0, r6, asr r6
 420:	0002930b 	andeq	r9, r2, fp, lsl #6
 424:	1e160100 	cdpne	1, 1, cr0, cr6, cr0, {0}
 428:	00000405 	andeq	r0, r0, r5, lsl #8
 42c:	000001be 			@ <UNDEFINED> instruction: 0x000001be
 430:	000001ba 			@ <UNDEFINED> instruction: 0x000001ba
 434:	0100620a 	tsteq	r0, sl, lsl #4
 438:	005c2c16 	subseq	r2, ip, r6, lsl ip
 43c:	01d90000 	bicseq	r0, r9, r0
 440:	01d50000 	bicseq	r0, r5, r0
 444:	74050000 	strvc	r0, [r5], #-0
 448:	09180078 	ldmdbeq	r8, {r3, r4, r5, r6}
 44c:	00000034 	andeq	r0, r0, r4, lsr r0
 450:	000001e9 	andeq	r0, r0, r9, ror #3
 454:	000001e7 	andeq	r0, r0, r7, ror #3
 458:	19006e05 	stmdbne	r0, {r0, r2, r9, sl, fp, sp, lr}
 45c:	0000760e 	andeq	r7, r0, lr, lsl #12
 460:	0001f300 	andeq	pc, r1, r0, lsl #6
 464:	0001f100 	andeq	pc, r1, r0, lsl #2
 468:	00750500 	rsbseq	r0, r5, r0, lsl #10
 46c:	00760e1a 	rsbseq	r0, r6, sl, lsl lr
 470:	01f30000 	mvnseq	r0, r0
 474:	01f10000 	mvnseq	r0, r0
 478:	73050000 	tstvc	r5, #0
 47c:	760e1b00 	strvc	r1, [lr], -r0, lsl #22
 480:	fd000000 	stc2	0, cr0, [r0, #-0]
 484:	fb000001 	blx	492 <.debug_info+0x492>
 488:	28000001 	stmdacs	r0, {r0}
 48c:	000000a4 	andeq	r0, r0, r4, lsr #1
 490:	00000048 	andeq	r0, r0, r8, asr #32
 494:	00000548 	andeq	r0, r0, r8, asr #10
 498:	22006905 	andcs	r6, r0, #81920	@ 0x14000
 49c:	0000340e 	andeq	r3, r0, lr, lsl #8
 4a0:	00020900 	andeq	r0, r2, r0, lsl #18
 4a4:	00020500 	andeq	r0, r2, r0, lsl #10
 4a8:	000c2900 	andeq	r2, ip, r0, lsl #18
 4ac:	62050000 	andvs	r0, r5, #0
 4b0:	2300695f 	tstcs	r0, #1556480	@ 0x17c000
 4b4:	00002d12 	andeq	r2, r0, r2, lsl sp
 4b8:	00022100 	andeq	r2, r2, r0, lsl #2
 4bc:	00021900 	andeq	r1, r2, r0, lsl #18
 4c0:	07a60800 	streq	r0, [r6, r0, lsl #16]!
 4c4:	00b40000 	adcseq	r0, r4, r0
 4c8:	b4010000 	strlt	r0, [r1], #-0
 4cc:	10000000 	andne	r0, r0, r0
 4d0:	01000000 	mrseq	r0, (UNDEF: 0)
 4d4:	05220929 	streq	r0, [r2, #-2345]!	@ 0xfffff6d7
 4d8:	b5060000 	strlt	r0, [r6, #-0]
 4dc:	56000007 	strpl	r0, [r0], -r7
 4e0:	54000002 	strpl	r0, [r0], #-2
 4e4:	06000002 	streq	r0, [r0], -r2
 4e8:	000007c1 	andeq	r0, r0, r1, asr #15
 4ec:	00000260 	andeq	r0, r0, r0, ror #4
 4f0:	0000025e 	andeq	r0, r0, lr, asr r2
 4f4:	0007ca02 	andeq	ip, r7, r2, lsl #20
 4f8:	00026a00 	andeq	r6, r2, r0, lsl #20
 4fc:	00026800 	andeq	r6, r2, r0, lsl #16
 500:	07d51100 	ldrbeq	r1, [r5, r0, lsl #2]
 504:	00b40000 	adcseq	r0, r4, r0
 508:	b4050000 	strlt	r0, [r5], #-0
 50c:	04000000 	streq	r0, [r0], #-0
 510:	02000000 	andeq	r0, r0, #0
 514:	000007e2 	andeq	r0, r0, r2, ror #15
 518:	00000274 	andeq	r0, r0, r4, ror r2
 51c:	00000272 	andeq	r0, r0, r2, ror r2
 520:	b4040000 	strlt	r0, [r4], #-0
 524:	40000000 	andmi	r0, r0, r0
 528:	36000001 	strcc	r0, [r0], -r1
 52c:	01000005 	tsteq	r0, r5
 530:	76025001 	strvc	r5, [r2], -r1
 534:	e8100000 	ldmda	r0, {}	@ <UNPREDICTABLE>
 538:	30000000 	andcc	r0, r0, r0
 53c:	01000001 	tsteq	r0, r1
 540:	76025001 	strvc	r5, [r2], -r1
 544:	00000000 	andeq	r0, r0, r0
 548:	0007d508 	andeq	sp, r7, r8, lsl #10
 54c:	00008400 	andeq	r8, r0, r0, lsl #8
 550:	00840000 	addeq	r0, r4, r0
 554:	00040000 	andeq	r0, r4, r0
 558:	1b010000 	blne	40560 <sw_uart_init_helper+0x4043c>
 55c:	00056f12 	andeq	r6, r5, r2, lsl pc
 560:	07e20200 	strbeq	r0, [r2, r0, lsl #4]!
 564:	027e0000 	rsbseq	r0, lr, #0
 568:	027c0000 	rsbseq	r0, ip, #0
 56c:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 570:	000007a6 	andeq	r0, r0, r6, lsr #15
 574:	00000090 	muleq	r0, r0, r0
 578:	00009001 	andeq	r9, r0, r1
 57c:	00001000 	andeq	r1, r0, r0
 580:	051f0100 	ldreq	r0, [pc, #-256]	@ 488 <.debug_info+0x488>
 584:	000005d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 588:	0007b506 	andeq	fp, r7, r6, lsl #10
 58c:	00028800 	andeq	r8, r2, r0, lsl #16
 590:	00028600 	andeq	r8, r2, r0, lsl #12
 594:	07c10600 	strbeq	r0, [r1, r0, lsl #12]
 598:	02920000 	addseq	r0, r2, #0
 59c:	02900000 	addseq	r0, r0, #0
 5a0:	ca020000 	bgt	805a8 <sw_uart_init_helper+0x80484>
 5a4:	9c000007 	stcls	0, cr0, [r0], {7}
 5a8:	9a000002 	bls	5b8 <.debug_info+0x5b8>
 5ac:	11000002 	tstne	r0, r2
 5b0:	000007d5 	ldrdeq	r0, [r0], -r5
 5b4:	00000090 	muleq	r0, r0, r0
 5b8:	00009005 	andeq	r9, r0, r5
 5bc:	00000400 	andeq	r0, r0, r0, lsl #8
 5c0:	07e20200 	strbeq	r0, [r2, r0, lsl #4]!
 5c4:	02a60000 	adceq	r0, r6, #0
 5c8:	02a40000 	adceq	r0, r4, #0
 5cc:	00000000 	andeq	r0, r0, r0
 5d0:	0007a608 	andeq	sl, r7, r8, lsl #12
 5d4:	0000f400 	andeq	pc, r0, r0, lsl #8
 5d8:	00f40100 	rscseq	r0, r4, r0, lsl #2
 5dc:	00140000 	andseq	r0, r4, r0
 5e0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 5e4:	00063105 	andeq	r3, r6, r5, lsl #2
 5e8:	07b50600 	ldreq	r0, [r5, r0, lsl #12]!
 5ec:	02b00000 	adcseq	r0, r0, #0
 5f0:	02ae0000 	adceq	r0, lr, #0
 5f4:	c1060000 	mrsgt	r0, (UNDEF: 6)
 5f8:	ba000007 	blt	61c <.debug_info+0x61c>
 5fc:	b8000002 	stmdalt	r0, {r1}
 600:	02000002 	andeq	r0, r0, #2
 604:	000007ca 	andeq	r0, r0, sl, asr #15
 608:	000002c4 	andeq	r0, r0, r4, asr #5
 60c:	000002c2 	andeq	r0, r0, r2, asr #5
 610:	0007d511 	andeq	sp, r7, r1, lsl r5
 614:	0000f400 	andeq	pc, r0, r0, lsl #8
 618:	00f40500 	rscseq	r0, r4, r0, lsl #10
 61c:	00040000 	andeq	r0, r4, r0
 620:	e2020000 	and	r0, r2, #0
 624:	ce000007 	cdpgt	0, 0, cr0, cr0, cr7, {0}
 628:	cc000002 	stcgt	0, cr0, [r0], {2}
 62c:	00000002 	andeq	r0, r0, r2
 630:	00900400 	addseq	r0, r0, r0, lsl #8
 634:	01400000 	mrseq	r0, (UNDEF: 64)
 638:	06450000 	strbeq	r0, [r5], -r0
 63c:	01010000 	mrseq	r0, (UNDEF: 1)
 640:	00760250 	rsbseq	r0, r6, r0, asr r2
 644:	00f41000 	rscseq	r1, r4, r0
 648:	01300000 	teqeq	r0, r0
 64c:	01010000 	mrseq	r0, (UNDEF: 1)
 650:	00760250 	rsbseq	r0, r6, r0, asr r2
 654:	b62a0000 	strtlt	r0, [sl], -r0
 658:	02000002 	andeq	r0, r0, #2
 65c:	00340142 	eorseq	r0, r4, r2, asr #2
 660:	00000000 	andeq	r0, r0, r0
 664:	00740000 	rsbseq	r0, r4, r0
 668:	9c010000 	stcls	0, cr0, [r1], {-0}
 66c:	00000764 	andeq	r0, r0, r4, ror #14
 670:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 674:	15420200 	strbne	r0, [r2, #-512]	@ 0xfffffe00
 678:	00000034 	andeq	r0, r0, r4, lsr r0
 67c:	000002de 	ldrdeq	r0, [r0], -lr
 680:	000002d6 	ldrdeq	r0, [r0], -r6
 684:	0200760a 	andeq	r7, r0, #10485760	@ 0xa00000
 688:	00341e42 	eorseq	r1, r4, r2, asr #28
 68c:	030d0000 	tsteq	sp, #0
 690:	03050000 	tsteq	r5, #0
 694:	300b0000 	andcc	r0, fp, r0
 698:	02000000 	andeq	r0, r0, #0
 69c:	002d2a42 	eoreq	r2, sp, r2, asr #20
 6a0:	032a0000 			@ <UNDEFINED> instruction: 0x032a0000
 6a4:	03220000 			@ <UNDEFINED> instruction: 0x03220000
 6a8:	3d170000 	ldccc	0, cr0, [r7, #-0]
 6ac:	02000000 	andeq	r0, r0, #0
 6b0:	00002d45 	andeq	r2, r0, r5, asr #26
 6b4:	00034300 	andeq	r4, r3, r0, lsl #6
 6b8:	00033f00 	andeq	r3, r3, r0, lsl #30
 6bc:	07640800 	strbeq	r0, [r4, -r0, lsl #16]!
 6c0:	00040000 	andeq	r0, r4, r0
 6c4:	04010000 	streq	r0, [r1], #-0
 6c8:	14000000 	strne	r0, [r0], #-0
 6cc:	02000000 	andeq	r0, r0, #0
 6d0:	07030843 	streq	r0, [r3, -r3, asr #16]
 6d4:	73060000 	tstvc	r6, #0
 6d8:	50000007 	andpl	r0, r0, r7
 6dc:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
 6e0:	18000003 	stmdane	r0, {r0, r1}
 6e4:	0000077e 	andeq	r0, r0, lr, ror r7
 6e8:	20200000 	eorcs	r0, r0, r0
 6ec:	00078918 	andeq	r8, r7, r8, lsl r9
 6f0:	20003400 	andcs	r3, r0, r0, lsl #8
 6f4:	07940220 	ldreq	r0, [r4, r0, lsr #4]
 6f8:	03580000 	cmpeq	r8, #0
 6fc:	03560000 	cmpeq	r6, #0
 700:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 704:	00000764 	andeq	r0, r0, r4, ror #14
 708:	00000030 	andeq	r0, r0, r0, lsr r0
 70c:	00003002 	andeq	r3, r0, r2
 710:	00001000 	andeq	r1, r0, r0
 714:	0c480200 	mcrreq	2, 0, r0, r8, cr0
 718:	00000751 	andeq	r0, r0, r1, asr r7
 71c:	00077306 	andeq	r7, r7, r6, lsl #6
 720:	00036000 	andeq	r6, r3, r0
 724:	00035e00 	andeq	r5, r3, r0, lsl #28
 728:	077e0200 	ldrbeq	r0, [lr, -r0, lsl #4]!
 72c:	03730000 	cmneq	r3, #0
 730:	036f0000 	cmneq	pc, #0
 734:	89020000 	stmdbhi	r2, {}	@ <UNPREDICTABLE>
 738:	8c000007 	stchi	0, cr0, [r0], {7}
 73c:	88000003 	stmdahi	r0, {r0, r1}
 740:	02000003 	andeq	r0, r0, #3
 744:	00000794 	muleq	r0, r4, r7
 748:	000003a3 	andeq	r0, r0, r3, lsr #7
 74c:	000003a1 	andeq	r0, r0, r1, lsr #7
 750:	002c0700 	eoreq	r0, ip, r0, lsl #14
 754:	01240000 			@ <UNDEFINED> instruction: 0x01240000
 758:	4c070000 	stcmi	0, cr0, [r7], {-0}
 75c:	24000000 	strcs	r0, [r0], #-0
 760:	00000001 	andeq	r0, r0, r1
 764:	00028519 	andeq	r8, r2, r9, lsl r5
 768:	2d1c2c00 	ldccs	12, cr2, [ip, #-0]
 76c:	a1000000 	mrsge	r0, (UNDEF: 0)
 770:	1a000007 	bne	794 <.debug_info+0x794>
 774:	006e6970 	rsbeq	r6, lr, r0, ror r9
 778:	002d332c 	eoreq	r3, sp, ip, lsr #6
 77c:	cb1b0000 	blgt	6c0784 <sw_uart_init_helper+0x6c0660>
 780:	2d000001 	stccs	0, cr0, [r0, #-4]
 784:	00002d12 	andeq	r2, r0, r2, lsl sp
 788:	01961b00 	orrseq	r1, r6, r0, lsl #22
 78c:	1c2f0000 	stcne	0, cr0, [pc], #-0	@ 794 <.debug_info+0x794>
 790:	000007a1 	andeq	r0, r0, r1, lsr #15
 794:	66666f12 	uqadd16vs	r6, r6, r2
 798:	12300200 	eorsne	r0, r0, #0, 4
 79c:	0000002d 	andeq	r0, r0, sp, lsr #32
 7a0:	003b0e00 	eorseq	r0, fp, r0, lsl #28
 7a4:	05190000 	ldreq	r0, [r9, #-0]
 7a8:	0b000001 	bleq	7b4 <.debug_info+0x7b4>
 7ac:	00002d18 	andeq	r2, r0, r8, lsl sp
 7b0:	0007d500 	andeq	sp, r7, r0, lsl #10
 7b4:	003d2b00 	eorseq	r2, sp, r0, lsl #22
 7b8:	0b020000 	bleq	807c0 <sw_uart_init_helper+0x8069c>
 7bc:	00002d2f 	andeq	r2, r0, pc, lsr #26
 7c0:	006e1a00 	rsbeq	r1, lr, r0, lsl #20
 7c4:	002d3f0b 	eoreq	r3, sp, fp, lsl #30
 7c8:	63120000 	tstvs	r2, #0
 7cc:	0e0e0200 	cdpeq	2, 0, cr0, cr14, cr0, {0}
 7d0:	0000002d 	andeq	r0, r0, sp, lsr #32
 7d4:	00e62c00 	rsceq	r2, r6, r0, lsl #24
 7d8:	0d030000 	stceq	0, cr0, [r3, #-0]
 7dc:	00007618 	andeq	r7, r0, r8, lsl r6
 7e0:	6f120300 	svcvs	0x00120300
 7e4:	03007475 	tsteq	r0, #1962934272	@ 0x75000000
 7e8:	00760b0e 	rsbseq	r0, r6, lr, lsl #22
 7ec:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00340200 	eorseq	r0, r4, r0, lsl #4
   c:	17021331 	smladxne	r2, r1, r3, r1
  10:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  14:	00240300 	eoreq	r0, r4, r0, lsl #6
  18:	0b3e0b0b 	bleq	f82c4c <sw_uart_init_helper+0xf82b28>
  1c:	00000e03 	andeq	r0, r0, r3, lsl #28
  20:	7d014804 	stcvc	8, cr4, [r1, #-16]
  24:	01137f01 	tsteq	r3, r1, lsl #30
  28:	05000013 	streq	r0, [r0, #-19]	@ 0xffffffed
  2c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  30:	3b01213a 	blcc	48520 <sw_uart_init_helper+0x483fc>
  34:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  38:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  3c:	00001742 	andeq	r1, r0, r2, asr #14
  40:	31000506 	tstcc	r0, r6, lsl #10
  44:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  48:	00001742 	andeq	r1, r0, r2, asr #14
  4c:	7d004807 	stcvc	8, cr4, [r0, #-28]	@ 0xffffffe4
  50:	00137f01 	andseq	r7, r3, r1, lsl #30
  54:	011d0800 	tsteq	sp, r0, lsl #16
  58:	01521331 	cmpeq	r2, r1, lsr r3
  5c:	110b42b8 			@ <UNDEFINED> instruction: 0x110b42b8
  60:	58061201 	stmdapl	r6, {r0, r9, ip}
  64:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  68:	0013010b 	andseq	r0, r3, fp, lsl #2
  6c:	00050900 	andeq	r0, r5, r0, lsl #18
  70:	00001349 	andeq	r1, r0, r9, asr #6
  74:	0300050a 	tsteq	r0, #41943040	@ 0x2800000
  78:	3b0b3a08 	blcc	2ce8a0 <sw_uart_init_helper+0x2ce77c>
  7c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  80:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  84:	00001742 	andeq	r1, r0, r2, asr #14
  88:	0300050b 	tsteq	r0, #46137344	@ 0x2c00000
  8c:	3b0b3a0e 	blcc	2ce8cc <sw_uart_init_helper+0x2ce7a8>
  90:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  94:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  98:	00001742 	andeq	r1, r0, r2, asr #14
  9c:	3f012e0c 	svccc	0x00012e0c
  a0:	3a0e0319 	bcc	380d0c <sw_uart_init_helper+0x380be8>
  a4:	0b3b0621 	bleq	ec1930 <sw_uart_init_helper+0xec180c>
  a8:	27062139 	smladxcs	r6, r9, r1, r2
  ac:	01193c19 	tsteq	r9, r9, lsl ip
  b0:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  b4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  b8:	0b3b0b3a 	bleq	ec2da8 <sw_uart_init_helper+0xec2c84>
  bc:	13490b39 	cmpne	r9, #58368	@ 0xe400
  c0:	0f0e0000 	svceq	0x000e0000
  c4:	04210b00 	strteq	r0, [r1], #-2816	@ 0xfffff500
  c8:	00001349 	andeq	r1, r0, r9, asr #6
  cc:	03000d0f 	tsteq	r0, #960	@ 0x3c0
  d0:	05213a0e 	streq	r3, [r1, #-2574]!	@ 0xfffff5f2
  d4:	21390b3b 	teqcs	r9, fp, lsr fp
  d8:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  dc:	1000000b 	andne	r0, r0, fp
  e0:	017d0148 	cmneq	sp, r8, asr #2
  e4:	0000137f 	andeq	r1, r0, pc, ror r3
  e8:	31011d11 	tstcc	r1, r1, lsl sp
  ec:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
  f0:	01110b42 	tsteq	r1, r2, asr #22
  f4:	21580612 	cmpcs	r8, r2, lsl r6
  f8:	0f215902 	svceq	0x00215902
  fc:	00112157 	andseq	r2, r1, r7, asr r1
 100:	00341200 	eorseq	r1, r4, r0, lsl #4
 104:	0b3a0803 	bleq	e82118 <sw_uart_init_helper+0xe81ff4>
 108:	0b390b3b 	bleq	e42dfc <sw_uart_init_helper+0xe42cd8>
 10c:	00001349 	andeq	r1, r0, r9, asr #6
 110:	49002613 	stmdbmi	r0, {r0, r1, r4, r9, sl, sp}
 114:	14000013 	strne	r0, [r0], #-19	@ 0xffffffed
 118:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 11c:	3b05213a 	blcc	14860c <sw_uart_init_helper+0x1484e8>
 120:	0d21390b 			@ <UNDEFINED> instruction: 0x0d21390b
 124:	0b381349 	bleq	e04e50 <sw_uart_init_helper+0xe04d2c>
 128:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 12c:	03193f01 	tsteq	r9, #1, 30
 130:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
 134:	0b390b3b 	bleq	e42e28 <sw_uart_init_helper+0xe42d04>
 138:	13491927 	cmpne	r9, #638976	@ 0x9c000
 13c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 140:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 144:	00001301 	andeq	r1, r0, r1, lsl #6
 148:	03000516 	tsteq	r0, #92274688	@ 0x5800000
 14c:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
 150:	21390b3b 	teqcs	r9, fp, lsr fp
 154:	02134928 	andseq	r4, r3, #40, 18	@ 0xa0000
 158:	17000018 	smladne	r0, r8, r0, r0
 15c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 160:	0b3b0b3a 	bleq	ec2e50 <sw_uart_init_helper+0xec2d2c>
 164:	490e2139 	stmdbmi	lr, {r0, r3, r4, r5, r8, sp}
 168:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 16c:	00001742 	andeq	r1, r0, r2, asr #14
 170:	31003418 	tstcc	r0, r8, lsl r4
 174:	00061c13 	andeq	r1, r6, r3, lsl ip
 178:	012e1900 			@ <UNDEFINED> instruction: 0x012e1900
 17c:	213a0e03 	teqcs	sl, r3, lsl #28
 180:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
 184:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 188:	03212013 			@ <UNDEFINED> instruction: 0x03212013
 18c:	00001301 	andeq	r1, r0, r1, lsl #6
 190:	0300051a 	tsteq	r0, #109051904	@ 0x6800000
 194:	02213a08 	eoreq	r3, r1, #8, 20	@ 0x8000
 198:	0b390b3b 	bleq	e42e8c <sw_uart_init_helper+0xe42d68>
 19c:	00001349 	andeq	r1, r0, r9, asr #6
 1a0:	0300341b 	tsteq	r0, #452984832	@ 0x1b000000
 1a4:	02213a0e 	eoreq	r3, r1, #57344	@ 0xe000
 1a8:	0b390b3b 	bleq	e42e9c <sw_uart_init_helper+0xe42d78>
 1ac:	00001349 	andeq	r1, r0, r9, asr #6
 1b0:	2501111c 	strcs	r1, [r1, #-284]	@ 0xfffffee4
 1b4:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
 1b8:	110e1b0e 	tstne	lr, lr, lsl #22
 1bc:	10061201 	andne	r1, r6, r1, lsl #4
 1c0:	1d000017 	stcne	0, cr0, [r0, #-92]	@ 0xffffffa4
 1c4:	0b0b0024 	bleq	2c025c <sw_uart_init_helper+0x2c0138>
 1c8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 1cc:	351e0000 	ldrcc	r0, [lr, #-0]
 1d0:	00134900 	andseq	r4, r3, r0, lsl #18
 1d4:	01131f00 	tsteq	r3, r0, lsl #30
 1d8:	0b3a0b0b 	bleq	e82e0c <sw_uart_init_helper+0xe82ce8>
 1dc:	0b390b3b 	bleq	e42ed0 <sw_uart_init_helper+0xe42dac>
 1e0:	00001301 	andeq	r1, r0, r1, lsl #6
 1e4:	3f002e20 	svccc	0x00002e20
 1e8:	3a0e0319 	bcc	380e54 <sw_uart_init_helper+0x380d30>
 1ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1f0:	8719270b 	ldrhi	r2, [r9, -fp, lsl #14]
 1f4:	193c1901 	ldmdbne	ip!, {r0, r8, fp, ip}
 1f8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 1fc:	03193f01 	tsteq	r9, #1, 30
 200:	3b0b3a0e 	blcc	2cea40 <sw_uart_init_helper+0x2ce91c>
 204:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 208:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
 20c:	00130119 	andseq	r0, r3, r9, lsl r1
 210:	00182200 	andseq	r2, r8, r0, lsl #4
 214:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
 218:	03193f00 	tsteq	r9, #0, 30
 21c:	3b0b3a0e 	blcc	2cea5c <sw_uart_init_helper+0x2ce938>
 220:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 224:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
 228:	24000019 	strcs	r0, [r0], #-25	@ 0xffffffe7
 22c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 230:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 234:	00001802 	andeq	r1, r0, r2, lsl #16
 238:	49010125 	stmdbmi	r1, {r0, r2, r5, r8}
 23c:	00130113 	andseq	r0, r3, r3, lsl r1
 240:	00212600 	eoreq	r2, r1, r0, lsl #12
 244:	0b2f1349 	bleq	bc4f70 <sw_uart_init_helper+0xbc4e4c>
 248:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
 24c:	03193f01 	tsteq	r9, #1, 30
 250:	3b0b3a0e 	blcc	2cea90 <sw_uart_init_helper+0x2ce96c>
 254:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 258:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
 25c:	7a184006 	bvc	61027c <sw_uart_init_helper+0x610158>
 260:	00130119 	andseq	r0, r3, r9, lsl r1
 264:	010b2800 	tsteq	fp, r0, lsl #16
 268:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 26c:	00001301 	andeq	r1, r0, r1, lsl #6
 270:	55010b29 	strpl	r0, [r1, #-2857]	@ 0xfffff4d7
 274:	2a000017 	bcs	2d8 <sw_uart_init_helper+0x1b4>
 278:	0e03012e 	cdpeq	1, 0, cr0, cr3, cr14, {1}
 27c:	0b3b0b3a 	bleq	ec2f6c <sw_uart_init_helper+0xec2e48>
 280:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 284:	01111349 	tsteq	r1, r9, asr #6
 288:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 28c:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
 290:	052b0000 	streq	r0, [fp, #-0]!
 294:	3a0e0300 	bcc	380e9c <sw_uart_init_helper+0x380d78>
 298:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 29c:	0013490b 	andseq	r4, r3, fp, lsl #18
 2a0:	012e2c00 			@ <UNDEFINED> instruction: 0x012e2c00
 2a4:	0b3a0e03 	bleq	e83ab8 <sw_uart_init_helper+0xe83994>
 2a8:	0b390b3b 	bleq	e42f9c <sw_uart_init_helper+0xe42e78>
 2ac:	13491927 	cmpne	r9, #638976	@ 0x9c000
 2b0:	00000b20 	andeq	r0, r0, r0, lsr #22
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000003a5 	andeq	r0, r0, r5, lsr #7
   4:	00040005 	andeq	r0, r4, r5
	...
  24:	9702a404 	strls	sl, [r2, -r4, lsl #8]
  28:	04510103 	ldrbeq	r0, [r1], #-259	@ 0xfffffefd
  2c:	03c80397 	biceq	r0, r8, #1543503874	@ 0x5c000002
  30:	c8045601 	stmdagt	r4, {r0, r9, sl, ip, lr}
  34:	0103dc03 	tsteq	r3, r3, lsl #24
  38:	03dc0451 	bicseq	r0, ip, #1358954496	@ 0x51000000
  3c:	a30a03e8 	tstge	sl, #232, 6	@ 0xa0000003
  40:	2601a503 	strcs	sl, [r1], -r3, lsl #10
  44:	00a82da8 	adceq	r2, r8, r8, lsr #27
  48:	03e8049f 	mvneq	r0, #-1627389952	@ 0x9f000000
  4c:	510103fc 	strdpl	r0, [r1, -ip]
  50:	8803fc04 	stmdahi	r3, {r2, sl, fp, ip, sp, lr, pc}
  54:	04560104 	ldrbeq	r0, [r6], #-260	@ 0xfffffefc
  58:	049c0488 	ldreq	r0, [ip], #1160	@ 0x488
  5c:	9c045101 	stcls	1, cr5, [r4], {1}
  60:	0104a804 	tsteq	r4, r4, lsl #16
  64:	04a80456 	strteq	r0, [r8], #1110	@ 0x456
  68:	510104bc 			@ <UNDEFINED> instruction: 0x510104bc
  6c:	c804bc04 	stmdagt	r4, {r2, sl, fp, ip, sp, pc}
  70:	04560104 	ldrbeq	r0, [r6], #-260	@ 0xfffffefc
  74:	04dc04c8 	ldrbeq	r0, [ip], #1224	@ 0x4c8
  78:	dc045101 	stcle	1, cr5, [r4], {1}
  7c:	01058c04 	tsteq	r5, r4, lsl #24
  80:	00000056 	andeq	r0, r0, r6, asr r0
	...
  94:	a4040000 	strge	r0, [r4], #-0
  98:	0102f002 	tstpeq	r2, r2	@ p-variant is OBSOLETE
  9c:	02f00452 	rscseq	r0, r0, #1375731712	@ 0x52000000
  a0:	570103c8 	strpl	r0, [r1, -r8, asr #7]
  a4:	d803c804 	stmdale	r3, {r2, fp, lr, pc}
  a8:	04520103 	ldrbeq	r0, [r2], #-259	@ 0xfffffefd
  ac:	03e803d8 	mvneq	r0, #216, 6	@ 0x60000003
  b0:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  b4:	2da82602 	stccs	6, cr2, [r8, #8]!
  b8:	049f00a8 	ldreq	r0, [pc], #168	@ c0 <.debug_loclists+0xc0>
  bc:	03f803e8 	mvnseq	r0, #232, 6	@ 0xa0000003
  c0:	f8045201 			@ <UNDEFINED> instruction: 0xf8045201
  c4:	01048803 	tsteq	r4, r3, lsl #16
  c8:	04880457 	streq	r0, [r8], #1111	@ 0x457
  cc:	52010498 	andpl	r0, r1, #152, 8	@ 0x98000000
  d0:	a8049804 	stmdage	r4, {r2, fp, ip, pc}
  d4:	04570104 	ldrbeq	r0, [r7], #-260	@ 0xfffffefc
  d8:	04b804a8 	ldrteq	r0, [r8], #1192	@ 0x4a8
  dc:	b8045201 	stmdalt	r4, {r0, r9, ip, lr}
  e0:	01058c04 	tsteq	r5, r4, lsl #24
  e4:	00000057 	andeq	r0, r0, r7, asr r0
  e8:	a4040000 	strge	r0, [r4], #-0
  ec:	0102bc02 	tsteq	r2, r2, lsl #24
  f0:	02bc0453 	adcseq	r0, ip, #1392508928	@ 0x53000000
  f4:	5501058c 	strpl	r0, [r1, #-1420]	@ 0xfffffa74
  f8:	00000200 	andeq	r0, r0, r0, lsl #4
  fc:	02ec0400 	rsceq	r0, ip, #0, 8
 100:	0c0603c8 	stceq	3, cr0, [r6], {200}	@ 0xc8
 104:	29b92700 	ldmibcs	r9!, {r8, r9, sl, sp}
 108:	04c8049f 	strbeq	r0, [r8], #1183	@ 0x49f
 10c:	0c06058c 	stceq	5, cr0, [r6], {140}	@ 0x8c
 110:	29b92700 	ldmibcs	r9!, {r8, r9, sl, sp}
 114:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 120:	9702f004 	strls	pc, [r2, -r4]
 124:	04520103 	ldrbeq	r0, [r2], #-259	@ 0xfffffefd
 128:	03c80397 	biceq	r0, r8, #1543503874	@ 0x5c000002
 12c:	78007506 	stmdavc	r0, {r1, r2, r8, sl, ip, sp, lr}
 130:	049f1e00 	ldreq	r1, [pc], #3584	@ 138 <.debug_loclists+0x138>
 134:	04d804c8 	ldrbeq	r0, [r8], #1224	@ 0x4c8
 138:	d8045201 	stmdale	r4, {r0, r9, ip, lr}
 13c:	0204e304 	andeq	lr, r4, #4, 6	@ 0x10000000
 140:	e3045491 	tst	r4, #-1862270976	@ 0x91000000
 144:	06058c04 	streq	r8, [r5], -r4, lsl #24
 148:	00780075 	rsbseq	r0, r8, r5, ror r0
 14c:	00009f1e 	andeq	r9, r0, lr, lsl pc
 150:	04000000 	streq	r0, [r0], #-0
 154:	02980288 	addseq	r0, r8, #136, 4	@ 0x80000008
 158:	98045001 	stmdals	r4, {r0, ip, lr}
 15c:	0a02a402 	beq	a916c <sw_uart_init_helper+0xa9048>
 160:	00a503a3 	adceq	r0, r5, r3, lsr #7
 164:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 168:	00009f00 	andeq	r9, r0, r0, lsl #30
 16c:	00000000 	andeq	r0, r0, r0
 170:	02880400 	addeq	r0, r8, #0, 8
 174:	51010294 			@ <UNDEFINED> instruction: 0x51010294
 178:	9b029404 	blls	a5190 <sw_uart_init_helper+0xa506c>
 17c:	04520102 	ldrbeq	r0, [r2], #-258	@ 0xfffffefe
 180:	02a4029b 	adceq	r0, r4, #-1342177271	@ 0xb0000009
 184:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 188:	2da82601 	stccs	6, cr2, [r8, #4]!
 18c:	009f00a8 	addseq	r0, pc, r8, lsr #1
 190:	00000001 	andeq	r0, r0, r1
 194:	98029004 	stmdals	r2, {r2, ip, pc}
 198:	01700802 	cmneq	r0, r2, lsl #16
 19c:	ff080194 			@ <UNDEFINED> instruction: 0xff080194
 1a0:	98049f1a 	stmdals	r4, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
 1a4:	11029b02 	tstne	r2, r2, lsl #22
 1a8:	00a503a3 	adceq	r0, r5, r3, lsr #7
 1ac:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 1b0:	94012300 	strls	r2, [r1], #-768	@ 0xfffffd00
 1b4:	1aff0801 	bne	fffc21c0 <sw_uart_init_helper+0xfffc209c>
 1b8:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
 1bc:	74040000 	strvc	r0, [r4], #-0
 1c0:	5001018c 	andpl	r0, r1, ip, lsl #3
 1c4:	88018c04 	stmdahi	r1, {r2, sl, fp, pc}
 1c8:	03a30a02 			@ <UNDEFINED> instruction: 0x03a30a02
 1cc:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 1d0:	9f00a82d 	svcls	0x0000a82d
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	8f740400 	svchi	0x00740400
 1dc:	04510101 	ldrbeq	r0, [r1], #-257	@ 0xfffffeff
 1e0:	0288018f 	addeq	r0, r8, #-1073741789	@ 0xc0000023
 1e4:	00005701 	andeq	r5, r0, r1, lsl #14
 1e8:	01800400 	orreq	r0, r0, r0, lsl #8
 1ec:	56010288 	strpl	r0, [r1], -r8, lsl #5
 1f0:	04000000 	streq	r0, [r0], #-0
 1f4:	02880184 	addeq	r0, r8, #132, 2	@ 0x21
 1f8:	01005501 	tsteq	r0, r1, lsl #10
 1fc:	01880400 	orreq	r0, r8, r0, lsl #8
 200:	54010288 	strpl	r0, [r1], #-648	@ 0xfffffd78
 204:	00000200 	andeq	r0, r0, r0, lsl #4
 208:	01a40400 			@ <UNDEFINED> instruction: 0x01a40400
 20c:	300201ac 	andcc	r0, r2, ip, lsr #3
 210:	01ac049f 			@ <UNDEFINED> instruction: 0x01ac049f
 214:	58010288 	stmdapl	r1, {r3, r7, r9}
	...
 220:	01ac0400 			@ <UNDEFINED> instruction: 0x01ac0400
 224:	730501b3 	tstvc	r5, #-1073741780	@ 0xc000002c
 228:	9f1a3100 	svcls	0x001a3100
 22c:	cc01b304 	stcgt	3, cr11, [r1], {4}
 230:	00770801 	rsbseq	r0, r7, r1, lsl #16
 234:	31260078 			@ <UNDEFINED> instruction: 0x31260078
 238:	d8049f1a 	stmdale	r4, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
 23c:	0501e701 	streq	lr, [r1, #-1793]	@ 0xfffff8ff
 240:	1a310073 	bne	c40414 <sw_uart_init_helper+0xc402f0>
 244:	01e7049f 			@ <UNDEFINED> instruction: 0x01e7049f
 248:	770801ec 	strvc	r0, [r8, -ip, ror #3]
 24c:	26007800 	strcs	r7, [r0], -r0, lsl #16
 250:	009f1a31 	addseq	r1, pc, r1, lsr sl	@ <UNPREDICTABLE>
 254:	b4040401 	strlt	r0, [r4], #-1025	@ 0xfffffbff
 258:	0101b401 	tsteq	r1, r1, lsl #8
 25c:	04010054 	streq	r0, [r1], #-84	@ 0xffffffac
 260:	b401b404 	strlt	fp, [r1], #-1028	@ 0xfffffbfc
 264:	00550101 	subseq	r0, r5, r1, lsl #2
 268:	b8040001 	stmdalt	r4, {r0}
 26c:	0101bc01 	tsteq	r1, r1, lsl #24
 270:	01000053 	qaddeq	r0, r3, r0
 274:	b801b804 	stmdalt	r1, {r2, fp, ip, sp, pc}
 278:	00530101 	subseq	r0, r3, r1, lsl #2
 27c:	88040100 	stmdahi	r4, {r8}
 280:	01018801 	tsteq	r1, r1, lsl #16
 284:	01010054 	qaddeq	r0, r4, r1
 288:	a0019004 	andge	r9, r1, r4
 28c:	00540101 	subseq	r0, r4, r1, lsl #2
 290:	90040101 	andls	r0, r4, r1, lsl #2
 294:	0101a001 	tsteq	r1, r1
 298:	00010055 	andeq	r0, r1, r5, asr r0
 29c:	98019404 	stmdals	r1, {r2, sl, ip, pc}
 2a0:	00530101 	subseq	r0, r3, r1, lsl #2
 2a4:	94040100 	strls	r0, [r4], #-256	@ 0xffffff00
 2a8:	01019401 	tsteq	r1, r1, lsl #8
 2ac:	00010053 	andeq	r0, r1, r3, asr r0
 2b0:	8801f404 	stmdahi	r1, {r2, sl, ip, sp, lr, pc}
 2b4:	00540102 	subseq	r0, r4, r2, lsl #2
 2b8:	f4040001 	vst4.8	{d0-d3}, [r4], r1
 2bc:	01028801 	tsteq	r2, r1, lsl #16
 2c0:	00010055 	andeq	r0, r1, r5, asr r0
 2c4:	fc01f804 	stc2	8, cr15, [r1], {4}
 2c8:	00530101 	subseq	r0, r3, r1, lsl #2
 2cc:	f8040100 			@ <UNDEFINED> instruction: 0xf8040100
 2d0:	0101f801 	tstpeq	r1, r1, lsl #16	@ p-variant is OBSOLETE
 2d4:	00000053 	andeq	r0, r0, r3, asr r0
 2d8:	00000000 	andeq	r0, r0, r0
 2dc:	00040000 	andeq	r0, r4, r0
 2e0:	0450012b 	ldrbeq	r0, [r0], #-299	@ 0xfffffed5
 2e4:	a30a602b 	tstge	sl, #43	@ 0x2b
 2e8:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 2ec:	00a82da8 	adceq	r2, r8, r8, lsr #27
 2f0:	6460049f 	strbtvs	r0, [r0], #-1183	@ 0xfffffb61
 2f4:	64045001 	strvs	r5, [r4], #-1
 2f8:	03a30a74 			@ <UNDEFINED> instruction: 0x03a30a74
 2fc:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 300:	9f00a82d 	svcls	0x0000a82d
	...
 30c:	2b000400 	blcs	1314 <sw_uart_init_helper+0x11f0>
 310:	2b045101 	blcs	11471c <sw_uart_init_helper+0x1145f8>
 314:	04550160 	ldrbeq	r0, [r5], #-352	@ 0xfffffea0
 318:	51016860 	tstpl	r1, r0, ror #16
 31c:	01746804 	cmneq	r4, r4, lsl #16
 320:	00000055 	andeq	r0, r0, r5, asr r0
 324:	00000000 	andeq	r0, r0, r0
 328:	00040000 	andeq	r0, r4, r0
 32c:	0452012b 	ldrbeq	r0, [r2], #-299	@ 0xfffffed5
 330:	5601602b 	strpl	r6, [r1], -fp, lsr #32
 334:	01686004 	cmneq	r8, r4
 338:	74680452 	strbtvc	r0, [r8], #-1106	@ 0xfffffbae
 33c:	00005601 	andeq	r5, r0, r1, lsl #12
 340:	04000000 	streq	r0, [r0], #-0
 344:	57016030 	smladxpl	r1, r0, r0, r6
 348:	01746804 	cmneq	r4, r4, lsl #16
 34c:	00010057 	andeq	r0, r1, r7, asr r0
 350:	01180404 	tsteq	r8, r4, lsl #8
 354:	00000050 	andeq	r0, r0, r0, asr r0
 358:	01180804 	tsteq	r8, r4, lsl #16
 35c:	00020054 	andeq	r0, r2, r4, asr r0
 360:	0a403004 	beq	100c378 <sw_uart_init_helper+0x100c254>
 364:	00a503a3 	adceq	r0, r5, r3, lsr #7
 368:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 36c:	04009f00 	streq	r9, [r0], #-3840	@ 0xfffff100
 370:	04000000 	streq	r0, [r0], #-0
 374:	0c066030 	stceq	0, cr6, [r6], {48}	@ 0x30
 378:	20200000 	eorcs	r0, r0, r0
 37c:	7468049f 	strbtvc	r0, [r8], #-1183	@ 0xfffffb61
 380:	00000c06 	andeq	r0, r0, r6, lsl #24
 384:	009f2020 	addseq	r2, pc, r0, lsr #32
 388:	00000005 	andeq	r0, r0, r5
 38c:	06603004 	strbteq	r3, [r0], -r4
 390:	2000340c 	andcs	r3, r0, ip, lsl #8
 394:	68049f20 	stmdavs	r4, {r5, r8, r9, sl, fp, ip, pc}
 398:	340c0674 	strcc	r0, [ip], #-1652	@ 0xfffff98c
 39c:	9f202000 	svcls	0x00202000
 3a0:	04000600 	streq	r0, [r0], #-1536	@ 0xfffffa00
 3a4:	54014030 	strpl	r4, [r1], #-48	@ 0xffffffd0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000028c 	andeq	r0, r0, ip, lsl #5
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000013 	andeq	r0, r0, r3, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	c801ac04 	stmdagt	r1, {r2, sl, fp, sp, pc}
  10:	01d40401 	bicseq	r0, r4, r1, lsl #8
  14:	Address 0x14 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000415 	andeq	r0, r0, r5, lsl r4
   4:	01550003 	cmpeq	r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	tstvc	r1, #0
  1c:	2f006372 	svccs	0x00006372
  20:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  24:	61732f73 	cmnvs	r3, r3, ror pc
  28:	6168626d 	cmnvs	r8, sp, ror #4
  2c:	6f442f76 	svcvs	0x00442f76
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f637376 	svcvs	0x00637376
  3c:	705f6564 	subsvc	r6, pc, r4, ror #10
  40:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  44:	2f737463 	svccs	0x00737463
  48:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  4c:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff94 <sw_uart_init_helper+0xfffffe70>
  50:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  54:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  58:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  5c:	70412f00 	subvc	r2, r1, r0, lsl #30
  60:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  64:	6f697461 	svcvs	0x00697461
  68:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  6c:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  70:	6f6f5455 	svcvs	0x006f5455
  74:	6168636c 	cmnvs	r8, ip, ror #6
  78:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  7c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  80:	316c6572 	smccc	50770	@ 0xc652
  84:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  88:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  8c:	61652d65 	cmnvs	r5, r5, ror #26
  90:	6c2f6962 			@ <UNDEFINED> instruction: 0x6c2f6962
  94:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  98:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  9c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  a0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  a4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  a8:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  ac:	2f312e32 	svccs	0x00312e32
  b0:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  b4:	00656475 	rsbeq	r6, r5, r5, ror r4
  b8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
  bc:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
  c0:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  c4:	442f7661 	strtmi	r7, [pc], #-1633	@ cc <.debug_line+0xcc>
  c8:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
  cc:	73746e65 	cmnvc	r4, #1616	@ 0x650
  d0:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
  d4:	5f65646f 	svcpl	0x0065646f
  d8:	6a6f7270 	bvs	1bdcaa0 <sw_uart_init_helper+0x1bdc97c>
  dc:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
  e0:	3173632f 	cmncc	r3, pc, lsr #6
  e4:	2f653034 	svccs	0x00653034
  e8:	7062696c 	rsbvc	r6, r2, ip, ror #18
  ec:	696c2f69 	stmdbvs	ip!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
  f0:	00006362 	andeq	r6, r0, r2, ror #6
  f4:	752d7773 	strvc	r7, [sp, #-1907]!	@ 0xfffff88d
  f8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  fc:	00010063 	andeq	r0, r1, r3, rrx
 100:	63796300 	cmnvs	r9, #0, 6
 104:	752d656c 	strvc	r6, [sp, #-1388]!	@ 0xfffffa94
 108:	2e6c6974 			@ <UNDEFINED> instruction: 0x2e6c6974
 10c:	00020068 	andeq	r0, r2, r8, rrx
 110:	63796300 	cmnvs	r9, #0, 6
 114:	632d656c 			@ <UNDEFINED> instruction: 0x632d656c
 118:	746e756f 	strbtvc	r7, [lr], #-1391	@ 0xfffffa91
 11c:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
 120:	74730000 	ldrbtvc	r0, [r3], #-0
 124:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
 128:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
 12c:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
 130:	77730000 	ldrbvc	r0, [r3, -r0]!
 134:	7261752d 	rsbvc	r7, r1, #188743680	@ 0xb400000
 138:	00682e74 	rsbeq	r2, r8, r4, ror lr
 13c:	67000002 	strvs	r0, [r0, -r2]
 140:	2e6f6970 			@ <UNDEFINED> instruction: 0x2e6f6970
 144:	00020068 	andeq	r0, r2, r8, rrx
 148:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 14c:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
 150:	72700000 	rsbsvc	r0, r0, #0
 154:	6b746e69 	blvs	1d1bb00 <sw_uart_init_helper+0x1d1b9dc>
 158:	0400682e 	streq	r6, [r0], #-2094	@ 0xfffff7d2
 15c:	04000000 	streq	r0, [r0], #-0
 160:	00380502 	eorseq	r0, r8, r2, lsl #10
 164:	00000205 	andeq	r0, r0, r5, lsl #4
 168:	c1030000 	mrsgt	r0, (UNDEF: 3)
 16c:	01060100 	mrseq	r0, (UNDEF: 22)
 170:	2f060505 	svccs	0x00060505
 174:	69031c05 	stmdbvs	r3, {r0, r2, sl, fp, ip}
 178:	13090501 	tstne	r9, #4194304	@ 0x400000
 17c:	12051314 	andne	r1, r5, #20, 6	@ 0x50000000
 180:	09050106 	stmdbeq	r5, {r1, r2, r8}
 184:	11052f06 	tstne	r5, r6, lsl #30
 188:	1c050106 	stcne	1, cr0, [r5], {6}
 18c:	2e24054a 	cdpcs	5, 2, cr0, cr4, cr10, {2}
 190:	0007052e 	andeq	r0, r7, lr, lsr #10
 194:	03010402 	tsteq	r1, #33554432	@ 0x2000000
 198:	05050112 	streq	r0, [r5, #-274]	@ 0xfffffeee
 19c:	16058406 	strne	r8, [r5], -r6, lsl #8
 1a0:	052e0106 	streq	r0, [lr, #-262]!	@ 0xfffffefa
 1a4:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffba7 <sw_uart_init_helper+0xfffffa83>
 1a8:	1c051409 	stcne	4, cr1, [r5], {9}
 1ac:	05016403 	streq	r6, [r1, #-1027]	@ 0xfffffbfd
 1b0:	13141309 	tstne	r4, #603979776	@ 0x24000000
 1b4:	06110513 			@ <UNDEFINED> instruction: 0x06110513
 1b8:	4a1c0501 	bmi	7015c4 <sw_uart_init_helper+0x7014a0>
 1bc:	2e2e2405 	cdpcs	4, 2, cr2, cr14, cr5, {0}
 1c0:	02000b05 	andeq	r0, r0, #5120	@ 0x1400
 1c4:	17030104 	strne	r0, [r3, -r4, lsl #2]
 1c8:	06090501 	streq	r0, [r9], -r1, lsl #10
 1cc:	060d054c 	streq	r0, [sp], -ip, asr #10
 1d0:	00220501 	eoreq	r0, r2, r1, lsl #10
 1d4:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1d8:	02000b05 	andeq	r0, r0, #5120	@ 0x1400
 1dc:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 1e0:	10054b14 	andne	r4, r5, r4, lsl fp
 1e4:	2e4a7903 			@ <UNDEFINED> instruction: 0x2e4a7903
 1e8:	05331405 	ldreq	r1, [r3, #-1029]!	@ 0xfffffbfb
 1ec:	01043201 	tsteq	r4, r1, lsl #4
 1f0:	03062f05 	tsteq	r6, #5, 30
 1f4:	01064a49 	tsteq	r6, r9, asr #20
 1f8:	4c060505 	stcmi	5, cr0, [r6], {5}
 1fc:	01061205 	tsteq	r6, r5, lsl #4
 200:	2f060505 	svccs	0x00060505
 204:	01060e05 	tsteq	r6, r5, lsl #28
 208:	18050304 	stmdane	r5, {r2, r8, r9}
 20c:	2e740306 	cdpcs	3, 7, cr0, cr4, cr6, {0}
 210:	05130205 	ldreq	r0, [r3, #-517]	@ 0xfffffdfb
 214:	05051304 	streq	r1, [r5, #-772]	@ 0xfffffcfc
 218:	0401062f 	streq	r0, [r1], #-1583	@ 0xfffff9d1
 21c:	0e030601 	cdpeq	6, 0, cr0, cr3, cr1, {0}
 220:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 224:	0502042f 	streq	r0, [r2, #-1071]	@ 0xfffffbd1
 228:	016c0318 	cmneq	ip, r8, lsl r3
 22c:	13150505 	tstne	r5, #20971520	@ 0x1400000
 230:	02002c05 	andeq	r2, r0, #1280	@ 0x500
 234:	04010104 	streq	r0, [r1], #-260	@ 0xfffffefc
 238:	10180503 	andsne	r0, r8, r3, lsl #10
 23c:	05130205 	ldreq	r0, [r3, #-517]	@ 0xfffffdfb
 240:	05051304 	streq	r1, [r5, #-772]	@ 0xfffffcfc
 244:	0401062f 	streq	r0, [r1], #-1583	@ 0xfffff9d1
 248:	00230502 	eoreq	r0, r3, r2, lsl #10
 24c:	11010402 	tstne	r1, r2, lsl #8
 250:	02002c05 	andeq	r2, r0, #1280	@ 0x500
 254:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 258:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 25c:	06010401 	streq	r0, [r1], -r1, lsl #8
 260:	05010f03 	streq	r0, [r1, #-3843]	@ 0xfffff0fd
 264:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
 268:	05300605 	ldreq	r0, [r0, #-1541]!	@ 0xfffff9fb
 26c:	0e05010a 	cdpeq	1, 0, cr0, cr5, cr10, {0}
 270:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 274:	060d052e 	streq	r0, [sp], -lr, lsr #10
 278:	4c090533 	stcmi	5, cr0, [r9], {51}	@ 0x33
 27c:	18050204 	stmdane	r5, {r2, r9}
 280:	05016203 	streq	r6, [r1, #-515]	@ 0xfffffdfd
 284:	05131505 	ldreq	r1, [r3, #-1285]	@ 0xfffffafb
 288:	0402002c 	streq	r0, [r2], #-44	@ 0xffffffd4
 28c:	03040101 	tsteq	r4, #1073741824	@ 0x40000000
 290:	05101805 	ldreq	r1, [r0, #-2053]	@ 0xfffff7fb
 294:	04051302 	streq	r1, [r5], #-770	@ 0xfffffcfe
 298:	2f050513 	svccs	0x00050513
 29c:	02040106 	andeq	r0, r4, #-2147483647	@ 0x80000001
 2a0:	02002305 	andeq	r2, r0, #335544320	@ 0x14000000
 2a4:	05110104 	ldreq	r0, [r1, #-260]	@ 0xfffffefc
 2a8:	0402002c 	streq	r0, [r2], #-44	@ 0xffffffd4
 2ac:	05052e01 	streq	r2, [r5, #-3585]	@ 0xfffff1ff
 2b0:	01044c06 	tsteq	r4, r6, lsl #24
 2b4:	19030905 	stmdbne	r3, {r0, r2, r8, fp}
 2b8:	060b0501 	streq	r0, [fp], -r1, lsl #10
 2bc:	1d052e01 	stcne	14, cr2, [r5, #-4]
 2c0:	02040200 	andeq	r0, r4, #0, 4
 2c4:	01780306 	cmneq	r8, r6, lsl #6
 2c8:	02001705 	andeq	r1, r0, #1310720	@ 0x140000
 2cc:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 2d0:	1b054b09 	blne	152efc <sw_uart_init_helper+0x152dd8>
 2d4:	09050106 	stmdbeq	r5, {r1, r2, r8}
 2d8:	0c052f06 	stceq	15, cr2, [r5], {6}
 2dc:	0d050106 	stceq	1, cr0, [r5, #-24]	@ 0xffffffe8
 2e0:	4a064b06 	bmi	192f00 <sw_uart_init_helper+0x192ddc>
 2e4:	0605052e 	streq	r0, [r5], -lr, lsr #10
 2e8:	02044b1a 	andeq	r4, r4, #26624	@ 0x6800
 2ec:	5d031805 	stcpl	8, cr1, [r3, #-20]	@ 0xffffffec
 2f0:	15050501 	strne	r0, [r5, #-1281]	@ 0xfffffaff
 2f4:	002c0513 	eoreq	r0, ip, r3, lsl r5
 2f8:	01010402 	tsteq	r1, r2, lsl #8
 2fc:	18050304 	stmdane	r5, {r2, r8, r9}
 300:	13020510 	tstne	r2, #16, 10	@ 0x4000000
 304:	05130405 	ldreq	r0, [r3, #-1029]	@ 0xfffffbfb
 308:	01062f05 	tsteq	r6, r5, lsl #30
 30c:	23050204 	tstcs	r5, #4, 4	@ 0x40000000
 310:	01040200 	mrseq	r0, R12_usr
 314:	002c0511 	eoreq	r0, ip, r1, lsl r5
 318:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 31c:	42050104 	andmi	r0, r5, #4, 2
 320:	66250306 	strtvs	r0, [r5], -r6, lsl #6
 324:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 328:	05154b06 	ldreq	r4, [r5, #-2822]	@ 0xfffff4fa
 32c:	0d05010c 	stceq	1, cr0, [r5, #-48]	@ 0xffffffd0
 330:	2e2e0106 	cdpcs	1, 2, cr0, cr14, cr6, {0}
 334:	30060505 	andcc	r0, r6, r5, lsl #10
 338:	13060105 	tstne	r6, #1073741825	@ 0x40000001
 33c:	50063605 	andpl	r3, r6, r5, lsl #12
 340:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 344:	0601a006 	streq	sl, [r1], -r6
 348:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 34c:	139e0602 	orrsne	r0, lr, #2097152	@ 0x200000
 350:	04020001 	streq	r0, [r2], #-1
 354:	01136602 	tsteq	r3, r2, lsl #12
 358:	02040200 	andeq	r0, r4, #0, 4
 35c:	0001134a 	andeq	r1, r1, sl, asr #6
 360:	4a020402 	bmi	81370 <sw_uart_init_helper+0x8124c>
 364:	0e051315 	mcreq	3, 0, r1, cr5, cr5, {0}
 368:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 36c:	10052f06 	andne	r2, r5, r6, lsl #30
 370:	08050106 	stmdaeq	r5, {r1, r2, r8}
 374:	0036054a 	eorseq	r0, r6, sl, asr #10
 378:	4a010402 	bmi	41388 <sw_uart_init_helper+0x41264>
 37c:	02000905 	andeq	r0, r0, #81920	@ 0x14000
 380:	064a0104 	strbeq	r0, [sl], -r4, lsl #2
 384:	1705054b 	strne	r0, [r5, -fp, asr #10]
 388:	2f062e06 	svccs	0x00062e06
 38c:	0c054c4b 	stceq	12, cr4, [r5], {75}	@ 0x4b
 390:	01050106 	tsteq	r5, r6, lsl #2
 394:	000505a4 	andeq	r0, r5, r4, lsr #11
 398:	06010402 	streq	r0, [r1], -r2, lsl #8
 39c:	00666803 	rsbeq	r6, r6, r3, lsl #16
 3a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 3a4:	04020082 	streq	r0, [r2], #-130	@ 0xffffff7e
 3a8:	02002e01 	andeq	r2, r0, #1, 28
 3ac:	002e0104 	eoreq	r0, lr, r4, lsl #2
 3b0:	06010402 	streq	r0, [r1], -r2, lsl #8
 3b4:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 3b8:	02002f01 	andeq	r2, r0, #1, 30
 3bc:	82060104 	andhi	r0, r6, #4, 2
 3c0:	01040200 	mrseq	r0, R12_usr
 3c4:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 3c8:	02002e01 	andeq	r2, r0, #1, 28
 3cc:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 3d0:	01040200 	mrseq	r0, R12_usr
 3d4:	0402002f 	streq	r0, [r2], #-47	@ 0xffffffd1
 3d8:	00820601 	addeq	r0, r2, r1, lsl #12
 3dc:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 3e0:	01040200 	mrseq	r0, R12_usr
 3e4:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 3e8:	002e0601 	eoreq	r0, lr, r1, lsl #12
 3ec:	2f010402 	svccs	0x00010402
 3f0:	01040200 	mrseq	r0, R12_usr
 3f4:	02008206 	andeq	r8, r0, #1610612736	@ 0x60000000
 3f8:	002e0104 	eoreq	r0, lr, r4, lsl #2
 3fc:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 400:	01040200 	mrseq	r0, R12_usr
 404:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
 408:	82060134 	andhi	r0, r6, #52, 2
 40c:	02002e2e 	andeq	r2, r0, #736	@ 0x2e0
 410:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 414:	01001402 	tsteq	r0, r2, lsl #8
 418:	Address 0x418 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c637963 			@ <UNDEFINED> instruction: 0x6c637963
   4:	65705f65 	ldrbvs	r5, [r0, #-3941]!	@ 0xfffff09b
   8:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   c:	73750074 	cmnvc	r5, #116	@ 0x74
  10:	705f6365 	subsvc	r6, pc, r5, ror #6
  14:	625f7265 	subsvs	r7, pc, #1342177286	@ 0x50000006
  18:	73007469 	tstvc	r0, #1761607680	@ 0x69000000
  1c:	61755f77 	cmnvs	r5, r7, ror pc
  20:	675f7472 			@ <UNDEFINED> instruction: 0x675f7472
  24:	5f387465 	svcpl	0x00387465
  28:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
  2c:	0074756f 	rsbseq	r7, r4, pc, ror #10
  30:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
  34:	5f74756f 	svcpl	0x0074756f
  38:	63657375 	cmnvs	r5, #-738197503	@ 0xd4000001
  3c:	61747300 	cmnvs	r4, r0, lsl #6
  40:	73007472 	tstvc	r0, #1912602624	@ 0x72000000
  44:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  48:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	77730074 			@ <UNDEFINED> instruction: 0x77730074
  58:	7261755f 	rsbvc	r7, r1, #398458880	@ 0x17c00000
  5c:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  60:	685f7469 	ldmdavs	pc, {r0, r3, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
  64:	65706c65 	ldrbvs	r6, [r0, #-3173]!	@ 0xfffff39b
  68:	77730072 			@ <UNDEFINED> instruction: 0x77730072
  6c:	7261755f 	rsbvc	r7, r1, #398458880	@ 0x17c00000
  70:	75705f74 	ldrbvc	r5, [r0, #-3956]!	@ 0xfffff08c
  74:	73003874 	tstvc	r0, #116, 16	@ 0x740000
  78:	732f6372 			@ <UNDEFINED> instruction: 0x732f6372
  7c:	61752d77 	cmnvs	r5, r7, ror sp
  80:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
  84:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  88:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
  8c:	6e6f5f74 	mcrvs	15, 3, r5, cr15, cr4, {3}
  90:	736e7500 	cmnvc	lr, #0, 10
  94:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  98:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  9c:	63007261 	tstvs	r0, #268435462	@ 0x10000006
  a0:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  a4:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  a8:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  ac:	5f637963 	svcpl	0x00637963
  b0:	5f726570 	svcpl	0x00726570
  b4:	00746962 	rsbseq	r6, r4, r2, ror #18
  b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  bc:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  c0:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  c4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c8:	70670074 	rsbvc	r0, r7, r4, ror r0
  cc:	735f6f69 	cmpvc	pc, #420	@ 0x1a4
  d0:	695f7465 	ldmdbvs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
  d4:	7475706e 	ldrbtvc	r7, [r5], #-110	@ 0xffffff92
  d8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  dc:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
  e0:	666f5f74 	uqsub16vs	r5, pc, r4	@ <UNPREDICTABLE>
  e4:	79630066 	stmdbvc	r3!, {r1, r2, r5, r6}^
  e8:	5f656c63 	svcpl	0x00656c63
  ec:	5f746e63 	svcpl	0x00746e63
  f0:	64616572 	strbtvs	r6, [r1], #-1394	@ 0xfffffa8e
  f4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  f8:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
  fc:	756f5f74 	strbvc	r5, [pc, #-3956]!	@ fffff190 <sw_uart_init_helper+0xfffff06c>
 100:	74757074 	ldrbtvc	r7, [r5], #-116	@ 0xffffff8c
 104:	6c656400 	stclvs	4, cr6, [r5], #-0
 108:	6e5f7961 			@ <UNDEFINED> instruction: 0x6e5f7961
 10c:	6c637963 			@ <UNDEFINED> instruction: 0x6c637963
 110:	2f007365 	svccs	0x00007365
 114:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
 118:	61732f73 	cmnvs	r3, r3, ror pc
 11c:	6168626d 	cmnvs	r8, sp, ror #4
 120:	6f442f76 	svcvs	0x00442f76
 124:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
 128:	2f73746e 	svccs	0x0073746e
 12c:	6f637376 	svcvs	0x00637376
 130:	705f6564 	subsvc	r6, pc, r4, ror #10
 134:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
 138:	2f737463 	svccs	0x00737463
 13c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 140:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ 88 <.debug_str+0x88>
 144:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 148:	5f777300 	svcpl	0x00777300
 14c:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
 150:	7300745f 	tstvc	r0, #1593835520	@ 0x5f000000
 154:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 158:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 15c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 160:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
 164:	5f4e4f49 	svcpl	0x004e4f49
 168:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 16c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 170:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 174:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
 178:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 17c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 180:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 184:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 188:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 18c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 190:	5f38746e 	svcpl	0x0038746e
 194:	70670074 	rsbvc	r0, r7, r4, ror r0
 198:	6c5f6f69 	mrrcvs	15, 6, r6, pc, cr9	@ <UNPREDICTABLE>
 19c:	00307665 	eorseq	r7, r0, r5, ror #12
 1a0:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 1a4:	65675f72 	strbvs	r5, [r7, #-3954]!	@ 0xfffff08e
 1a8:	73755f74 	cmnvc	r5, #116, 30	@ 0x1d0
 1ac:	725f6365 	subsvc	r6, pc, #-1811939327	@ 0x94000001
 1b0:	62007761 	andvs	r7, r0, #25427968	@ 0x1840000
 1b4:	00647561 	rsbeq	r7, r4, r1, ror #10
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1c0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1c4:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1c8:	47007261 	strmi	r7, [r0, -r1, ror #4]
 1cc:	5f4f4950 	svcpl	0x004f4950
 1d0:	45534142 	ldrbmi	r4, [r3, #-322]	@ 0xfffffebe
 1d4:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
 1d8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 1dc:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
 1e0:	20312e32 	eorscs	r2, r1, r2, lsr lr
 1e4:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
 1e8:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
 1ec:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
 1f0:	613d7570 	teqvs	sp, r0, ror r5
 1f4:	31316d72 	teqcc	r1, r2, ror sp
 1f8:	7a6a3637 	bvc	1a8dadc <sw_uart_init_helper+0x1a8d9b8>
 1fc:	20732d66 	rsbscs	r2, r3, r6, ror #26
 200:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 204:	613d656e 	teqvs	sp, lr, ror #10
 208:	31316d72 	teqcc	r1, r2, ror sp
 20c:	7a6a3637 	bvc	1a8daf0 <sw_uart_init_helper+0x1a8d9cc>
 210:	20732d66 	rsbscs	r2, r3, r6, ror #26
 214:	6f6e6d2d 	svcvs	0x006e6d2d
 218:	616e752d 	cmnvs	lr, sp, lsr #10
 21c:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
 220:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 224:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 228:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 22c:	733d7074 	teqvc	sp, #116	@ 0x74
 230:	2074666f 	rsbscs	r6, r4, pc, ror #12
 234:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 238:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 23c:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 240:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 244:	616d2d20 	cmnvs	sp, r0, lsr #26
 248:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 24c:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 250:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 254:	6b36766d 	blvs	d9dc10 <sw_uart_init_helper+0xd9daec>
 258:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 25c:	20626467 	rsbcs	r6, r2, r7, ror #8
 260:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 264:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 268:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 26c:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 270:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 274:	61747365 	cmnvs	r4, r5, ror #6
 278:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 27c:	72700067 	rsbsvc	r0, r0, #103	@ 0x67
 280:	6b746e69 	blvs	1d1bc2c <sw_uart_init_helper+0x1d1bb08>
 284:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 288:	45525f4f 	ldrbmi	r5, [r2, #-3919]	@ 0xfffff0b1
 28c:	525f4441 	subspl	r4, pc, #1090519040	@ 0x41000000
 290:	75005741 	strvc	r5, [r0, #-1857]	@ 0xfffff8bf
 294:	00747261 	rsbseq	r7, r4, r1, ror #4
 298:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 29c:	745f3233 	ldrbvc	r3, [pc], #-563	@ 2a4 <.debug_str+0x2a4>
 2a0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2a4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 2a8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 2ac:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 2b0:	61686320 	cmnvs	r8, r0, lsr #6
 2b4:	61770072 	cmnvs	r7, r2, ror r0
 2b8:	755f7469 	ldrbvc	r7, [pc, #-1129]	@ fffffe57 <sw_uart_init_helper+0xfffffd33>
 2bc:	6c69746e 	stclvs	4, cr7, [r9], #-440	@ 0xfffffe48
 2c0:	6573755f 	ldrbvs	r7, [r3, #-1375]!	@ 0xfffffaa1
 2c4:	65640063 	strbvs	r0, [r4, #-99]!	@ 0xffffff9d
 2c8:	65766972 	ldrbvs	r6, [r6, #-2418]!	@ 0xfffff68e
 2cc:	Address 0x2cc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000074 	andeq	r0, r0, r4, ror r0
  20:	84180e42 	ldrhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	86058506 	strhi	r8, [r5], -r6, lsl #10
  28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  2c:	00018e02 	andeq	r8, r1, r2, lsl #28
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000074 	andeq	r0, r0, r4, ror r0
  3c:	00000094 	muleq	r0, r4, r0
  40:	84180e42 	ldrhi	r0, [r8], #-3650	@ 0xfffff1be
  44:	86058506 	strhi	r8, [r5], -r6, lsl #10
  48:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000108 	andeq	r0, r0, r8, lsl #2
  5c:	0000001c 	andeq	r0, r0, ip, lsl r0
  60:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  64:	00018e02 	andeq	r8, r1, r2, lsl #28
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000124 	andeq	r0, r0, r4, lsr #2
  74:	00000168 	andeq	r0, r0, r8, ror #2
  78:	841c0e42 	ldrhi	r0, [ip], #-3650	@ 0xfffff1be
  7c:	86068507 	strhi	r8, [r6], -r7, lsl #10
  80:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
  84:	8e028903 			@ <UNDEFINED> instruction: 0x8e028903
  88:	280e4201 	stmdacs	lr, {r0, r9, lr}
  8c:	0e0a4c02 	cdpeq	12, 0, cr4, cr10, cr2, {0}
  90:	000b421c 	andeq	r4, fp, ip, lsl r2

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <sw_uart_init_helper+0x12cd708>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <sw_uart_init_helper+0x4630c>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e1e02002 	mvn	r2, r2
   4:	ea000006 	b	24 <our_crc32_inc+0x24>
   8:	e4d03001 	ldrb	r3, [r0], #1
   c:	e0233002 	eor	r3, r3, r2
  10:	e6ef3073 	uxtb	r3, r3
  14:	e59f101c 	ldr	r1, [pc, #28]	@ 38 <our_crc32_inc+0x38>
  18:	e7913103 	ldr	r3, [r1, r3, lsl #2]
  1c:	e0232422 	eor	r2, r3, r2, lsr #8
  20:	e1a0100c 	mov	r1, ip
  24:	e241c001 	sub	ip, r1, #1
  28:	e3510000 	cmp	r1, #0
  2c:	1afffff5 	bne	8 <our_crc32_inc+0x8>
  30:	e1e00002 	mvn	r0, r2
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

0000003c <our_crc32>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e3a02000 	mov	r2, #0
  44:	ebfffffe 	bl	0 <our_crc32_inc>
  48:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			@ <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	cdp	1, 0, cr6, cr14, cr12, {1}
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			@ <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	@ <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	@ 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d8>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	@ 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5210>
  54:	6ddde4eb 	ldclvs	4, cr14, [sp, #940]	@ 0x3ac
  58:	f4d4b551 			@ <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	@ 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	@ 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	@ 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	@ 0xffffff0c	@ <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e8>
  70:	14015c4f 	strne	r5, [r1], #-3151	@ 0xfffff3b1
  74:	63066cd9 	tstvs	r6, #55552	@ 0xd900
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5d0>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	@ 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b8836c>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	@ 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	@ 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	@ 0x8000001c
  90:	3c03e4d1 	stccc	4, cr14, [r3], {209}	@ 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x13517c>
  98:	d20d85fd 	andle	r8, sp, #1061158912	@ 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	@ 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	@ 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	@ 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27cc>
  ac:	acbcf940 			@ <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	@ 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	@ d31 <our_crc32+0xcf5>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	@ 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5ec>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			@ <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			@ <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			@ <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			@ <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			@ <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	@ <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			@ <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48dc>
 144:	1c6c6162 	stclne	1, cr6, [ip], #-392	@ 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	@ 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	stcvs	5, cr9, [r6], {237}	@ 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x6970c>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	@ 0xc1000000
 15c:	f50fc457 			@ <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	@ 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	@ 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4dc>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	@ 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	@ 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	@ 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	@ 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132de>
 180:	4db26158 	ldcmi	1, cr6, [r2, #352]!	@ 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54888>
 188:	a3bc0074 			@ <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	@ 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9660>
 194:	3dd895d7 	ldclcc	5, cr9, [r8, #860]	@ 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	@ 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	@ 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	@ 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	@ 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	@ 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b8>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	@ 0xfffff28d
 1b4:	33031de5 	tstcc	r3, #14656	@ 0x3940
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x293300>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	@ 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhcs	r8, [pc], #-83	@ <UNPREDICTABLE>
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 			@ <UNDEFINED> instruction: 0x5edef90e
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			@ <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			@ <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	@ 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a8>
 208:	03b6e20c 			@ <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	@ 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551ec0>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	@ 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	@ 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	@ 0x8300000
 220:	e3630b12 	cmn	r3, #18432	@ 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	@ 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c98>
 230:	e40ecf0b 	str	ip, [lr], #-3851	@ 0xfffff0f5
 234:	9309ff9d 	tstpls	r9, #628	@ p-variant is OBSOLETE	@ 0x274
 238:	0a00ae27 	beq	2badc <our_crc32+0x2baa0>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	@ 0xfffffd3c
 240:	f00f9344 			@ <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			@ <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			@ <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	@ <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			@ <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 			@ <UNDEFINED> instruction: 0x60b08ed5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			@ <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			@ <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			@ <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0bc>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	@ 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	@ 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	@ 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	@ 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1eac>
 2d8:	220216b9 	andcs	r1, r2, #193986560	@ 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	@ 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	@ 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	@ 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cfc>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	@ 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	@ 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	@ 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb3c>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d8c>
 304:	ec63f226 	stcl	2, cr15, [r3], #-152	@ 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	@ 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	@ 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	@ 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbdc>
 318:	72076785 	andvc	r6, r7, #34865152	@ 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	@ 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	@ daa <our_crc32+0xd6e>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	@ 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1ac>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	@ 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	@ 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	@ 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f8c>
 340:	86d3d2d4 			@ <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			@ <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			@ <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			@ <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			@ <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			@ <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	@ 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	@ 0xffffff99	@ <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			@ <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			@ <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	ldclt	2, cr15, [sp, #112]!	@ 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db8>
 3c8:	53b39330 			@ <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	@ 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dbb0>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	@ 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	@ 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	@ 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	@ 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	@ 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb208>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	@ 0xfffff1c9
 3f4:	c30c8ea1 	tstgt	ip, #2576	@ 0xa10
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178030>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	@ 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017d 	andeq	r0, r0, sp, ror r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000dc08 	andeq	sp, r0, r8, lsl #24
  10:	007d0c00 	rsbseq	r0, sp, r0, lsl #24
  14:	003d0000 	eorseq	r0, sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	004c0000 	subeq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00009707 	andeq	r9, r0, r7, lsl #14
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000008a 	andeq	r0, r0, sl, lsl #1
  34:	97060101 	strls	r0, [r6, -r1, lsl #2]
  38:	01000001 	tsteq	r0, r1
  3c:	00730502 	rsbseq	r0, r3, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00018e05 	andeq	r8, r1, r5, lsl #28
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	000000b6 	strheq	r0, [r0], -r6
  50:	0000ae04 	andeq	sl, r0, r4, lsl #28
  54:	60182e00 	andsvs	r2, r8, r0, lsl #28
  58:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
  5c:	00000050 	andeq	r0, r0, r0, asr r0
  60:	0a080101 	beq	20046c <our_crc32+0x200430>
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	002a0702 	eoreq	r0, sl, r2, lsl #14
  6c:	85040000 	strhi	r0, [r4, #-0]
  70:	34000001 	strcc	r0, [r0], #-1
  74:	00007919 	andeq	r7, r0, r9, lsl r9
  78:	07040100 	streq	r0, [r4, -r0, lsl #2]
  7c:	00000018 	andeq	r0, r0, r8, lsl r0
  80:	6905040a 	stmdbvs	r5, {r1, r3, sl}
  84:	0b00746e 	bleq	1d244 <our_crc32+0x1d208>
  88:	0000006e 	andeq	r0, r0, lr, rrx
  8c:	00000097 	muleq	r0, r7, r0
  90:	00002d0c 	andeq	r2, r0, ip, lsl #26
  94:	0d00ff00 	stceq	15, cr15, [r0, #-0]
  98:	00000000 	andeq	r0, r0, r0
  9c:	87110801 	ldrhi	r0, [r1, -r1, lsl #16]
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	00000003 	andeq	r0, r0, r3
  a8:	00c40500 	sbceq	r0, r4, r0, lsl #10
  ac:	6e3f0000 	cdpvs	0, 3, cr0, cr15, cr0, {0}
  b0:	3c000000 	stccc	0, cr0, [r0], {-0}
  b4:	10000000 	andne	r0, r0, r0
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	0001119c 	muleq	r1, ip, r1
  c0:	75620200 	strbvc	r0, [r2, #-512]!	@ 0xfffffe00
  c4:	203f0066 	eorscs	r0, pc, r6, rrx
  c8:	00000111 	andeq	r0, r0, r1, lsl r1
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	0000000c 	andeq	r0, r0, ip
  d4:	0001a306 	andeq	sl, r1, r6, lsl #6
  d8:	2d2e3f00 	stccs	15, cr3, [lr, #-0]
  dc:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
  e0:	24000000 	strcs	r0, [r0], #-0
  e4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  e8:	00000048 	andeq	r0, r0, r8, asr #32
  ec:	00000117 	andeq	r0, r0, r7, lsl r1
  f0:	09500103 	ldmdbeq	r0, {r0, r1, r8}^
  f4:	00a503a3 	adceq	r0, r5, r3, lsr #7
  f8:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  fc:	51010300 	mrspl	r0, SP_irq
 100:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 104:	2da82601 	stccs	6, cr2, [r8, #4]!
 108:	010300a8 	smlatbeq	r3, r8, r0, r0
 10c:	00300152 	eorseq	r0, r0, r2, asr r1
 110:	01160700 	tsteq	r6, r0, lsl #14
 114:	050f0000 	streq	r0, [pc, #-0]	@ 11c <.debug_info+0x11c>
 118:	000000ce 	andeq	r0, r0, lr, asr #1
 11c:	00006e36 	andeq	r6, r0, r6, lsr lr
 120:	00000000 	andeq	r0, r0, r0
 124:	00003c00 	andeq	r3, r0, r0, lsl #24
 128:	7b9c0100 	blvc	fe700530 <our_crc32+0xfe7004f4>
 12c:	02000001 	andeq	r0, r0, #1
 130:	00667562 	rsbeq	r7, r6, r2, ror #10
 134:	01112436 	tsteq	r1, r6, lsr r4
 138:	00400000 	subeq	r0, r0, r0
 13c:	003c0000 	eorseq	r0, ip, r0
 140:	a3060000 	tstge	r6, #0
 144:	36000001 	strcc	r0, [r0], -r1
 148:	00002d32 	andeq	r2, r0, r2, lsr sp
 14c:	00005c00 	andeq	r5, r0, r0, lsl #24
 150:	00005400 	andeq	r5, r0, r0, lsl #8
 154:	72630200 	rsbvc	r0, r3, #0, 4
 158:	41360063 	teqmi	r6, r3, rrx
 15c:	0000006e 	andeq	r0, r0, lr, rrx
 160:	00000075 	andeq	r0, r0, r5, ror r0
 164:	00000071 	andeq	r0, r0, r1, ror r0
 168:	01007010 	tsteq	r0, r0, lsl r0
 16c:	017b1437 	cmneq	fp, r7, lsr r4
 170:	00860000 	addeq	r0, r6, r0
 174:	00800000 	addeq	r0, r0, r0
 178:	07000000 	streq	r0, [r0, -r0]
 17c:	0000005b 	andeq	r0, r0, fp, asr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <our_crc32+0x8fd0>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <our_crc32+0x484c4>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	02004903 	andeq	r4, r0, #49152	@ 0xc000
  24:	00187e18 	andseq	r7, r8, r8, lsl lr
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	213a0e03 	teqcs	sl, r3, lsl #28
  30:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
  34:	0013490b 	andseq	r4, r3, fp, lsl #18
  38:	012e0500 			@ <UNDEFINED> instruction: 0x012e0500
  3c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  40:	3b01213a 	blcc	48530 <our_crc32+0x484f4>
  44:	0a21390b 	beq	84e478 <our_crc32+0x84e43c>
  48:	13491927 	cmpne	r9, #638976	@ 0x9c000
  4c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  50:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  54:	00001301 	andeq	r1, r0, r1, lsl #6
  58:	03000506 	tsteq	r0, #25165824	@ 0x1800000
  5c:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
  60:	0b390b3b 	bleq	e42d54 <our_crc32+0xe42d18>
  64:	17021349 	strne	r1, [r2, -r9, asr #6]
  68:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  6c:	000f0700 	andeq	r0, pc, r0, lsl #14
  70:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  74:	08000013 	stmdaeq	r0, {r0, r1, r4}
  78:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  7c:	0e030b13 	vmoveq.32	d3[0], r0
  80:	01110e1b 	tsteq	r1, fp, lsl lr
  84:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  88:	26090000 	strcs	r0, [r9], -r0
  8c:	00134900 	andseq	r4, r3, r0, lsl #18
  90:	00240a00 	eoreq	r0, r4, r0, lsl #20
  94:	0b3e0b0b 	bleq	f82cc8 <our_crc32+0xf82c8c>
  98:	00000803 	andeq	r0, r0, r3, lsl #16
  9c:	4901010b 	stmdbmi	r1, {r0, r1, r3, r8}
  a0:	00130113 	andseq	r0, r3, r3, lsl r1
  a4:	00210c00 	eoreq	r0, r1, r0, lsl #24
  a8:	0b2f1349 	bleq	bc4dd4 <our_crc32+0xbc4d98>
  ac:	340d0000 	strcc	r0, [sp], #-0
  b0:	3a0e0300 	bcc	380cb8 <our_crc32+0x380c7c>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  bc:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c0:	017d0148 	cmneq	sp, r8, asr #2
  c4:	0000137f 	andeq	r1, r0, pc, ror r3
  c8:	0000260f 	andeq	r2, r0, pc, lsl #12
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	0b3a0803 	bleq	e820e4 <our_crc32+0xe820a8>
  d4:	0b390b3b 	bleq	e42dc8 <our_crc32+0xe42d8c>
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000094 	muleq	r0, r4, r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01473c04 	cmpeq	r7, r4, lsl #24
  14:	4c470450 	mcrrmi	4, 5, r0, r7, cr0
  18:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  1c:	2da82600 	stccs	6, cr2, [r8]
  20:	009f00a8 	addseq	r0, pc, r8, lsr #1
  24:	00000000 	andeq	r0, r0, r0
  28:	01473c04 	cmpeq	r7, r4, lsl #24
  2c:	4c470451 	mcrrmi	4, 5, r0, r7, cr1
  30:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  34:	2da82601 	stccs	6, cr2, [r8, #4]!
  38:	009f00a8 	addseq	r0, pc, r8, lsr #1
  3c:	00000000 	andeq	r0, r0, r0
  40:	01080004 	tsteq	r8, r4
  44:	3c080450 	stccc	4, cr0, [r8], {80}	@ 0x50
  48:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  4c:	2da82600 	stccs	6, cr2, [r8]
  50:	009f00a8 	addseq	r0, pc, r8, lsr #1
	...
  5c:	01080004 	tsteq	r8, r4
  60:	24080451 	strcs	r0, [r8], #-1105	@ 0xfffffbaf
  64:	24045c01 	strcs	r5, [r4], #-3073	@ 0xfffff3ff
  68:	04510128 	ldrbeq	r0, [r1], #-296	@ 0xfffffed8
  6c:	5c013c28 	stcpl	12, cr3, [r1], {40}	@ 0x28
  70:	00000000 	andeq	r0, r0, r0
  74:	04000400 	streq	r0, [r0], #-1024	@ 0xfffffc00
  78:	04045201 	streq	r5, [r4], #-513	@ 0xfffffdff
  7c:	0052013c 	subseq	r0, r2, ip, lsr r1
  80:	00010102 	andeq	r0, r1, r2, lsl #2
  84:	00040000 	andeq	r0, r4, r0
  88:	04500108 	ldrbeq	r0, [r0], #-264	@ 0xfffffef8
  8c:	70030c08 	andvc	r0, r3, r8, lsl #24
  90:	0c049f01 	stceq	15, cr9, [r4], {1}
  94:	00500134 	subseq	r0, r0, r4, lsr r1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f1 	strdeq	r0, [r0], -r1
   4:	008e0003 	addeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	72630000 	rsbvc	r0, r3, #0
  80:	00632e63 	rsbeq	r2, r3, r3, ror #28
  84:	73000001 	tstvc	r0, #1
  88:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  8c:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  90:	00682e63 	rsbeq	r2, r8, r3, ror #28
  94:	00000002 	andeq	r0, r0, r2
  98:	05004605 	streq	r4, [r0, #-1541]	@ 0xfffff9fb
  9c:	00000002 	andeq	r0, r0, r2
  a0:	01350300 	teqeq	r5, r0, lsl #6
  a4:	14130505 	ldrne	r0, [r3], #-1285	@ 0xfffffafb
  a8:	01060905 	tsteq	r6, r5, lsl #18
  ac:	2f060505 	svccs	0x00060505
  b0:	01060b05 	tsteq	r6, r5, lsl #22
  b4:	2f060905 	svccs	0x00060905
  b8:	01062005 	tsteq	r6, r5
  bc:	052e1e05 	streq	r1, [lr, #-3589]!	@ 0xfffff1fb
  c0:	18052e26 	stmdane	r5, {r1, r2, r5, r9, sl, fp, sp}
  c4:	4a0d052e 	bmi	341584 <our_crc32+0x341548>
  c8:	052d1005 	streq	r1, [sp, #-5]!
  cc:	052e060c 	streq	r0, [lr, #-1548]!	@ 0xfffff9f4
  d0:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
  d4:	05052e0c 	streq	r2, [r5, #-3596]	@ 0xfffff1f4
  d8:	01054c06 	tsteq	r5, r6, lsl #24
  dc:	052e1306 	streq	r1, [lr, #-774]!	@ 0xfffffcfa
  e0:	064c0634 			@ <UNDEFINED> instruction: 0x064c0634
  e4:	06050501 	streq	r0, [r5], -r1, lsl #10
  e8:	060c052f 	streq	r0, [ip], -pc, lsr #10
  ec:	4b010501 	blmi	414f8 <our_crc32+0x414bc>
  f0:	01000202 	tsteq	r0, r2, lsl #4
  f4:	Address 0xf4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	@ 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	6e750062 	cdpvs	0, 7, cr0, cr5, cr2, {3}
   c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  10:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  14:	00726168 	rsbseq	r6, r2, r8, ror #2
  18:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  1c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  24:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  28:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  2c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  3c:	73552f00 	cmpvc	r5, #0, 30
  40:	2f737265 	svccs	0x00737265
  44:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  48:	2f766168 	svccs	0x00766168
  4c:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  50:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  54:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  58:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  5c:	6f72705f 	svcvs	0x0072705f
  60:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  64:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  68:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  6c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  70:	73006970 	tstvc	r0, #112, 18	@ 0x1c0000
  74:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  78:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  7c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	@ 84 <.debug_str+0x84>
  80:	2f636269 	svccs	0x00636269
  84:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
  88:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  8c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  b0:	5f38746e 	svcpl	0x0038746e
  b4:	6f6c0074 	svcvs	0x006c0074
  b8:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	5f72756f 	svcpl	0x0072756f
  c8:	33637263 	cmncc	r3, #805306374	@ 0x30000006
  cc:	756f0032 	strbvc	r0, [pc, #-50]!	@ a2 <.debug_str+0xa2>
  d0:	72635f72 	rsbvc	r5, r3, #456	@ 0x1c8
  d4:	5f323363 	svcpl	0x00323363
  d8:	00636e69 	rsbeq	r6, r3, r9, ror #28
  dc:	20554e47 	subscs	r4, r5, r7, asr #28
  e0:	20393943 	eorscs	r3, r9, r3, asr #18
  e4:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  e8:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  ec:	31343230 	teqcc	r4, r0, lsr r2
  f0:	20393131 	eorscs	r3, r9, r1, lsr r1
  f4:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  f8:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  fc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 100:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 104:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 108:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 10c:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 110:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 114:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 118:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 11c:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ ffffff70 <our_crc32+0xffffff34>
 120:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 124:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 128:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 12c:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 130:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 134:	6f733d70 	svcvs	0x00733d70
 138:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 13c:	6f6c666d 	svcvs	0x006c666d
 140:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 144:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 148:	2074666f 	rsbscs	r6, r4, pc, ror #12
 14c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 150:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 154:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 158:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 15c:	7a6b3676 	bvc	1acdb3c <our_crc32+0x1acdb00>
 160:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 164:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 168:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 16c:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 170:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 174:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 178:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 17c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 180:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 184:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 188:	5f323374 	svcpl	0x00323374
 18c:	6f6c0074 	svcvs	0x006c0074
 190:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 194:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
 198:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 19c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1a0:	73007261 	tstvc	r0, #268435462	@ 0x10000006
 1a4:	00657a69 	rsbeq	r7, r5, r9, ror #20

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000003c 	andeq	r0, r0, ip, lsr r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <our_crc32+0x463f4>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e3a03000 	mov	r3, #0
   c:	ea000000 	b	14 <memcmp+0x14>
  10:	e2833001 	add	r3, r3, #1
  14:	e1530002 	cmp	r3, r2
  18:	2a000004 	bcs	30 <memcmp+0x30>
  1c:	e7d4c003 	ldrb	ip, [r4, r3]
  20:	e7d1e003 	ldrb	lr, [r1, r3]
  24:	e05c000e 	subs	r0, ip, lr
  28:	0afffff8 	beq	10 <memcmp+0x10>
  2c:	e8bd8010 	pop	{r4, pc}
  30:	e3a00000 	mov	r0, #0
  34:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009405 	andeq	r9, r0, r5, lsl #8
  10:	017d0c00 	cmneq	sp, r0, lsl #24
  14:	01470000 	mrseq	r0, (UNDEF: 71)
  18:	00000000 	andeq	r0, r0, r0
  1c:	00380000 	eorseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04060000 	streq	r0, [r6], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	000e0700 	andeq	r0, lr, r0, lsl #14
  30:	d6020000 	strle	r0, [r2], -r0
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	00000087 	andeq	r0, r0, r7, lsl #1
  40:	7b060101 	blvc	18044c <memcmp+0x18044c>
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	013d0502 	teqeq	sp, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	00005805 	andeq	r5, r0, r5, lsl #16
  54:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  58:	00000000 	andeq	r0, r0, r0
  5c:	15080101 	strne	r0, [r8, #-257]	@ 0xfffffeff
  60:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  64:	0000005c 	andeq	r0, r0, ip, asr r0
  68:	68070201 	stmdavs	r7, {r0, r9}
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	002a0704 	eoreq	r0, sl, r4, lsl #14
  74:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  78:	00003c07 	andeq	r3, r0, r7, lsl #24
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	00000053 	andeq	r0, r0, r3, asr r0
  84:	00002309 	andeq	r2, r0, r9, lsl #6
  88:	071e0300 	ldreq	r0, [lr, -r0, lsl #6]
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000038 	andeq	r0, r0, r8, lsr r0
  98:	01299c01 			@ <UNDEFINED> instruction: 0x01299c01
  9c:	5f0a0000 	svcpl	0x000a0000
  a0:	01003173 	tsteq	r0, r3, ror r1
  a4:	01291803 			@ <UNDEFINED> instruction: 0x01291803
  a8:	00100000 	andseq	r0, r0, r0
  ac:	000c0000 	andeq	r0, ip, r0
  b0:	5f0b0000 	svcpl	0x000b0000
  b4:	01003273 	tsteq	r0, r3, ror r2
  b8:	01292903 			@ <UNDEFINED> instruction: 0x01292903
  bc:	51010000 	mrspl	r0, (UNDEF: 1)
  c0:	0000610c 	andeq	r6, r0, ip, lsl #2
  c4:	35030100 	strcc	r0, [r3, #-256]	@ 0xffffff00
  c8:	0000002d 	andeq	r0, r0, sp, lsr #32
  cc:	73025201 	tstvc	r2, #268435456	@ 0x10000000
  d0:	1a040031 	bne	10019c <memcmp+0x10019c>
  d4:	0000012f 	andeq	r0, r0, pc, lsr #2
  d8:	0000001f 	andeq	r0, r0, pc, lsl r0
  dc:	0000001b 	andeq	r0, r0, fp, lsl r0
  e0:	00327302 	eorseq	r7, r2, r2, lsl #6
  e4:	012f2504 			@ <UNDEFINED> instruction: 0x012f2504
  e8:	002c0000 	eoreq	r0, ip, r0
  ec:	002a0000 	eoreq	r0, sl, r0
  f0:	08030000 	stmdaeq	r3, {}	@ <UNPREDICTABLE>
  f4:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
  f8:	02000000 	andeq	r0, r0, #0
  fc:	0d060069 	stceq	0, cr0, [r6, #-420]	@ 0xfffffe5c
 100:	00000026 	andeq	r0, r0, r6, lsr #32
 104:	00000036 	andeq	r0, r0, r6, lsr r0
 108:	00000032 	andeq	r0, r0, r2, lsr r0
 10c:	00001c03 	andeq	r1, r0, r3, lsl #24
 110:	00001400 	andeq	r1, r0, r0, lsl #8
 114:	00760200 	rsbseq	r0, r6, r0, lsl #4
 118:	00260d07 	eoreq	r0, r6, r7, lsl #26
 11c:	00480000 	subeq	r0, r8, r0
 120:	00420000 	subeq	r0, r2, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	012e0400 			@ <UNDEFINED> instruction: 0x012e0400
 12c:	040d0000 	streq	r0, [sp], #-0
 130:	00000063 	andeq	r0, r0, r3, rrx
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memcmp+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <memcmp+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	11010b03 	tstne	r1, r3, lsl #22
  24:	00061201 	andeq	r1, r6, r1, lsl #4
  28:	000f0400 	andeq	r0, pc, r0, lsl #8
  2c:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  30:	05000013 	streq	r0, [r0, #-19]	@ 0xffffffed
  34:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  38:	0e030b13 	vmoveq.32	d3[0], r0
  3c:	01110e1b 	tsteq	r1, fp, lsl lr
  40:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  44:	24060000 	strcs	r0, [r6], #-0
  48:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  4c:	0008030b 	andeq	r0, r8, fp, lsl #6
  50:	00160700 	andseq	r0, r6, r0, lsl #14
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	00001349 	andeq	r1, r0, r9, asr #6
  60:	49002608 	stmdbmi	r0, {r3, r9, sl, sp}
  64:	09000013 	stmdbeq	r0, {r0, r1, r4}
  68:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  6c:	0b3a0e03 	bleq	e83880 <memcmp+0xe83880>
  70:	0b390b3b 	bleq	e42d64 <memcmp+0xe42d64>
  74:	13491927 	cmpne	r9, #638976	@ 0x9c000
  78:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  7c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  80:	00001301 	andeq	r1, r0, r1, lsl #6
  84:	0300050a 	tsteq	r0, #41943040	@ 0x2800000
  88:	3b0b3a08 	blcc	2ce8b0 <memcmp+0x2ce8b0>
  8c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  90:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  94:	00001742 	andeq	r1, r0, r2, asr #14
  98:	0300050b 	tsteq	r0, #46137344	@ 0x2c00000
  9c:	3b0b3a08 	blcc	2ce8c4 <memcmp+0x2ce8c4>
  a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a4:	00180213 	andseq	r0, r8, r3, lsl r2
  a8:	00050c00 	andeq	r0, r5, r0, lsl #24
  ac:	0b3a0e03 	bleq	e838c0 <memcmp+0xe838c0>
  b0:	0b390b3b 	bleq	e42da4 <memcmp+0xe42da4>
  b4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  b8:	260d0000 	strcs	r0, [sp], -r0
  bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000059 	andeq	r0, r0, r9, asr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01100004 	tsteq	r0, r4
  14:	38100450 	ldmdacc	r0, {r4, r6, sl}
  18:	01005401 	tsteq	r0, r1, lsl #8
  1c:	04000000 	streq	r0, [r0], #-0
  20:	50011008 	andpl	r1, r1, r8
  24:	01381004 	teqeq	r8, r4
  28:	00010054 	andeq	r0, r1, r4, asr r0
  2c:	01380804 	teqeq	r8, r4, lsl #16
  30:	00030051 	andeq	r0, r3, r1, asr r0
  34:	08040000 	stmdaeq	r4, {}	@ <UNPREDICTABLE>
  38:	9f300210 	svcls	0x00300210
  3c:	01381004 	teqeq	r8, r4
  40:	00000053 	andeq	r0, r0, r3, asr r0
  44:	00000000 	andeq	r0, r0, r0
  48:	01141004 	tsteq	r4, r4
  4c:	28240450 	stmdacs	r4!, {r4, r6, sl}
  50:	7e007c06 	cdpvc	12, 0, cr7, cr0, cr6, {0}
  54:	049f1c00 	ldreq	r1, [pc], #3072	@ 5c <.debug_loclists+0x5c>
  58:	50013028 	andpl	r3, r1, r8, lsr #32
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000134 	andeq	r0, r0, r4, lsr r1
   4:	00e50003 	rsceq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	70412f00 	subvc	r2, r1, r0, lsl #30
  80:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  84:	6f697461 	svcvs	0x00697461
  88:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  8c:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  90:	6f6f5455 	svcvs	0x006f5455
  94:	6168636c 	cmnvs	r8, ip, ror #6
  98:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  9c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  a0:	316c6572 	smccc	50770	@ 0xc652
  a4:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  a8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  ac:	61652d65 	cmnvs	r5, r5, ror #26
  b0:	612f6962 			@ <UNDEFINED> instruction: 0x612f6962
  b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  c0:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  c4:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  c8:	656d0000 	strbvs	r0, [sp, #-0]!
  cc:	706d636d 	rsbvc	r6, sp, sp, ror #6
  d0:	0100632e 	tsteq	r0, lr, lsr #6
  d4:	74730000 	ldrbtvc	r0, [r3], #-0
  d8:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  dc:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  e0:	74730000 	ldrbtvc	r0, [r3], #-0
  e4:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
  e8:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
  ec:	05000000 	streq	r0, [r0, #-0]
  f0:	0205003d 	andeq	r0, r5, #61	@ 0x3d
  f4:	00000000 	andeq	r0, r0, r0
  f8:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
  fc:	144b0605 	strbne	r0, [fp], #-1541	@ 0xfffff9fb
 100:	05010905 	streq	r0, [r1, #-2309]	@ 0xfffff6fb
 104:	0501060d 	streq	r0, [r1, #-1549]	@ 0xfffff9f3
 108:	21052e05 	tstcs	r5, r5, lsl #28
 10c:	02040200 	andeq	r0, r4, #0, 4
 110:	16052e06 	strne	r2, [r5], -r6, lsl #28
 114:	01040200 	mrseq	r0, R12_usr
 118:	4b09052e 	blmi	2415d8 <memcmp+0x2415d8>
 11c:	01061305 	tsteq	r6, r5, lsl #6
 120:	052e1b05 	streq	r1, [lr, #-2821]!	@ 0xfffff4fb
 124:	052f0609 	streq	r0, [pc, #-1545]!	@ fffffb23 <memcmp+0xfffffb23>
 128:	2e01060b 	cdpcs	6, 0, cr0, cr1, cr11, {0}
 12c:	150c054a 	strne	r0, [ip, #-1354]	@ 0xfffffab6
 130:	022f0105 	eoreq	r0, pc, #1073741825	@ 0x40000001
 134:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	736e7500 	cmnvc	lr, #0, 10
  18:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  1c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  20:	6d007261 	stcvs	2, cr7, [r0, #-388]	@ 0xfffffe7c
  24:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	@ 0xfffffe6c
  28:	6f6c0070 	svcvs	0x006c0070
  2c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  30:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  34:	2064656e 	rsbcs	r6, r4, lr, ror #10
  38:	00746e69 	rsbseq	r6, r4, r9, ror #28
  3c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  40:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	6300746e 	tstvs	r0, #1845493760	@ 0x6e000000
  54:	00726168 	rsbseq	r6, r2, r8, ror #2
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  60:	79626e00 	stmdbvc	r2!, {r9, sl, fp, sp, lr}^
  64:	00736574 	rsbseq	r6, r3, r4, ror r5
  68:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  6c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  70:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  74:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  78:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  7c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  80:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  84:	75007261 	strvc	r7, [r0, #-609]	@ 0xfffffd9f
  88:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  8c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  90:	00746e69 	rsbseq	r6, r4, r9, ror #28
  94:	20554e47 	subscs	r4, r5, r7, asr #28
  98:	20393943 	eorscs	r3, r9, r3, asr #18
  9c:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  a0:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  a4:	31343230 	teqcc	r4, r0, lsr r2
  a8:	20393131 	eorscs	r3, r9, r1, lsr r1
  ac:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  b0:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  b4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  b8:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  bc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  c0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  c4:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  c8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  cc:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  d0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  d4:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ ffffff28 <memcmp+0xffffff28>
  d8:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  dc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  e0:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  e4:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  e8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  ec:	6f733d70 	svcvs	0x00733d70
  f0:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  f4:	6f6c666d 	svcvs	0x006c666d
  f8:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  fc:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 100:	2074666f 	rsbscs	r6, r4, pc, ror #12
 104:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 108:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 10c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 110:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 114:	7a6b3676 	bvc	1acdaf4 <memcmp+0x1acdaf4>
 118:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 11c:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 120:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 124:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 128:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 12c:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 130:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 134:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 138:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 13c:	6f687300 	svcvs	0x00687300
 140:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 144:	2f00746e 	svccs	0x0000746e
 148:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
 14c:	61732f73 	cmnvs	r3, r3, ror pc
 150:	6168626d 	cmnvs	r8, sp, ror #4
 154:	6f442f76 	svcvs	0x00442f76
 158:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
 15c:	2f73746e 	svccs	0x0073746e
 160:	6f637376 	svcvs	0x00637376
 164:	705f6564 	subsvc	r6, pc, r4, ror #10
 168:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
 16c:	2f737463 	svccs	0x00737463
 170:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 174:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ bc <.debug_str+0xbc>
 178:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 17c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	@ 184 <.debug_str+0x184>
 180:	2f636269 	svccs	0x00636269
 184:	636d656d 	cmnvs	sp, #457179136	@ 0x1b400000
 188:	632e706d 			@ <UNDEFINED> instruction: 0x632e706d
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcmp+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy256>:
   0:	e92d40f0 	push	{r4, r5, r6, r7, lr}
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e212401f 	ands	r4, r2, #31
   c:	01a06000 	moveq	r6, r0
  10:	01a07001 	moveq	r7, r1
  14:	01a052a2 	lsreq	r5, r2, #5
  18:	0a00000f 	beq	5c <memcpy256+0x5c>
  1c:	e3a03020 	mov	r3, #32
  20:	e58d3004 	str	r3, [sp, #4]
  24:	e58d2000 	str	r2, [sp]
  28:	e3a0300f 	mov	r3, #15
  2c:	e59f2038 	ldr	r2, [pc, #56]	@ 6c <memcpy256+0x6c>
  30:	e59f1038 	ldr	r1, [pc, #56]	@ 70 <memcpy256+0x70>
  34:	e59f0038 	ldr	r0, [pc, #56]	@ 74 <memcpy256+0x74>
  38:	ebfffffe 	bl	0 <printk>
  3c:	ebfffffe 	bl	0 <clean_reboot>
  40:	e086c284 	add	ip, r6, r4, lsl #5
  44:	e087e284 	add	lr, r7, r4, lsl #5
  48:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
  4c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
  50:	e89e000f 	ldm	lr, {r0, r1, r2, r3}
  54:	e88c000f 	stm	ip, {r0, r1, r2, r3}
  58:	e2844001 	add	r4, r4, #1
  5c:	e1540005 	cmp	r4, r5
  60:	3afffff6 	bcc	40 <memcpy256+0x40>
  64:	e28dd00c 	add	sp, sp, #12
  68:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	...
  74:	00000010 	andeq	r0, r0, r0, lsl r0

00000078 <memcpy>:
  78:	e3100007 	tst	r0, #7
  7c:	1a00000f 	bne	c0 <memcpy+0x48>
  80:	e3110007 	tst	r1, #7
  84:	1a00000d 	bne	c0 <memcpy+0x48>
  88:	e2123007 	ands	r3, r2, #7
  8c:	1a00000b 	bne	c0 <memcpy+0x48>
  90:	e1a021a2 	lsr	r2, r2, #3
  94:	e1530002 	cmp	r3, r2
  98:	212fff1e 	bxcs	lr
  9c:	e92d0030 	push	{r4, r5}
  a0:	e1a0c183 	lsl	ip, r3, #3
  a4:	e18140dc 	ldrd	r4, [r1, ip]
  a8:	e18040fc 	strd	r4, [r0, ip]
  ac:	e2833001 	add	r3, r3, #1
  b0:	e1530002 	cmp	r3, r2
  b4:	3afffff9 	bcc	a0 <memcpy+0x28>
  b8:	e8bd0030 	pop	{r4, r5}
  bc:	e12fff1e 	bx	lr
  c0:	e2103003 	ands	r3, r0, #3
  c4:	1a000011 	bne	110 <memcpy+0x98>
  c8:	e211c003 	ands	ip, r1, #3
  cc:	1a00000c 	bne	104 <memcpy+0x8c>
  d0:	e2123003 	ands	r3, r2, #3
  d4:	1a00000f 	bne	118 <memcpy+0xa0>
  d8:	e1a02122 	lsr	r2, r2, #2
  dc:	ea000002 	b	ec <memcpy+0x74>
  e0:	e791c103 	ldr	ip, [r1, r3, lsl #2]
  e4:	e780c103 	str	ip, [r0, r3, lsl #2]
  e8:	e2833001 	add	r3, r3, #1
  ec:	e1530002 	cmp	r3, r2
  f0:	3afffffa 	bcc	e0 <memcpy+0x68>
  f4:	e12fff1e 	bx	lr
  f8:	e7d1c003 	ldrb	ip, [r1, r3]
  fc:	e7c0c003 	strb	ip, [r0, r3]
 100:	e2833001 	add	r3, r3, #1
 104:	e1530002 	cmp	r3, r2
 108:	3afffffa 	bcc	f8 <memcpy+0x80>
 10c:	e12fff1e 	bx	lr
 110:	e3a03000 	mov	r3, #0
 114:	eafffffa 	b	104 <memcpy+0x8c>
 118:	e1a0300c 	mov	r3, ip
 11c:	eafffff8 	b	104 <memcpy+0x8c>

00000120 <memcpy_end>:
 120:	e12fff1e 	bx	lr

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	@ fffffe84 <memcpy_end+0xfffffd64>
   8:	70636d65 	rsbvc	r6, r3, r5, ror #26
   c:	00632e79 	rsbeq	r2, r3, r9, ror lr
  10:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  14:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  18:	3a73253a 	bcc	1cc9508 <memcpy_end+0x1cc93e8>
  1c:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  20:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  28:	79626e20 	stmdbvc	r2!, {r5, r9, sl, fp, sp, lr}^
  2c:	3d736574 	ldclcc	5, cr6, [r3, #-464]!	@ 0xfffffe30
  30:	6e206425 	cdpvs	4, 2, cr6, cr0, cr5, {1}
  34:	6420746f 	strtvs	r7, [r0], #-1135	@ 0xfffffb91
  38:	73697669 	cmnvc	r9, #110100480	@ 0x6900000
  3c:	656c6269 	strbvs	r6, [ip, #-617]!	@ 0xfffffd97
  40:	20796220 	rsbscs	r6, r9, r0, lsr #4
  44:	0a0a6425 	beq	2990e0 <memcpy_end+0x298fc0>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	636d656d 	cmnvs	sp, #457179136	@ 0x1b400000
   4:	35327970 	ldrcc	r7, [r2, #-2416]!	@ 0xfffff690
   8:	Address 0x8 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000364 	andeq	r0, r0, r4, ror #6
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000fb0f 	andeq	pc, r0, pc, lsl #22
  10:	00d60c00 	sbcseq	r0, r6, r0, lsl #24
  14:	00500000 	subseq	r0, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01240000 			@ <UNDEFINED> instruction: 0x01240000
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	0000bf07 	andeq	fp, r0, r7, lsl #30
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	000000a8 	andeq	r0, r0, r8, lsr #1
  34:	69050410 	stmdbvs	r5, {r4, sl}
  38:	0600746e 	streq	r7, [r0], -lr, ror #8
  3c:	00000049 	andeq	r0, r0, r9, asr #32
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	02000000 	andeq	r0, r0, #0
  48:	01c20601 	biceq	r0, r2, r1, lsl #12
  4c:	02020000 	andeq	r0, r2, #0
  50:	00008605 	andeq	r8, r0, r5, lsl #12
  54:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  58:	000001b4 			@ <UNDEFINED> instruction: 0x000001b4
  5c:	e6050802 	str	r0, [r5], -r2, lsl #16
  60:	02000000 	andeq	r0, r0, #0
  64:	00090801 	andeq	r0, r9, r1, lsl #16
  68:	63040000 	tstvs	r4, #0
  6c:	02000000 	andeq	r0, r0, #0
  70:	00360702 	eorseq	r0, r6, r2, lsl #14
  74:	ab060000 	blge	18007c <memcpy_end+0x17ff5c>
  78:	03000001 	tsteq	r0, #1
  7c:	00871934 	addeq	r1, r7, r4, lsr r9
  80:	76040000 	strvc	r0, [r4], -r0
  84:	02000000 	andeq	r0, r0, #0
  88:	00240704 	eoreq	r0, r4, r4, lsl #14
  8c:	00060000 	andeq	r0, r6, r0
  90:	03000000 	tsteq	r0, #0
  94:	00261937 	eoreq	r1, r6, r7, lsr r9
  98:	8e040000 	cdphi	0, 0, cr0, cr4, cr0, {0}
  9c:	11000000 	mrsne	r0, (UNDEF: 0)
  a0:	00630304 	rsbeq	r0, r3, r4, lsl #6
  a4:	01020000 	mrseq	r0, (UNDEF: 2)
  a8:	0001bd08 	andeq	fp, r1, r8, lsl #26
  ac:	00a60400 	adceq	r0, r6, r0, lsl #8
  b0:	ad030000 	stcge	0, cr0, [r3, #-0]
  b4:	12000000 	andne	r0, r0, #0
  b8:	00000017 	andeq	r0, r0, r7, lsl r0
  bc:	13067a04 	tstne	r6, #4, 20	@ 0x4000
  c0:	000001a4 	andeq	r0, r0, r4, lsr #3
  c4:	34050705 	strcc	r0, [r5], #-1797	@ 0xfffff8fb
  c8:	d6000000 	strle	r0, [r0], -r0
  cc:	14000000 	strne	r0, [r0], #-0
  d0:	000000b2 	strheq	r0, [r0], -r2
  d4:	9d160015 	ldcls	0, cr0, [r6, #-84]	@ 0xffffffac
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0120063a 			@ <UNDEFINED> instruction: 0x0120063a
  e0:	00040000 	andeq	r0, r4, r0
  e4:	9c010000 	stcls	0, cr0, [r1], {-0}
  e8:	0000f417 	andeq	pc, r0, r7, lsl r4	@ <UNPREDICTABLE>
  ec:	091f0600 	ldmdbeq	pc, {r9, sl}	@ <UNPREDICTABLE>
  f0:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  f4:	00000078 	andeq	r0, r0, r8, ror r0
  f8:	000000a8 	andeq	r0, r0, r8, lsr #1
  fc:	02159c01 	andseq	r9, r5, #256	@ 0x100
 100:	64080000 	strvs	r0, [r8], #-0
 104:	14007473 	strne	r7, [r0], #-1139	@ 0xfffffb8d
 108:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
 10c:	73085001 	tstvc	r8, #1
 110:	25006372 	strcs	r6, [r0, #-882]	@ 0xfffffc8e
 114:	00000215 	andeq	r0, r0, r5, lsl r2
 118:	ce095101 	cdpgt	1, 0, cr5, cr9, cr1, {0}
 11c:	18000001 	stmdane	r0, {r0}
 120:	00003b31 	andeq	r3, r0, r1, lsr fp
 124:	00001600 	andeq	r1, r0, r0, lsl #12
 128:	00000c00 	andeq	r0, r0, r0, lsl #24
 12c:	00130a00 	andseq	r0, r3, r0, lsl #20
 130:	01810000 	orreq	r0, r1, r0
 134:	64010000 	strvs	r0, [r1], #-0
 138:	1b131b00 	blne	4c6d40 <memcpy_end+0x4c6c20>
 13c:	4d000002 	stcmi	0, cr0, [r0, #-8]
 140:	4b000000 	blmi	148 <.debug_info+0x148>
 144:	01000000 	mrseq	r0, (UNDEF: 0)
 148:	191c0073 	ldmdbne	ip, {r0, r1, r4, r5, r6}
 14c:	00000220 	andeq	r0, r0, r0, lsr #4
 150:	00000057 	andeq	r0, r0, r7, asr r0
 154:	00000055 	andeq	r0, r0, r5, asr r0
 158:	1d006e01 	stcne	14, cr6, [r0, #-4]
 15c:	00002d12 	andeq	r2, r0, r2, lsl sp
 160:	00006100 	andeq	r6, r0, r0, lsl #2
 164:	00005f00 	andeq	r5, r0, r0, lsl #30
 168:	001e1800 	andseq	r1, lr, r0, lsl #16
 16c:	69010000 	stmdbvs	r1, {}	@ <UNPREDICTABLE>
 170:	2d161f00 	ldccs	15, cr1, [r6, #-0]
 174:	6b000000 	blvs	17c <.debug_info+0x17c>
 178:	69000000 	stmdbvs	r0, {}	@ <UNPREDICTABLE>
 17c:	00000000 	andeq	r0, r0, r0
 180:	00d81900 	sbcseq	r1, r8, r0, lsl #18
 184:	00200000 	eoreq	r0, r0, r0
 188:	01dd0000 	bicseq	r0, sp, r0
 18c:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
 190:	76122800 	ldrvc	r2, [r2], -r0, lsl #16
 194:	75000000 	strvc	r0, [r0, #-0]
 198:	73000000 	tstvc	r0, #0
 19c:	01000000 	mrseq	r0, (UNDEF: 0)
 1a0:	13290064 			@ <UNDEFINED> instruction: 0x13290064
 1a4:	00000225 	andeq	r0, r0, r5, lsr #4
 1a8:	0000007f 	andeq	r0, r0, pc, ror r0
 1ac:	0000007d 	andeq	r0, r0, sp, ror r0
 1b0:	2a007301 	bcs	1cdbc <memcpy_end+0x1cc9c>
 1b4:	00022a19 	andeq	r2, r2, r9, lsl sl
 1b8:	00008900 	andeq	r8, r0, r0, lsl #18
 1bc:	00008700 	andeq	r8, r0, r0, lsl #14
 1c0:	00dc0700 	sbcseq	r0, ip, r0, lsl #14
 1c4:	001c0000 	andseq	r0, ip, r0
 1c8:	69010000 	stmdbvs	r1, {}	@ <UNPREDICTABLE>
 1cc:	76162c00 	ldrvc	r2, [r6], -r0, lsl #24
 1d0:	95000000 	strls	r0, [r0, #-0]
 1d4:	91000000 	mrsls	r0, (UNDEF: 0)
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	00f80700 	rscseq	r0, r8, r0, lsl #14
 1e0:	00180000 	andseq	r0, r8, r0
 1e4:	640b0000 	strvs	r0, [fp], #-0
 1e8:	a1183100 	tstge	r8, r0, lsl #2
 1ec:	0b000000 	bleq	1f4 <.debug_info+0x1f4>
 1f0:	1e320073 	mrcne	0, 1, r0, cr2, cr3, {3}
 1f4:	0000022f 	andeq	r0, r0, pc, lsr #4
 1f8:	0000f807 	andeq	pc, r0, r7, lsl #16
 1fc:	00001800 	andeq	r1, r0, r0, lsl #16
 200:	00690100 	rsbeq	r0, r9, r0, lsl #2
 204:	002d1633 	eoreq	r1, sp, r3, lsr r6
 208:	00a70000 	adceq	r0, r7, r0
 20c:	00a50000 	adceq	r0, r5, r0
 210:	00000000 	andeq	r0, r0, r0
 214:	021a0300 	andseq	r0, sl, #0, 6
 218:	031a0000 	tsteq	sl, #0
 21c:	0000008e 	andeq	r0, r0, lr, lsl #1
 220:	00009a03 	andeq	r9, r0, r3, lsl #20
 224:	00760300 	rsbseq	r0, r6, r0, lsl #6
 228:	82030000 	andhi	r0, r3, #0
 22c:	03000000 	tsteq	r0, #0
 230:	0000006a 	andeq	r0, r0, sl, rrx
 234:	0000b51b 	andeq	fp, r0, fp, lsl r5
 238:	06080100 	streq	r0, [r8], -r0, lsl #2
 23c:	00000000 	andeq	r0, r0, r0
 240:	00000078 	andeq	r0, r0, r8, ror r0
 244:	03389c01 	teqeq	r8, #256	@ 0x100
 248:	640c0000 	strvs	r0, [ip], #-0
 24c:	16007473 			@ <UNDEFINED> instruction: 0x16007473
 250:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
 254:	000000b7 	strheq	r0, [r0], -r7
 258:	000000af 	andeq	r0, r0, pc, lsr #1
 25c:	6372730c 	cmnvs	r2, #12, 6	@ 0x30000000
 260:	02152700 	andseq	r2, r5, #0, 14
 264:	00e60000 	rsceq	r0, r6, r0
 268:	00de0000 	sbcseq	r0, lr, r0
 26c:	ce090000 	cdpgt	0, 0, cr0, cr9, cr0, {0}
 270:	08000001 	stmdaeq	r0, {r0}
 274:	00003b33 	andeq	r3, r0, r3, lsr fp
 278:	00011b00 	andeq	r1, r1, r0, lsl #22
 27c:	00010d00 	andeq	r0, r1, r0, lsl #26
 280:	70631c00 	rsbvc	r1, r3, r0, lsl #24
 284:	01200079 			@ <UNDEFINED> instruction: 0x01200079
 288:	029a0c09 	addseq	r0, sl, #2304	@ 0x900
 28c:	761d0000 	ldrvc	r0, [sp], -r0
 290:	120a0100 	andne	r0, sl, #0, 2
 294:	00000338 	andeq	r0, r0, r8, lsr r3
 298:	81040000 	mrshi	r0, (UNDEF: 4)
 29c:	01000002 	tsteq	r0, r2
 2a0:	080b0064 	stmdaeq	fp, {r2, r5, r6}
 2a4:	00000348 	andeq	r0, r0, r8, asr #6
 2a8:	0000015c 	andeq	r0, r0, ip, asr r1
 2ac:	00000154 	andeq	r0, r0, r4, asr r1
 2b0:	0c007301 	stceq	3, cr7, [r0], {1}
 2b4:	00034d17 	andeq	r4, r3, r7, lsl sp
 2b8:	00018b00 	andeq	r8, r1, r0, lsl #22
 2bc:	00018300 	andeq	r8, r1, r0, lsl #6
 2c0:	00901e00 	addseq	r1, r0, r0, lsl #28
 2c4:	03620000 	cmneq	r2, #0
 2c8:	03050000 	tsteq	r5, #0
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	00000c0a 	andeq	r0, r0, sl, lsl #24
 2d4:	0002eb00 	andeq	lr, r2, r0, lsl #22
 2d8:	00690100 	rsbeq	r0, r9, r0, lsl #2
 2dc:	002d1213 	eoreq	r1, sp, r3, lsl r2
 2e0:	01b60000 			@ <UNDEFINED> instruction: 0x01b60000
 2e4:	01b20000 			@ <UNDEFINED> instruction: 0x01b20000
 2e8:	1f000000 	svcne	0x00000000
 2ec:	0000003c 	andeq	r0, r0, ip, lsr r0
 2f0:	000000bf 	strheq	r0, [r0], -pc	@ <UNPREDICTABLE>
 2f4:	0000032e 	andeq	r0, r0, lr, lsr #6
 2f8:	05500105 	ldrbeq	r0, [r0, #-261]	@ 0xfffffefb
 2fc:	00001003 	andeq	r1, r0, r3
 300:	51010500 	tstpl	r1, r0, lsl #10
 304:	00000305 	andeq	r0, r0, r5, lsl #6
 308:	01050000 	mrseq	r0, (UNDEF: 5)
 30c:	00030552 	andeq	r0, r3, r2, asr r5
 310:	05000000 	streq	r0, [r0, #-0]
 314:	3f015301 	svccc	0x00015301
 318:	007d0205 	rsbseq	r0, sp, r5, lsl #4
 31c:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 320:	2da82602 	stccs	6, cr2, [r8, #8]!
 324:	020500a8 	andeq	r0, r5, #168	@ 0xa8
 328:	0802047d 	stmdaeq	r2, {r0, r2, r3, r4, r5, r6, sl}
 32c:	40200020 	eormi	r0, r0, r0, lsr #32
 330:	b7000000 	strlt	r0, [r0, -r0]
 334:	00000000 	andeq	r0, r0, r0
 338:	0000760d 	andeq	r7, r0, sp, lsl #12
 33c:	00034800 	andeq	r4, r3, r0, lsl #16
 340:	002d0e00 	eoreq	r0, sp, r0, lsl #28
 344:	00070000 	andeq	r0, r7, r0
 348:	00028103 	andeq	r8, r2, r3, lsl #2
 34c:	029a0300 	addseq	r0, sl, #0, 6
 350:	ad0d0000 	stcge	0, cr0, [sp, #-0]
 354:	62000000 	andvs	r0, r0, #0
 358:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 35c:	0000002d 	andeq	r0, r0, sp, lsr #32
 360:	52040009 	andpl	r0, r4, #9
 364:	00000003 	andeq	r0, r0, r3

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03003401 	tsteq	r0, #16777216	@ 0x1000000
   4:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
   8:	0b390b3b 	bleq	e42cfc <memcpy_end+0xe42bdc>
   c:	17021349 	strne	r1, [r2, -r9, asr #6]
  10:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  14:	00240200 	eoreq	r0, r4, r0, lsl #4
  18:	0b3e0b0b 	bleq	f82c4c <memcpy_end+0xf82b2c>
  1c:	00000e03 	andeq	r0, r0, r3, lsl #28
  20:	0b000f03 	bleq	3c34 <memcpy_end+0x3b14>
  24:	13490421 	cmpne	r9, #553648128	@ 0x21000000
  28:	26040000 	strcs	r0, [r4], -r0
  2c:	00134900 	andseq	r4, r3, r0, lsl #18
  30:	00490500 	subeq	r0, r9, r0, lsl #10
  34:	187e1802 	ldmdane	lr!, {r1, fp, ip}^
  38:	16060000 	strne	r0, [r6], -r0
  3c:	3a0e0300 	bcc	380c44 <memcpy_end+0x380b24>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	0013490b 	andseq	r4, r3, fp, lsl #18
  48:	010b0700 	tsteq	fp, r0, lsl #14
  4c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  50:	05080000 	streq	r0, [r8, #-0]
  54:	3a080300 	bcc	200c5c <memcpy_end+0x200b3c>
  58:	213b0121 	teqcs	fp, r1, lsr #2
  5c:	490b3918 	stmdbmi	fp, {r3, r4, r8, fp, ip, sp}
  60:	00180213 	andseq	r0, r8, r3, lsl r2
  64:	00050900 	andeq	r0, r5, r0, lsl #18
  68:	213a0e03 	teqcs	sl, r3, lsl #28
  6c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  70:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  74:	1742b717 	smlaldne	fp, r2, r7, r7
  78:	0b0a0000 	bleq	280080 <memcpy_end+0x27ff60>
  7c:	01175501 	tsteq	r7, r1, lsl #10
  80:	0b000013 	bleq	d4 <.debug_abbrev+0xd4>
  84:	08030034 	stmdaeq	r3, {r2, r4, r5}
  88:	3b01213a 	blcc	48578 <memcpy_end+0x48458>
  8c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  90:	0c000013 	stceq	0, cr0, [r0], {19}
  94:	08030005 	stmdaeq	r3, {r0, r2}
  98:	3b01213a 	blcc	48588 <memcpy_end+0x48468>
  9c:	0b390821 	bleq	e42128 <memcpy_end+0xe42008>
  a0:	17021349 	strne	r1, [r2, -r9, asr #6]
  a4:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  a8:	01010d00 	tsteq	r1, r0, lsl #26
  ac:	13011349 	tstne	r1, #603979777	@ 0x24000001
  b0:	210e0000 	mrscs	r0, (UNDEF: 14)
  b4:	2f134900 	svccs	0x00134900
  b8:	0f00000b 	svceq	0x0000000b
  bc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  c0:	0e030b13 	vmoveq.32	d3[0], r0
  c4:	01110e1b 	tsteq	r1, fp, lsl lr
  c8:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  cc:	24100000 	ldrcs	r0, [r0], #-0
  d0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  d4:	0008030b 	andeq	r0, r8, fp, lsl #6
  d8:	000f1100 	andeq	r1, pc, r0, lsl #2
  dc:	00000b0b 	andeq	r0, r0, fp, lsl #22
  e0:	3f002e12 	svccc	0x00002e12
  e4:	3a0e0319 	bcc	380d50 <memcpy_end+0x380c30>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	8719270b 	ldrhi	r2, [r9, -fp, lsl #14]
  f0:	193c1901 	ldmdbne	ip!, {r0, r8, fp, ip}
  f4:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
  f8:	03193f01 	tsteq	r9, #1, 30
  fc:	3b0b3a0e 	blcc	2ce93c <memcpy_end+0x2ce81c>
 100:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 104:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
 108:	00130119 	andseq	r0, r3, r9, lsl r1
 10c:	00051400 	andeq	r1, r5, r0, lsl #8
 110:	00001349 	andeq	r1, r0, r9, asr #6
 114:	00001815 	andeq	r1, r0, r5, lsl r8
 118:	002e1600 	eoreq	r1, lr, r0, lsl #12
 11c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 120:	0b3b0b3a 	bleq	ec2e10 <memcpy_end+0xec2cf0>
 124:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 128:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 12c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 130:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
 134:	03193f01 	tsteq	r9, #1, 30
 138:	3b0b3a0e 	blcc	2ce978 <memcpy_end+0x2ce858>
 13c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 140:	11134919 	tstne	r3, r9, lsl r9
 144:	40061201 	andmi	r1, r6, r1, lsl #4
 148:	01197a18 	tsteq	r9, r8, lsl sl
 14c:	18000013 	stmdane	r0, {r0, r1, r4}
 150:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 154:	0b190000 	bleq	64015c <memcpy_end+0x64003c>
 158:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
 15c:	00130106 	andseq	r0, r3, r6, lsl #2
 160:	00261a00 	eoreq	r1, r6, r0, lsl #20
 164:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 168:	03193f01 	tsteq	r9, #1, 30
 16c:	3b0b3a0e 	blcc	2ce9ac <memcpy_end+0x2ce88c>
 170:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 174:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
 178:	7a184006 	bvc	610198 <memcpy_end+0x610078>
 17c:	00130119 	andseq	r0, r3, r9, lsl r1
 180:	01131c00 	tsteq	r3, r0, lsl #24
 184:	0b0b0803 	bleq	2c2198 <memcpy_end+0x2c2078>
 188:	0b3b0b3a 	bleq	ec2e78 <memcpy_end+0xec2d58>
 18c:	13010b39 	tstne	r1, #58368	@ 0xe400
 190:	0d1d0000 	ldceq	0, cr0, [sp, #-0]
 194:	3a080300 	bcc	200d9c <memcpy_end+0x200c7c>
 198:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 19c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 1a0:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
 1a4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1a8:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 1ac:	00001802 	andeq	r1, r0, r2, lsl #16
 1b0:	7d01481f 	stcvc	8, cr4, [r1, #-124]	@ 0xffffff84
 1b4:	01137f01 	tsteq	r3, r1, lsl #30
 1b8:	20000013 	andcs	r0, r0, r3, lsl r0
 1bc:	017d0048 	cmneq	sp, r8, asr #32
 1c0:	0000137f 	andeq	r1, r0, pc, ror r3
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000001be 			@ <UNDEFINED> instruction: 0x000001be
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	78040000 	stmdavc	r4, {}	@ <UNPREDICTABLE>
  18:	52010194 	andpl	r0, r1, #148, 2	@ 0x25
  1c:	c0019404 	andgt	r9, r1, r4, lsl #8
  20:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  24:	a82602a5 	stmdage	r6!, {r0, r2, r5, r7, r9}
  28:	9f00a82d 	svcls	0x0000a82d
  2c:	dc01c004 	stcle	0, cr12, [r1], {4}
  30:	04520101 	ldrbeq	r0, [r2], #-257	@ 0xfffffeff
  34:	01f801dc 	ldrsbeq	r0, [r8, #28]!
  38:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  3c:	2da82602 	stccs	6, cr2, [r8, #8]!
  40:	049f00a8 	ldreq	r0, [pc], #168	@ 48 <.debug_loclists+0x48>
  44:	02a001f8 	adceq	r0, r0, #248, 2	@ 0x3e
  48:	01005201 	tsteq	r0, r1, lsl #4
  4c:	01900400 	orrseq	r0, r0, r0, lsl #8
  50:	500101c0 	andpl	r0, r1, r0, asr #3
  54:	04000200 	streq	r0, [r0], #-512	@ 0xfffffe00
  58:	01c00190 			@ <UNDEFINED> instruction: 0x01c00190
  5c:	00005101 	andeq	r5, r0, r1, lsl #2
  60:	01940400 	orrseq	r0, r4, r0, lsl #8
  64:	520101c0 	andpl	r0, r1, #192, 2	@ 0x30
  68:	04000200 	streq	r0, [r0], #-512	@ 0xfffffe00
  6c:	01c00194 			@ <UNDEFINED> instruction: 0x01c00194
  70:	00005301 	andeq	r5, r0, r1, lsl #6
  74:	01dc0400 	bicseq	r0, ip, r0, lsl #8
  78:	520101f8 	andpl	r0, r1, #248, 2	@ 0x3e
  7c:	04000100 	streq	r0, [r0], #-256	@ 0xffffff00
  80:	01f801dc 	ldrsbeq	r0, [r8, #28]!
  84:	02005001 	andeq	r5, r0, #1
  88:	01dc0400 	bicseq	r0, ip, r0, lsl #8
  8c:	510101f8 	strdpl	r0, [r1, -r8]
  90:	00000400 	andeq	r0, r0, r0, lsl #8
  94:	01dc0400 	bicseq	r0, ip, r0, lsl #8
  98:	300201e0 	andcc	r0, r2, r0, ror #3
  9c:	01e0049f 			@ <UNDEFINED> instruction: 0x01e0049f
  a0:	530101f8 	tstpl	r1, #248, 2	@ 0x3e
  a4:	04000000 	streq	r0, [r0], #-0
  a8:	029001f8 	addseq	r0, r0, #248, 2	@ 0x3e
  ac:	00005301 	andeq	r5, r0, r1, lsl #6
  b0:	00000000 	andeq	r0, r0, r0
  b4:	04000000 	streq	r0, [r0], #-0
  b8:	50013800 	andpl	r3, r1, r0, lsl #16
  bc:	0a403804 	beq	100e0d4 <memcpy_end+0x100dfb4>
  c0:	00a503a3 	adceq	r0, r5, r3, lsr #7
  c4:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  c8:	40049f00 	andmi	r9, r4, r0, lsl #30
  cc:	0456016c 	ldrbeq	r0, [r6], #-364	@ 0xfffffe94
  d0:	a30a786c 	tstge	sl, #108, 16	@ 0x6c0000
  d4:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  d8:	00a82da8 	adceq	r2, r8, r8, lsr #27
  dc:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00040000 	andeq	r0, r4, r0
  e8:	04510134 	ldrbeq	r0, [r1], #-308	@ 0xfffffecc
  ec:	a30a4034 	tstge	sl, #52	@ 0x34
  f0:	2601a503 	strcs	sl, [r1], -r3, lsl #10
  f4:	00a82da8 	adceq	r2, r8, r8, lsr #27
  f8:	6c40049f 	mcrrvs	4, 9, r0, r0, cr15
  fc:	6c045701 	stcvs	7, cr5, [r4], {1}
 100:	03a30a78 			@ <UNDEFINED> instruction: 0x03a30a78
 104:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
 108:	9f00a82d 	svcls	0x0000a82d
	...
 118:	04000000 	streq	r0, [r0], #-0
 11c:	52011800 	andpl	r1, r1, #0, 16
 120:	011c1804 	tsteq	ip, r4, lsl #16
 124:	301c0455 	andscc	r0, ip, r5, asr r4
 128:	30045201 	andcc	r5, r4, r1, lsl #4
 12c:	5891023b 	ldmpl	r1, {r0, r1, r3, r4, r5, r9}
 130:	0a403b04 	beq	100ed48 <memcpy_end+0x100ec28>
 134:	02a503a3 	adceq	r0, r5, #-1946157054	@ 0x8c000002
 138:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 13c:	40049f00 	andmi	r9, r4, r0, lsl #30
 140:	0455016c 	ldrbeq	r0, [r5], #-364	@ 0xfffffe94
 144:	a30c786c 	tstge	ip, #108, 16	@ 0x6c0000
 148:	2602a503 	strcs	sl, [r2], -r3, lsl #10
 14c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 150:	009f2535 	addseq	r2, pc, r5, lsr r5	@ <UNPREDICTABLE>
 154:	00000001 	andeq	r0, r0, r1
 158:	00000000 	andeq	r0, r0, r0
 15c:	01380804 	teqeq	r8, r4, lsl #16
 160:	40380450 	eorsmi	r0, r8, r0, asr r4
 164:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 168:	2da82600 	stccs	6, cr2, [r8]
 16c:	049f00a8 	ldreq	r0, [pc], #168	@ 174 <.debug_loclists+0x174>
 170:	56016c40 	strpl	r6, [r1], -r0, asr #24
 174:	0a786c04 	beq	1e1b18c <memcpy_end+0x1e1b06c>
 178:	00a503a3 	adceq	r0, r5, r3, lsr #7
 17c:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 180:	02009f00 	andeq	r9, r0, #0, 30
 184:	00000000 	andeq	r0, r0, r0
 188:	04000000 	streq	r0, [r0], #-0
 18c:	51013408 	tstpl	r1, r8, lsl #8
 190:	0a403404 	beq	100d1a8 <memcpy_end+0x100d088>
 194:	01a503a3 			@ <UNDEFINED> instruction: 0x01a503a3
 198:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 19c:	40049f00 	andmi	r9, r4, r0, lsl #30
 1a0:	0457016c 	ldrbeq	r0, [r7], #-364	@ 0xfffffe94
 1a4:	a30a786c 	tstge	sl, #108, 16	@ 0x6c0000
 1a8:	2601a503 	strcs	sl, [r1], -r3, lsl #10
 1ac:	00a82da8 	adceq	r2, r8, r8, lsr #27
 1b0:	0002009f 	muleq	r2, pc, r0	@ <UNPREDICTABLE>
 1b4:	18040000 	stmdane	r4, {}	@ <UNPREDICTABLE>
 1b8:	9f30021c 	svcls	0x0030021c
 1bc:	016c4004 	cmneq	ip, r4
 1c0:	Address 0x1c0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000124 	andeq	r0, r0, r4, lsr #2
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000025 	andeq	r0, r0, r5, lsr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	041c1804 	ldreq	r1, [ip], #-2052	@ 0xfffff7fc
  10:	04006440 	streq	r6, [r0], #-1088	@ 0xfffffbc0
  14:	019c0190 			@ <UNDEFINED> instruction: 0x019c0190
  18:	b801a004 	stmdalt	r1, {r2, sp, pc}
  1c:	94040001 	strls	r0, [r4], #-1
  20:	04019c01 	streq	r9, [r1], #-3073	@ 0xfffff3ff
  24:	01b801a0 			@ <UNDEFINED> instruction: 0x01b801a0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002bd 			@ <UNDEFINED> instruction: 0x000002bd
   4:	01830003 	orreq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	73552f00 	cmpvc	r5, #0, 30
  80:	2f737265 	svccs	0x00737265
  84:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  88:	2f766168 	svccs	0x00766168
  8c:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  90:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  94:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  98:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  9c:	6f72705f 	svcvs	0x0072705f
  a0:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  a4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  a8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  ac:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  b0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  b4:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  b8:	2f006564 	svccs	0x00006564
  bc:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  c0:	61732f73 	cmnvs	r3, r3, ror pc
  c4:	6168626d 	cmnvs	r8, sp, ror #4
  c8:	6f442f76 	svcvs	0x00442f76
  cc:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  d0:	2f73746e 	svccs	0x0073746e
  d4:	6f637376 	svcvs	0x00637376
  d8:	705f6564 	subsvc	r6, pc, r4, ror #10
  dc:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  e0:	2f737463 	svccs	0x00737463
  e4:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  e8:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ 30 <.debug_line+0x30>
  ec:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  f0:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  f4:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  f8:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  fc:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
 100:	2f736e6f 	svccs	0x00736e6f
 104:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
 108:	6f54554e 	svcvs	0x0054554e
 10c:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
 110:	2f6e6961 	svccs	0x006e6961
 114:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
 118:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
 11c:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
 120:	6f6e2d6d 	svcvs	0x006e2d6d
 124:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
 128:	2f696261 	svccs	0x00696261
 12c:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
 130:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
 134:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
 138:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 13c:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
 140:	6d000065 	stcvs	0, cr0, [r0, #-404]	@ 0xfffffe6c
 144:	70636d65 	rsbvc	r6, r3, r5, ror #26
 148:	00632e79 	rsbeq	r2, r3, r9, ror lr
 14c:	73000001 	tstvc	r0, #1
 150:	65646474 	strbvs	r6, [r4, #-1140]!	@ 0xfffffb8c
 154:	00682e66 	rsbeq	r2, r8, r6, ror #28
 158:	73000002 	tstvc	r0, #2
 15c:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 160:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
 164:	00682e63 	rsbeq	r2, r8, r3, ror #28
 168:	72000002 	andvc	r0, r0, #2
 16c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
 170:	00000300 	andeq	r0, r0, r0, lsl #6
 174:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 178:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
 17c:	00000400 	andeq	r0, r0, r0, lsl #8
 180:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 184:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 188:	00000500 	andeq	r0, r0, r0, lsl #10
 18c:	003b0500 	eorseq	r0, fp, r0, lsl #10
 190:	00000205 	andeq	r0, r0, r5, lsl #4
 194:	06190000 	ldreq	r0, [r9], -r0
 198:	06050501 	streq	r0, [r5], -r1, lsl #10
 19c:	0514154b 	ldreq	r1, [r4, #-1355]	@ 0xfffffab5
 1a0:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
 1a4:	05670609 	strbeq	r0, [r7, #-1545]!	@ 0xfffff9f7
 1a8:	0c051505 	stceq	5, cr1, [r5], {5}
 1ac:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 1b0:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 1b4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1b8:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 1bc:	06010e06 	streq	r0, [r1], -r6, lsl #28
 1c0:	002e2e9e 	mlaeq	lr, lr, lr, r2
 1c4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1c8:	0e05332e 	cdpeq	3, 0, cr3, cr5, cr14, {1}
 1cc:	26050106 	strcs	r0, [r5], -r6, lsl #2
 1d0:	03040200 	tsteq	r4, #0, 4
 1d4:	1b05b906 	blne	16e5f4 <memcpy_end+0x16e4d4>
 1d8:	01040200 	mrseq	r0, R12_usr
 1dc:	0601052e 	streq	r0, [r1], -lr, lsr #10
 1e0:	39054a4d 	stmdbcc	r5, {r0, r2, r3, r6, r9, fp, lr}
 1e4:	02050006 	andeq	r0, r5, #6
 1e8:	00000078 	andeq	r0, r0, r8, ror r0
 1ec:	14050514 	strne	r0, [r5], #-1300	@ 0xfffffaec
 1f0:	01060705 	tsteq	r6, r5, lsl #14
 1f4:	02001605 	andeq	r1, r0, #5242880	@ 0x500000
 1f8:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
 1fc:	04020027 	streq	r0, [r2], #-39	@ 0xffffffd9
 200:	09054a02 	stmdbeq	r5, {r1, r9, fp, lr}
 204:	13134b06 	tstne	r3, #6144	@ 0x1800
 208:	01061205 	tsteq	r6, r5, lsl #4
 20c:	30060905 	andcc	r0, r6, r5, lsl #18
 210:	05010d05 	streq	r0, [r1, #-3333]	@ 0xfffff2fb
 214:	0402001f 	streq	r0, [r2], #-31	@ 0xffffffe1
 218:	39050101 	stmdbcc	r5, {r0, r8}
 21c:	4a790306 	bmi	1e40e3c <memcpy_end+0x1e40d1c>
 220:	36060d05 	strcc	r0, [r6], -r5, lsl #26
 224:	01061505 	tsteq	r6, r5, lsl #10
 228:	052e1205 	streq	r1, [lr, #-517]!	@ 0xfffffdfb
 22c:	04020025 	streq	r0, [r2], #-37	@ 0xffffffdb
 230:	05490603 	strbeq	r0, [r9, #-1539]	@ 0xfffff9fd
 234:	0402001f 	streq	r0, [r2], #-31	@ 0xffffffe1
 238:	05052e01 	streq	r2, [r5, #-3585]	@ 0xfffff1ff
 23c:	054a1703 	strbeq	r1, [sl, #-1795]	@ 0xfffff8fd
 240:	05130601 	ldreq	r0, [r3, #-1537]	@ 0xfffff9ff
 244:	7003060c 	andvc	r0, r3, ip, lsl #12
 248:	060e054a 	streq	r0, [lr], -sl, asr #10
 24c:	001d0501 	andseq	r0, sp, r1, lsl #10
 250:	4a010402 	bmi	41260 <memcpy_end+0x41140>
 254:	02002e05 	andeq	r2, r0, #5, 28	@ 0x50
 258:	054a0204 	strbeq	r0, [sl, #-516]	@ 0xfffffdfc
 25c:	054b0609 	strbeq	r0, [fp, #-1545]	@ 0xfffff9f7
 260:	05010612 	streq	r0, [r1, #-1554]	@ 0xfffff9ee
 264:	132f0609 			@ <UNDEFINED> instruction: 0x132f0609
 268:	010d0514 	tsteq	sp, r4, lsl r5
 26c:	01060905 	tsteq	r6, r5, lsl #18
 270:	2f060d05 	svccs	0x00060d05
 274:	01061505 	tsteq	r6, r5, lsl #10
 278:	052e1205 	streq	r1, [lr, #-517]!	@ 0xfffffdfb
 27c:	04020025 	streq	r0, [r2], #-37	@ 0xffffffdb
 280:	052d0603 	streq	r0, [sp, #-1539]!	@ 0xfffff9fd
 284:	0402001f 	streq	r0, [r2], #-31	@ 0xffffffe1
 288:	02002e01 	andeq	r2, r0, #1, 28
 28c:	66060104 	strvs	r0, [r6], -r4, lsl #2
 290:	1a060d05 	bne	1836ac <memcpy_end+0x18358c>
 294:	01061505 	tsteq	r6, r5, lsl #10
 298:	052e1205 	streq	r1, [lr, #-517]!	@ 0xfffffdfb
 29c:	0402002a 	streq	r0, [r2], #-42	@ 0xffffffd6
 2a0:	052d0603 	streq	r0, [sp, #-1539]!	@ 0xfffff9fd
 2a4:	0402001f 	streq	r0, [r2], #-31	@ 0xffffffe1
 2a8:	02002e01 	andeq	r2, r0, #1, 28
 2ac:	66060104 	strvs	r0, [r6], -r4, lsl #2
 2b0:	01040200 	mrseq	r0, R12_usr
 2b4:	0617054a 	ldreq	r0, [r7], -sl, asr #10
 2b8:	01190551 	tsteq	r9, r1, asr r5
 2bc:	01000202 	tsteq	r0, r2, lsl #4
 2c0:	Address 0x2c0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
   4:	745f3436 	ldrbvc	r3, [pc], #-1078	@ c <.debug_str+0xc>
   8:	736e7500 	cmnvc	lr, #0, 10
   c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  10:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  14:	63007261 	tstvs	r0, #268435462	@ 0x10000006
  18:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  1c:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  20:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  24:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  28:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  30:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  34:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  38:	2074726f 	rsbscs	r7, r4, pc, ror #4
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  48:	7a697300 	bvc	1a5cc50 <memcpy_end+0x1a5cb30>
  4c:	00745f65 	rsbseq	r5, r4, r5, ror #30
  50:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
  54:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
  58:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  5c:	442f7661 	strtmi	r7, [pc], #-1633	@ 64 <.debug_str+0x64>
  60:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
  64:	73746e65 	cmnvc	r4, #1616	@ 0x650
  68:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
  6c:	5f65646f 	svcpl	0x0065646f
  70:	6a6f7270 	bvs	1bdca38 <memcpy_end+0x1bdc918>
  74:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
  78:	3173632f 	cmncc	r3, pc, lsr #6
  7c:	2f653034 	svccs	0x00653034
  80:	7062696c 	rsbvc	r6, r2, ip, ror #18
  84:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  88:	2074726f 	rsbscs	r7, r4, pc, ror #4
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	55465f5f 	strbpl	r5, [r6, #-3935]	@ 0xfffff0a1
  94:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  98:	5f5f4e4f 	svcpl	0x005f4e4f
  9c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  a0:	5f797063 	svcpl	0x00797063
  a4:	00646e65 	rsbeq	r6, r4, r5, ror #28
  a8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  ac:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  b0:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  b4:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  b8:	32797063 	rsbscc	r7, r9, #99	@ 0x63
  bc:	6c003635 	stcvs	6, cr3, [r0], {53}	@ 0x35
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c8:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  cc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  d0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  d4:	2f2e0074 	svccs	0x002e0074
  d8:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
  dc:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	@ 0xffffff44
  e0:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  e4:	6f6c0063 	svcvs	0x006c0063
  e8:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  ec:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f4:	636d656d 	cmnvs	sp, #457179136	@ 0x1b400000
  f8:	47007970 	smlsdxmi	r0, r0, r9, r7
  fc:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 100:	31203939 			@ <UNDEFINED> instruction: 0x31203939
 104:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
 108:	30322031 	eorscc	r2, r2, r1, lsr r0
 10c:	31313432 	teqcc	r1, r2, lsr r4
 110:	2d203931 			@ <UNDEFINED> instruction: 0x2d203931
 114:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
 118:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 11c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 120:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 124:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 128:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
 12c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 130:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 134:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 138:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 13c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
 140:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 144:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 148:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
 14c:	20737365 	rsbscs	r7, r3, r5, ror #6
 150:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
 154:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 158:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 15c:	616f6c66 	cmnvs	pc, r6, ror #24
 160:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 164:	6f733d69 	svcvs	0x00733d69
 168:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 16c:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 170:	616d2d20 	cmnvs	sp, r0, lsr #26
 174:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 178:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 17c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 180:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 184:	4f2d2062 	svcmi	0x002d2062
 188:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 18c:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 190:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 194:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 198:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 19c:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 1a0:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1a4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1a8:	75006b74 	strvc	r6, [r0, #-2932]	@ 0xfffff48c
 1ac:	33746e69 	cmncc	r4, #1680	@ 0x690
 1b0:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 1b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b8:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1bc:	61686300 	cmnvs	r8, r0, lsl #6
 1c0:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1c4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 1c8:	61686320 	cmnvs	r8, r0, lsr #6
 1cc:	626e0072 	rsbvs	r0, lr, #114	@ 0x72
 1d0:	73657479 	cmnvc	r5, #2030043136	@ 0x79000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000078 	andeq	r0, r0, r8, ror r0
  20:	84140e42 	ldrhi	r0, [r4], #-3650	@ 0xfffff1be
  24:	86048505 	strhi	r8, [r4], -r5, lsl #10
  28:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
  2c:	200e4201 	andcs	r4, lr, r1, lsl #4
  30:	00140e70 	andseq	r0, r4, r0, ror lr
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000078 	andeq	r0, r0, r8, ror r0
  40:	000000a8 	andeq	r0, r0, r8, lsr #1
  44:	84080e54 	strhi	r0, [r8], #-3668	@ 0xfffff1ac
  48:	4e018502 	cdpmi	5, 0, cr8, cr1, cr2, {0}
  4c:	000ec4c5 	andeq	ip, lr, r5, asr #9
  50:	0000000c 	andeq	r0, r0, ip
  54:	00000000 	andeq	r0, r0, r0
  58:	00000120 	andeq	r0, r0, r0, lsr #2
  5c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy_end+0x12cd70c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcpy_end+0x46310>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3a03000 	mov	r3, #0
   4:	ea000000 	b	c <memiszero+0xc>
   8:	e2833001 	add	r3, r3, #1
   c:	e1530001 	cmp	r3, r1
  10:	2a000004 	bcs	28 <memiszero+0x28>
  14:	e7d02003 	ldrb	r2, [r0, r3]
  18:	e3520000 	cmp	r2, #0
  1c:	0afffff9 	beq	8 <memiszero+0x8>
  20:	e3a00000 	mov	r0, #0
  24:	e12fff1e 	bx	lr
  28:	e3a00001 	mov	r0, #1
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e2 	andeq	r0, r0, r2, ror #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009c04 	andeq	r9, r0, r4, lsl #24
  10:	006a0c00 	rsbeq	r0, sl, r0, lsl #24
  14:	014f0000 	mrseq	r0, SPSR
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003707 	andeq	r3, r0, r7, lsl #14
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00900601 	addseq	r0, r0, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00014505 	andeq	r4, r1, r5, lsl #10
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000061 	andeq	r0, r0, r1, rrx
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	004e0801 	subeq	r0, lr, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00007d07 	andeq	r7, r0, r7, lsl #26
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000025 	andeq	r0, r0, r5, lsr #32
  6c:	5c080101 	stcpl	1, cr0, [r8], {1}
  70:	06000000 	streq	r0, [r0], -r0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00007302 	andeq	r7, r0, r2, lsl #6
  7c:	001b0700 	andseq	r0, fp, r0, lsl #14
  80:	03010000 	tsteq	r1, #0
  84:	00003405 	andeq	r3, r0, r5, lsl #8
  88:	00000000 	andeq	r0, r0, r0
  8c:	00003000 	andeq	r3, r0, r0
  90:	df9c0100 	svcle	0x009c0100
  94:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  98:	0100705f 	qaddeq	r7, pc, r0	@ <UNPREDICTABLE>
  9c:	00df1b03 	sbcseq	r1, pc, r3, lsl #22
  a0:	00140000 	andseq	r0, r4, r0
  a4:	000c0000 	andeq	r0, ip, r0
  a8:	6e090000 	cdpvs	0, 0, cr0, cr9, cr0, {0}
  ac:	28030100 	stmdacs	r3, {r8}
  b0:	0000002d 	andeq	r0, r0, sp, lsr #32
  b4:	70035101 	andvc	r5, r3, r1, lsl #2
  b8:	78110400 	ldmdavc	r1, {sl}
  bc:	43000000 	tstmi	r0, #0
  c0:	3b000000 	blcc	c8 <.debug_info+0xc8>
  c4:	0a000000 	beq	cc <.debug_info+0xcc>
  c8:	0000000c 	andeq	r0, r0, ip
  cc:	05006903 	streq	r6, [r0, #-2307]	@ 0xfffff6fd
  d0:	0000340d 	andeq	r3, r0, sp, lsl #8
  d4:	00006e00 	andeq	r6, r0, r0, lsl #28
  d8:	00006a00 	andeq	r6, r0, r0, lsl #20
  dc:	02000000 	andeq	r0, r0, #0
  e0:	000000e4 	andeq	r0, r0, r4, ror #1
  e4:	Address 0xe4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memiszero+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00340300 	eorseq	r0, r4, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  20:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  24:	1742b717 	smlaldne	fp, r2, r7, r7
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	tstne	lr, #4194304	@ 0x400000
  30:	1b0e030b 	blne	380c64 <memiszero+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <memiszero+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <memiszero+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memiszero+0xe42d4c>
  5c:	13491927 	cmpne	r9, #638976	@ 0x9c000
  60:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000508 	tsteq	r0, #8, 10	@ 0x2000000
  70:	3b0b3a08 	blcc	2ce898 <memiszero+0x2ce898>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  7c:	00001742 	andeq	r1, r0, r2, asr #14
  80:	03000509 	tsteq	r0, #37748736	@ 0x2400000
  84:	3b0b3a08 	blcc	2ce8ac <memiszero+0x2ce8ac>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	00180213 	andseq	r0, r8, r3, lsl r2
  90:	010b0a00 	tsteq	fp, r0, lsl #20
  94:	00001755 	andeq	r1, r0, r5, asr r7
  98:	0000260b 	andeq	r2, r0, fp, lsl #12
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000076 	andeq	r0, r0, r6, ror r0
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01240004 			@ <UNDEFINED> instruction: 0x01240004
  18:	28240450 	stmdacs	r4!, {r4, r6, sl}
  1c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  20:	2da82600 	stccs	6, cr2, [r8]
  24:	049f00a8 	ldreq	r0, [pc], #168	@ 2c <.debug_loclists+0x2c>
  28:	50012c28 	andpl	r2, r1, r8, lsr #24
  2c:	0a302c04 	beq	c0b044 <memiszero+0xc0b044>
  30:	00a503a3 	adceq	r0, r5, r3, lsr #7
  34:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  38:	02009f00 	andeq	r9, r0, #0, 30
  3c:	00000000 	andeq	r0, r0, r0
  40:	04000000 	streq	r0, [r0], #-0
  44:	50012400 	andpl	r2, r1, r0, lsl #8
  48:	0a282404 	beq	a09060 <memiszero+0xa09060>
  4c:	00a503a3 	adceq	r0, r5, r3, lsr #7
  50:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  54:	28049f00 	stmdacs	r4, {r8, r9, sl, fp, ip, pc}
  58:	0450012c 	ldrbeq	r0, [r0], #-300	@ 0xfffffed4
  5c:	a30a302c 	tstge	sl, #44	@ 0x2c
  60:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  64:	00a82da8 	adceq	r2, r8, r8, lsr #27
  68:	0004009f 	muleq	r4, pc, r0	@ <UNPREDICTABLE>
  6c:	00040000 	andeq	r0, r4, r0
  70:	9f300208 	svcls	0x00300208
  74:	01300804 	teqeq	r0, r4, lsl #16
  78:	Address 0x78 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04240004 	strteq	r0, [r4], #-4
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000070 	andeq	r0, r0, r0, ror r0
   4:	00290003 	eoreq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	6d000063 	stcvs	0, cr0, [r0, #-396]	@ 0xfffffe74
  24:	73696d65 	cmnvc	r9, #6464	@ 0x1940
  28:	6f72657a 	svcvs	0x0072657a
  2c:	0100632e 	tsteq	r0, lr, lsr #6
  30:	05000000 	streq	r0, [r0, #-0]
  34:	0205002b 	andeq	r0, r5, #43	@ 0x2b
  38:	00000000 	andeq	r0, r0, r0
  3c:	13050514 	tstne	r5, #20, 10	@ 0x5000000
  40:	01090513 	tsteq	r9, r3, lsl r5
  44:	01060d05 	tsteq	r6, r5, lsl #26
  48:	052e0505 	streq	r0, [lr, #-1285]!	@ 0xfffffafb
  4c:	0402001c 	streq	r0, [r2], #-28	@ 0xffffffe4
  50:	052e0602 	streq	r0, [lr, #-1538]!	@ 0xfffff9fe
  54:	04020016 	streq	r0, [r2], #-22	@ 0xffffffea
  58:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
  5c:	060d054b 	streq	r0, [sp], -fp, asr #10
  60:	2e0b0501 	cdpcs	5, 0, cr0, cr11, cr1, {0}
  64:	2e4b1405 	cdpcs	4, 4, cr1, cr11, cr5, {0}
  68:	05140105 	ldreq	r0, [r4, #-261]	@ 0xfffffefb
  6c:	022e2d0c 	eoreq	r2, lr, #12, 26	@ 0x300
  70:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6d00746e 	stcvs	4, cr7, [r0, #-440]	@ 0xfffffe48
  1c:	73696d65 	cmnvc	r9, #6464	@ 0x1940
  20:	6f72657a 	svcvs	0x0072657a
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  40:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  50:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  54:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  58:	00726168 	rsbseq	r6, r2, r8, ror #2
  5c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  60:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  64:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  68:	2f2e0074 	svccs	0x002e0074
  6c:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
  70:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	@ 0xffffff44
  74:	657a7369 	ldrbvs	r7, [sl, #-873]!	@ 0xfffffc97
  78:	632e6f72 			@ <UNDEFINED> instruction: 0x632e6f72
  7c:	6f687300 	svcvs	0x00687300
  80:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  94:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  98:	00726168 	rsbseq	r6, r2, r8, ror #2
  9c:	20554e47 	subscs	r4, r5, r7, asr #28
  a0:	20393943 	eorscs	r3, r9, r3, asr #18
  a4:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  a8:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  ac:	31343230 	teqcc	r4, r0, lsr r2
  b0:	20393131 	eorscs	r3, r9, r1, lsr r1
  b4:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  b8:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  bc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  c0:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  c4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  c8:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  cc:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  d0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d4:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  d8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  dc:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ ffffff30 <memiszero+0xffffff30>
  e0:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  e4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  e8:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  ec:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  f0:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  f4:	6f733d70 	svcvs	0x00733d70
  f8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  fc:	6f6c666d 	svcvs	0x006c666d
 100:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 104:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 108:	2074666f 	rsbscs	r6, r4, pc, ror #12
 10c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 110:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 114:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 118:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 11c:	7a6b3676 	bvc	1acdafc <memiszero+0x1acdafc>
 120:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 124:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 128:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 12c:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 130:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 134:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 138:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 13c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 140:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 144:	6f687300 	svcvs	0x00687300
 148:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 14c:	2f00746e 	svccs	0x0000746e
 150:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
 154:	61732f73 	cmnvs	r3, r3, ror pc
 158:	6168626d 	cmnvs	r8, sp, ror #4
 15c:	6f442f76 	svcvs	0x00442f76
 160:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
 164:	2f73746e 	svccs	0x0073746e
 168:	6f637376 	svcvs	0x00637376
 16c:	705f6564 	subsvc	r6, pc, r4, ror #10
 170:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
 174:	2f737463 	svccs	0x00737463
 178:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 17c:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ c4 <.debug_str+0xc4>
 180:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memiszero+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	012fff1e 	bxeq	lr
   8:	3a00000a 	bcc	38 <memmove+0x38>
   c:	e242c001 	sub	ip, r2, #1
  10:	e080300c 	add	r3, r0, ip
  14:	e081100c 	add	r1, r1, ip
  18:	ea00000b 	b	4c <memmove+0x4c>
  1c:	e4d12001 	ldrb	r2, [r1], #1
  20:	e4c32001 	strb	r2, [r3], #1
  24:	e1a0200c 	mov	r2, ip
  28:	e242c001 	sub	ip, r2, #1
  2c:	e3520000 	cmp	r2, #0
  30:	1afffff9 	bne	1c <memmove+0x1c>
  34:	e12fff1e 	bx	lr
  38:	e1a03000 	mov	r3, r0
  3c:	eafffff9 	b	28 <memmove+0x28>
  40:	e4512001 	ldrb	r2, [r1], #-1
  44:	e4432001 	strb	r2, [r3], #-1
  48:	e1a0200c 	mov	r2, ip
  4c:	e242c001 	sub	ip, r2, #1
  50:	e3520000 	cmp	r2, #0
  54:	1afffff9 	bne	40 <memmove+0x40>
  58:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000106 	andeq	r0, r0, r6, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000a504 	andeq	sl, r0, r4, lsl #10
  10:	001d0c00 	andseq	r0, sp, r0, lsl #24
  14:	01580000 	cmpeq	r8, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	005c0000 	subseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00004007 	andeq	r4, r0, r7
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000098 	muleq	r0, r8, r0
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0600746e 	streq	r7, [r0], -lr, ror #8
  3c:	00000016 	andeq	r0, r0, r6, lsl r0
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	008c0601 	addeq	r0, ip, r1, lsl #12
  4c:	02010000 	andeq	r0, r1, #0
  50:	00014e05 	andeq	r4, r1, r5, lsl #28
  54:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  58:	00000070 	andeq	r0, r0, r0, ror r0
  5c:	00050801 	andeq	r0, r5, r1, lsl #16
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00570801 	subseq	r0, r7, r1, lsl #16
  68:	02010000 	andeq	r0, r1, #0
  6c:	00007907 	andeq	r7, r0, r7, lsl #18
  70:	07040100 	streq	r0, [r4, -r0, lsl #2]
  74:	0000002e 	andeq	r0, r0, lr, lsr #32
  78:	7f020407 	svcvc	0x00020407
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	00650801 	rsbeq	r0, r5, r1, lsl #16
  84:	7f080000 	svcvc	0x00080000
  88:	02000000 	andeq	r0, r0, #0
  8c:	00000086 	andeq	r0, r0, r6, lsl #1
  90:	00000e09 	andeq	r0, r0, r9, lsl #28
  94:	09200300 	stmdbeq	r0!, {r8, r9}
  98:	00000078 	andeq	r0, r0, r8, ror r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0000005c 	andeq	r0, r0, ip, asr r0
  a4:	01039c01 	tsteq	r3, r1, lsl #24
  a8:	640a0000 	strvs	r0, [sl], #-0
  ac:	01007473 	tsteq	r0, r3, ror r4
  b0:	00781503 	rsbseq	r1, r8, r3, lsl #10
  b4:	50010000 	andpl	r0, r1, r0
  b8:	6372730b 	cmnvs	r2, #738197504	@ 0x2c000000
  bc:	26030100 	strcs	r0, [r3], -r0, lsl #2
  c0:	00000103 	andeq	r0, r0, r3, lsl #2
  c4:	00000014 	andeq	r0, r0, r4, lsl r0
  c8:	0000000c 	andeq	r0, r0, ip
  cc:	00006a0c 	andeq	r6, r0, ip, lsl #20
  d0:	32030100 	andcc	r0, r3, #0, 2
  d4:	0000003b 	andeq	r0, r0, fp, lsr r0
  d8:	0000004b 	andeq	r0, r0, fp, asr #32
  dc:	0000003b 	andeq	r0, r0, fp, lsr r0
  e0:	04006103 	streq	r6, [r0], #-259	@ 0xfffffefd
  e4:	00007a09 	andeq	r7, r0, r9, lsl #20
  e8:	00008400 	andeq	r8, r0, r0, lsl #8
  ec:	00007400 	andeq	r7, r0, r0, lsl #8
  f0:	00620300 	rsbeq	r0, r2, r0, lsl #6
  f4:	008b0f05 	addeq	r0, fp, r5, lsl #30
  f8:	00bb0000 	adcseq	r0, fp, r0
  fc:	00b10000 	adcseq	r0, r1, r0
 100:	02000000 	andeq	r0, r0, #0
 104:	00000108 	andeq	r0, r0, r8, lsl #2
 108:	Address 0x108 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memmove+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00340300 	eorseq	r0, r4, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  20:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  24:	1742b717 	smlaldne	fp, r2, r7, r7
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	tstne	lr, #4194304	@ 0x400000
  30:	1b0e030b 	blne	380c64 <memmove+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <memmove+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	03001606 	tsteq	r0, #6291456	@ 0x600000
  4c:	3b0b3a0e 	blcc	2ce88c <memmove+0x2ce88c>
  50:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  54:	07000013 	smladeq	r0, r3, r0, r0
  58:	0b0b000f 	bleq	2c009c <memmove+0x2c009c>
  5c:	26080000 	strcs	r0, [r8], -r0
  60:	00134900 	andseq	r4, r3, r0, lsl #18
  64:	012e0900 			@ <UNDEFINED> instruction: 0x012e0900
  68:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  6c:	0b3b0b3a 	bleq	ec2d5c <memmove+0xec2d5c>
  70:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  74:	01111349 	tsteq	r1, r9, asr #6
  78:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  7c:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  80:	050a0000 	streq	r0, [sl, #-0]
  84:	3a080300 	bcc	200c8c <memmove+0x200c8c>
  88:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  8c:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  90:	0b000018 	bleq	f8 <memmove+0xf8>
  94:	08030005 	stmdaeq	r3, {r0, r2}
  98:	0b3b0b3a 	bleq	ec2d88 <memmove+0xec2d88>
  9c:	13490b39 	cmpne	r9, #58368	@ 0xe400
  a0:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  a4:	0c000017 	stceq	0, cr0, [r0], {23}
  a8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  ac:	0b3b0b3a 	bleq	ec2d9c <memmove+0xec2d9c>
  b0:	13490b39 	cmpne	r9, #58368	@ 0xe400
  b4:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  b8:	0d000017 	stceq	0, cr0, [r0, #-92]	@ 0xffffffa4
  bc:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000d5 	ldrdeq	r0, [r0], -r5
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01180004 	tsteq	r8, r4
  18:	38180451 	ldmdacc	r8, {r0, r4, r6, sl}
  1c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  20:	2da82601 	stccs	6, cr2, [r8, #4]!
  24:	049f00a8 	ldreq	r0, [pc], #168	@ 2c <.debug_loclists+0x2c>
  28:	51014038 	tstpl	r1, r8, lsr r0
  2c:	0a5c4004 	beq	1710044 <memmove+0x1710044>
  30:	01a503a3 			@ <UNDEFINED> instruction: 0x01a503a3
  34:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  38:	00009f00 	andeq	r9, r0, r0, lsl #30
	...
  48:	04000000 	streq	r0, [r0], #-0
  4c:	52011c00 	andpl	r1, r1, #0, 24
  50:	01281c04 			@ <UNDEFINED> instruction: 0x01281c04
  54:	2c28045c 	stccs	4, cr0, [r8], #-368	@ 0xfffffe90
  58:	2c045201 	stccs	2, cr5, [r4], {1}
  5c:	045c0138 	ldrbeq	r0, [ip], #-312	@ 0xfffffec8
  60:	52014038 	andpl	r4, r1, #56	@ 0x38
  64:	014c4004 	cmpeq	ip, r4
  68:	504c045c 	subpl	r0, ip, ip, asr r4
  6c:	50045201 	andpl	r5, r4, r1, lsl #4
  70:	005c015c 	subseq	r0, ip, ip, asr r1
  74:	01000002 	tsteq	r0, r2
  78:	00000001 	andeq	r0, r0, r1
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	00000001 	andeq	r0, r0, r1
  84:	01140004 	tsteq	r4, r4
  88:	1c140450 	ldcne	4, cr0, [r4], {80}	@ 0x50
  8c:	1c045301 	stcne	3, cr5, [r4], {1}
  90:	01730324 	cmneq	r3, r4, lsr #6
  94:	3824049f 	stmdacc	r4!, {r0, r1, r2, r3, r4, r7, sl}
  98:	38045301 	stmdacc	r4, {r0, r8, r9, ip, lr}
  9c:	04500140 	ldrbeq	r0, [r0], #-320	@ 0xfffffec0
  a0:	53014040 	tstpl	r1, #64	@ 0x40
  a4:	03484004 	cmpeq	r8, #4
  a8:	049f7f73 	ldreq	r7, [pc], #3955	@ b0 <.debug_loclists+0xb0>
  ac:	53015c48 	tstpl	r1, #72, 24	@ 0x4800
  b0:	01010300 	mrseq	r0, SP_irq
  b4:	01010000 	mrseq	r0, (UNDEF: 1)
  b8:	04000000 	streq	r0, [r0], #-0
  bc:	51011c00 	tstpl	r1, r0, lsl #24
  c0:	03201c04 			@ <UNDEFINED> instruction: 0x03201c04
  c4:	049f0171 	ldreq	r0, [pc], #369	@ cc <.debug_loclists+0xcc>
  c8:	51014020 	tstpl	r1, r0, lsr #32
  cc:	03444004 	cmpeq	r4, #4
  d0:	049f7f71 	ldreq	r7, [pc], #3953	@ d8 <.debug_loclists+0xd8>
  d4:	51015c44 	tstpl	r1, r4, asr #24
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000019f 	muleq	r0, pc, r1	@ <UNPREDICTABLE>
   4:	00e60003 	rsceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	70412f00 	subvc	r2, r1, r0, lsl #30
  80:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  84:	6f697461 	svcvs	0x00697461
  88:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  8c:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  90:	6f6f5455 	svcvs	0x006f5455
  94:	6168636c 	cmnvs	r8, ip, ror #6
  98:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  9c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  a0:	316c6572 	smccc	50770	@ 0xc652
  a4:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  a8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  ac:	61652d65 	cmnvs	r5, r5, ror #26
  b0:	612f6962 			@ <UNDEFINED> instruction: 0x612f6962
  b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  c0:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  c4:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  c8:	656d0000 	strbvs	r0, [sp, #-0]!
  cc:	766f6d6d 	strbtvc	r6, [pc], -sp, ror #26
  d0:	00632e65 	rsbeq	r2, r3, r5, ror #28
  d4:	73000001 	tstvc	r0, #1
  d8:	65646474 	strbvs	r6, [r4, #-1140]!	@ 0xfffffb8c
  dc:	00682e66 	rsbeq	r2, r8, r6, ror #28
  e0:	73000002 	tstvc	r0, #2
  e4:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
  e8:	00682e67 	rsbeq	r2, r8, r7, ror #28
  ec:	00000003 	andeq	r0, r0, r3
  f0:	05003905 	streq	r3, [r0, #-2309]	@ 0xfffff6fb
  f4:	00000002 	andeq	r0, r0, r2
  f8:	03051400 	tsteq	r5, #0, 8
  fc:	05141313 	ldreq	r1, [r4, #-787]	@ 0xfffffced
 100:	05010606 	streq	r0, [r1, #-1542]	@ 0xfffff9fa
 104:	054d0603 	strbeq	r0, [sp, #-1539]	@ 0xfffff9fd
 108:	05010606 	streq	r0, [r1, #-1542]	@ 0xfffff9fa
 10c:	05310605 	ldreq	r0, [r1, #-1541]!	@ 0xfffff9fb
 110:	05010606 	streq	r0, [r1, #-1542]	@ 0xfffff9fa
 114:	054b0605 	strbeq	r0, [fp, #-1541]	@ 0xfffff9fb
 118:	05010606 	streq	r0, [r1, #-1542]	@ 0xfffff9fa
 11c:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb1f <memmove+0xfffffb1f>
 120:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
 124:	04020015 	streq	r0, [r2], #-21	@ 0xffffffeb
 128:	052a0602 	streq	r0, [sl, #-1538]!	@ 0xfffff9fe
 12c:	0402001c 	streq	r0, [r2], #-28	@ 0xffffffe4
 130:	05010602 	streq	r0, [r1, #-1538]	@ 0xfffff9fe
 134:	0402001a 	streq	r0, [r2], #-26	@ 0xffffffe6
 138:	11052e02 	tstne	r5, r2, lsl #28
 13c:	01040200 	mrseq	r0, R12_usr
 140:	000c052e 	andeq	r0, ip, lr, lsr #10
 144:	06010402 	streq	r0, [r1], -r2, lsl #8
 148:	0011052e 	andseq	r0, r1, lr, lsr #10
 14c:	06010402 	streq	r0, [r1], -r2, lsl #8
 150:	000c0501 	andeq	r0, ip, r1, lsl #10
 154:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 158:	01040200 	mrseq	r0, R12_usr
 15c:	0309054a 	tsteq	r9, #310378496	@ 0x12800000
 160:	15052e79 	strne	r2, [r5, #-3705]	@ 0xfffff187
 164:	02040200 	andeq	r0, r4, #0, 4
 168:	4a0b0306 	bmi	2c0d88 <memmove+0x2c0d88>
 16c:	02001c05 	andeq	r1, r0, #1280	@ 0x500
 170:	01060204 	tsteq	r6, r4, lsl #4
 174:	02001a05 	andeq	r1, r0, #20480	@ 0x5000
 178:	052e0204 	streq	r0, [lr, #-516]!	@ 0xfffffdfc
 17c:	04020011 	streq	r0, [r2], #-17	@ 0xffffffef
 180:	0c052e01 	stceq	14, cr2, [r5], {1}
 184:	01040200 	mrseq	r0, R12_usr
 188:	11052e06 	tstne	r5, r6, lsl #28
 18c:	01040200 	mrseq	r0, R12_usr
 190:	0c050106 	stceq	1, cr0, [r5], {6}
 194:	01040200 	mrseq	r0, R12_usr
 198:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 19c:	02024a01 	andeq	r4, r2, #4096	@ 0x1000
 1a0:	Address 0x1a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	656d0074 	strbvs	r0, [sp, #-116]!	@ 0xffffff8c
  10:	766f6d6d 	strbtvc	r6, [pc], -sp, ror #26
  14:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
  18:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 20 <.debug_str+0x20>
  1c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	@ 24 <.debug_str+0x24>
  20:	2f636269 	svccs	0x00636269
  24:	6d6d656d 	stclvs	5, cr6, [sp, #-436]!	@ 0xfffffe4c
  28:	2e65766f 	cdpcs	6, 6, cr7, cr5, cr15, {3}
  2c:	6f6c0063 	svcvs	0x006c0063
  30:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  64:	61686300 	cmnvs	r8, r0, lsl #6
  68:	6f630072 	svcvs	0x00630072
  6c:	00746e75 	rsbseq	r6, r4, r5, ror lr
  70:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  74:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  78:	6f687300 	svcvs	0x00687300
  7c:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	00746e69 	rsbseq	r6, r4, r9, ror #28
  8c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  90:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  94:	00726168 	rsbseq	r6, r2, r8, ror #2
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  a4:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  a8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  ac:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  b0:	20312e32 	eorscs	r2, r1, r2, lsr lr
  b4:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  b8:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
  bc:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  c0:	613d7570 	teqvs	sp, r0, ror r5
  c4:	31316d72 	teqcc	r1, r2, ror sp
  c8:	7a6a3637 	bvc	1a8d9ac <memmove+0x1a8d9ac>
  cc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  d0:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  d4:	613d656e 	teqvs	sp, lr, ror #10
  d8:	31316d72 	teqcc	r1, r2, ror sp
  dc:	7a6a3637 	bvc	1a8d9c0 <memmove+0x1a8d9c0>
  e0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  e4:	6f6e6d2d 	svcvs	0x006e6d2d
  e8:	616e752d 	cmnvs	lr, sp, lsr #10
  ec:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
  f0:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  f4:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  f8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  fc:	733d7074 	teqvc	sp, #116	@ 0x74
 100:	2074666f 	rsbscs	r6, r4, pc, ror #12
 104:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 108:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 10c:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 110:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 114:	616d2d20 	cmnvs	sp, r0, lsr #26
 118:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 11c:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 120:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 124:	6b36766d 	blvs	d9dae0 <memmove+0xd9dae0>
 128:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 12c:	20626467 	rsbcs	r6, r2, r7, ror #8
 130:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 134:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 138:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 13c:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 140:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 144:	61747365 	cmnvs	r4, r5, ror #6
 148:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 14c:	68730067 	ldmdavs	r3!, {r0, r1, r2, r5, r6}^
 150:	2074726f 	rsbscs	r7, r4, pc, ror #4
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 15c:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 160:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 164:	442f7661 	strtmi	r7, [pc], #-1633	@ 16c <.debug_str+0x16c>
 168:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 16c:	73746e65 	cmnvc	r4, #1616	@ 0x650
 170:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 174:	5f65646f 	svcpl	0x0065646f
 178:	6a6f7270 	bvs	1bdcb40 <memmove+0x1bdcb40>
 17c:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 180:	3173632f 	cmncc	r3, pc, lsr #6
 184:	2f653034 	svccs	0x00653034
 188:	7062696c 	rsbvc	r6, r2, ip, ror #18
 18c:	Address 0x18c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000005c 	andeq	r0, r0, ip, asr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memmove+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memmove+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e3520000 	cmp	r2, #0
   4:	012fff1e 	bxeq	lr
   8:	e3510000 	cmp	r1, #0
   c:	1a000007 	bne	30 <memset+0x30>
  10:	e3100007 	tst	r0, #7
  14:	1a000001 	bne	20 <memset+0x20>
  18:	e3120007 	tst	r2, #7
  1c:	0a000005 	beq	38 <memset+0x38>
  20:	e3100003 	tst	r0, #3
  24:	1a000001 	bne	30 <memset+0x30>
  28:	e3120003 	tst	r2, #3
  2c:	0a00000d 	beq	68 <memset+0x68>
  30:	e0802002 	add	r2, r0, r2
  34:	ea000014 	b	8c <memset+0x8c>
  38:	e1a021a2 	lsr	r2, r2, #3
  3c:	ea000005 	b	58 <memset+0x58>
  40:	e1a03000 	mov	r3, r0
  44:	e1a02fc1 	asr	r2, r1, #31
  48:	e4831008 	str	r1, [r3], #8
  4c:	e5802004 	str	r2, [r0, #4]
  50:	e1a00003 	mov	r0, r3
  54:	e1a0200c 	mov	r2, ip
  58:	e242c001 	sub	ip, r2, #1
  5c:	e3520000 	cmp	r2, #0
  60:	1afffff6 	bne	40 <memset+0x40>
  64:	e12fff1e 	bx	lr
  68:	e1a02122 	lsr	r2, r2, #2
  6c:	ea000001 	b	78 <memset+0x78>
  70:	e4801004 	str	r1, [r0], #4
  74:	e1a02003 	mov	r2, r3
  78:	e2423001 	sub	r3, r2, #1
  7c:	e3520000 	cmp	r2, #0
  80:	1afffffa 	bne	70 <memset+0x70>
  84:	e12fff1e 	bx	lr
  88:	e4c01001 	strb	r1, [r0], #1
  8c:	e1500002 	cmp	r0, r2
  90:	3afffffc 	bcc	88 <memset+0x88>
  94:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014a 	andeq	r0, r0, sl, asr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009f06 	andeq	r9, r0, r6, lsl #30
  10:	01880c00 	orreq	r0, r8, r0, lsl #24
  14:	01520000 	cmpeq	r2, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00980000 	addseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00002707 	andeq	r2, r0, r7, lsl #14
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000008b 	andeq	r0, r0, fp, lsl #1
  34:	69050407 	stmdbvs	r5, {r0, r1, r2, sl}
  38:	0300746e 	tsteq	r0, #1845493760	@ 0x6e000000
  3c:	0000000e 	andeq	r0, r0, lr
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	007f0601 	rsbseq	r0, pc, r1, lsl #12
  4c:	02010000 	andeq	r0, r1, #0
  50:	00014805 	andeq	r4, r1, r5, lsl #16
  54:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	00050801 	andeq	r0, r5, r1, lsl #16
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00470801 	subeq	r0, r7, r1, lsl #16
  68:	02010000 	andeq	r0, r1, #0
  6c:	00006c07 	andeq	r6, r0, r7, lsl #24
  70:	005a0300 	subseq	r0, sl, r0, lsl #6
  74:	34030000 	strcc	r0, [r3], #-0
  78:	00007d19 	andeq	r7, r0, r9, lsl sp
  7c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  80:	00000015 	andeq	r0, r0, r5, lsl r0
  84:	00003e03 	andeq	r3, r0, r3, lsl #28
  88:	19370300 	ldmdbne	r7!, {r8, r9}
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	97040408 	strls	r0, [r4, -r8, lsl #8]
  94:	01000000 	mrseq	r0, (UNDEF: 0)
  98:	00550801 	subseq	r0, r5, r1, lsl #16
  9c:	98090000 	stmdals	r9, {}	@ <UNPREDICTABLE>
  a0:	04000000 	streq	r0, [r0], #-0
  a4:	00900921 	addseq	r0, r0, r1, lsr #18
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00980000 	addseq	r0, r8, r0
  b0:	9c010000 	stcls	0, cr0, [r1], {-0}
  b4:	00000143 	andeq	r0, r0, r3, asr #2
  b8:	74736405 	ldrbtvc	r6, [r3], #-1029	@ 0xfffffbfb
  bc:	00901400 	addseq	r1, r0, r0, lsl #8
  c0:	00140000 	andseq	r0, r4, r0
  c4:	000c0000 	andeq	r0, ip, r0
  c8:	630a0000 	tstvs	sl, #0
  cc:	1d070100 	stcne	1, cr0, [r7, #-0]
  d0:	00000034 	andeq	r0, r0, r4, lsr r0
  d4:	6e055101 	cdpvs	1, 0, cr5, cr5, cr1, {0}
  d8:	003b2700 	eorseq	r2, fp, r0, lsl #14
  dc:	00520000 	subseq	r0, r2, r0
  e0:	003c0000 	eorseq	r0, ip, r0
  e4:	70020000 	andvc	r0, r2, r0
  e8:	920b1c00 	andls	r1, fp, #0, 24
  ec:	a7000000 	strge	r0, [r0, -r0]
  f0:	9f000000 	svcls	0x00000000
  f4:	02000000 	andeq	r0, r0, #0
  f8:	151c0065 	ldrne	r0, [ip, #-101]	@ 0xffffff9b
  fc:	00000092 	muleq	r0, r2, r0
 100:	000000c8 	andeq	r0, r0, r8, asr #1
 104:	000000c4 	andeq	r0, r0, r4, asr #1
 108:	0000380b 	andeq	r3, r0, fp, lsl #16
 10c:	00003000 	andeq	r3, r0, r0
 110:	00012700 	andeq	r2, r1, r0, lsl #14
 114:	00700200 	rsbseq	r0, r0, r0, lsl #4
 118:	0143170d 	cmpeq	r3, sp, lsl #14
 11c:	00dd0000 	sbcseq	r0, sp, r0
 120:	00d50000 	sbcseq	r0, r5, r0
 124:	0c000000 	stceq	0, cr0, [r0], {-0}
 128:	00000068 	andeq	r0, r0, r8, rrx
 12c:	00000020 	andeq	r0, r0, r0, lsr #32
 130:	14007002 	strne	r7, [r0], #-2
 134:	00014817 	andeq	r4, r1, r7, lsl r8
 138:	0000fa00 	andeq	pc, r0, r0, lsl #20
 13c:	0000f400 	andeq	pc, r0, r0, lsl #8
 140:	04000000 	streq	r0, [r0], #-0
 144:	00000084 	andeq	r0, r0, r4, lsl #1
 148:	00007104 	andeq	r7, r0, r4, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memset+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <memset+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	03001603 	tsteq	r0, #3145728	@ 0x300000
  24:	3b0b3a0e 	blcc	2ce864 <memset+0x2ce864>
  28:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  2c:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  30:	210b000f 	tstcs	fp, pc
  34:	00134904 	andseq	r4, r3, r4, lsl #18
  38:	00050500 	andeq	r0, r5, r0, lsl #10
  3c:	213a0803 	teqcs	sl, r3, lsl #16
  40:	07213b01 	streq	r3, [r1, -r1, lsl #22]!
  44:	13490b39 	cmpne	r9, #58368	@ 0xe400
  48:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  4c:	06000017 			@ <UNDEFINED> instruction: 0x06000017
  50:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  54:	0e030b13 	vmoveq.32	d3[0], r0
  58:	01110e1b 	tsteq	r1, fp, lsl lr
  5c:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  60:	24070000 	strcs	r0, [r7], #-0
  64:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  68:	0008030b 	andeq	r0, r8, fp, lsl #6
  6c:	000f0800 	andeq	r0, pc, r0, lsl #16
  70:	00000b0b 	andeq	r0, r0, fp, lsl #22
  74:	3f012e09 	svccc	0x00012e09
  78:	3a0e0319 	bcc	380ce4 <memset+0x380ce4>
  7c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  80:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  84:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  88:	7a184006 	bvc	6100a8 <memset+0x6100a8>
  8c:	00130119 	andseq	r0, r3, r9, lsl r1
  90:	00050a00 	andeq	r0, r5, r0, lsl #20
  94:	0b3a0803 	bleq	e820a8 <memset+0xe820a8>
  98:	0b390b3b 	bleq	e42d8c <memset+0xe42d8c>
  9c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  a0:	0b0b0000 	bleq	2c00a8 <memset+0x2c00a8>
  a4:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
  a8:	00130106 	andseq	r0, r3, r6, lsl #2
  ac:	010b0c00 	tsteq	fp, r0, lsl #24
  b0:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  b4:	Address 0xb4 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000109 	andeq	r0, r0, r9, lsl #2
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01400004 	cmpeq	r0, r4
  18:	68400450 	stmdavs	r0, {r4, r6, sl}^
  1c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  20:	2da82600 	stccs	6, cr2, [r8]
  24:	049f00a8 	ldreq	r0, [pc], #168	@ 2c <.debug_loclists+0x2c>
  28:	50017068 	andpl	r7, r1, r8, rrx
  2c:	01987004 	orrseq	r7, r8, r4
  30:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  34:	2da82600 	stccs	6, cr2, [r8]
  38:	009f00a8 	addseq	r0, pc, r8, lsr #1
	...
  50:	00040000 	andeq	r0, r4, r0
  54:	04520134 	ldrbeq	r0, [r2], #-308	@ 0xfffffecc
  58:	a30a3834 	tstge	sl, #52, 16	@ 0x340000
  5c:	2602a503 	strcs	sl, [r2], -r3, lsl #10
  60:	00a82da8 	adceq	r2, r8, r8, lsr #27
  64:	4038049f 	mlasmi	r8, pc, r4, r0	@ <UNPREDICTABLE>
  68:	40045201 	andmi	r5, r4, r1, lsl #4
  6c:	045c0158 	ldrbeq	r0, [ip], #-344	@ 0xfffffea8
  70:	52015c58 	andpl	r5, r1, #88, 24	@ 0x5800
  74:	01685c04 	cmneq	r8, r4, lsl #24
  78:	7068045c 	rsbvc	r0, r8, ip, asr r4
  7c:	70045201 	andvc	r5, r4, r1, lsl #4
  80:	04530178 	ldrbeq	r0, [r3], #-376	@ 0xfffffe88
  84:	52017c78 	andpl	r7, r1, #120, 24	@ 0x7800
  88:	01887c04 	orreq	r7, r8, r4, lsl #24
  8c:	88045301 	stmdahi	r4, {r0, r8, r9, ip, lr}
  90:	0a019801 	beq	6609c <memset+0x6609c>
  94:	02a503a3 	adceq	r0, r5, #-1946157054	@ 0x8c000002
  98:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  9c:	01009f00 	tsteq	r0, r0, lsl #30
  a0:	02020000 	andeq	r0, r2, #0
  a4:	04000000 	streq	r0, [r0], #-0
  a8:	50013830 	andpl	r3, r1, r0, lsr r8
  ac:	88018804 	stmdahi	r1, {r2, fp, pc}
  b0:	04500101 	ldrbeq	r0, [r0], #-257	@ 0xfffffeff
  b4:	018c0188 	orreq	r0, ip, r8, lsl #3
  b8:	9f017003 	svcls	0x00017003
  bc:	98018c04 	stmdals	r1, {r2, sl, fp, pc}
  c0:	00500101 	subseq	r0, r0, r1, lsl #2
  c4:	00000000 	andeq	r0, r0, r0
  c8:	01383404 	teqeq	r8, r4, lsl #8
  cc:	01880452 	orreq	r0, r8, r2, asr r4
  d0:	52010198 	andpl	r0, r1, #152, 2	@ 0x26
  d4:	00000100 	andeq	r0, r0, r0, lsl #2
  d8:	00000000 	andeq	r0, r0, r0
  dc:	44380400 	ldrtmi	r0, [r8], #-1024	@ 0xfffffc00
  e0:	44045001 	strmi	r5, [r4], #-1
  e4:	0873034c 	ldmdaeq	r3!, {r2, r3, r6, r8, r9}^
  e8:	584c049f 	stmdapl	ip, {r0, r1, r2, r3, r4, r7, sl}^
  ec:	58045301 	stmdapl	r4, {r0, r8, r9, ip, lr}
  f0:	00500168 	subseq	r0, r0, r8, ror #2
  f4:	00010102 	andeq	r0, r1, r2, lsl #2
  f8:	68040000 	stmdavs	r4, {}	@ <UNPREDICTABLE>
  fc:	04500170 	ldrbeq	r0, [r0], #-368	@ 0xfffffe90
 100:	70037470 	andvc	r7, r3, r0, ror r4
 104:	74049f04 	strvc	r9, [r4], #-3844	@ 0xfffff0fc
 108:	50010188 	andpl	r0, r1, r8, lsl #3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000098 	muleq	r0, r8, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b3 			@ <UNDEFINED> instruction: 0x000001b3
   4:	00f50003 	rscseq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	70412f00 	subvc	r2, r1, r0, lsl #30
  80:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  84:	6f697461 	svcvs	0x00697461
  88:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  8c:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  90:	6f6f5455 	svcvs	0x006f5455
  94:	6168636c 	cmnvs	r8, ip, ror #6
  98:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  9c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  a0:	316c6572 	smccc	50770	@ 0xc652
  a4:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  a8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  ac:	61652d65 	cmnvs	r5, r5, ror #26
  b0:	612f6962 			@ <UNDEFINED> instruction: 0x612f6962
  b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  c0:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  c4:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  c8:	656d0000 	strbvs	r0, [sp, #-0]!
  cc:	7465736d 	strbtvc	r7, [r5], #-877	@ 0xfffffc93
  d0:	0100632e 	tsteq	r0, lr, lsr #6
  d4:	74730000 	ldrbtvc	r0, [r3], #-0
  d8:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  dc:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  e0:	74730000 	ldrbtvc	r0, [r3], #-0
  e4:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  e8:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  ec:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  f0:	74730000 	ldrbtvc	r0, [r3], #-0
  f4:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
  f8:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
  fc:	05000000 	streq	r0, [r0, #-0]
 100:	0205002a 	andeq	r0, r5, #42	@ 0x2a
 104:	00000000 	andeq	r0, r0, r0
 108:	13050518 	tstne	r5, #24, 10	@ 0x6000000
 10c:	01060705 	tsteq	r6, r5, lsl #14
 110:	0605052e 	streq	r0, [r5], -lr, lsr #10
 114:	06070531 			@ <UNDEFINED> instruction: 0x06070531
 118:	06090501 	streq	r0, [r9], -r1, lsl #10
 11c:	060b054b 	streq	r0, [fp], -fp, asr #10
 120:	001a0501 	andseq	r0, sl, r1, lsl #10
 124:	4a010402 	bmi	41134 <memset+0x41134>
 128:	50061005 	andpl	r1, r6, r5
 12c:	01061205 	tsteq	r6, r5, lsl #4
 130:	02002105 	andeq	r2, r0, #1073741825	@ 0x40000001
 134:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
 138:	0a030605 	beq	c1954 <memset+0xc1954>
 13c:	0615054a 	ldreq	r0, [r5], -sl, asr #10
 140:	06050501 	streq	r0, [r5], -r1, lsl #10
 144:	060a052f 	streq	r0, [sl], -pc, lsr #10
 148:	060d0501 	streq	r0, [sp], -r1, lsl #10
 14c:	132e7003 			@ <UNDEFINED> instruction: 0x132e7003
 150:	01060f05 	tsteq	r6, r5, lsl #30
 154:	2f060d05 	svccs	0x00060d05
 158:	01061205 	tsteq	r6, r5, lsl #4
 15c:	2f061105 	svccs	0x00061105
 160:	01061305 	tsteq	r6, r5, lsl #6
 164:	4a2e1605 	bmi	b85980 <memset+0xb85980>
 168:	052e1305 	streq	r1, [lr, #-773]!	@ 0xfffffcfb
 16c:	17052d14 	smladne	r5, r4, sp, r2
 170:	14052e06 	strne	r2, [r5], #-3590	@ 0xfffff1fa
 174:	17050106 	strne	r0, [r5, -r6, lsl #2]
 178:	052e4a2e 	streq	r4, [lr, #-2606]!	@ 0xfffff5d2
 17c:	1317060d 	tstne	r7, #13631488	@ 0xd00000
 180:	01060f05 	tsteq	r6, r5, lsl #30
 184:	2f060d05 	svccs	0x00060d05
 188:	01061205 	tsteq	r6, r5, lsl #4
 18c:	2f061105 	svccs	0x00061105
 190:	01061605 	tsteq	r6, r5, lsl #12
 194:	052d1405 	streq	r1, [sp, #-1029]!	@ 0xfffffbfb
 198:	052e0617 	streq	r0, [lr, #-1559]!	@ 0xfffff9e9
 19c:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 1a0:	2e4a2e17 	mcrcs	14, 2, r2, cr10, cr7, {0}
 1a4:	1a060905 	bne	1825c0 <memset+0x1825c0>
 1a8:	01060e05 	tsteq	r6, r5, lsl #28
 1ac:	2d060d05 	stccs	13, cr0, [r6, #-20]	@ 0xffffffec
 1b0:	02024a06 	andeq	r4, r2, #24576	@ 0x6000
 1b4:	Address 0x1b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  28:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  30:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  3c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  40:	3436746e 	ldrtcc	r7, [r6], #-1134	@ 0xfffffb92
  44:	7500745f 	strvc	r7, [r0, #-1119]	@ 0xfffffba1
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  54:	61686300 	cmnvs	r8, r0, lsl #6
  58:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
  5c:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
  60:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  70:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  74:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  78:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  7c:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  84:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  88:	75007261 	strvc	r7, [r0, #-609]	@ 0xfffffd9f
  8c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  90:	2064656e 	rsbcs	r6, r4, lr, ror #10
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	736d656d 	cmnvc	sp, #457179136	@ 0x1b400000
  9c:	47007465 	strmi	r7, [r0, -r5, ror #8]
  a0:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  a4:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  a8:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  ac:	30322031 	eorscc	r2, r2, r1, lsr r0
  b0:	31313432 	teqcc	r1, r2, lsr r4
  b4:	2d203931 			@ <UNDEFINED> instruction: 0x2d203931
  b8:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  bc:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  c0:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  c4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  cc:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  d0:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  d4:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  d8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  dc:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  e0:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  e4:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  ec:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  f0:	20737365 	rsbscs	r7, r3, r5, ror #6
  f4:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  f8:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  fc:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 100:	616f6c66 	cmnvs	pc, r6, ror #24
 104:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 108:	6f733d69 	svcvs	0x00733d69
 10c:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 110:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 114:	616d2d20 	cmnvs	sp, r0, lsr #26
 118:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 11c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 120:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 124:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 128:	4f2d2062 	svcmi	0x002d2062
 12c:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 130:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 134:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 138:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 13c:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 140:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 144:	00676e69 	rsbeq	r6, r7, r9, ror #28
 148:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 14c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 150:	552f0074 	strpl	r0, [pc, #-116]!	@ e4 <.debug_str+0xe4>
 154:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
 158:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
 15c:	76616862 	strbtvc	r6, [r1], -r2, ror #16
 160:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
 164:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 168:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
 16c:	646f6373 	strbtvs	r6, [pc], #-883	@ 174 <.debug_str+0x174>
 170:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
 174:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
 178:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
 17c:	30343173 	eorscc	r3, r4, r3, ror r1
 180:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 184:	00697062 	rsbeq	r7, r9, r2, rrx
 188:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 18c:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	@ c <.debug_str+0xc>
 190:	65736d65 	ldrbvs	r6, [r3, #-3429]!	@ 0xfffff29b
 194:	00632e74 	rsbeq	r2, r3, r4, ror lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000098 	muleq	r0, r8, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memset+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


pi-random.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <pi_random_seed>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e1a04000 	mov	r4, r0
   c:	e59f5090 	ldr	r5, [pc, #144]	@ a4 <pi_random_seed+0xa4>
  10:	e3a0201c 	mov	r2, #28
  14:	e3a01000 	mov	r1, #0
  18:	e1a00005 	mov	r0, r5
  1c:	ebfffffe 	bl	0 <memset>
  20:	e1a03005 	mov	r3, r5
  24:	e3a02080 	mov	r2, #128	@ 0x80
  28:	e285101c 	add	r1, r5, #28
  2c:	e1a00004 	mov	r0, r4
  30:	ebfffffe 	bl	0 <initstate_r>
  34:	e3500000 	cmp	r0, #0
  38:	1a000009 	bne	64 <pi_random_seed+0x64>
  3c:	e59f1060 	ldr	r1, [pc, #96]	@ a4 <pi_random_seed+0xa4>
  40:	e1a00004 	mov	r0, r4
  44:	ebfffffe 	bl	0 <srandom_r>
  48:	e3500000 	cmp	r0, #0
  4c:	1a00000c 	bne	84 <pi_random_seed+0x84>
  50:	e59f304c 	ldr	r3, [pc, #76]	@ a4 <pi_random_seed+0xa4>
  54:	e3a02001 	mov	r2, #1
  58:	e583209c 	str	r2, [r3, #156]	@ 0x9c
  5c:	e28dd00c 	add	sp, sp, #12
  60:	e8bd8030 	pop	{r4, r5, pc}
  64:	e59f303c 	ldr	r3, [pc, #60]	@ a8 <pi_random_seed+0xa8>
  68:	e58d3000 	str	r3, [sp]
  6c:	e3a03011 	mov	r3, #17
  70:	e59f2034 	ldr	r2, [pc, #52]	@ ac <pi_random_seed+0xac>
  74:	e59f1034 	ldr	r1, [pc, #52]	@ b0 <pi_random_seed+0xb0>
  78:	e59f0034 	ldr	r0, [pc, #52]	@ b4 <pi_random_seed+0xb4>
  7c:	ebfffffe 	bl	0 <printk>
  80:	ebfffffe 	bl	0 <clean_reboot>
  84:	e59f301c 	ldr	r3, [pc, #28]	@ a8 <pi_random_seed+0xa8>
  88:	e58d3000 	str	r3, [sp]
  8c:	e3a03013 	mov	r3, #19
  90:	e59f2014 	ldr	r2, [pc, #20]	@ ac <pi_random_seed+0xac>
  94:	e59f1014 	ldr	r1, [pc, #20]	@ b0 <pi_random_seed+0xb0>
  98:	e59f0014 	ldr	r0, [pc, #20]	@ b4 <pi_random_seed+0xb4>
  9c:	ebfffffe 	bl	0 <printk>
  a0:	ebfffffe 	bl	0 <clean_reboot>
  a4:	00000000 	andeq	r0, r0, r0
  a8:	00000044 	andeq	r0, r0, r4, asr #32
	...
  b4:	00000014 	andeq	r0, r0, r4, lsl r0

000000b8 <pi_random>:
  b8:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  bc:	e24dd014 	sub	sp, sp, #20
  c0:	e59f305c 	ldr	r3, [pc, #92]	@ 124 <pi_random+0x6c>
  c4:	e593309c 	ldr	r3, [r3, #156]	@ 0x9c
  c8:	e3530000 	cmp	r3, #0
  cc:	0a000007 	beq	f0 <pi_random+0x38>
  d0:	e28d100c 	add	r1, sp, #12
  d4:	e59f0048 	ldr	r0, [pc, #72]	@ 124 <pi_random+0x6c>
  d8:	ebfffffe 	bl	0 <random_r>
  dc:	e3500000 	cmp	r0, #0
  e0:	1a000007 	bne	104 <pi_random+0x4c>
  e4:	e59d000c 	ldr	r0, [sp, #12]
  e8:	e28dd014 	add	sp, sp, #20
  ec:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  f0:	ebfffffe 	bl	138 <pi_random_init>
  f4:	e59f3028 	ldr	r3, [pc, #40]	@ 124 <pi_random+0x6c>
  f8:	e3a02001 	mov	r2, #1
  fc:	e583209c 	str	r2, [r3, #156]	@ 0x9c
 100:	eafffff2 	b	d0 <pi_random+0x18>
 104:	e59f301c 	ldr	r3, [pc, #28]	@ 128 <pi_random+0x70>
 108:	e58d3000 	str	r3, [sp]
 10c:	e3a0302b 	mov	r3, #43	@ 0x2b
 110:	e59f2014 	ldr	r2, [pc, #20]	@ 12c <pi_random+0x74>
 114:	e59f1014 	ldr	r1, [pc, #20]	@ 130 <pi_random+0x78>
 118:	e59f0014 	ldr	r0, [pc, #20]	@ 134 <pi_random+0x7c>
 11c:	ebfffffe 	bl	0 <printk>
 120:	ebfffffe 	bl	0 <clean_reboot>
 124:	00000000 	andeq	r0, r0, r0
 128:	00000044 	andeq	r0, r0, r4, asr #32
 12c:	00000010 	andeq	r0, r0, r0, lsl r0
 130:	00000000 	andeq	r0, r0, r0
 134:	00000014 	andeq	r0, r0, r4, lsl r0

00000138 <pi_random_init>:
 138:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 13c:	e24dd00c 	sub	sp, sp, #12
 140:	e59f3068 	ldr	r3, [pc, #104]	@ 1b0 <pi_random_init+0x78>
 144:	e593309c 	ldr	r3, [r3, #156]	@ 0x9c
 148:	e3530000 	cmp	r3, #0
 14c:	1a000007 	bne	170 <pi_random_init+0x38>
 150:	e3a00000 	mov	r0, #0
 154:	ebfffffe 	bl	0 <pi_random_seed>
 158:	ebfffffe 	bl	b8 <pi_random>
 15c:	e59f3050 	ldr	r3, [pc, #80]	@ 1b4 <pi_random_init+0x7c>
 160:	e1500003 	cmp	r0, r3
 164:	1a000009 	bne	190 <pi_random_init+0x58>
 168:	e28dd00c 	add	sp, sp, #12
 16c:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 170:	e59f3040 	ldr	r3, [pc, #64]	@ 1b8 <pi_random_init+0x80>
 174:	e58d3000 	str	r3, [sp]
 178:	e3a03019 	mov	r3, #25
 17c:	e59f2038 	ldr	r2, [pc, #56]	@ 1bc <pi_random_init+0x84>
 180:	e59f1038 	ldr	r1, [pc, #56]	@ 1c0 <pi_random_init+0x88>
 184:	e59f0038 	ldr	r0, [pc, #56]	@ 1c4 <pi_random_init+0x8c>
 188:	ebfffffe 	bl	0 <printk>
 18c:	ebfffffe 	bl	0 <clean_reboot>
 190:	e59f3030 	ldr	r3, [pc, #48]	@ 1c8 <pi_random_init+0x90>
 194:	e58d3000 	str	r3, [sp]
 198:	e3a0301d 	mov	r3, #29
 19c:	e59f2018 	ldr	r2, [pc, #24]	@ 1bc <pi_random_init+0x84>
 1a0:	e59f1018 	ldr	r1, [pc, #24]	@ 1c0 <pi_random_init+0x88>
 1a4:	e59f0018 	ldr	r0, [pc, #24]	@ 1c4 <pi_random_init+0x8c>
 1a8:	ebfffffe 	bl	0 <printk>
 1ac:	ebfffffe 	bl	0 <clean_reboot>
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	6b8b4567 	blvs	fe2d1758 <pi_random_init+0xfe2d1620>
 1b8:	00000048 	andeq	r0, r0, r8, asr #32
 1bc:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000014 	andeq	r0, r0, r4, lsl r0
 1c8:	00000058 	andeq	r0, r0, r8, asr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	702f6362 	eorvc	r6, pc, r2, ror #6
   8:	61722d69 	cmnvs	r2, r9, ror #26
   c:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ fffffe5c <pi_random_init+0xfffffd24>
  10:	0000632e 	andeq	r6, r0, lr, lsr #6
  14:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  18:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  1c:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  20:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  24:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  28:	7341203a 	cmpvc	r1, #58	@ 0x3a
  2c:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  30:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  34:	60732560 	rsbsvs	r2, r3, r0, ror #10
  38:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  3c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  40:	0000000a 	andeq	r0, r0, sl
  44:	00000030 	andeq	r0, r0, r0, lsr r0
  48:	696e6921 	stmdbvs	lr!, {r0, r5, r8, fp, sp, lr}^
  4c:	6c616974 			@ <UNDEFINED> instruction: 0x6c616974
  50:	64657a69 	strbtvs	r7, [r5], #-2665	@ 0xfffff597
  54:	0000705f 	andeq	r7, r0, pc, asr r0
  58:	62367830 	eorsvs	r7, r6, #48, 16	@ 0x300000
  5c:	35346238 	ldrcc	r6, [r4, #-568]!	@ 0xfffffdc8
  60:	3d203736 	stccc	7, cr3, [r0, #-216]!	@ 0xffffff28
  64:	0075203d 	rsbseq	r2, r5, sp, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.2>:
   0:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
   4:	6f646e61 	svcvs	0x00646e61
   8:	65735f6d 	ldrbvs	r5, [r3, #-3949]!	@ 0xfffff093
   c:	00006465 	andeq	r6, r0, r5, ror #8

00000010 <__FUNCTION__.0>:
  10:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
  14:	6f646e61 	svcvs	0x00646e61
  18:	0000006d 	andeq	r0, r0, sp, rrx

0000001c <__FUNCTION__.1>:
  1c:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
  20:	6f646e61 	svcvs	0x00646e61
  24:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
  28:	Address 0x28 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004aa 	andeq	r0, r0, sl, lsr #9
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00017311 	andeq	r7, r1, r1, lsl r3
  10:	00f50c00 	rscseq	r0, r5, r0, lsl #24
  14:	00ac0000 	adceq	r0, ip, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01cc0000 	biceq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04120000 	ldreq	r0, [r2], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	000f0900 	andeq	r0, pc, r0, lsl #18
  30:	d6020000 	strle	r0, [r2], -r0
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040300 	streq	r0, [r4, -r0, lsl #6]
  3c:	0000011f 	andeq	r0, r0, pc, lsl r1
  40:	47060103 	strmi	r0, [r6, -r3, lsl #2]
  44:	03000002 	tsteq	r0, #2
  48:	003b0801 	eorseq	r0, fp, r1, lsl #16
  4c:	02030000 	andeq	r0, r3, #0
  50:	0000eb05 	andeq	lr, r0, r5, lsl #22
  54:	07020300 	streq	r0, [r2, -r0, lsl #6]
  58:	00000077 	andeq	r0, r0, r7, ror r0
  5c:	35050403 	strcc	r0, [r5, #-1027]	@ 0xfffffbfd
  60:	03000002 	tsteq	r0, #2
  64:	00560704 	subseq	r0, r6, r4, lsl #14
  68:	08030000 	stmdaeq	r3, {}	@ <UNPREDICTABLE>
  6c:	00015605 	andeq	r5, r1, r5, lsl #12
  70:	07080300 	streq	r0, [r8, -r0, lsl #6]
  74:	0000001c 	andeq	r0, r0, ip, lsl r0
  78:	7f080413 	svcvc	0x00080413
  7c:	03000000 	tsteq	r0, #0
  80:	01640801 	cmneq	r4, r1, lsl #16
  84:	7f0a0000 	svcvc	0x000a0000
  88:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  8c:	00000086 	andeq	r0, r0, r6, lsl #1
  90:	00014e09 	andeq	r4, r1, r9, lsl #28
  94:	18280300 	stmdane	r8!, {r8, r9}
  98:	0000005c 	andeq	r0, r0, ip, asr r0
  9c:	00022c09 	andeq	r2, r2, r9, lsl #24
  a0:	19340300 	ldmdbne	r4!, {r8, r9}
  a4:	00000063 	andeq	r0, r0, r3, rrx
  a8:	00014214 	andeq	r4, r1, r4, lsl r2
  ac:	06041c00 	streq	r1, [r4], -r0, lsl #24
  b0:	00010a08 	andeq	r0, r1, r8, lsl #20
  b4:	02610500 	rsbeq	r0, r1, #0, 10
  b8:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
  bc:	0000010a 	andeq	r0, r0, sl, lsl #2
  c0:	00a70500 	adceq	r0, r7, r0, lsl #10
  c4:	0e090000 	cdpeq	0, 0, cr0, cr9, cr0, {0}
  c8:	0000010a 	andeq	r0, r0, sl, lsl #2
  cc:	00160504 	andseq	r0, r6, r4, lsl #10
  d0:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
  d4:	0000010a 	andeq	r0, r0, sl, lsl #2
  d8:	01150508 	tsteq	r5, r8, lsl #10
  dc:	090b0000 	stmdbeq	fp, {}	@ <UNPREDICTABLE>
  e0:	00000026 	andeq	r0, r0, r6, lsr #32
  e4:	012c050c 			@ <UNDEFINED> instruction: 0x012c050c
  e8:	090c0000 	stmdbeq	ip, {}	@ <UNPREDICTABLE>
  ec:	00000026 	andeq	r0, r0, r6, lsr #32
  f0:	02230510 	eoreq	r0, r3, #16, 10	@ 0x4000000
  f4:	090d0000 	stmdbeq	sp, {}	@ <UNPREDICTABLE>
  f8:	00000026 	andeq	r0, r0, r6, lsr #32
  fc:	00330514 	eorseq	r0, r3, r4, lsl r5
 100:	0e0e0000 	cdpeq	0, 0, cr0, cr14, cr0, {0}
 104:	0000010a 	andeq	r0, r0, sl, lsl #2
 108:	90080018 	andls	r0, r8, r8, lsl r0
 10c:	15000000 	strne	r0, [r0, #-0]
 110:	00000135 	andeq	r0, r0, r5, lsr r1
 114:	260c0701 	strcs	r0, [ip], -r1, lsl #14
 118:	0b000000 	bleq	120 <.debug_info+0x120>
 11c:	0000007f 	andeq	r0, r0, pc, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	0000390c 	andeq	r3, r0, ip, lsl #18
 128:	0e007f00 	cdpeq	15, 0, cr7, cr0, cr0, {0}
 12c:	0000023e 	andeq	r0, r0, lr, lsr r2
 130:	011b0d08 	tsteq	fp, r8, lsl #26
 134:	03050000 	tsteq	r5, #0
 138:	0000001c 	andeq	r0, r0, ip, lsl r0
 13c:	0900720f 	stmdbeq	r0, {r0, r1, r2, r3, r9, ip, sp, lr}
 140:	0000a81b 	andeq	sl, r0, fp, lsl r8
 144:	00030500 	andeq	r0, r3, r0, lsl #10
 148:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 14c:	00000253 	andeq	r0, r0, r3, asr r2
 150:	00260c0b 	eoreq	r0, r6, fp, lsl #24
 154:	03050000 	tsteq	r5, #0
 158:	0000009c 	muleq	r0, ip, r0
 15c:	0000e207 	andeq	lr, r0, r7, lsl #4
 160:	05110400 	ldreq	r0, [r1, #-1024]	@ 0xfffffc00
 164:	00000026 	andeq	r0, r0, r6, lsr #32
 168:	00000177 	andeq	r0, r0, r7, ror r1
 16c:	00017702 	andeq	r7, r1, r2, lsl #14
 170:	010a0200 	mrseq	r0, R10_fiq
 174:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 178:	000000a8 	andeq	r0, r0, r8, lsr #1
 17c:	00008a07 	andeq	r8, r0, r7, lsl #20
 180:	05120400 	ldreq	r0, [r2, #-1024]	@ 0xfffffc00
 184:	00000026 	andeq	r0, r0, r6, lsr #32
 188:	00000197 	muleq	r0, r7, r1
 18c:	00003902 	andeq	r3, r0, r2, lsl #18
 190:	01770200 	cmneq	r7, r0, lsl #4
 194:	16000000 	strne	r0, [r0], -r0
 198:	00000049 	andeq	r0, r0, r9, asr #32
 19c:	07067a07 	streq	r7, [r6, -r7, lsl #20]
 1a0:	0000021c 	andeq	r0, r0, ip, lsl r2
 1a4:	26050705 	strcs	r0, [r5], -r5, lsl #14
 1a8:	b6000000 	strlt	r0, [r0], -r0
 1ac:	02000001 	andeq	r0, r0, #1
 1b0:	0000008b 	andeq	r0, r0, fp, lsl #1
 1b4:	9b070017 	blls	1c0218 <pi_random_init+0x1c00e0>
 1b8:	04000000 	streq	r0, [r0], #-0
 1bc:	00260513 	eoreq	r0, r6, r3, lsl r5
 1c0:	01db0000 	bicseq	r0, fp, r0
 1c4:	39020000 	stmdbcc	r2, {}	@ <UNPREDICTABLE>
 1c8:	02000000 	andeq	r0, r0, #0
 1cc:	0000007a 	andeq	r0, r0, sl, ror r0
 1d0:	00002d02 	andeq	r2, r0, r2, lsl #26
 1d4:	01770200 	cmneq	r7, r0, lsl #4
 1d8:	07000000 	streq	r0, [r0, -r0]
 1dc:	00000094 	muleq	r0, r4, r0
 1e0:	78092106 	stmdavc	r9, {r1, r2, r8, sp}
 1e4:	fb000000 	blx	1ee <.debug_info+0x1ee>
 1e8:	02000001 	andeq	r0, r0, #1
 1ec:	00000078 	andeq	r0, r0, r8, ror r0
 1f0:	00002602 	andeq	r2, r0, r2, lsl #12
 1f4:	002d0200 	eoreq	r0, sp, r0, lsl #4
 1f8:	10000000 	andne	r0, r0, r0
 1fc:	00000169 	andeq	r0, r0, r9, ror #2
 200:	00009c21 	andeq	r9, r0, r1, lsr #24
 204:	0000b800 	andeq	fp, r0, r0, lsl #16
 208:	00008000 	andeq	r8, r0, r0
 20c:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
 210:	0f000002 	svceq	0x00000002
 214:	0d290078 	stceq	0, cr0, [r9, #-480]!	@ 0xfffffe20
 218:	00000090 	muleq	r0, r0, r0
 21c:	0d749102 	ldcleq	1, cr9, [r4, #-8]!
 220:	00000108 	andeq	r0, r0, r8, lsl #2
 224:	000002a7 	andeq	r0, r0, r7, lsr #5
 228:	00100305 	andseq	r0, r0, r5, lsl #6
 22c:	dc040000 	stcle	0, cr0, [r4], {-0}
 230:	5c000000 	stcpl	0, cr0, [r0], {-0}
 234:	4b000001 	blmi	240 <.debug_info+0x240>
 238:	01000002 	tsteq	r0, r2
 23c:	03055001 	tsteq	r5, #1
 240:	00000000 	andeq	r0, r0, r0
 244:	02510101 	subseq	r0, r1, #1073741824	@ 0x40000000
 248:	06006c91 			@ <UNDEFINED> instruction: 0x06006c91
 24c:	000000f4 	strdeq	r0, [r0], -r4
 250:	000002ac 	andeq	r0, r0, ip, lsr #5
 254:	00012004 	andeq	r2, r1, r4
 258:	00019f00 	andeq	r9, r1, r0, lsl #30
 25c:	00028d00 	andeq	r8, r2, r0, lsl #26
 260:	50010100 	andpl	r0, r1, r0, lsl #2
 264:	00140305 	andseq	r0, r4, r5, lsl #6
 268:	01010000 	mrseq	r0, (UNDEF: 1)
 26c:	00030551 	andeq	r0, r3, r1, asr r5
 270:	01000000 	mrseq	r0, (UNDEF: 0)
 274:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 278:	00000010 	andeq	r0, r0, r0, lsl r0
 27c:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 280:	02012b08 	andeq	r2, r1, #8, 22	@ 0x2000
 284:	0305007d 	tsteq	r5, #125	@ 0x7d
 288:	00000044 	andeq	r0, r0, r4, asr #32
 28c:	01240600 			@ <UNDEFINED> instruction: 0x01240600
 290:	01970000 	orrseq	r0, r7, r0
 294:	0b000000 	bleq	29c <.debug_info+0x29c>
 298:	00000086 	andeq	r0, r0, r6, lsl #1
 29c:	000002a7 	andeq	r0, r0, r7, lsr #5
 2a0:	0000390c 	andeq	r3, r0, ip, lsl #18
 2a4:	0a000900 	beq	26ac <pi_random_init+0x2574>
 2a8:	00000297 	muleq	r0, r7, r2
 2ac:	00000010 	andeq	r0, r0, r0, lsl r0
 2b0:	009c1800 	addseq	r1, ip, r0, lsl #16
 2b4:	01380000 	teqeq	r8, r0
 2b8:	00940000 	addseq	r0, r4, r0
 2bc:	9c010000 	stcls	0, cr0, [r1], {-0}
 2c0:	00000384 	andeq	r0, r0, r4, lsl #7
 2c4:	0001080d 	andeq	r0, r1, sp, lsl #16
 2c8:	00039400 	andeq	r9, r3, r0, lsl #8
 2cc:	1c030500 	stcne	5, cr0, [r3], {-0}
 2d0:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 2d4:	1c010075 	stcne	0, cr0, [r1], {117}	@ 0x75
 2d8:	0000390e 	andeq	r3, r0, lr, lsl #18
 2dc:	00001000 	andeq	r1, r0, r0
 2e0:	00000c00 	andeq	r0, r0, r0, lsl #24
 2e4:	01580400 	cmpeq	r8, r0, lsl #8
 2e8:	03990000 	orrseq	r0, r9, #0
 2ec:	02f80000 	rscseq	r0, r8, #0
 2f0:	01010000 	mrseq	r0, (UNDEF: 1)
 2f4:	00300150 	eorseq	r0, r0, r0, asr r1
 2f8:	00015c06 	andeq	r5, r1, r6, lsl #24
 2fc:	0001fb00 	andeq	pc, r1, r0, lsl #22
 300:	018c0400 	orreq	r0, ip, r0, lsl #8
 304:	019f0000 	orrseq	r0, pc, r0
 308:	03390000 	teqeq	r9, #0
 30c:	01010000 	mrseq	r0, (UNDEF: 1)
 310:	14030550 	strne	r0, [r3], #-1360	@ 0xfffffab0
 314:	01000000 	mrseq	r0, (UNDEF: 0)
 318:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
 31c:	00000000 	andeq	r0, r0, r0
 320:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 324:	00001c03 	andeq	r1, r0, r3, lsl #24
 328:	53010100 	tstpl	r1, #0, 2
 32c:	02014901 	andeq	r4, r1, #16384	@ 0x4000
 330:	0305007d 	tsteq	r5, #125	@ 0x7d
 334:	00000048 	andeq	r0, r0, r8, asr #32
 338:	01900600 	orrseq	r0, r0, r0, lsl #12
 33c:	01970000 	orrseq	r0, r7, r0
 340:	ac040000 	stcge	0, cr0, [r4], {-0}
 344:	9f000001 	svcls	0x00000001
 348:	7a000001 	bvc	354 <.debug_info+0x354>
 34c:	01000003 	tsteq	r0, r3
 350:	03055001 	tsteq	r5, #1
 354:	00000014 	andeq	r0, r0, r4, lsl r0
 358:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 35c:	00000003 	andeq	r0, r0, r3
 360:	52010100 	andpl	r0, r1, #0, 2
 364:	001c0305 	andseq	r0, ip, r5, lsl #6
 368:	01010000 	mrseq	r0, (UNDEF: 1)
 36c:	014d0153 	cmpeq	sp, r3, asr r1
 370:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 374:	00005803 	andeq	r5, r0, r3, lsl #16
 378:	b0060000 	andlt	r0, r6, r0
 37c:	97000001 	strls	r0, [r0, -r1]
 380:	00000001 	andeq	r0, r0, r1
 384:	0000860b 	andeq	r8, r0, fp, lsl #12
 388:	00039400 	andeq	r9, r3, r0, lsl #8
 38c:	00390c00 	eorseq	r0, r9, r0, lsl #24
 390:	000e0000 	andeq	r0, lr, r0
 394:	0003840a 	andeq	r8, r3, sl, lsl #8
 398:	00681900 	rsbeq	r1, r8, r0, lsl #18
 39c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 3a0:	00000006 	andeq	r0, r0, r6
 3a4:	0000b800 	andeq	fp, r0, r0, lsl #16
 3a8:	1a9c0100 	bne	fe7007b0 <pi_random_init+0xfe700678>
 3ac:	0e010078 	mcreq	0, 0, r0, cr1, cr8, {3}
 3b0:	00009c1e 	andeq	r9, r0, lr, lsl ip
 3b4:	00002300 	andeq	r2, r0, r0, lsl #6
 3b8:	00001f00 	andeq	r1, r0, r0, lsl #30
 3bc:	01080d00 	tsteq	r8, r0, lsl #26
 3c0:	03940000 	orrseq	r0, r4, #0
 3c4:	03050000 	tsteq	r5, #0
 3c8:	00000000 	andeq	r0, r0, r0
 3cc:	00002004 	andeq	r2, r0, r4
 3d0:	0001db00 	andeq	sp, r1, r0, lsl #22
 3d4:	0003ea00 	andeq	lr, r3, r0, lsl #20
 3d8:	50010100 	andpl	r0, r1, r0, lsl #2
 3dc:	01007502 	tsteq	r0, r2, lsl #10
 3e0:	30015101 	andcc	r5, r1, r1, lsl #2
 3e4:	01520101 	cmpeq	r2, r1, lsl #2
 3e8:	3404004c 	strcc	r0, [r4], #-76	@ 0xffffffb4
 3ec:	b6000000 	strlt	r0, [r0], -r0
 3f0:	10000001 	andne	r0, r0, r1
 3f4:	01000004 	tsteq	r0, r4
 3f8:	74025001 	strvc	r5, [r2], #-1
 3fc:	51010100 	mrspl	r0, (UNDEF: 17)
 400:	011c7502 	tsteq	ip, r2, lsl #10
 404:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 408:	53010180 	tstpl	r1, #128, 2
 40c:	00007502 	andeq	r7, r0, r2, lsl #10
 410:	00004804 	andeq	r4, r0, r4, lsl #16
 414:	00017c00 	andeq	r7, r1, r0, lsl #24
 418:	00042a00 	andeq	r2, r4, r0, lsl #20
 41c:	50010100 	andpl	r0, r1, r0, lsl #2
 420:	01007402 	tsteq	r0, r2, lsl #8
 424:	75025101 	strvc	r5, [r2, #-257]	@ 0xfffffeff
 428:	80040000 	andhi	r0, r4, r0
 42c:	9f000000 	svcls	0x00000000
 430:	62000001 	andvs	r0, r0, #1
 434:	01000004 	tsteq	r0, r4
 438:	03055001 	tsteq	r5, #1
 43c:	00000014 	andeq	r0, r0, r4, lsl r0
 440:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 444:	00000003 	andeq	r0, r0, r3
 448:	52010100 	andpl	r0, r1, #0, 2
 44c:	00000305 	andeq	r0, r0, r5, lsl #6
 450:	01010000 	mrseq	r0, (UNDEF: 1)
 454:	01410153 	cmpeq	r1, r3, asr r1
 458:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 45c:	00004403 	andeq	r4, r0, r3, lsl #8
 460:	84060000 	strhi	r0, [r6], #-0
 464:	97000000 	strls	r0, [r0, -r0]
 468:	04000001 	streq	r0, [r0], #-1
 46c:	000000a0 	andeq	r0, r0, r0, lsr #1
 470:	0000019f 	muleq	r0, pc, r1	@ <UNPREDICTABLE>
 474:	000004a3 	andeq	r0, r0, r3, lsr #9
 478:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 47c:	00001403 	andeq	r1, r0, r3, lsl #8
 480:	51010100 	mrspl	r0, (UNDEF: 17)
 484:	00000305 	andeq	r0, r0, r5, lsl #6
 488:	01010000 	mrseq	r0, (UNDEF: 1)
 48c:	00030552 	andeq	r0, r3, r2, asr r5
 490:	01000000 	mrseq	r0, (UNDEF: 0)
 494:	43015301 	tstmi	r1, #67108864	@ 0x4000000
 498:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 49c:	00440305 	subeq	r0, r4, r5, lsl #6
 4a0:	06000000 	streq	r0, [r0], -r0
 4a4:	000000a4 	andeq	r0, r0, r4, lsr #1
 4a8:	00000197 	muleq	r0, r7, r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00050200 	andeq	r0, r5, r0, lsl #4
   c:	00001349 	andeq	r1, r0, r9, asr #6
  10:	0b002403 	bleq	9024 <pi_random_init+0x8eec>
  14:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  18:	0400000e 	streq	r0, [r0], #-14
  1c:	017d0148 	cmneq	sp, r8, asr #2
  20:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  24:	0d050000 	stceq	0, cr0, [r5, #-0]
  28:	3a0e0300 	bcc	380c30 <pi_random_init+0x380af8>
  2c:	0b3b0421 	bleq	ec10b8 <pi_random_init+0xec0f80>
  30:	13490b39 	cmpne	r9, #58368	@ 0xe400
  34:	00000b38 	andeq	r0, r0, r8, lsr fp
  38:	7d004806 	stcvc	8, cr4, [r0, #-24]	@ 0xffffffe8
  3c:	00137f01 	andseq	r7, r3, r1, lsl #30
  40:	012e0700 			@ <UNDEFINED> instruction: 0x012e0700
  44:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  48:	0b3b0b3a 	bleq	ec2d38 <pi_random_init+0xec2c00>
  4c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  50:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  54:	00001301 	andeq	r1, r0, r1, lsl #6
  58:	0b000f08 	bleq	3c80 <pi_random_init+0x3b48>
  5c:	13490421 	cmpne	r9, #553648128	@ 0x21000000
  60:	16090000 	strne	r0, [r9], -r0
  64:	3a0e0300 	bcc	380c6c <pi_random_init+0x380b34>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013490b 	andseq	r4, r3, fp, lsl #18
  70:	00260a00 	eoreq	r0, r6, r0, lsl #20
  74:	00001349 	andeq	r1, r0, r9, asr #6
  78:	4901010b 	stmdbmi	r1, {r0, r1, r3, r8}
  7c:	00130113 	andseq	r0, r3, r3, lsl r1
  80:	00210c00 	eoreq	r0, r1, r0, lsl #24
  84:	0b2f1349 	bleq	bc4db0 <pi_random_init+0xbc4c78>
  88:	340d0000 	strcc	r0, [sp], #-0
  8c:	490e0300 	stmdbmi	lr, {r8, r9}
  90:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  94:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  98:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  9c:	3b01213a 	blcc	4858c <pi_random_init+0x48454>
  a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a4:	00180213 	andseq	r0, r8, r3, lsl r2
  a8:	00340f00 	eorseq	r0, r4, r0, lsl #30
  ac:	213a0803 	teqcs	sl, r3, lsl #16
  b0:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  b4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  b8:	10000018 	andne	r0, r0, r8, lsl r0
  bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  c0:	213a0e03 	teqcs	sl, r3, lsl #28
  c4:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  c8:	19270a21 	stmdbne	r7!, {r0, r5, r9, fp}
  cc:	01111349 	tsteq	r1, r9, asr #6
  d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d4:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  d8:	11110000 	tstne	r1, r0
  dc:	130e2501 	tstne	lr, #4194304	@ 0x400000
  e0:	1b0e030b 	blne	380d14 <pi_random_init+0x380bdc>
  e4:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  e8:	00171006 	andseq	r1, r7, r6
  ec:	00241200 	eoreq	r1, r4, r0, lsl #4
  f0:	0b3e0b0b 	bleq	f82d24 <pi_random_init+0xf82bec>
  f4:	00000803 	andeq	r0, r0, r3, lsl #16
  f8:	0b000f13 	bleq	3d4c <pi_random_init+0x3c14>
  fc:	1400000b 	strne	r0, [r0], #-11
 100:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 104:	0b3a0b0b 	bleq	e82d38 <pi_random_init+0xe82c00>
 108:	0b390b3b 	bleq	e42dfc <pi_random_init+0xe42cc4>
 10c:	00001301 	andeq	r1, r0, r1, lsl #6
 110:	03003415 	tsteq	r0, #352321536	@ 0x15000000
 114:	3b0b3a0e 	blcc	2ce954 <pi_random_init+0x2ce81c>
 118:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 11c:	16000013 			@ <UNDEFINED> instruction: 0x16000013
 120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 124:	0b3a0e03 	bleq	e83938 <pi_random_init+0xe83800>
 128:	0b390b3b 	bleq	e42e1c <pi_random_init+0xe42ce4>
 12c:	01871927 	orreq	r1, r7, r7, lsr #18
 130:	00193c19 	andseq	r3, r9, r9, lsl ip
 134:	00181700 	andseq	r1, r8, r0, lsl #14
 138:	34180000 	ldrcc	r0, [r8], #-0
 13c:	3a080300 	bcc	200d44 <pi_random_init+0x200c0c>
 140:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 148:	1742b717 	smlaldne	fp, r2, r7, r7
 14c:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 150:	03193f01 	tsteq	r9, #1, 30
 154:	3b0b3a0e 	blcc	2ce994 <pi_random_init+0x2ce85c>
 158:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 15c:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
 160:	7a184006 	bvc	610180 <pi_random_init+0x610048>
 164:	1a000019 	bne	1d0 <pi_random_init+0x98>
 168:	08030005 	stmdaeq	r3, {r0, r2}
 16c:	0b3b0b3a 	bleq	ec2e5c <pi_random_init+0xec2d24>
 170:	13490b39 	cmpne	r9, #58368	@ 0xe400
 174:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 178:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000002b 	andeq	r0, r0, fp, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	f002dc04 			@ <UNDEFINED> instruction: 0xf002dc04
  14:	04500102 	ldrbeq	r0, [r0], #-258	@ 0xfffffefe
  18:	03a80390 			@ <UNDEFINED> instruction: 0x03a80390
  1c:	00005001 	andeq	r5, r0, r1
  20:	04000000 	streq	r0, [r0], #-0
  24:	50011c00 	andpl	r1, r1, r0, lsl #24
  28:	01b81c04 			@ <UNDEFINED> instruction: 0x01b81c04
  2c:	Address 0x2c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001cc 	andeq	r0, r0, ip, asr #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000286 	andeq	r0, r0, r6, lsl #5
   4:	01920003 	orrseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	73552f00 	cmpvc	r5, #0, 30
  80:	2f737265 	svccs	0x00737265
  84:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  88:	2f766168 	svccs	0x00766168
  8c:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  90:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  94:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  98:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  9c:	6f72705f 	svcvs	0x0072705f
  a0:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  a4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  a8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  ac:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  b0:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  b4:	00636269 	rsbeq	r6, r3, r9, ror #4
  b8:	7070412f 	rsbsvc	r4, r0, pc, lsr #2
  bc:	6163696c 	cmnvs	r3, ip, ror #18
  c0:	6e6f6974 			@ <UNDEFINED> instruction: 0x6e6f6974
  c4:	72412f73 	subvc	r2, r1, #460	@ 0x1cc
  c8:	554e476d 	strbpl	r4, [lr, #-1901]	@ 0xfffff893
  cc:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ ffffff84 <pi_random_init+0xfffffe4c>
  d0:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  d4:	34312f6e 	ldrtcc	r2, [r1], #-3950	@ 0xfffff092
  d8:	722e322e 	eorvc	r3, lr, #-536870910	@ 0xe0000002
  dc:	2f316c65 	svccs	0x00316c65
  e0:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  e4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  e8:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  ec:	72612f69 	rsbvc	r2, r1, #420	@ 0x1a4
  f0:	6f6e2d6d 	svcvs	0x006e2d6d
  f4:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  f8:	2f696261 	svccs	0x00696261
  fc:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
 100:	00656475 	rsbeq	r6, r5, r5, ror r4
 104:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 108:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 10c:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 110:	442f7661 	strtmi	r7, [pc], #-1633	@ 118 <.debug_line+0x118>
 114:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 118:	73746e65 	cmnvc	r4, #1616	@ 0x650
 11c:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 120:	5f65646f 	svcpl	0x0065646f
 124:	6a6f7270 	bvs	1bdcaec <pi_random_init+0x1bdc9b4>
 128:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 12c:	3173632f 	cmncc	r3, pc, lsr #6
 130:	2f653034 	svccs	0x00653034
 134:	7062696c 	rsbvc	r6, r2, ip, ror #18
 138:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 13c:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
 140:	70000065 	andvc	r0, r0, r5, rrx
 144:	61722d69 	cmnvs	r2, r9, ror #26
 148:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ ffffff98 <pi_random_init+0xfffffe60>
 14c:	0100632e 	tsteq	r0, lr, lsr #6
 150:	74730000 	ldrbtvc	r0, [r3], #-0
 154:	66656464 	strbtvs	r6, [r5], -r4, ror #8
 158:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
 15c:	74730000 	ldrbtvc	r0, [r3], #-0
 160:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
 164:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
 168:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
 16c:	61720000 	cmnvs	r2, r0
 170:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ ffffffc0 <pi_random_init+0xfffffe88>
 174:	0100682e 	tsteq	r0, lr, lsr #16
 178:	72700000 	rsbsvc	r0, r0, #0
 17c:	6b746e69 	blvs	1d1bb28 <pi_random_init+0x1d1b9f0>
 180:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
 184:	74730000 	ldrbtvc	r0, [r3], #-0
 188:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
 18c:	0400682e 	streq	r6, [r0], #-2094	@ 0xfffff7d2
 190:	70720000 	rsbsvc	r0, r2, r0
 194:	00682e69 	rsbeq	r2, r8, r9, ror #28
 198:	00000005 	andeq	r0, r0, r5
 19c:	05002105 	streq	r2, [r0, #-261]	@ 0xfffffefb
 1a0:	00000002 	andeq	r0, r0, r2
 1a4:	010d0300 	mrseq	r0, SP_mon
 1a8:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 1ac:	82066706 	andhi	r6, r6, #1572864	@ 0x180000
 1b0:	08052f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 1b4:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1b8:	01040200 	mrseq	r0, R12_usr
 1bc:	0009059e 	muleq	r9, lr, r5
 1c0:	06020402 	streq	r0, [r2], -r2, lsl #8
 1c4:	1305054b 	tstne	r5, #314572800	@ 0x12c00000
 1c8:	01060805 	tsteq	r6, r5, lsl #16
 1cc:	02000705 	andeq	r0, r0, #1310720	@ 0x140000
 1d0:	05660104 	strbeq	r0, [r6, #-260]!	@ 0xfffffefc
 1d4:	04020009 	streq	r0, [r2], #-9
 1d8:	054b0602 	strbeq	r0, [fp, #-1538]	@ 0xfffff9fe
 1dc:	13051305 	tstne	r5, #335544320	@ 0x14000000
 1e0:	01050106 	tsteq	r5, r6, lsl #2
 1e4:	06090567 	streq	r0, [r9], -r7, ror #10
 1e8:	02000146 	andeq	r0, r0, #-2147483631	@ 0x80000011
 1ec:	00010104 	andeq	r0, r1, r4, lsl #2
 1f0:	d6010402 	strle	r0, [r1], -r2, lsl #8
 1f4:	02000130 	andeq	r0, r0, #48, 2
 1f8:	00010104 	andeq	r0, r1, r4, lsl #2
 1fc:	d6010402 	strle	r0, [r1], -r2, lsl #8
 200:	0e031a05 	vmlaeq.f32	s2, s6, s10
 204:	4d0505ba 	stcmi	5, cr0, [r5, #-744]	@ 0xfffffd18
 208:	01060805 	tsteq	r6, r5, lsl #16
 20c:	054a0705 	strbeq	r0, [sl, #-1797]	@ 0xfffff8fb
 210:	134f0605 	cmpne	pc, #5242880	@ 0x500000
 214:	01060805 	tsteq	r6, r5, lsl #16
 218:	02000705 	andeq	r0, r0, #1310720	@ 0x140000
 21c:	05660104 	strbeq	r0, [r6, #-260]!	@ 0xfffffefc
 220:	04020009 	streq	r0, [r2], #-9
 224:	054b0602 	strbeq	r0, [fp, #-1538]	@ 0xfffff9fe
 228:	01051305 	tsteq	r5, r5, lsl #6
 22c:	09051306 	stmdbeq	r5, {r1, r2, r8, r9, ip}
 230:	66780306 	ldrbtvs	r0, [r8], -r6, lsl #6
 234:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
 238:	06090501 	streq	r0, [r9], -r1, lsl #10
 23c:	02000187 	andeq	r0, r0, #-1073741791	@ 0xc0000021
 240:	00010104 	andeq	r0, r1, r4, lsl #2
 244:	d6010402 	strle	r0, [r1], -r2, lsl #8
 248:	6d031f05 	stcvs	15, cr1, [r3, #-20]	@ 0xffffffec
 24c:	4b0505ba 	blmi	14193c <pi_random_init+0x141804>
 250:	04020001 	streq	r0, [r2], #-1
 254:	4b148202 	blmi	520a64 <pi_random_init+0x52092c>
 258:	01061205 	tsteq	r6, r5, lsl #4
 25c:	2f060505 	svccs	0x00060505
 260:	06010501 	streq	r0, [r1], -r1, lsl #10
 264:	00050568 	andeq	r0, r5, r8, ror #10
 268:	06010402 	streq	r0, [r1], -r2, lsl #8
 26c:	004a7a03 	subeq	r7, sl, r3, lsl #20
 270:	d6010402 	strle	r0, [r1], -r2, lsl #8
 274:	01040200 	mrseq	r0, R12_usr
 278:	04020032 	streq	r0, [r2], #-50	@ 0xffffffce
 27c:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 280:	06010402 	streq	r0, [r1], -r2, lsl #8
 284:	0010022e 	andseq	r0, r0, lr, lsr #4
 288:	Address 0x288 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
   4:	6f646e61 	svcvs	0x00646e61
   8:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
   c:	73007469 	tstvc	r0, #1761607680	@ 0x69000000
  10:	5f657a69 	svcpl	0x00657a69
  14:	74730074 	ldrbtvc	r0, [r3], #-116	@ 0xffffff8c
  18:	00657461 	rsbeq	r7, r5, r1, ror #8
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	6500746e 	strvs	r7, [r0, #-1134]	@ 0xfffffb92
  34:	705f646e 	subsvc	r6, pc, lr, ror #8
  38:	75007274 	strvc	r7, [r0, #-628]	@ 0xfffffd8c
  3c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  40:	2064656e 	rsbcs	r6, r4, lr, ror #10
  44:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  48:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  4c:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
  50:	6f6f6265 	svcvs	0x006f6265
  54:	6f6c0074 	svcvs	0x006c0074
  58:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
  6c:	6f646e61 	svcvs	0x00646e61
  70:	65735f6d 	ldrbvs	r5, [r3, #-3949]!	@ 0xfffff093
  74:	73006465 	tstvc	r0, #1694498816	@ 0x65000000
  78:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  7c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	72730074 	rsbsvc	r0, r3, #116	@ 0x74
  8c:	6f646e61 	svcvs	0x00646e61
  90:	00725f6d 	rsbseq	r5, r2, sp, ror #30
  94:	736d656d 	cmnvc	sp, #457179136	@ 0x1b400000
  98:	69007465 	stmdbvs	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
  9c:	7374696e 	cmnvc	r4, #1802240	@ 0x1b8000
  a0:	65746174 	ldrbvs	r6, [r4, #-372]!	@ 0xfffffe8c
  a4:	7200725f 	andvc	r7, r0, #-268435451	@ 0xf0000005
  a8:	00727470 	rsbseq	r7, r2, r0, ror r4
  ac:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
  b0:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
  b4:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  b8:	442f7661 	strtmi	r7, [pc], #-1633	@ c0 <.debug_str+0xc0>
  bc:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
  c0:	73746e65 	cmnvc	r4, #1616	@ 0x650
  c4:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
  c8:	5f65646f 	svcpl	0x0065646f
  cc:	6a6f7270 	bvs	1bdca94 <pi_random_init+0x1bdc95c>
  d0:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
  d4:	3173632f 	cmncc	r3, pc, lsr #6
  d8:	2f653034 	svccs	0x00653034
  dc:	7062696c 	rsbvc	r6, r2, ip, ror #18
  e0:	61720069 	cmnvs	r2, r9, rrx
  e4:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ ffffff34 <pi_random_init+0xfffffdfc>
  e8:	7300725f 	tstvc	r0, #-268435451	@ 0xf0000005
  ec:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  f0:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  f4:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	@ fc <.debug_str+0xfc>
  f8:	2f636269 	svccs	0x00636269
  fc:	722d6970 	eorvc	r6, sp, #112, 18	@ 0x1c0000
 100:	6f646e61 	svcvs	0x00646e61
 104:	00632e6d 	rsbeq	r2, r3, sp, ror #28
 108:	55465f5f 	strbpl	r5, [r6, #-3935]	@ 0xfffff0a1
 10c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 110:	5f5f4e4f 	svcpl	0x005f4e4f
 114:	6e617200 	cdpvs	2, 6, cr7, cr1, cr0, {0}
 118:	79745f64 	ldmdbvc	r4!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 11c:	75006570 	strvc	r6, [r0, #-1392]	@ 0xfffffa90
 120:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 124:	2064656e 	rsbcs	r6, r4, lr, ror #10
 128:	00746e69 	rsbseq	r6, r4, r9, ror #28
 12c:	646e6172 	strbtvs	r6, [lr], #-370	@ 0xfffffe8e
 130:	6765645f 			@ <UNDEFINED> instruction: 0x6765645f
 134:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
 138:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
 13c:	6565735f 	strbvs	r7, [r5, #-863]!	@ 0xfffffca1
 140:	61720064 	cmnvs	r2, r4, rrx
 144:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ ffffff94 <pi_random_init+0xfffffe5c>
 148:	7461645f 	strbtvc	r6, [r1], #-1119	@ 0xfffffba1
 14c:	6e690061 	cdpvs	0, 6, cr0, cr9, cr1, {3}
 150:	5f323374 	svcpl	0x00323374
 154:	6f6c0074 	svcvs	0x006c0074
 158:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 15c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 160:	00746e69 	rsbseq	r6, r4, r9, ror #28
 164:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 168:	5f697000 	svcpl	0x00697000
 16c:	646e6172 	strbtvs	r6, [lr], #-370	@ 0xfffffe8e
 170:	47006d6f 	strmi	r6, [r0, -pc, ror #26]
 174:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 178:	31203939 			@ <UNDEFINED> instruction: 0x31203939
 17c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
 180:	30322031 	eorscc	r2, r2, r1, lsr r0
 184:	31313432 	teqcc	r1, r2, lsr r4
 188:	2d203931 			@ <UNDEFINED> instruction: 0x2d203931
 18c:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
 190:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 194:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 198:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 19c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 1a0:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
 1a4:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 1a8:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 1ac:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1b0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 1b4:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
 1b8:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 1bc:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 1c0:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
 1c4:	20737365 	rsbscs	r7, r3, r5, ror #6
 1c8:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
 1cc:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 1d0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 1d4:	616f6c66 	cmnvs	pc, r6, ror #24
 1d8:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 1dc:	6f733d69 	svcvs	0x00733d69
 1e0:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 1e4:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 1e8:	616d2d20 	cmnvs	sp, r0, lsr #26
 1ec:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 1f0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1f4:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1f8:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 1fc:	4f2d2062 	svcmi	0x002d2062
 200:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 204:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 208:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 20c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 210:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 214:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 218:	00676e69 	rsbeq	r6, r7, r9, ror #28
 21c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 220:	72006b74 	andvc	r6, r0, #116, 22	@ 0x1d000
 224:	5f646e61 	svcpl	0x00646e61
 228:	00706573 	rsbseq	r6, r0, r3, ror r5
 22c:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 230:	745f3233 	ldrbvc	r3, [pc], #-563	@ 238 <.debug_str+0x238>
 234:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 238:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 23c:	74730074 	ldrbtvc	r0, [r3], #-116	@ 0xffffff8c
 240:	62657461 	rsbvs	r7, r5, #1627389952	@ 0x61000000
 244:	73006675 	tstvc	r0, #122683392	@ 0x7500000
 248:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 24c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 250:	69007261 	stmdbvs	r0, {r0, r5, r6, r9, ip, sp, lr}
 254:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 258:	7a696c61 	bvc	1a5b3e4 <pi_random_init+0x1a5b2ac>
 25c:	705f6465 	subsvc	r6, pc, r5, ror #8
 260:	74706600 	ldrbtvc	r6, [r0], #-1536	@ 0xfffffa00
 264:	Address 0x264 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	000000b8 	strheq	r0, [r0], -r8
  20:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  24:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  28:	180e4201 	stmdane	lr, {r0, r9, lr}
  2c:	0c0e0a6c 			@ <UNDEFINED> instruction: 0x0c0e0a6c
  30:	00000b42 	andeq	r0, r0, r2, asr #22
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	000000b8 	strheq	r0, [r0], -r8
  40:	00000080 	andeq	r0, r0, r0, lsl #1
  44:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  48:	180e4201 	stmdane	lr, {r0, r9, lr}
  4c:	040e0a56 	streq	r0, [lr], #-2646	@ 0xfffff5aa
  50:	00000b42 	andeq	r0, r0, r2, asr #22
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000138 	andeq	r0, r0, r8, lsr r1
  60:	00000094 	muleq	r0, r4, r0
  64:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  68:	100e4201 	andne	r4, lr, r1, lsl #4
  6c:	040e0a56 	streq	r0, [lr], #-2646	@ 0xfffff5aa
  70:	00000b42 	andeq	r0, r0, r2, asr #22

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <pi_random_init+0x12cd6f4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <pi_random_init+0x462f8>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12
   c:	e28d1014 	add	r1, sp, #20
  10:	e58d1004 	str	r1, [sp, #4]
  14:	e59d0010 	ldr	r0, [sp, #16]
  18:	ebfffffe 	bl	13c <vprintk>
  1c:	e28dd00c 	add	sp, sp, #12
  20:	e49de004 	pop	{lr}		@ (ldr lr, [sp], #4)
  24:	e28dd010 	add	sp, sp, #16
  28:	e12fff1e 	bx	lr

0000002c <emit_val>:
  2c:	e92d4010 	push	{r4, lr}
  30:	e24dd030 	sub	sp, sp, #48	@ 0x30
  34:	e350000a 	cmp	r0, #10
  38:	0a00000d 	beq	74 <emit_val+0x48>
  3c:	e3500010 	cmp	r0, #16
  40:	0a00001b 	beq	b4 <emit_val+0x88>
  44:	e3500002 	cmp	r0, #2
  48:	1a000023 	bne	dc <emit_val+0xb0>
  4c:	e28d400c 	add	r4, sp, #12
  50:	e2012001 	and	r2, r1, #1
  54:	e59f00c0 	ldr	r0, [pc, #192]	@ 11c <emit_val+0xf0>
  58:	e7d02002 	ldrb	r2, [r0, r2]
  5c:	e5c42000 	strb	r2, [r4]
  60:	e2844001 	add	r4, r4, #1
  64:	e3510001 	cmp	r1, #1
  68:	e1a010a1 	lsr	r1, r1, #1
  6c:	8afffff7 	bhi	50 <emit_val+0x24>
  70:	ea000024 	b	108 <emit_val+0xdc>
  74:	e28d400c 	add	r4, sp, #12
  78:	e59f30a0 	ldr	r3, [pc, #160]	@ 120 <emit_val+0xf4>
  7c:	e0832193 	umull	r2, r3, r3, r1
  80:	e1a031a3 	lsr	r3, r3, #3
  84:	e1a00003 	mov	r0, r3
  88:	e0833103 	add	r3, r3, r3, lsl #2
  8c:	e0413083 	sub	r3, r1, r3, lsl #1
  90:	e59fc08c 	ldr	ip, [pc, #140]	@ 124 <emit_val+0xf8>
  94:	e7dcc003 	ldrb	ip, [ip, r3]
  98:	e5c4c000 	strb	ip, [r4]
  9c:	e2844001 	add	r4, r4, #1
  a0:	e1a03001 	mov	r3, r1
  a4:	e1a01000 	mov	r1, r0
  a8:	e3530009 	cmp	r3, #9
  ac:	8afffff1 	bhi	78 <emit_val+0x4c>
  b0:	ea000014 	b	108 <emit_val+0xdc>
  b4:	e28d400c 	add	r4, sp, #12
  b8:	e201200f 	and	r2, r1, #15
  bc:	e59f0064 	ldr	r0, [pc, #100]	@ 128 <emit_val+0xfc>
  c0:	e7d02002 	ldrb	r2, [r0, r2]
  c4:	e5c42000 	strb	r2, [r4]
  c8:	e2844001 	add	r4, r4, #1
  cc:	e351000f 	cmp	r1, #15
  d0:	e1a01221 	lsr	r1, r1, #4
  d4:	8afffff7 	bhi	b8 <emit_val+0x8c>
  d8:	ea00000a 	b	108 <emit_val+0xdc>
  dc:	e58d0000 	str	r0, [sp]
  e0:	e3a0301b 	mov	r3, #27
  e4:	e59f2040 	ldr	r2, [pc, #64]	@ 12c <emit_val+0x100>
  e8:	e59f1040 	ldr	r1, [pc, #64]	@ 130 <emit_val+0x104>
  ec:	e59f0040 	ldr	r0, [pc, #64]	@ 134 <emit_val+0x108>
  f0:	ebfffffe 	bl	0 <printk>
  f4:	ebfffffe 	bl	0 <clean_reboot>
  f8:	e59f3038 	ldr	r3, [pc, #56]	@ 138 <emit_val+0x10c>
  fc:	e5933000 	ldr	r3, [r3]
 100:	e5740001 	ldrb	r0, [r4, #-1]!
 104:	e12fff33 	blx	r3
 108:	e28d300c 	add	r3, sp, #12
 10c:	e1540003 	cmp	r4, r3
 110:	8afffff8 	bhi	f8 <emit_val+0xcc>
 114:	e28dd030 	add	sp, sp, #48	@ 0x30
 118:	e8bd8010 	pop	{r4, pc}
 11c:	00000034 	andeq	r0, r0, r4, lsr r0
 120:	cccccccd 	stclgt	12, cr12, [ip], {205}	@ 0xcd
 124:	00000038 	andeq	r0, r0, r8, lsr r0
 128:	00000044 	andeq	r0, r0, r4, asr #32
 12c:	00000018 	andeq	r0, r0, r8, lsl r0
 130:	00000000 	andeq	r0, r0, r0
 134:	00000010 	andeq	r0, r0, r0, lsl r0
 138:	00000000 	andeq	r0, r0, r0

0000013c <vprintk>:
 13c:	e92d4030 	push	{r4, r5, lr}
 140:	e24dd014 	sub	sp, sp, #20
 144:	e1a04000 	mov	r4, r0
 148:	e58d100c 	str	r1, [sp, #12]
 14c:	ea000003 	b	160 <vprintk+0x24>
 150:	e59f3238 	ldr	r3, [pc, #568]	@ 390 <vprintk+0x254>
 154:	e5933000 	ldr	r3, [r3]
 158:	e12fff33 	blx	r3
 15c:	e2844001 	add	r4, r4, #1
 160:	e5d40000 	ldrb	r0, [r4]
 164:	e3500000 	cmp	r0, #0
 168:	0a000086 	beq	388 <vprintk+0x24c>
 16c:	e3500025 	cmp	r0, #37	@ 0x25
 170:	1afffff6 	bne	150 <vprintk+0x14>
 174:	e2845001 	add	r5, r4, #1
 178:	e5d42001 	ldrb	r2, [r4, #1]
 17c:	e2423062 	sub	r3, r2, #98	@ 0x62
 180:	e59f120c 	ldr	r1, [pc, #524]	@ 394 <vprintk+0x258>
 184:	e3530016 	cmp	r3, #22
 188:	8a000077 	bhi	36c <vprintk+0x230>
 18c:	e7d13003 	ldrb	r3, [r1, r3]
 190:	e08ff103 	add	pc, pc, r3, lsl #2
 194:	e320f000 	nop	{0}
 198:	e59d300c 	ldr	r3, [sp, #12]
 19c:	e2832004 	add	r2, r3, #4
 1a0:	e58d200c 	str	r2, [sp, #12]
 1a4:	e5931000 	ldr	r1, [r3]
 1a8:	e3a00002 	mov	r0, #2
 1ac:	ebffff9e 	bl	2c <emit_val>
 1b0:	e1a04005 	mov	r4, r5
 1b4:	eaffffe8 	b	15c <vprintk+0x20>
 1b8:	e59d300c 	ldr	r3, [sp, #12]
 1bc:	e2832004 	add	r2, r3, #4
 1c0:	e58d200c 	str	r2, [sp, #12]
 1c4:	e5931000 	ldr	r1, [r3]
 1c8:	e3a0000a 	mov	r0, #10
 1cc:	ebffff96 	bl	2c <emit_val>
 1d0:	e1a04005 	mov	r4, r5
 1d4:	eaffffe0 	b	15c <vprintk+0x20>
 1d8:	e59f31b0 	ldr	r3, [pc, #432]	@ 390 <vprintk+0x254>
 1dc:	e5932000 	ldr	r2, [r3]
 1e0:	e59d300c 	ldr	r3, [sp, #12]
 1e4:	e2831004 	add	r1, r3, #4
 1e8:	e58d100c 	str	r1, [sp, #12]
 1ec:	e5930000 	ldr	r0, [r3]
 1f0:	e12fff32 	blx	r2
 1f4:	e1a04005 	mov	r4, r5
 1f8:	eaffffd7 	b	15c <vprintk+0x20>
 1fc:	e2842002 	add	r2, r4, #2
 200:	e5d43002 	ldrb	r3, [r4, #2]
 204:	e353006c 	cmp	r3, #108	@ 0x6c
 208:	1a000018 	bne	270 <vprintk+0x134>
 20c:	e2845003 	add	r5, r4, #3
 210:	e5d43003 	ldrb	r3, [r4, #3]
 214:	e3530078 	cmp	r3, #120	@ 0x78
 218:	1a00001b 	bne	28c <vprintk+0x150>
 21c:	e59f416c 	ldr	r4, [pc, #364]	@ 390 <vprintk+0x254>
 220:	e5943000 	ldr	r3, [r4]
 224:	e3a00030 	mov	r0, #48	@ 0x30
 228:	e12fff33 	blx	r3
 22c:	e5943000 	ldr	r3, [r4]
 230:	e3a00078 	mov	r0, #120	@ 0x78
 234:	e12fff33 	blx	r3
 238:	e59d300c 	ldr	r3, [sp, #12]
 23c:	e2833007 	add	r3, r3, #7
 240:	e3c33007 	bic	r3, r3, #7
 244:	e2832008 	add	r2, r3, #8
 248:	e58d200c 	str	r2, [sp, #12]
 24c:	e5934000 	ldr	r4, [r3]
 250:	e5931004 	ldr	r1, [r3, #4]
 254:	e3510000 	cmp	r1, #0
 258:	1a000012 	bne	2a8 <vprintk+0x16c>
 25c:	e1a01004 	mov	r1, r4
 260:	e3a00010 	mov	r0, #16
 264:	ebffff70 	bl	2c <emit_val>
 268:	e1a04005 	mov	r4, r5
 26c:	eaffffba 	b	15c <vprintk+0x20>
 270:	e58d2000 	str	r2, [sp]
 274:	e3a03041 	mov	r3, #65	@ 0x41
 278:	e59f2118 	ldr	r2, [pc, #280]	@ 398 <vprintk+0x25c>
 27c:	e59f1118 	ldr	r1, [pc, #280]	@ 39c <vprintk+0x260>
 280:	e59f0118 	ldr	r0, [pc, #280]	@ 3a0 <vprintk+0x264>
 284:	ebfffffe 	bl	0 <printk>
 288:	ebfffffe 	bl	0 <clean_reboot>
 28c:	e58d5000 	str	r5, [sp]
 290:	e3a03044 	mov	r3, #68	@ 0x44
 294:	e59f20fc 	ldr	r2, [pc, #252]	@ 398 <vprintk+0x25c>
 298:	e59f10fc 	ldr	r1, [pc, #252]	@ 39c <vprintk+0x260>
 29c:	e59f00fc 	ldr	r0, [pc, #252]	@ 3a0 <vprintk+0x264>
 2a0:	ebfffffe 	bl	0 <printk>
 2a4:	ebfffffe 	bl	0 <clean_reboot>
 2a8:	e3a00010 	mov	r0, #16
 2ac:	ebffff5e 	bl	2c <emit_val>
 2b0:	eaffffe9 	b	25c <vprintk+0x120>
 2b4:	e59f40d4 	ldr	r4, [pc, #212]	@ 390 <vprintk+0x254>
 2b8:	e5943000 	ldr	r3, [r4]
 2bc:	e3a00030 	mov	r0, #48	@ 0x30
 2c0:	e12fff33 	blx	r3
 2c4:	e5943000 	ldr	r3, [r4]
 2c8:	e3a00078 	mov	r0, #120	@ 0x78
 2cc:	e12fff33 	blx	r3
 2d0:	e59d300c 	ldr	r3, [sp, #12]
 2d4:	e2832004 	add	r2, r3, #4
 2d8:	e58d200c 	str	r2, [sp, #12]
 2dc:	e5931000 	ldr	r1, [r3]
 2e0:	e3a00010 	mov	r0, #16
 2e4:	ebffff50 	bl	2c <emit_val>
 2e8:	e1a04005 	mov	r4, r5
 2ec:	eaffff9a 	b	15c <vprintk+0x20>
 2f0:	e59d300c 	ldr	r3, [sp, #12]
 2f4:	e2832004 	add	r2, r3, #4
 2f8:	e58d200c 	str	r2, [sp, #12]
 2fc:	e5934000 	ldr	r4, [r3]
 300:	e3540000 	cmp	r4, #0
 304:	ba000004 	blt	31c <vprintk+0x1e0>
 308:	e1a01004 	mov	r1, r4
 30c:	e3a0000a 	mov	r0, #10
 310:	ebffff45 	bl	2c <emit_val>
 314:	e1a04005 	mov	r4, r5
 318:	eaffff8f 	b	15c <vprintk+0x20>
 31c:	e59f306c 	ldr	r3, [pc, #108]	@ 390 <vprintk+0x254>
 320:	e5933000 	ldr	r3, [r3]
 324:	e3a0002d 	mov	r0, #45	@ 0x2d
 328:	e12fff33 	blx	r3
 32c:	e2644000 	rsb	r4, r4, #0
 330:	eafffff4 	b	308 <vprintk+0x1cc>
 334:	e59d300c 	ldr	r3, [sp, #12]
 338:	e2832004 	add	r2, r3, #4
 33c:	e58d200c 	str	r2, [sp, #12]
 340:	e5934000 	ldr	r4, [r3]
 344:	ea000003 	b	358 <vprintk+0x21c>
 348:	e59f3040 	ldr	r3, [pc, #64]	@ 390 <vprintk+0x254>
 34c:	e5933000 	ldr	r3, [r3]
 350:	e12fff33 	blx	r3
 354:	e2844001 	add	r4, r4, #1
 358:	e5d40000 	ldrb	r0, [r4]
 35c:	e3500000 	cmp	r0, #0
 360:	1afffff8 	bne	348 <vprintk+0x20c>
 364:	e1a04005 	mov	r4, r5
 368:	eaffff7b 	b	15c <vprintk+0x20>
 36c:	e58d2000 	str	r2, [sp]
 370:	e3a03069 	mov	r3, #105	@ 0x69
 374:	e59f201c 	ldr	r2, [pc, #28]	@ 398 <vprintk+0x25c>
 378:	e59f101c 	ldr	r1, [pc, #28]	@ 39c <vprintk+0x260>
 37c:	e59f0020 	ldr	r0, [pc, #32]	@ 3a4 <vprintk+0x268>
 380:	ebfffffe 	bl	0 <printk>
 384:	ebfffffe 	bl	0 <clean_reboot>
 388:	e28dd014 	add	sp, sp, #20
 38c:	e8bd8030 	pop	{r4, r5, pc}
	...
 398:	00000024 	andeq	r0, r0, r4, lsr #32
 39c:	00000000 	andeq	r0, r0, r0
 3a0:	00000058 	andeq	r0, r0, r8, asr r0
 3a4:	00000090 	muleq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	702f6362 	eorvc	r6, pc, r2, ror #6
   8:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
   c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  10:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  14:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  18:	3a73253a 	bcc	1cc9508 <vprintk+0x1cc93cc>
  1c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  20:	6c61766e 	stclvs	6, cr7, [r1], #-440	@ 0xfffffe48
  24:	62206469 	eorvs	r6, r0, #1761607680	@ 0x69000000
  28:	3d657361 	stclcc	3, cr7, [r5, #-388]!	@ 0xfffffe7c
  2c:	0a0a6425 	beq	2990c8 <vprintk+0x298f8c>
  30:	00000000 	andeq	r0, r0, r0
  34:	00003130 	andeq	r3, r0, r0, lsr r1
  38:	33323130 	teqcc	r2, #48, 2
  3c:	37363534 			@ <UNDEFINED> instruction: 0x37363534
  40:	00003938 	andeq	r3, r0, r8, lsr r9
  44:	33323130 	teqcc	r2, #48, 2
  48:	37363534 			@ <UNDEFINED> instruction: 0x37363534
  4c:	62613938 	rsbvs	r3, r1, #56, 18	@ 0xe0000
  50:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  54:	00000000 	andeq	r0, r0, r0
  58:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  5c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  60:	3a73253a 	bcc	1cc9550 <vprintk+0x1cc9414>
  64:	6f3a6425 	svcvs	0x003a6425
  68:	20796c6e 	rsbscs	r6, r9, lr, ror #24
  6c:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  70:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  74:	786c6c20 	stmdavc	ip!, {r5, sl, fp, sp, lr}^
  78:	726f6620 	rsbvc	r6, pc, #32, 12	@ 0x2000000
  7c:	2c74616d 	ldclcs	1, cr6, [r4], #-436	@ 0xfffffe4c
  80:	76616820 	strbtvc	r6, [r1], -r0, lsr #16
  84:	3c203a65 			@ <UNDEFINED> instruction: 0x3c203a65
  88:	0a3e7325 	beq	f9cd24 <vprintk+0xf9cbe8>
  8c:	0000000a 	andeq	r0, r0, sl
  90:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  94:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  98:	3a73253a 	bcc	1cc9588 <vprintk+0x1cc944c>
  9c:	623a6425 	eorsvs	r6, sl, #620756992	@ 0x25000000
  a0:	7375676f 	cmnvc	r5, #29097984	@ 0x1bc0000
  a4:	65646920 	strbvs	r6, [r4, #-2336]!	@ 0xfffff6e0
  a8:	6669746e 	strbtvs	r7, [r9], -lr, ror #8
  ac:	3a726569 	bcc	1c99658 <vprintk+0x1c9951c>
  b0:	63253c20 			@ <UNDEFINED> instruction: 0x63253c20
  b4:	000a0a3e 	andeq	r0, sl, lr, lsr sl

Disassembly of section .rodata:

00000000 <__FUNCTION__.0-0x18>:
   0:	75561000 	ldrbvc	r1, [r6, #-0]
   4:	75757575 	ldrbvc	r7, [r5, #-1397]!	@ 0xfffffa8b
   8:	75197575 	ldrvc	r7, [r9, #-1397]	@ 0xfffffa8b
   c:	75477575 	strbvc	r7, [r7, #-1397]	@ 0xfffffa8b
  10:	08756775 	ldmdaeq	r5!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr}^
  14:	00477575 	subeq	r7, r7, r5, ror r5

00000018 <__FUNCTION__.0>:
  18:	74696d65 	strbtvc	r6, [r9], #-3429	@ 0xfffff29b
  1c:	6c61765f 	stclvs	6, cr7, [r1], #-380	@ 0xfffffe84
  20:	00000000 	andeq	r0, r0, r0

00000024 <__FUNCTION__.1>:
  24:	69727076 	ldmdbvs	r2!, {r1, r2, r4, r5, r6, ip, sp, lr}^
  28:	006b746e 	rsbeq	r7, fp, lr, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000482 	andeq	r0, r0, r2, lsl #9
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00013811 	andeq	r3, r1, r1, lsl r8
  10:	010b0c00 	tsteq	fp, r0, lsl #24
  14:	00710000 	rsbseq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	03a80000 			@ <UNDEFINED> instruction: 0x03a80000
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	0000de07 	andeq	sp, r0, r7, lsl #28
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	00000005 	andeq	r0, r0, r5
  34:	69050412 	stmdbvs	r5, {r1, r4, sl}
  38:	0200746e 	andeq	r7, r0, #1845493760	@ 0x6e000000
  3c:	01fa0601 	mvnseq	r0, r1, lsl #12
  40:	02020000 	andeq	r0, r2, #0
  44:	0000a705 	andeq	sl, r0, r5, lsl #14
  48:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  4c:	000001f1 	strdeq	r0, [r0], -r1
  50:	25050802 	strcs	r0, [r5, #-2050]	@ 0xfffff7fe
  54:	02000001 	andeq	r0, r0, #1
  58:	00310801 	eorseq	r0, r1, r1, lsl #16
  5c:	02020000 	andeq	r0, r2, #0
  60:	00005e07 	andeq	r5, r0, r7, lsl #28
  64:	01e80500 	mvneq	r0, r0, lsl #10
  68:	34020000 	strcc	r0, [r2], #-0
  6c:	00007119 	andeq	r7, r0, r9, lsl r1
  70:	07040200 	streq	r0, [r4, -r0, lsl #4]
  74:	0000004c 	andeq	r0, r0, ip, asr #32
  78:	00001205 	andeq	r1, r0, r5, lsl #4
  7c:	19370200 	ldmdbne	r7!, {r9}
  80:	00000026 	andeq	r0, r0, r6, lsr #32
  84:	0000b105 	andeq	fp, r0, r5, lsl #2
  88:	1b280300 	blne	a00c90 <vprintk+0xa00b54>
  8c:	00000090 	muleq	r0, r0, r0
  90:	00011b13 	andeq	r1, r1, r3, lsl fp
  94:	00050400 	andeq	r0, r5, r0, lsl #8
  98:	000000a7 	andeq	r0, r0, r7, lsr #1
  9c:	0000f514 	andeq	pc, r0, r4, lsl r5	@ <UNPREDICTABLE>
  a0:	0000a700 	andeq	sl, r0, r0, lsl #14
  a4:	15000000 	strne	r0, [r0, #-0]
  a8:	001b0504 	andseq	r0, fp, r4, lsl #10
  ac:	67030000 	strvs	r0, [r3, -r0]
  b0:	00008418 	andeq	r8, r0, r8, lsl r4
  b4:	00ba0800 	adcseq	r0, sl, r0, lsl #16
  b8:	01020000 	mrseq	r0, (UNDEF: 2)
  bc:	00013308 	andeq	r3, r1, r8, lsl #6
  c0:	00ba0900 	adcseq	r0, sl, r0, lsl #18
  c4:	c1080000 	mrsgt	r0, (UNDEF: 8)
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	00000023 	andeq	r0, r0, r3, lsr #32
  d0:	d70f2104 	strle	r2, [pc, -r4, lsl #2]
  d4:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  d8:	000000dc 	ldrdeq	r0, [r0], -ip
  dc:	00003416 	andeq	r3, r0, r6, lsl r4
  e0:	0000eb00 	andeq	lr, r0, r0, lsl #22
  e4:	00341700 	eorseq	r1, r4, r0, lsl #14
  e8:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
  ec:	000000d2 	ldrdeq	r0, [r0], -r2
  f0:	cb162304 	blgt	588d08 <vprintk+0x588bcc>
  f4:	19000000 	stmdbne	r0, {}	@ <UNPREDICTABLE>
  f8:	0000003f 	andeq	r0, r0, pc, lsr r0
  fc:	1a067a04 	bne	19e914 <vprintk+0x19e7d8>
 100:	000001e1 	andeq	r0, r0, r1, ror #3
 104:	34057001 	strcc	r7, [r5], #-1
 108:	00000000 	andeq	r0, r0, r0
 10c:	2c000000 	stccs	0, cr0, [r0], {-0}
 110:	01000000 	mrseq	r0, (UNDEF: 0)
 114:	0001629c 	muleq	r1, ip, r2
 118:	6d660c00 	stclvs	12, cr0, [r6, #-0]
 11c:	18700074 	ldmdane	r0!, {r2, r4, r5, r6}^
 120:	000000c6 	andeq	r0, r0, r6, asr #1
 124:	1b709102 	blne	1c24534 <vprintk+0x1c243f8>
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	0b710100 	bleq	1c40534 <vprintk+0x1c403f8>
 130:	000000a9 	andeq	r0, r0, r9, lsr #1
 134:	04649102 	strbteq	r9, [r4], #-258	@ 0xfffffefe
 138:	00746572 	rsbseq	r6, r4, r2, ror r5
 13c:	00340773 	eorseq	r0, r4, r3, ror r7
 140:	000e0000 	andeq	r0, lr, r0
 144:	000c0000 	andeq	r0, ip, r0
 148:	1c1d0000 	ldcne	0, cr0, [sp], {-0}
 14c:	62000000 	andvs	r0, r0, #0
 150:	01000001 	tsteq	r0, r1
 154:	91035001 	tstls	r3, r1
 158:	01010648 	tsteq	r1, r8, asr #12
 15c:	4c910251 	ldcmi	2, cr0, [r1], {81}	@ 0x51
 160:	fa1e0000 	blx	780168 <vprintk+0x78002c>
 164:	01000000 	mrseq	r0, (UNDEF: 0)
 168:	00340527 	eorseq	r0, r4, r7, lsr #10
 16c:	013c0000 	teqeq	ip, r0
 170:	026c0000 	rsbeq	r0, ip, #0
 174:	9c010000 	stcls	0, cr0, [r1], {-0}
 178:	0000039c 	muleq	r0, ip, r3
 17c:	746d660d 	strbtvc	r6, [sp], #-1549	@ 0xfffff9f3
 180:	c6192700 	ldrgt	r2, [r9], -r0, lsl #14
 184:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 188:	14000000 	strne	r0, [r0], #-0
 18c:	0c000000 	stceq	0, cr0, [r0], {-0}
 190:	27007061 	strcs	r7, [r0, -r1, rrx]
 194:	0000a926 	andeq	sl, r0, r6, lsr #18
 198:	6c910200 	ldcvs	2, cr0, [r1], {0}
 19c:	0000c00e 	andeq	ip, r0, lr
 1a0:	0003ac00 	andeq	sl, r3, r0, lsl #24
 1a4:	24030500 	strcs	r0, [r3], #-1280	@ 0xfffffb00
 1a8:	0f000000 	svceq	0x00000000
 1ac:	0000000c 	andeq	r0, r0, ip
 1b0:	0100751f 	tsteq	r0, pc, lsl r5
 1b4:	0065102e 	rsbeq	r1, r5, lr, lsr #32
 1b8:	76040000 	strvc	r0, [r4], -r0
 1bc:	340b2f00 	strcc	r2, [fp], #-3840	@ 0xfffff100
 1c0:	74000000 	strvc	r0, [r0], #-0
 1c4:	72000000 	andvc	r0, r0, #0
 1c8:	04000000 	streq	r0, [r0], #-0
 1cc:	0d300073 	ldceq	0, cr0, [r0, #-460]!	@ 0xfffffe34
 1d0:	000000b5 	strheq	r0, [r0], -r5
 1d4:	0000007e 	andeq	r0, r0, lr, ror r0
 1d8:	0000007c 	andeq	r0, r0, ip, ror r0
 1dc:	0000170f 	andeq	r1, r0, pc, lsl #14
 1e0:	00781000 	rsbseq	r1, r8, r0
 1e4:	00781248 	rsbseq	r1, r8, r8, asr #4
 1e8:	54060000 	strpl	r0, [r6], #-0
 1ec:	93510493 	cmpls	r1, #-1828716544	@ 0x93000000
 1f0:	69680404 	stmdbvs	r8!, {r2, sl}^
 1f4:	65124c00 	ldrvs	r4, [r2, #-3072]	@ 0xfffff400
 1f8:	8a000000 	bhi	200 <.debug_info+0x200>
 1fc:	86000000 	strhi	r0, [r0], -r0
 200:	04000000 	streq	r0, [r0], #-0
 204:	4d006f6c 	stcmi	15, cr6, [r0, #-432]	@ 0xfffffe50
 208:	00006512 	andeq	r6, r0, r2, lsl r5
 20c:	00009d00 	andeq	r9, r0, r0, lsl #26
 210:	00009900 	andeq	r9, r0, r0, lsl #18
 214:	01b00300 	lslseq	r0, r0, #6
 218:	03b10000 			@ <UNDEFINED> instruction: 0x03b10000
 21c:	02280000 	eoreq	r0, r8, #0
 220:	01010000 	mrseq	r0, (UNDEF: 1)
 224:	00320150 	eorseq	r0, r2, r0, asr r1
 228:	0001d003 	andeq	sp, r1, r3
 22c:	0003b100 	andeq	fp, r3, r0, lsl #2
 230:	00023b00 	andeq	r3, r2, r0, lsl #22
 234:	50010100 	andpl	r0, r1, r0, lsl #2
 238:	06003a01 	streq	r3, [r0], -r1, lsl #20
 23c:	0000022c 	andeq	r0, r0, ip, lsr #4
 240:	0000024b 	andeq	r0, r0, fp, asr #4
 244:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 248:	06003008 	streq	r3, [r0], -r8
 24c:	00000238 	andeq	r0, r0, r8, lsr r2
 250:	0000025b 	andeq	r0, r0, fp, asr r2
 254:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 258:	03007808 	tsteq	r0, #8, 16	@ 0x80000
 25c:	00000268 	andeq	r0, r0, r8, ror #4
 260:	000003b1 			@ <UNDEFINED> instruction: 0x000003b1
 264:	00000274 	andeq	r0, r0, r4, ror r2
 268:	01500101 	cmpeq	r0, r1, lsl #2
 26c:	51010140 	tstpl	r1, r0, asr #2
 270:	00007402 	andeq	r7, r0, r2, lsl #8
 274:	00028803 	andeq	r8, r2, r3, lsl #16
 278:	0000ff00 	andeq	pc, r0, r0, lsl #30
 27c:	0002aa00 	andeq	sl, r2, r0, lsl #20
 280:	50010100 	andpl	r0, r1, r0, lsl #2
 284:	00580305 	subseq	r0, r8, r5, lsl #6
 288:	01010000 	mrseq	r0, (UNDEF: 1)
 28c:	00030551 	andeq	r0, r3, r1, asr r5
 290:	01000000 	mrseq	r0, (UNDEF: 0)
 294:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 298:	00000024 	andeq	r0, r0, r4, lsr #32
 29c:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 2a0:	02014108 	andeq	r4, r1, #8, 2
 2a4:	7402007d 	strvc	r0, [r2], #-125	@ 0xffffff83
 2a8:	8c070002 	stchi	0, cr0, [r7], {2}
 2ac:	f7000002 			@ <UNDEFINED> instruction: 0xf7000002
 2b0:	03000000 	tsteq	r0, #0
 2b4:	000002a4 	andeq	r0, r0, r4, lsr #5
 2b8:	000000ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
 2bc:	000002e9 	andeq	r0, r0, r9, ror #5
 2c0:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 2c4:	00005803 	andeq	r5, r0, r3, lsl #16
 2c8:	51010100 	mrspl	r0, (UNDEF: 17)
 2cc:	00000305 	andeq	r0, r0, r5, lsl #6
 2d0:	01010000 	mrseq	r0, (UNDEF: 1)
 2d4:	24030552 	strcs	r0, [r3], #-1362	@ 0xfffffaae
 2d8:	01000000 	mrseq	r0, (UNDEF: 0)
 2dc:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 2e0:	7d020144 	stcvc	1, cr0, [r2, #-272]	@ 0xfffffef0
 2e4:	00750200 	rsbseq	r0, r5, r0, lsl #4
 2e8:	02a80700 	adceq	r0, r8, #0, 14
 2ec:	00f70000 	rscseq	r0, r7, r0
 2f0:	b0030000 	andlt	r0, r3, r0
 2f4:	b1000002 	tstlt	r0, r2
 2f8:	05000003 	streq	r0, [r0, #-3]
 2fc:	01000003 	tsteq	r0, r3
 300:	40015001 	andmi	r5, r1, r1
 304:	02c40600 	sbceq	r0, r4, #0, 12
 308:	03150000 	tsteq	r5, #0
 30c:	01010000 	mrseq	r0, (UNDEF: 1)
 310:	30080250 	andcc	r0, r8, r0, asr r2
 314:	02d00600 	sbcseq	r0, r0, #0, 12
 318:	03250000 			@ <UNDEFINED> instruction: 0x03250000
 31c:	01010000 	mrseq	r0, (UNDEF: 1)
 320:	78080250 	stmdavc	r8, {r4, r6, r9}
 324:	02e80300 	rsceq	r0, r8, #0, 6
 328:	03b10000 			@ <UNDEFINED> instruction: 0x03b10000
 32c:	03380000 	teqeq	r8, #0
 330:	01010000 	mrseq	r0, (UNDEF: 1)
 334:	00400150 	subeq	r0, r0, r0, asr r1
 338:	00031403 	andeq	r1, r3, r3, lsl #8
 33c:	0003b100 	andeq	fp, r3, r0, lsl #2
 340:	00035100 	andeq	r5, r3, r0, lsl #2
 344:	50010100 	andpl	r0, r1, r0, lsl #2
 348:	01013a01 	tsteq	r1, r1, lsl #20
 34c:	00740251 	rsbseq	r0, r4, r1, asr r2
 350:	032c0600 			@ <UNDEFINED> instruction: 0x032c0600
 354:	03610000 	cmneq	r1, #0
 358:	01010000 	mrseq	r0, (UNDEF: 1)
 35c:	2d080250 	stccs	2, cr0, [r8, #-320]	@ 0xfffffec0
 360:	03840300 	orreq	r0, r4, #0, 6
 364:	00ff0000 	rscseq	r0, pc, r0
 368:	03900000 	orrseq	r0, r0, #0
 36c:	01010000 	mrseq	r0, (UNDEF: 1)
 370:	90030550 	andls	r0, r3, r0, asr r5
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
 37c:	00000000 	andeq	r0, r0, r0
 380:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 384:	00002403 	andeq	r2, r0, r3, lsl #8
 388:	53010100 	tstpl	r1, #0, 2
 38c:	00690802 	rsbeq	r0, r9, r2, lsl #16
 390:	00038807 	andeq	r8, r3, r7, lsl #16
 394:	0000f700 	andeq	pc, r0, r0, lsl #14
 398:	00000000 	andeq	r0, r0, r0
 39c:	0000c10a 	andeq	ip, r0, sl, lsl #2
 3a0:	0003ac00 	andeq	sl, r3, r0, lsl #24
 3a4:	002d0b00 	eoreq	r0, sp, r0, lsl #22
 3a8:	00070000 	andeq	r0, r7, r0
 3ac:	00039c09 	andeq	r9, r3, r9, lsl #24
 3b0:	01022000 	mrseq	r2, (UNDEF: 2)
 3b4:	07010000 	streq	r0, [r1, -r0]
 3b8:	00002c0d 	andeq	r2, r0, sp, lsl #24
 3bc:	00011000 	andeq	r1, r1, r0
 3c0:	609c0100 	addsvs	r0, ip, r0, lsl #2
 3c4:	21000004 	tstcs	r0, r4
 3c8:	000000cd 	andeq	r0, r0, sp, asr #1
 3cc:	2d1f0701 	ldccs	7, cr0, [pc, #-4]	@ 3d0 <.debug_info+0x3d0>
 3d0:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
 3d4:	ac000000 	stcge	0, cr0, [r0], {-0}
 3d8:	0d000000 	stceq	0, cr0, [r0, #-0]
 3dc:	2e070075 	mcrcs	0, 0, r0, cr7, cr5, {3}
 3e0:	00000065 	andeq	r0, r0, r5, rrx
 3e4:	0000012a 	andeq	r0, r0, sl, lsr #2
 3e8:	0000011c 	andeq	r0, r0, ip, lsl r1
 3ec:	6d756e10 	ldclvs	14, cr6, [r5, #-64]!	@ 0xffffffc0
 3f0:	60080800 	andvs	r0, r8, r0, lsl #16
 3f4:	02000004 	andeq	r0, r0, #4
 3f8:	70045491 	mulvc	r4, r1, r4
 3fc:	b5120800 	ldrlt	r0, [r2, #-2048]	@ 0xfffff800
 400:	7a000000 	bvc	408 <.debug_info+0x408>
 404:	60000001 	andvs	r0, r0, r1
 408:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 40c:	000000c0 	andeq	r0, r0, r0, asr #1
 410:	00000480 	andeq	r0, r0, r0, lsl #9
 414:	00180305 	andseq	r0, r8, r5, lsl #6
 418:	f4030000 	vst4.8	{d0-d3}, [r3], r0
 41c:	ff000000 			@ <UNDEFINED> instruction: 0xff000000
 420:	56000000 	strpl	r0, [r0], -r0
 424:	01000004 	tsteq	r0, r4
 428:	03055001 	tsteq	r5, #1
 42c:	00000010 	andeq	r0, r0, r0, lsl r0
 430:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 434:	00000003 	andeq	r0, r0, r3
 438:	52010100 	andpl	r0, r1, #0, 2
 43c:	00180305 	andseq	r0, r8, r5, lsl #6
 440:	01010000 	mrseq	r0, (UNDEF: 1)
 444:	014b0153 	cmpeq	fp, r3, asr r1
 448:	09007d02 	stmdbeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 44c:	00a503a3 	adceq	r0, r5, r3, lsr #7
 450:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 454:	f8070000 			@ <UNDEFINED> instruction: 0xf8070000
 458:	f7000000 			@ <UNDEFINED> instruction: 0xf7000000
 45c:	00000000 	andeq	r0, r0, r0
 460:	0000ba0a 	andeq	fp, r0, sl, lsl #20
 464:	00047000 	andeq	r7, r4, r0
 468:	002d0b00 	eoreq	r0, sp, r0, lsl #22
 46c:	00200000 	eoreq	r0, r0, r0
 470:	0000c10a 	andeq	ip, r0, sl, lsl #2
 474:	00048000 	andeq	r8, r4, r0
 478:	002d0b00 	eoreq	r0, sp, r0, lsl #22
 47c:	00080000 	andeq	r0, r8, r0
 480:	00047009 	andeq	r7, r4, r9
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <vprintk+0xf82b04>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	7d014803 	stcvc	8, cr4, [r1, #-12]
  18:	01137f01 	tsteq	r3, r1, lsl #30
  1c:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  20:	08030034 	stmdaeq	r3, {r2, r4, r5}
  24:	3b01213a 	blcc	48514 <vprintk+0x483d8>
  28:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  2c:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  30:	00001742 	andeq	r1, r0, r2, asr #14
  34:	03001605 	tsteq	r0, #5242880	@ 0x500000
  38:	3b0b3a0e 	blcc	2ce878 <vprintk+0x2ce73c>
  3c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  40:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  44:	017d0148 	cmneq	sp, r8, asr #2
  48:	00001301 	andeq	r1, r0, r1, lsl #6
  4c:	7d004807 	stcvc	8, cr4, [r0, #-28]	@ 0xffffffe4
  50:	00137f01 	andseq	r7, r3, r1, lsl #30
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  5c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  60:	13490026 	cmpne	r9, #38	@ 0x26
  64:	010a0000 	mrseq	r0, (UNDEF: 10)
  68:	01134901 	tsteq	r3, r1, lsl #18
  6c:	0b000013 	bleq	c0 <.debug_abbrev+0xc0>
  70:	13490021 	cmpne	r9, #33	@ 0x21
  74:	00000b2f 	andeq	r0, r0, pc, lsr #22
  78:	0300050c 	tsteq	r0, #12, 10	@ 0x3000000
  7c:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  80:	0b390b3b 	bleq	e42d74 <vprintk+0xe42c38>
  84:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  88:	050d0000 	streq	r0, [sp, #-0]
  8c:	3a080300 	bcc	200c94 <vprintk+0x200b58>
  90:	0b3b0121 	bleq	ec051c <vprintk+0xec03e0>
  94:	13490b39 	cmpne	r9, #58368	@ 0xe400
  98:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  9c:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a4:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  a8:	00001802 	andeq	r1, r0, r2, lsl #16
  ac:	55010b0f 	strpl	r0, [r1, #-2831]	@ 0xfffff4f1
  b0:	10000017 	andne	r0, r0, r7, lsl r0
  b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  b8:	3b01213a 	blcc	485a8 <vprintk+0x4846c>
  bc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c0:	00180213 	andseq	r0, r8, r3, lsl r2
  c4:	01111100 	tsteq	r1, r0, lsl #2
  c8:	0b130e25 	bleq	4c3964 <vprintk+0x4c3828>
  cc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  d0:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  d4:	00001710 	andeq	r1, r0, r0, lsl r7
  d8:	0b002412 	bleq	9128 <vprintk+0x8fec>
  dc:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  e0:	13000008 	tstne	r0, #8
  e4:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  e8:	0b3a0b0b 	bleq	e82d1c <vprintk+0xe82be0>
  ec:	13010b3b 	tstne	r1, #60416	@ 0xec00
  f0:	0d140000 	ldceq	0, cr0, [r4, #-0]
  f4:	490e0300 	stmdbmi	lr, {r8, r9}
  f8:	340b3813 	strcc	r3, [fp], #-2067	@ 0xfffff7ed
  fc:	15000019 	strne	r0, [r0, #-25]	@ 0xffffffe7
 100:	0b0b000f 	bleq	2c0144 <vprintk+0x2c0008>
 104:	15160000 	ldrne	r0, [r6, #-0]
 108:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
 10c:	00130113 	andseq	r0, r3, r3, lsl r1
 110:	00051700 	andeq	r1, r5, r0, lsl #14
 114:	00001349 	andeq	r1, r0, r9, asr #6
 118:	03003418 	tsteq	r0, #24, 8	@ 0x18000000
 11c:	3b0b3a0e 	blcc	2ce95c <vprintk+0x2ce820>
 120:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 124:	3c193f13 	ldccc	15, cr3, [r9], {19}
 128:	19000019 	stmdbne	r0, {r0, r3, r4}
 12c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 130:	0b3a0e03 	bleq	e83944 <vprintk+0xe83808>
 134:	0b390b3b 	bleq	e42e28 <vprintk+0xe42cec>
 138:	01871927 	orreq	r1, r7, r7, lsr #18
 13c:	00193c19 	andseq	r3, r9, r9, lsl ip
 140:	012e1a00 			@ <UNDEFINED> instruction: 0x012e1a00
 144:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 148:	0b3b0b3a 	bleq	ec2e38 <vprintk+0xec2cfc>
 14c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 150:	01111349 	tsteq	r1, r9, asr #6
 154:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 158:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
 15c:	181b0000 	ldmdane	fp, {}	@ <UNPREDICTABLE>
 160:	1c000000 	stcne	0, cr0, [r0], {-0}
 164:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 168:	0b3b0b3a 	bleq	ec2e58 <vprintk+0xec2d1c>
 16c:	13490b39 	cmpne	r9, #58368	@ 0xe400
 170:	00001802 	andeq	r1, r0, r2, lsl #16
 174:	7d01481d 	stcvc	8, cr4, [r1, #-116]	@ 0xffffff8c
 178:	00137f01 	andseq	r7, r3, r1, lsl #30
 17c:	012e1e00 			@ <UNDEFINED> instruction: 0x012e1e00
 180:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 184:	0b3b0b3a 	bleq	ec2e74 <vprintk+0xec2d38>
 188:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 18c:	01111349 	tsteq	r1, r9, asr #6
 190:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 194:	1301197c 	tstne	r1, #124, 18	@ 0x1f0000
 198:	341f0000 	ldrcc	r0, [pc], #-0	@ 1a0 <.debug_abbrev+0x1a0>
 19c:	3a080300 	bcc	200da4 <vprintk+0x200c68>
 1a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a4:	0013490b 	andseq	r4, r3, fp, lsl #18
 1a8:	012e2000 			@ <UNDEFINED> instruction: 0x012e2000
 1ac:	0b3a0e03 	bleq	e839c0 <vprintk+0xe83884>
 1b0:	0b390b3b 	bleq	e42ea4 <vprintk+0xe42d68>
 1b4:	01111927 	tsteq	r1, r7, lsr #18
 1b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 1bc:	1301197c 	tstne	r1, #124, 18	@ 0x1f0000
 1c0:	05210000 	streq	r0, [r1, #-0]!
 1c4:	3a0e0300 	bcc	380dcc <vprintk+0x380c90>
 1c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1cc:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 1d0:	1742b717 	smlaldne	fp, r2, r7, r7
 1d4:	Address 0x1d4 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000001d9 	ldrdeq	r0, [r0], -r9
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	1c040000 	stcne	0, cr0, [r4], {-0}
  10:	0050012c 	subseq	r0, r0, ip, lsr #2
	...
  28:	d002bc04 	andle	fp, r2, r4, lsl #24
  2c:	04500102 	ldrbeq	r0, [r0], #-258	@ 0xfffffefe
  30:	02f802d0 	rscseq	r0, r8, #208, 4
  34:	f8045401 			@ <UNDEFINED> instruction: 0xf8045401
  38:	01048002 	tsteq	r4, r2
  3c:	04800455 	streq	r0, [r0], #1109	@ 0x455
  40:	52010490 	andpl	r0, r1, #144, 8	@ 0x90000000
  44:	f0049004 			@ <UNDEFINED> instruction: 0xf0049004
  48:	04550104 	ldrbeq	r0, [r5], #-260	@ 0xfffffefc
  4c:	04fc04f0 	ldrbteq	r0, [ip], #1264	@ 0x4f0
  50:	fc045201 	stc2	2, cr5, [r4], {1}
  54:	02058704 	andeq	r8, r5, #4, 14	@ 0x100000
  58:	87045891 			@ <UNDEFINED> instruction: 0x87045891
  5c:	03058c05 	tsteq	r5, #1280	@ 0x500
  60:	049f0274 	ldreq	r0, [pc], #628	@ 68 <.debug_loclists+0x68>
  64:	0788058c 	streq	r0, [r8, ip, lsl #11]
  68:	88045501 	stmdahi	r4, {r0, r8, sl, ip, lr}
  6c:	01079007 	tsteq	r7, r7
  70:	00000054 	andeq	r0, r0, r4, asr r0
  74:	98068804 	stmdals	r6, {r2, fp, pc}
  78:	00540106 	subseq	r0, r4, r6, lsl #2
  7c:	c8040000 	stmdagt	r4, {}	@ <UNPREDICTABLE>
  80:	0106e806 	tsteq	r6, r6, lsl #16
  84:	00010054 	andeq	r0, r1, r4, asr r0
  88:	d4040000 	strle	r0, [r4], #-0
  8c:	0104dc04 	tsteq	r4, r4, lsl #24
  90:	05a80451 	streq	r0, [r8, #1105]!	@ 0x451
  94:	510105af 	smlatbpl	r1, pc, r5, r0	@ <UNPREDICTABLE>
  98:	00000200 	andeq	r0, r0, r0, lsl #4
  9c:	04d40400 	ldrbeq	r0, [r4], #1024	@ 0x400
  a0:	540104ec 	strpl	r0, [r1], #-1260	@ 0xfffffb14
  a4:	b405a804 	strlt	sl, [r5], #-2052	@ 0xfffff7fc
  a8:	00540105 	subseq	r0, r4, r5, lsl #2
	...
  bc:	2c040000 	stccs	0, cr0, [r4], {-0}
  c0:	04500150 	ldrbeq	r0, [r0], #-336	@ 0xfffffeb0
  c4:	a30a7450 	tstge	sl, #80, 8	@ 0x50000000
  c8:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  cc:	00a82da8 	adceq	r2, r8, r8, lsr #27
  d0:	7874049f 	ldmdavc	r4!, {r0, r1, r2, r3, r4, r7, sl}^
  d4:	78045001 	stmdavc	r4, {r0, ip, lr}
  d8:	a30a01b4 	tstge	sl, #180, 2	@ 0x2d
  dc:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  e0:	00a82da8 	adceq	r2, r8, r8, lsr #27
  e4:	01b4049f 			@ <UNDEFINED> instruction: 0x01b4049f
  e8:	500101b8 			@ <UNDEFINED> instruction: 0x500101b8
  ec:	dc01b804 	stcle	8, cr11, [r1], {4}
  f0:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  f4:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  f8:	9f00a82d 	svcls	0x0000a82d
  fc:	f001dc04 			@ <UNDEFINED> instruction: 0xf001dc04
 100:	04500101 	ldrbeq	r0, [r0], #-257	@ 0xfffffeff
 104:	01f301f0 	ldrsheq	r0, [r3, #16]!
 108:	04409102 	strbeq	r9, [r0], #-258	@ 0xfffffefe
 10c:	02bc01f3 	adcseq	r0, ip, #-1073741764	@ 0xc000003c
 110:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	009f00a8 	addseq	r0, pc, r8, lsr #1
	...
 128:	2c040000 	stccs	0, cr0, [r4], {-0}
 12c:	04510150 	ldrbeq	r0, [r1], #-336	@ 0xfffffeb0
 130:	51016c50 	tstpl	r1, r0, asr ip
 134:	01a87404 			@ <UNDEFINED> instruction: 0x01a87404
 138:	a8045101 	stmdage	r4, {r0, r8, ip, lr}
 13c:	0101b401 	tsteq	r1, r1, lsl #8
 140:	01b40450 			@ <UNDEFINED> instruction: 0x01b40450
 144:	510101d4 	ldrdpl	r0, [r1, -r4]
 148:	ec01dc04 	stc	12, cr13, [r1], {4}
 14c:	04510101 	ldrbeq	r0, [r1], #-257	@ 0xfffffeff
 150:	01f801ec 	mvnseq	r0, ip, ror #3
 154:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 158:	2da82601 	stccs	6, cr2, [r8, #4]!
 15c:	009f00a8 	addseq	r0, pc, r8, lsr #1
 160:	00000001 	andeq	r0, r0, r1
	...
 174:	00010100 	andeq	r0, r1, r0, lsl #2
 178:	34040000 	strcc	r0, [r4], #-0
 17c:	4c910350 	ldcmi	3, cr0, [r1], {80}	@ 0x50
 180:	6450049f 	ldrbvs	r0, [r0], #-1183	@ 0xfffffb61
 184:	64045401 	strvs	r5, [r4], #-1025	@ 0xfffffbff
 188:	7f740374 	svcvc	0x00740374
 18c:	7874049f 	ldmdavc	r4!, {r0, r1, r2, r3, r4, r7, sl}^
 190:	9f4c9103 	svcls	0x004c9103
 194:	01a07804 	lsleq	r7, r4, #16
 198:	a0045401 	andge	r5, r4, r1, lsl #8
 19c:	0301b401 	tsteq	r1, #16777216	@ 0x1000000
 1a0:	049f7f74 	ldreq	r7, [pc], #3956	@ 1a8 <.debug_loclists+0x1a8>
 1a4:	01b801b4 			@ <UNDEFINED> instruction: 0x01b801b4
 1a8:	9f4c9103 	svcls	0x004c9103
 1ac:	cc01b804 	stcgt	8, cr11, [r1], {4}
 1b0:	04540101 	ldrbeq	r0, [r4], #-257	@ 0xfffffeff
 1b4:	01dc01cc 	bicseq	r0, ip, ip, asr #3
 1b8:	9f7f7403 	svcls	0x007f7403
 1bc:	f801dc04 			@ <UNDEFINED> instruction: 0xf801dc04
 1c0:	4c910301 	ldcmi	3, cr0, [r1], {1}
 1c4:	01f8049f 			@ <UNDEFINED> instruction: 0x01f8049f
 1c8:	540101f8 	strpl	r0, [r1], #-504	@ 0xfffffe08
 1cc:	8401f804 	strhi	pc, [r1], #-2052	@ 0xfffff7fc
 1d0:	7f740302 	svcvc	0x00740302
 1d4:	0284049f 	addeq	r0, r4, #-1627389952	@ 0x9f000000
 1d8:	5401029c 	strpl	r0, [r1], #-668	@ 0xfffffd64
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003a8 	andeq	r0, r0, r8, lsr #7
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000003c 	andeq	r0, r0, ip, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	dc02dc04 	stcle	12, cr13, [r2], {4}
  10:	02f40402 	rscseq	r0, r4, #33554432	@ 0x2000000
  14:	04000788 	streq	r0, [r0], #-1928	@ 0xfffff878
  18:	02dc02dc 	sbcseq	r0, ip, #220, 4	@ 0xc000000d
  1c:	b0039804 	andlt	r9, r3, r4, lsl #16
  20:	03b40403 			@ <UNDEFINED> instruction: 0x03b40403
  24:	d40403d0 	strle	r0, [r4], #-976	@ 0xfffffc30
  28:	0403f403 	streq	pc, [r3], #-1027	@ 0xfffffbfd
  2c:	05e803f8 	strbeq	r0, [r8, #1016]!	@ 0x3f8
  30:	9405ec04 	strls	lr, [r5], #-3076	@ 0xfffff3fc
  34:	06980406 	ldreq	r0, [r8], r6, lsl #8
  38:	ec0406e4 	stc	6, cr0, [r4], {228}	@ 0xe4
  3c:	00078806 	andeq	r8, r7, r6, lsl #16

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000032e 	andeq	r0, r0, lr, lsr #6
   4:	00f20003 	rscseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	73552f00 	cmpvc	r5, #0, 30
  80:	2f737265 	svccs	0x00737265
  84:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  88:	2f766168 	svccs	0x00766168
  8c:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  90:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  94:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  98:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  9c:	6f72705f 	svcvs	0x0072705f
  a0:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  a4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  a8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  ac:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  b0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  b4:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  b8:	00006564 	andeq	r6, r0, r4, ror #10
  bc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  c0:	632e6b74 			@ <UNDEFINED> instruction: 0x632e6b74
  c4:	00000100 	andeq	r0, r0, r0, lsl #2
  c8:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  cc:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  d0:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  d4:	00000200 	andeq	r0, r0, r0, lsl #4
  d8:	61647473 	smcvs	18243	@ 0x4743
  dc:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
  e0:	00000200 	andeq	r0, r0, r0, lsl #4
  e4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  e8:	00030068 	andeq	r0, r3, r8, rrx
  ec:	75623c00 	strbvc	r3, [r2, #-3072]!	@ 0xfffff400
  f0:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	@ 0xfffffe5c
  f4:	003e6e69 	eorseq	r6, lr, r9, ror #28
  f8:	00000000 	andeq	r0, r0, r0
  fc:	05002205 	streq	r2, [r0, #-517]	@ 0xfffffdfb
 100:	00000002 	andeq	r0, r0, r2
 104:	00ef0300 	rsceq	r0, pc, r0, lsl #6
 108:	05010601 	streq	r0, [r1, #-1537]	@ 0xfffff9ff
 10c:	14670603 	strbtne	r0, [r7], #-1539	@ 0xfffff9fd
 110:	09054b13 	stmdbeq	r5, {r0, r1, r4, r8, r9, fp, lr}
 114:	03050106 	tsteq	r5, #-2147483647	@ 0x80000001
 118:	05134b06 	ldreq	r4, [r3, #-2822]	@ 0xfffff4fa
 11c:	05130601 	ldreq	r0, [r3, #-1537]	@ 0xfffff9ff
 120:	8f030631 	svchi	0x00030631
 124:	0106827f 	tsteq	r6, pc, ror r2
 128:	4b060305 	blmi	180d44 <vprintk+0x180c08>
 12c:	d8050514 	stmdale	r5, {r2, r4, r8, sl}
 130:	05130705 	ldreq	r0, [r3, #-1797]	@ 0xfffff8fb
 134:	05010615 	streq	r0, [r1, #-1557]	@ 0xfffff9eb
 138:	0c052e12 	stceq	14, cr2, [r5], {18}
 13c:	000e054a 	andeq	r0, lr, sl, asr #10
 140:	06010402 	streq	r0, [r1], -r2, lsl #8
 144:	0402004b 	streq	r0, [r2], #-75	@ 0xffffffb5
 148:	00010601 	andeq	r0, r1, r1, lsl #12
 14c:	4a010402 	bmi	4115c <vprintk+0x41020>
 150:	05460305 	strbeq	r0, [r6, #-773]	@ 0xfffffcfb
 154:	05350605 	ldreq	r0, [r5, #-1541]!	@ 0xfffff9fb
 158:	1d051307 	stcne	3, cr1, [r5, #-28]	@ 0xffffffe4
 15c:	1a050106 	bne	14057c <vprintk+0x140440>
 160:	4a0c05ba 	bmi	301850 <vprintk+0x301714>
 164:	02000e05 	andeq	r0, r0, #5, 28	@ 0x50
 168:	4b060104 	blmi	180580 <vprintk+0x180444>
 16c:	02001005 	andeq	r1, r0, #5
 170:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 174:	02000e05 	andeq	r0, r0, #5, 28	@ 0x50
 178:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 17c:	66770303 	ldrbtvs	r0, [r7], -r3, lsl #6
 180:	03060505 	tsteq	r6, #20971520	@ 0x1400000
 184:	07052e0c 	streq	r2, [r5, -ip, lsl #28]
 188:	06230513 			@ <UNDEFINED> instruction: 0x06230513
 18c:	2e200501 	cdpcs	5, 2, cr0, cr0, cr1, {0}
 190:	054a0c05 	strbeq	r0, [sl, #-3077]	@ 0xfffff3fb
 194:	0402000e 	streq	r0, [r2], #-14
 198:	004b0601 	subeq	r0, fp, r1, lsl #12
 19c:	06010402 	streq	r0, [r1], -r2, lsl #8
 1a0:	04020001 	streq	r0, [r2], #-1
 1a4:	05054a01 	streq	r4, [r5, #-2561]	@ 0xfffff5ff
 1a8:	06014d06 	streq	r4, [r1], -r6, lsl #26
 1ac:	02002e82 	andeq	r2, r0, #2080	@ 0x820
 1b0:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 1b4:	66061333 			@ <UNDEFINED> instruction: 0x66061333
 1b8:	2c060c05 	stccs	12, cr0, [r6], {5}
 1bc:	6a060105 	bvs	1805d8 <vprintk+0x18049c>
 1c0:	062a054a 	strteq	r0, [sl], -sl, asr #10
 1c4:	3c020500 	stccc	5, cr0, [r2], {-0}
 1c8:	16000001 	strne	r0, [r0], -r1
 1cc:	03050106 	tsteq	r5, #-2147483647	@ 0x80000001
 1d0:	07058306 	streq	r8, [r5, -r6, lsl #6]
 1d4:	03090530 	tsteq	r9, #48, 10	@ 0xc000000
 1d8:	1305663f 	tstne	r5, #66060288	@ 0x3f00000
 1dc:	017fbf03 	cmneq	pc, r3, lsl #30
 1e0:	02000a05 	andeq	r0, r0, #20480	@ 0x5000
 1e4:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 1e8:	08056705 	stmdaeq	r5, {r0, r2, r8, r9, sl, sp, lr}
 1ec:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1f0:	0a054d06 	beq	153610 <vprintk+0x1534d4>
 1f4:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1f8:	13133006 	tstne	r3, #6
 1fc:	060f0514 			@ <UNDEFINED> instruction: 0x060f0514
 200:	2e070501 	cdpcs	5, 0, cr0, cr7, cr1, {0}
 204:	d8060905 	stmdale	r6, {r0, r2, r8, fp}
 208:	01040200 	mrseq	r0, R12_usr
 20c:	67066606 	strvs	r6, [r6, -r6, lsl #12]
 210:	03060a05 	tsteq	r6, #20480	@ 0x5000
 214:	09050177 	stmdbeq	r5, {r0, r1, r2, r4, r5, r6, r8}
 218:	062e0903 	strteq	r0, [lr], -r3, lsl #18
 21c:	04020030 	streq	r0, [r2], #-48	@ 0xffffffd0
 220:	06660601 	strbteq	r0, [r6], -r1, lsl #12
 224:	060a0567 	streq	r0, [sl], -r7, ror #10
 228:	05017403 	streq	r7, [r1, #-1027]	@ 0xfffffbfd
 22c:	2e0c0309 	cdpcs	3, 0, cr0, cr12, cr9, {0}
 230:	02003006 	andeq	r3, r0, #6
 234:	9e060104 	cdpls	1, 0, cr0, cr6, cr4, {0}
 238:	0a054b06 	beq	152e58 <vprintk+0x152d1c>
 23c:	01710306 	cmneq	r1, r6, lsl #6
 240:	0f030905 	svceq	0x00030905
 244:	0532062e 	ldreq	r0, [r2, #-1582]!	@ 0xfffff9d2
 248:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 24c:	052f0609 	streq	r0, [pc, #-1545]!	@ fffffc4b <vprintk+0xfffffb0f>
 250:	0501060d 	streq	r0, [r1, #-1549]	@ 0xfffff9f3
 254:	0b052e0c 	bleq	14ba8c <vprintk+0x14b950>
 258:	09054b06 	stmdbeq	r5, {r1, r2, r8, r9, fp, lr}
 25c:	060c0513 			@ <UNDEFINED> instruction: 0x060c0513
 260:	06090501 	streq	r0, [r9], -r1, lsl #10
 264:	060d052f 	streq	r0, [sp], -pc, lsr #10
 268:	2e0c0501 	cdpcs	5, 0, cr0, cr12, cr1, {0}
 26c:	4b060b05 	blmi	182e88 <vprintk+0x182d4c>
 270:	83130905 	tsthi	r3, #81920	@ 0x14000
 274:	06120568 	ldreq	r0, [r2], -r8, ror #10
 278:	06090501 	streq	r0, [r9], -r1, lsl #10
 27c:	051313da 	ldreq	r1, [r3, #-986]	@ 0xfffffc26
 280:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 284:	674c0609 	strbvs	r0, [ip, -r9, lsl #12]
 288:	03060c05 	tsteq	r6, #1280	@ 0x500
 28c:	09050171 	stmdbeq	r5, {r0, r4, r5, r6, r8}
 290:	052e0f03 	streq	r0, [lr, #-3843]!	@ 0xfffff0fd
 294:	7003060b 	andvc	r0, r3, fp, lsl #12
 298:	6606012e 	strvs	r0, [r6], -lr, lsr #2
 29c:	01040200 	mrseq	r0, R12_usr
 2a0:	01316606 	teqeq	r1, r6, lsl #12
 2a4:	01040200 	mrseq	r0, R12_usr
 2a8:	2e0b03ba 	mcrcs	3, 0, r0, cr11, cr10, {5}
 2ac:	09054a06 	stmdbeq	r5, {r1, r2, r9, fp, lr}
 2b0:	67833506 	strvs	r3, [r3, r6, lsl #10]
 2b4:	01040200 	mrseq	r0, R12_usr
 2b8:	67066606 	strvs	r6, [r6, -r6, lsl #12]
 2bc:	03060a05 	tsteq	r6, #20480	@ 0x5000
 2c0:	09050153 	stmdbeq	r5, {r0, r1, r4, r6, r8}
 2c4:	062e2d03 	strteq	r2, [lr], -r3, lsl #26
 2c8:	060b0531 			@ <UNDEFINED> instruction: 0x060b0531
 2cc:	06090501 	streq	r0, [r9], -r1, lsl #10
 2d0:	060c0583 	streq	r0, [ip], -r3, lsl #11
 2d4:	06090501 	streq	r0, [r9], -r1, lsl #10
 2d8:	0a05674e 	beq	15a018 <vprintk+0x159edc>
 2dc:	014a0306 	cmpeq	sl, r6, lsl #6
 2e0:	36030905 	strcc	r0, [r3], -r5, lsl #18
 2e4:	060b052e 	streq	r0, [fp], -lr, lsr #10
 2e8:	0d05832a 	stceq	3, cr8, [r5, #-168]	@ 0xffffff58
 2ec:	09050106 	stmdbeq	r5, {r1, r2, r8}
 2f0:	10055006 	andne	r5, r5, r6
 2f4:	09050106 	stmdbeq	r5, {r1, r2, r8}
 2f8:	060b0582 	streq	r0, [fp], -r2, lsl #11
 2fc:	002b052f 	eoreq	r0, fp, pc, lsr #10
 300:	65030402 	strvs	r0, [r3, #-1026]	@ 0xfffffbfe
 304:	02002605 	andeq	r2, r0, #5242880	@ 0x500000
 308:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 30c:	4703060a 	strmi	r0, [r3, -sl, lsl #12]
 310:	09052e66 	stmdbeq	r5, {r1, r2, r5, r6, r9, sl, fp, sp}
 314:	2e3d0306 	cdpcs	3, 3, cr0, cr13, cr6, {0}
 318:	04020001 	streq	r0, [r2], #-1
 31c:	0200ba01 	andeq	fp, r0, #4096	@ 0x1000
 320:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 324:	16060305 	strne	r0, [r6], -r5, lsl #6
 328:	13060105 	tstne	r6, #1073741825	@ 0x40000001
 32c:	000c024a 	andeq	r0, ip, sl, asr #4
 330:	Address 0x330 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	@ 0x10000006
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
   c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  10:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  14:	3436746e 	ldrtcc	r7, [r6], #-1134	@ 0xfffffb92
  18:	7600745f 			@ <UNDEFINED> instruction: 0x7600745f
  1c:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  20:	72007473 	andvc	r7, r0, #1929379840	@ 0x73000000
  24:	705f6970 	subsvc	r6, pc, r0, ror r9	@ <UNPREDICTABLE>
  28:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  2c:	745f7261 	ldrbvc	r7, [pc], #-609	@ 34 <.debug_str+0x34>
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	63007261 	tstvs	r0, #268435462	@ 0x10000006
  40:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  44:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  48:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  60:	2074726f 	rsbscs	r7, r4, pc, ror #4
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  70:	73552f00 	cmpvc	r5, #0, 30
  74:	2f737265 	svccs	0x00737265
  78:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  7c:	2f766168 	svccs	0x00766168
  80:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  84:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  88:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  8c:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  90:	6f72705f 	svcvs	0x0072705f
  94:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  98:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  9c:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  a4:	73006970 	tstvc	r0, #112, 18	@ 0x1c0000
  a8:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  b0:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
  b4:	5f63756e 	svcpl	0x0063756e
  b8:	6c5f6176 	mrrcvs	1, 7, r6, pc, cr6	@ <UNPREDICTABLE>
  bc:	00747369 	rsbseq	r7, r4, r9, ror #6
  c0:	55465f5f 	strbpl	r5, [r6, #-3935]	@ 0xfffff0a1
  c4:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  c8:	5f5f4e4f 	svcpl	0x005f4e4f
  cc:	73616200 	cmnvc	r1, #0, 4
  d0:	70720065 	rsbsvc	r0, r2, r5, rrx
  d4:	75705f69 	ldrbvc	r5, [r0, #-3945]!	@ 0xfffff097
  d8:	61686374 	smcvs	34356	@ 0x8634
  dc:	6f6c0072 	svcvs	0x006c0072
  e0:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  e4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  ec:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  f0:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  f4:	615f5f00 	cmpvs	pc, r0, lsl #30
  f8:	70760070 	rsbsvc	r0, r6, r0, ror r0
  fc:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 100:	6d65006b 	stclvs	0, cr0, [r5, #-428]!	@ 0xfffffe54
 104:	765f7469 	ldrbvc	r7, [pc], -r9, ror #8
 108:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
 10c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 110:	72702f63 	rsbsvc	r2, r0, #396	@ 0x18c
 114:	6b746e69 	blvs	1d1bac0 <vprintk+0x1d1b984>
 118:	5f00632e 	svcpl	0x0000632e
 11c:	5f61765f 	svcpl	0x0061765f
 120:	7473696c 	ldrbtvc	r6, [r3], #-2412	@ 0xfffff694
 124:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 128:	6f6c2067 	svcvs	0x006c2067
 12c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 130:	6300746e 	tstvs	r0, #1845493760	@ 0x6e000000
 134:	00726168 	rsbseq	r6, r2, r8, ror #2
 138:	20554e47 	subscs	r4, r5, r7, asr #28
 13c:	20393943 	eorscs	r3, r9, r3, asr #18
 140:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
 144:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
 148:	31343230 	teqcc	r4, r0, lsr r2
 14c:	20393131 	eorscs	r3, r9, r1, lsr r1
 150:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 154:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
 158:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 15c:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 160:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 164:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 168:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 16c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 170:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 174:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 178:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ ffffffcc <vprintk+0xfffffe90>
 17c:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 180:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 184:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 188:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 18c:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 190:	6f733d70 	svcvs	0x00733d70
 194:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 198:	6f6c666d 	svcvs	0x006c666d
 19c:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 1a0:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 1a4:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1a8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 1ac:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 1b0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1b4:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 1b8:	7a6b3676 	bvc	1acdb98 <vprintk+0x1acda5c>
 1bc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1c0:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 1c4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 1c8:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 1cc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1d0:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 1d4:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 1d8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1dc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1e0:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 1e4:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1e8:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 1ec:	745f3233 	ldrbvc	r3, [pc], #-563	@ 1f4 <.debug_str+0x1f4>
 1f0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1f4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1fc:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 200:	61686320 	cmnvs	r8, r0, lsr #6
 204:	Address 0x204 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000030 	andeq	r0, r0, r0, lsr r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #4, 2
  28:	42018302 	andmi	r8, r1, #134217728	@ 0x8000000
  2c:	058e140e 	streq	r1, [lr, #1038]	@ 0x40e
  30:	4a200e42 	bmi	803940 <vprintk+0x803804>
  34:	ce42140e 	cdpgt	4, 4, cr1, cr2, cr14, {0}
  38:	c342100e 	cmpgt	r2, #14
  3c:	0ec0c1c2 	cdpeq	1, 12, cr12, cr0, cr2, {6}
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000110 	andeq	r0, r0, r0, lsl r1
  54:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  58:	42018e02 	andmi	r8, r1, #2, 28
  5c:	7202380e 	andvc	r3, r2, #917504	@ 0xe0000
  60:	0000080e 	andeq	r0, r0, lr, lsl #16
  64:	00000020 	andeq	r0, r0, r0, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000013c 	andeq	r0, r0, ip, lsr r1
  70:	0000026c 	andeq	r0, r0, ip, ror #4
  74:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  78:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  7c:	200e4201 	andcs	r4, lr, r1, lsl #4
  80:	0e012403 	cdpeq	4, 0, cr2, cr1, cr3, {0}
  84:	0000000c 	andeq	r0, r0, ip

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <vprintk+0x12cd6f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vprintk+0x462f4>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <default_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e6ef0070 	uxtb	r0, r0
   c:	ebfffffe 	bl	0 <uart_put8>
  10:	e1a00004 	mov	r0, r4
  14:	e8bd8010 	pop	{r4, pc}

00000018 <rpi_putchar_set>:
  18:	e59f300c 	ldr	r3, [pc, #12]	@ 2c <rpi_putchar_set+0x14>
  1c:	e5932000 	ldr	r2, [r3]
  20:	e5830000 	str	r0, [r3]
  24:	e1a00002 	mov	r0, r2
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000ec04 	andeq	lr, r0, r4, lsl #24
  10:	019f0c00 	orrseq	r0, pc, r0, lsl #24
  14:	00b10000 	adcseq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000001e 	andeq	r0, r0, lr, lsl r0
  34:	a5060101 	strge	r0, [r6, #-257]	@ 0xfffffeff
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	01950502 	orrseq	r0, r5, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00007f05 	andeq	r7, r0, r5, lsl #30
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	00006402 	andeq	r6, r0, r2, lsl #8
  54:	182e0200 	stmdane	lr!, {r9}
  58:	0000005c 	andeq	r0, r0, ip, asr r0
  5c:	6c080101 	stcvs	1, cr0, [r8], {1}
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00920702 	addseq	r0, r2, r2, lsl #14
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00002b07 	andeq	r2, r0, r7, lsl #22
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	0000003d 	andeq	r0, r0, sp, lsr r0
  78:	7a080101 	bvc	200484 <rpi_putchar_set+0x20046c>
  7c:	02000000 	andeq	r0, r0, #0
  80:	000001bc 			@ <UNDEFINED> instruction: 0x000001bc
  84:	8b0f2103 	blhi	3c8498 <rpi_putchar_set+0x3c8480>
  88:	06000000 	streq	r0, [r0], -r0
  8c:	00009104 	andeq	r9, r0, r4, lsl #2
  90:	00260700 	eoreq	r0, r6, r0, lsl #14
  94:	00a00000 	adceq	r0, r0, r0
  98:	26030000 	strcs	r0, [r3], -r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0001b008 	andeq	fp, r1, r8
  a4:	16230300 	strtne	r0, [r3], -r0, lsl #6
  a8:	0000007f 	andeq	r0, r0, pc, ror r0
  ac:	0000a009 	andeq	sl, r0, r9
  b0:	0f100100 	svceq	0x00100100
  b4:	00000305 	andeq	r0, r0, r5, lsl #6
  b8:	880a0000 	stmdahi	sl, {}	@ <UNPREDICTABLE>
  bc:	03000000 	tsteq	r0, #0
  c0:	00260548 	eoreq	r0, r6, r8, asr #10
  c4:	00d00000 	sbcseq	r0, r0, r0
  c8:	50030000 	andpl	r0, r3, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000e0b 	andeq	r0, r0, fp, lsl #28
  d4:	0f120100 	svceq	0x00120100
  d8:	0000007f 	andeq	r0, r0, pc, ror r0
  dc:	00000018 	andeq	r0, r0, r8, lsl r0
  e0:	00000018 	andeq	r0, r0, r8, lsl r0
  e4:	01139c01 	tsteq	r3, r1, lsl #24
  e8:	e70c0000 	str	r0, [ip, -r0]
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	007f2d12 	rsbseq	r2, pc, r2, lsl sp	@ <UNPREDICTABLE>
  f4:	00100000 	andseq	r0, r0, r0
  f8:	000c0000 	andeq	r0, ip, r0
  fc:	6f0d0000 	svcvs	0x000d0000
 100:	0100646c 	tsteq	r0, ip, ror #8
 104:	007f1313 	rsbseq	r1, pc, r3, lsl r3	@ <UNPREDICTABLE>
 108:	00210000 	eoreq	r0, r1, r0
 10c:	001f0000 	andseq	r0, pc, r0
 110:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 114:	00000054 	andeq	r0, r0, r4, asr r0
 118:	260c0b01 	strcs	r0, [ip], -r1, lsl #22
 11c:	00000000 	andeq	r0, r0, r0
 120:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 124:	01000000 	mrseq	r0, (UNDEF: 0)
 128:	00630f9c 			@ <UNDEFINED> instruction: 0x00630f9c
 12c:	26200b01 	strtcs	r0, [r0], -r1, lsl #22
 130:	2b000000 	blcs	138 <.debug_info+0x138>
 134:	27000000 	strcs	r0, [r0, -r0]
 138:	10000000 	andne	r0, r0, r0
 13c:	00000010 	andeq	r0, r0, r0, lsl r0
 140:	000000ba 	strheq	r0, [r0], -sl
 144:	02500111 	subseq	r0, r0, #1073741828	@ 0x40000004
 148:	00000074 	andeq	r0, r0, r4, ror r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <rpi_putchar_set+0x8ff4>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  10:	0b3b0b3a 	bleq	ec2d00 <rpi_putchar_set+0xec2ce8>
  14:	13490b39 	cmpne	r9, #58368	@ 0xe400
  18:	05030000 	streq	r0, [r3, #-0]
  1c:	00134900 	andseq	r4, r3, r0, lsl #18
  20:	01110400 	tsteq	r1, r0, lsl #8
  24:	0b130e25 	bleq	4c38c0 <rpi_putchar_set+0x4c38a8>
  28:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  2c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  30:	00001710 	andeq	r1, r0, r0, lsl r7
  34:	0b002405 	bleq	9050 <rpi_putchar_set+0x9038>
  38:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  3c:	06000008 	streq	r0, [r0], -r8
  40:	0b0b000f 	bleq	2c0084 <rpi_putchar_set+0x2c006c>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	27011507 	strcs	r1, [r1, -r7, lsl #10]
  4c:	01134919 	tsteq	r3, r9, lsl r9
  50:	08000013 	stmdaeq	r0, {r0, r1, r4}
  54:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  58:	0b3b0b3a 	bleq	ec2d48 <rpi_putchar_set+0xec2d30>
  5c:	13490b39 	cmpne	r9, #58368	@ 0xe400
  60:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  64:	34090000 	strcc	r0, [r9], #-0
  68:	3a134700 	bcc	4d1c70 <rpi_putchar_set+0x4d1c58>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	0018020b 	andseq	r0, r8, fp, lsl #4
  74:	012e0a00 			@ <UNDEFINED> instruction: 0x012e0a00
  78:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  7c:	0b3b0b3a 	bleq	ec2d6c <rpi_putchar_set+0xec2d54>
  80:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  84:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  88:	00001301 	andeq	r1, r0, r1, lsl #6
  8c:	3f012e0b 	svccc	0x00012e0b
  90:	3a0e0319 	bcc	380cfc <rpi_putchar_set+0x380ce4>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  9c:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  a0:	7a184006 	bvc	6100c0 <rpi_putchar_set+0x6100a8>
  a4:	00130119 	andseq	r0, r3, r9, lsl r1
  a8:	00050c00 	andeq	r0, r5, r0, lsl #24
  ac:	0b3a0e03 	bleq	e838c0 <rpi_putchar_set+0xe838a8>
  b0:	0b390b3b 	bleq	e42da4 <rpi_putchar_set+0xe42d8c>
  b4:	17021349 	strne	r1, [r2, -r9, asr #6]
  b8:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  bc:	00340d00 	eorseq	r0, r4, r0, lsl #26
  c0:	0b3a0803 	bleq	e820d4 <rpi_putchar_set+0xe820bc>
  c4:	0b390b3b 	bleq	e42db8 <rpi_putchar_set+0xe42da0>
  c8:	17021349 	strne	r1, [r2, -r9, asr #6]
  cc:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  d0:	012e0e00 			@ <UNDEFINED> instruction: 0x012e0e00
  d4:	0b3a0e03 	bleq	e838e8 <rpi_putchar_set+0xe838d0>
  d8:	0b390b3b 	bleq	e42dcc <rpi_putchar_set+0xe42db4>
  dc:	13491927 	cmpne	r9, #638976	@ 0x9c000
  e0:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  e4:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  e8:	050f0000 	streq	r0, [pc, #-0]	@ f0 <.debug_abbrev+0xf0>
  ec:	3a080300 	bcc	200cf4 <rpi_putchar_set+0x200cdc>
  f0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  f8:	1742b717 	smlaldne	fp, r2, r7, r7
  fc:	48100000 	ldmdami	r0, {}	@ <UNPREDICTABLE>
 100:	7f017d01 	svcvc	0x00017d01
 104:	11000013 	tstne	r0, r3, lsl r0
 108:	18020049 	stmdane	r2, {r0, r3, r6}
 10c:	0000187e 	andeq	r1, r0, lr, ror r8
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000032 	andeq	r0, r0, r2, lsr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01281804 			@ <UNDEFINED> instruction: 0x01281804
  14:	30280450 	eorcc	r0, r8, r0, asr r4
  18:	00000305 	andeq	r0, r0, r5, lsl #6
  1c:	00000000 	andeq	r0, r0, r0
  20:	30200400 	eorcc	r0, r0, r0, lsl #8
  24:	00005201 	andeq	r5, r0, r1, lsl #4
  28:	04000000 	streq	r0, [r0], #-0
  2c:	50010c00 	andpl	r0, r1, r0, lsl #24
  30:	01180c04 	tsteq	r8, r4, lsl #24
  34:	Address 0x34 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000011a 	andeq	r0, r0, sl, lsl r1
   4:	00d90003 	sbcseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	73552f00 	cmpvc	r5, #0, 30
  80:	2f737265 	svccs	0x00737265
  84:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  88:	2f766168 	svccs	0x00766168
  8c:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  90:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  94:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  98:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  9c:	6f72705f 	svcvs	0x0072705f
  a0:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  a4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  a8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  ac:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  b0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  b4:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  b8:	00006564 	andeq	r6, r0, r4, ror #10
  bc:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
  c0:	2e726168 	cdpcs	1, 7, cr6, cr2, cr8, {3}
  c4:	00010063 	andeq	r0, r1, r3, rrx
  c8:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  cc:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	@ 0xfffffe5c
  d0:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  d4:	00020068 	andeq	r0, r2, r8, rrx
  d8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  dc:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
  e0:	05000000 	streq	r0, [r0, #-0]
  e4:	02050023 	andeq	r0, r5, #35	@ 0x23
  e8:	00000000 	andeq	r0, r0, r0
  ec:	06010a03 	streq	r0, [r1], -r3, lsl #20
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	062e064b 	strteq	r0, [lr], -fp, asr #12
  f8:	0601052f 	streq	r0, [r1], -pc, lsr #10
  fc:	06330513 			@ <UNDEFINED> instruction: 0x06330513
 100:	1305054e 	tstne	r5, #327155712	@ 0x13800000
 104:	01061305 	tsteq	r6, r5, lsl #6
 108:	4b060505 	blmi	181524 <rpi_putchar_set+0x18150c>
 10c:	01061105 	tsteq	r6, r5, lsl #2
 110:	2f060505 	svccs	0x00060505
 114:	13060105 	tstne	r6, #1073741825	@ 0x40000001
 118:	0004022e 	andeq	r0, r4, lr, lsr #4
 11c:	Address 0x11c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	70720074 	rsbsvc	r0, r2, r4, ror r0
  10:	75705f69 	ldrbvc	r5, [r0, #-3945]!	@ 0xfffff097
  14:	61686374 	smcvs	34356	@ 0x8634
  18:	65735f72 	ldrbvs	r5, [r3, #-3954]!	@ 0xfffff08e
  1c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  20:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  24:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  28:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  2c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  3c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  40:	6f6c2067 	svcvs	0x006c2067
  44:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	5f746c75 	svcpl	0x00746c75
  5c:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
  60:	00726168 	rsbseq	r6, r2, r8, ror #2
  64:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
  68:	00745f38 	rsbseq	r5, r4, r8, lsr pc
  6c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  70:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  74:	61686320 	cmnvs	r8, r0, lsr #6
  78:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  7c:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  80:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  84:	00746e69 	rsbseq	r6, r4, r9, ror #28
  88:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
  8c:	7475705f 	ldrbtvc	r7, [r5], #-95	@ 0xffffffa1
  90:	68730038 	ldmdavs	r3!, {r3, r4, r5}^
  94:	2074726f 	rsbscs	r7, r4, pc, ror #4
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  a4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  a8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  ac:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  b0:	73552f00 	cmpvc	r5, #0, 30
  b4:	2f737265 	svccs	0x00737265
  b8:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  bc:	2f766168 	svccs	0x00766168
  c0:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  c4:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  c8:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  cc:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  d0:	6f72705f 	svcvs	0x0072705f
  d4:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  d8:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  dc:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  e0:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  e4:	70006970 	andvc	r6, r0, r0, ror r9
  e8:	00637475 	rsbeq	r7, r3, r5, ror r4
  ec:	20554e47 	subscs	r4, r5, r7, asr #28
  f0:	20393943 	eorscs	r3, r9, r3, asr #18
  f4:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  f8:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  fc:	31343230 	teqcc	r4, r0, lsr r2
 100:	20393131 	eorscs	r3, r9, r1, lsr r1
 104:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 108:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
 10c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 110:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 114:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 118:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 11c:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 120:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 124:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 128:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 12c:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ ffffff80 <rpi_putchar_set+0xffffff68>
 130:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 134:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 138:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 13c:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 140:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 144:	6f733d70 	svcvs	0x00733d70
 148:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 14c:	6f6c666d 	svcvs	0x006c666d
 150:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 154:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 158:	2074666f 	rsbscs	r6, r4, pc, ror #12
 15c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 160:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 164:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 168:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 16c:	7a6b3676 	bvc	1acdb4c <rpi_putchar_set+0x1acdb34>
 170:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 174:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 178:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 17c:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 180:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 184:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 188:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 18c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 190:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 194:	6f687300 	svcvs	0x00687300
 198:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 19c:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 1a0:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 1a4:	75702f63 	ldrbvc	r2, [r0, #-3939]!	@ 0xfffff09d
 1a8:	61686374 	smcvs	34356	@ 0x8634
 1ac:	00632e72 	rsbeq	r2, r3, r2, ror lr
 1b0:	5f697072 	svcpl	0x00697072
 1b4:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
 1b8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1bc:	5f697072 	svcpl	0x00697072
 1c0:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
 1c4:	5f726168 	svcpl	0x00726168
 1c8:	Address 0x1c8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_putchar_set+0x12cd814>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_putchar_set+0x46418>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ea000003 	b	1c <putk+0x1c>
   c:	e59f301c 	ldr	r3, [pc, #28]	@ 30 <putk+0x30>
  10:	e5933000 	ldr	r3, [r3]
  14:	e12fff33 	blx	r3
  18:	e2844001 	add	r4, r4, #1
  1c:	e5d40000 	ldrb	r0, [r4]
  20:	e3500000 	cmp	r0, #0
  24:	1afffff8 	bne	c <putk+0xc>
  28:	e3a00001 	mov	r0, #1
  2c:	e8bd8010 	pop	{r4, pc}
  30:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000cf 	andeq	r0, r0, pc, asr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00008d03 	andeq	r8, r0, r3, lsl #26
  10:	00600c00 	rsbeq	r0, r0, r0, lsl #24
  14:	01400000 	mrseq	r0, (UNDEF: 64)
  18:	00000000 	andeq	r0, r0, r0
  1c:	00340000 	eorseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	81060101 	tsthi	r6, r1, lsl #2
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	01360502 	teqeq	r6, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00005705 	andeq	r5, r0, r5, lsl #14
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	44080101 	strmi	r0, [r8], #-257	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	006e0702 	rsbeq	r0, lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001b07 	andeq	r1, r0, r7, lsl #22
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000002d 	andeq	r0, r0, sp, lsr #32
  6c:	52080101 	andpl	r0, r8, #1073741824	@ 0x40000000
  70:	05000000 	streq	r0, [r0, #-0]
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00007302 	andeq	r7, r0, r2, lsl #6
  7c:	01870600 	orreq	r0, r7, r0, lsl #12
  80:	21020000 	mrscs	r0, (UNDEF: 2)
  84:	0000890f 	andeq	r8, r0, pc, lsl #18
  88:	008e0200 	addeq	r0, lr, r0, lsl #4
  8c:	26070000 	strcs	r0, [r7], -r0
  90:	9d000000 	stcls	0, cr0, [r0, #-0]
  94:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  98:	00000026 	andeq	r0, r0, r6, lsr #32
  9c:	01760900 	cmneq	r6, r0, lsl #18
  a0:	23020000 	tstcs	r2, #0
  a4:	00007d16 	andeq	r7, r0, r6, lsl sp
  a8:	01820a00 	orreq	r0, r2, r0, lsl #20
  ac:	03010000 	tsteq	r1, #0
  b0:	00002605 	andeq	r2, r0, r5, lsl #12
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00003400 	andeq	r3, r0, r0, lsl #8
  bc:	0b9c0100 	bleq	fe7004c4 <putk+0xfe7004c4>
  c0:	03010070 	tsteq	r1, #112	@ 0x70
  c4:	00007816 	andeq	r7, r0, r6, lsl r8
  c8:	00001000 	andeq	r1, r0, r0
  cc:	00000c00 	andeq	r0, r0, r0, lsl #24
  d0:	Address 0xd0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <putk+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	01110300 	tsteq	r1, r0, lsl #6
  18:	0b130e25 	bleq	4c38b4 <putk+0x4c38b4>
  1c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  20:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  24:	00001710 	andeq	r1, r0, r0, lsl r7
  28:	0b002404 	bleq	9040 <putk+0x9040>
  2c:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  30:	05000008 	streq	r0, [r0, #-8]
  34:	13490026 	cmpne	r9, #38	@ 0x26
  38:	16060000 	strne	r0, [r6], -r0
  3c:	3a0e0300 	bcc	380c44 <putk+0x380c44>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	0013490b 	andseq	r4, r3, fp, lsl #18
  48:	01150700 	tsteq	r5, r0, lsl #14
  4c:	13491927 	cmpne	r9, #638976	@ 0x9c000
  50:	00001301 	andeq	r1, r0, r1, lsl #6
  54:	49000508 	stmdbmi	r0, {r3, r8, sl}
  58:	09000013 	stmdbeq	r0, {r0, r1, r4}
  5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  60:	0b3b0b3a 	bleq	ec2d50 <putk+0xec2d50>
  64:	13490b39 	cmpne	r9, #58368	@ 0xe400
  68:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  6c:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
  70:	03193f01 	tsteq	r9, #1, 30
  74:	3b0b3a0e 	blcc	2ce8b4 <putk+0x2ce8b4>
  78:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  7c:	11134919 	tstne	r3, r9, lsl r9
  80:	40061201 	andmi	r1, r6, r1, lsl #4
  84:	00197c18 	andseq	r7, r9, r8, lsl ip
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <putk+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <putk+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000017 	andeq	r0, r0, r7, lsl r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	010c0004 	tsteq	ip, r4
  14:	340c0450 	strcc	r0, [ip], #-1104	@ 0xfffffbb0
  18:	Address 0x18 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009e 	muleq	r0, lr, r0
   4:	006b0003 	rsbeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	@ ffffffc5 <putk+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
  28:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
  2c:	76616862 	strbtvc	r6, [r1], -r2, ror #16
  30:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
  34:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  38:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
  3c:	646f6373 	strbtvs	r6, [pc], #-883	@ 44 <.debug_line+0x44>
  40:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
  44:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
  48:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
  4c:	30343173 	eorscc	r3, r4, r3, ror r1
  50:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  54:	2f697062 	svccs	0x00697062
  58:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  5c:	00656475 	rsbeq	r6, r5, r5, ror r4
  60:	74757000 	ldrbtvc	r7, [r5], #-0
  64:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  68:	72000001 	andvc	r0, r0, #1
  6c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  70:	00000200 	andeq	r0, r0, r0, lsl #4
  74:	00190500 	andseq	r0, r9, r0, lsl #10
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	06140000 	ldreq	r0, [r4], -r0
  80:	06050501 	streq	r0, [r5], -r1, lsl #10
  84:	2f09054b 	svccs	0x0009054b
  88:	02001005 	andeq	r1, r0, #5
  8c:	05650204 	strbeq	r0, [r5, #-516]!	@ 0xfffffdfc
  90:	0402000b 	streq	r0, [r2], #-11
  94:	05052e01 	streq	r2, [r5, #-3585]	@ 0xfffff1ff
  98:	0601056a 	streq	r0, [r1], -sl, ror #10
  9c:	00060213 	andeq	r0, r6, r3, lsl r2
  a0:	Address 0xa0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  2c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  30:	6f6c2067 	svcvs	0x006c2067
  34:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	61686320 	cmnvs	r8, r0, lsr #6
  50:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  54:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  60:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  64:	702f6362 	eorvc	r6, pc, r2, ror #6
  68:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
  6c:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
  70:	2074726f 	rsbscs	r7, r4, pc, ror #4
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  80:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  8c:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  90:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  94:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  98:	20312e32 	eorscs	r2, r1, r2, lsr lr
  9c:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  a0:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
  a4:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  a8:	613d7570 	teqvs	sp, r0, ror r5
  ac:	31316d72 	teqcc	r1, r2, ror sp
  b0:	7a6a3637 	bvc	1a8d994 <putk+0x1a8d994>
  b4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  b8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  bc:	613d656e 	teqvs	sp, lr, ror #10
  c0:	31316d72 	teqcc	r1, r2, ror sp
  c4:	7a6a3637 	bvc	1a8d9a8 <putk+0x1a8d9a8>
  c8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  cc:	6f6e6d2d 	svcvs	0x006e6d2d
  d0:	616e752d 	cmnvs	lr, sp, lsr #10
  d4:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
  d8:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  dc:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  e0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  e4:	733d7074 	teqvc	sp, #116	@ 0x74
  e8:	2074666f 	rsbscs	r6, r4, pc, ror #12
  ec:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
  f0:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
  f4:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
  f8:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  fc:	616d2d20 	cmnvs	sp, r0, lsr #26
 100:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 104:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 108:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 10c:	6b36766d 	blvs	d9dac8 <putk+0xd9dac8>
 110:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 114:	20626467 	rsbcs	r6, r2, r7, ror #8
 118:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 11c:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 120:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 124:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 128:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 12c:	61747365 	cmnvs	r4, r5, ror #6
 130:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 134:	68730067 	ldmdavs	r3!, {r0, r1, r2, r5, r6}^
 138:	2074726f 	rsbscs	r7, r4, pc, ror #4
 13c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 140:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 144:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 148:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 14c:	442f7661 	strtmi	r7, [pc], #-1633	@ 154 <.debug_str+0x154>
 150:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 154:	73746e65 	cmnvc	r4, #1616	@ 0x650
 158:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 15c:	5f65646f 	svcpl	0x0065646f
 160:	6a6f7270 	bvs	1bdcb28 <putk+0x1bdcb28>
 164:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 168:	3173632f 	cmncc	r3, pc, lsr #6
 16c:	2f653034 	svccs	0x00653034
 170:	7062696c 	rsbvc	r6, r2, ip, ror #18
 174:	70720069 	rsbsvc	r0, r2, r9, rrx
 178:	75705f69 	ldrbvc	r5, [r0, #-3945]!	@ 0xfffff097
 17c:	61686374 	smcvs	34356	@ 0x8634
 180:	75700072 	ldrbvc	r0, [r0, #-114]!	@ 0xffffff8e
 184:	72006b74 	andvc	r6, r0, #116, 22	@ 0x1d000
 188:	705f6970 	subsvc	r6, pc, r0, ror r9	@ <UNPREDICTABLE>
 18c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 190:	745f7261 	ldrbvc	r7, [pc], #-609	@ 198 <putk+0x198>
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <putk+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


random.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <random_r>:
   0:	e3510000 	cmp	r1, #0
   4:	13500000 	cmpne	r0, #0
   8:	0a000024 	beq	a0 <random_r+0xa0>
   c:	e92d4030 	push	{r4, r5, lr}
  10:	e1a03000 	mov	r3, r0
  14:	e1a0c001 	mov	ip, r1
  18:	e590e008 	ldr	lr, [r0, #8]
  1c:	e590000c 	ldr	r0, [r0, #12]
  20:	e3500000 	cmp	r0, #0
  24:	1a000008 	bne	4c <random_r+0x4c>
  28:	e59e3000 	ldr	r3, [lr]
  2c:	e59f2074 	ldr	r2, [pc, #116]	@ a8 <random_r+0xa8>
  30:	e0030392 	mul	r3, r2, r3
  34:	e2833a03 	add	r3, r3, #12288	@ 0x3000
  38:	e2833039 	add	r3, r3, #57	@ 0x39
  3c:	e3c33102 	bic	r3, r3, #-2147483648	@ 0x80000000
  40:	e58e3000 	str	r3, [lr]
  44:	e5813000 	str	r3, [r1]
  48:	e8bd8030 	pop	{r4, r5, pc}
  4c:	e5932000 	ldr	r2, [r3]
  50:	e5930004 	ldr	r0, [r3, #4]
  54:	e5934018 	ldr	r4, [r3, #24]
  58:	e5921000 	ldr	r1, [r2]
  5c:	e5905000 	ldr	r5, [r0]
  60:	e0811005 	add	r1, r1, r5
  64:	e4821004 	str	r1, [r2], #4
  68:	e1a010a1 	lsr	r1, r1, #1
  6c:	e58c1000 	str	r1, [ip]
  70:	e1540002 	cmp	r4, r2
  74:	8a000005 	bhi	90 <random_r+0x90>
  78:	e2800004 	add	r0, r0, #4
  7c:	e1a0200e 	mov	r2, lr
  80:	e5832000 	str	r2, [r3]
  84:	e5830004 	str	r0, [r3, #4]
  88:	e3a00000 	mov	r0, #0
  8c:	e8bd8030 	pop	{r4, r5, pc}
  90:	e2800004 	add	r0, r0, #4
  94:	e1540000 	cmp	r4, r0
  98:	91a0000e 	movls	r0, lr
  9c:	eafffff7 	b	80 <random_r+0x80>
  a0:	e3e00000 	mvn	r0, #0
  a4:	e12fff1e 	bx	lr
  a8:	41c64e6d 	bicmi	r4, r6, sp, ror #28

000000ac <srandom_r>:
  ac:	e92d4030 	push	{r4, r5, lr}
  b0:	e24dd00c 	sub	sp, sp, #12
  b4:	e2514000 	subs	r4, r1, #0
  b8:	0a000032 	beq	188 <srandom_r+0xdc>
  bc:	e1a03000 	mov	r3, r0
  c0:	e594000c 	ldr	r0, [r4, #12]
  c4:	e3500004 	cmp	r0, #4
  c8:	8a000030 	bhi	190 <srandom_r+0xe4>
  cc:	e5945008 	ldr	r5, [r4, #8]
  d0:	e3530000 	cmp	r3, #0
  d4:	03a03001 	moveq	r3, #1
  d8:	e1a02003 	mov	r2, r3
  dc:	e5853000 	str	r3, [r5]
  e0:	e3500000 	cmp	r0, #0
  e4:	0a000025 	beq	180 <srandom_r+0xd4>
  e8:	e5941010 	ldr	r1, [r4, #16]
  ec:	e1a0e005 	mov	lr, r5
  f0:	e3a00001 	mov	r0, #1
  f4:	ea000002 	b	104 <srandom_r+0x58>
  f8:	e2422106 	sub	r2, r2, #-2147483647	@ 0x80000001
  fc:	e5ae2004 	str	r2, [lr, #4]!
 100:	e2800001 	add	r0, r0, #1
 104:	e1500001 	cmp	r0, r1
 108:	aa00000f 	bge	14c <srandom_r+0xa0>
 10c:	e59f3084 	ldr	r3, [pc, #132]	@ 198 <srandom_r+0xec>
 110:	e0c3c293 	smull	ip, r3, r3, r2
 114:	e0833002 	add	r3, r3, r2
 118:	e1a0cfc2 	asr	ip, r2, #31
 11c:	e06cc843 	rsb	ip, ip, r3, asr #16
 120:	e59f3074 	ldr	r3, [pc, #116]	@ 19c <srandom_r+0xf0>
 124:	e0030c93 	mul	r3, r3, ip
 128:	e0423003 	sub	r3, r2, r3
 12c:	e0832103 	add	r2, r3, r3, lsl #2
 130:	e0622202 	rsb	r2, r2, r2, lsl #4
 134:	e0833282 	add	r3, r3, r2, lsl #5
 138:	e0633183 	rsb	r3, r3, r3, lsl #3
 13c:	e59f205c 	ldr	r2, [pc, #92]	@ 1a0 <srandom_r+0xf4>
 140:	e032329c 	mlas	r2, ip, r2, r3
 144:	5affffec 	bpl	fc <srandom_r+0x50>
 148:	eaffffea 	b	f8 <srandom_r+0x4c>
 14c:	e5943014 	ldr	r3, [r4, #20]
 150:	e0853103 	add	r3, r5, r3, lsl #2
 154:	e5843000 	str	r3, [r4]
 158:	e5845004 	str	r5, [r4, #4]
 15c:	e0811101 	add	r1, r1, r1, lsl #2
 160:	e1a05081 	lsl	r5, r1, #1
 164:	ea000002 	b	174 <srandom_r+0xc8>
 168:	e28d1004 	add	r1, sp, #4
 16c:	e1a00004 	mov	r0, r4
 170:	ebfffffe 	bl	0 <random_r>
 174:	e2555001 	subs	r5, r5, #1
 178:	5afffffa 	bpl	168 <srandom_r+0xbc>
 17c:	e3a00000 	mov	r0, #0
 180:	e28dd00c 	add	sp, sp, #12
 184:	e8bd8030 	pop	{r4, r5, pc}
 188:	e3e00000 	mvn	r0, #0
 18c:	eafffffb 	b	180 <srandom_r+0xd4>
 190:	e3e00000 	mvn	r0, #0
 194:	eafffff9 	b	180 <srandom_r+0xd4>
 198:	834e0b5f 	cmphi	lr, #97280	@ 0x17c00
 19c:	0001f31d 	andeq	pc, r1, sp, lsl r3	@ <UNPREDICTABLE>
 1a0:	fffff4ec 			@ <UNDEFINED> instruction: 0xfffff4ec

000001a4 <initstate_r>:
 1a4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1a8:	e2534000 	subs	r4, r3, #0
 1ac:	0a00002e 	beq	26c <initstate_r+0xc8>
 1b0:	e1a06001 	mov	r6, r1
 1b4:	e352007f 	cmp	r2, #127	@ 0x7f
 1b8:	9a00001d 	bls	234 <initstate_r+0x90>
 1bc:	e35200ff 	cmp	r2, #255	@ 0xff
 1c0:	8a000025 	bhi	25c <initstate_r+0xb8>
 1c4:	e3a05003 	mov	r5, #3
 1c8:	e59f20ac 	ldr	r2, [pc, #172]	@ 27c <initstate_r+0xd8>
 1cc:	e2853004 	add	r3, r5, #4
 1d0:	e0823103 	add	r3, r2, r3, lsl #2
 1d4:	e5933004 	ldr	r3, [r3, #4]
 1d8:	e7922105 	ldr	r2, [r2, r5, lsl #2]
 1dc:	e584500c 	str	r5, [r4, #12]
 1e0:	e5842014 	str	r2, [r4, #20]
 1e4:	e5843010 	str	r3, [r4, #16]
 1e8:	e2867004 	add	r7, r6, #4
 1ec:	e0873103 	add	r3, r7, r3, lsl #2
 1f0:	e5843018 	str	r3, [r4, #24]
 1f4:	e5847008 	str	r7, [r4, #8]
 1f8:	e1a01004 	mov	r1, r4
 1fc:	ebfffffe 	bl	ac <srandom_r>
 200:	e3a03000 	mov	r3, #0
 204:	e5863000 	str	r3, [r6]
 208:	e1550003 	cmp	r5, r3
 20c:	0a000006 	beq	22c <initstate_r+0x88>
 210:	e5942004 	ldr	r2, [r4, #4]
 214:	e0422007 	sub	r2, r2, r7
 218:	e3c23003 	bic	r3, r2, #3
 21c:	e0833142 	add	r3, r3, r2, asr #2
 220:	e0833005 	add	r3, r3, r5
 224:	e5863000 	str	r3, [r6]
 228:	e3a05000 	mov	r5, #0
 22c:	e1a00005 	mov	r0, r5
 230:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 234:	e352001f 	cmp	r2, #31
 238:	8a000003 	bhi	24c <initstate_r+0xa8>
 23c:	e3520007 	cmp	r2, #7
 240:	9a00000b 	bls	274 <initstate_r+0xd0>
 244:	e3a05000 	mov	r5, #0
 248:	eaffffde 	b	1c8 <initstate_r+0x24>
 24c:	e352003f 	cmp	r2, #63	@ 0x3f
 250:	8a000003 	bhi	264 <initstate_r+0xc0>
 254:	e3a05001 	mov	r5, #1
 258:	eaffffda 	b	1c8 <initstate_r+0x24>
 25c:	e3a05004 	mov	r5, #4
 260:	eaffffd8 	b	1c8 <initstate_r+0x24>
 264:	e3a05002 	mov	r5, #2
 268:	eaffffd6 	b	1c8 <initstate_r+0x24>
 26c:	e3e05000 	mvn	r5, #0
 270:	eaffffed 	b	22c <initstate_r+0x88>
 274:	e3e05000 	mvn	r5, #0
 278:	eaffffeb 	b	22c <initstate_r+0x88>
 27c:	00000000 	andeq	r0, r0, r0

00000280 <setstate_r>:
 280:	e3510000 	cmp	r1, #0
 284:	13500000 	cmpne	r0, #0
 288:	0a000033 	beq	35c <setstate_r+0xdc>
 28c:	e92d4070 	push	{r4, r5, r6, lr}
 290:	e2805004 	add	r5, r0, #4
 294:	e1a04001 	mov	r4, r1
 298:	e591200c 	ldr	r2, [r1, #12]
 29c:	e5911008 	ldr	r1, [r1, #8]
 2a0:	e3520000 	cmp	r2, #0
 2a4:	1a000025 	bne	340 <setstate_r+0xc0>
 2a8:	e3a03000 	mov	r3, #0
 2ac:	e5013004 	str	r3, [r1, #-4]
 2b0:	e5902000 	ldr	r2, [r0]
 2b4:	e59f10b0 	ldr	r1, [pc, #176]	@ 36c <setstate_r+0xec>
 2b8:	e0c13291 	smull	r3, r1, r1, r2
 2bc:	e1a03fc2 	asr	r3, r2, #31
 2c0:	e06330c1 	rsb	r3, r3, r1, asr #1
 2c4:	e0833103 	add	r3, r3, r3, lsl #2
 2c8:	e0423003 	sub	r3, r2, r3
 2cc:	e3530004 	cmp	r3, #4
 2d0:	8a000023 	bhi	364 <setstate_r+0xe4>
 2d4:	e59f1094 	ldr	r1, [pc, #148]	@ 370 <setstate_r+0xf0>
 2d8:	e2832004 	add	r2, r3, #4
 2dc:	e0812102 	add	r2, r1, r2, lsl #2
 2e0:	e5926004 	ldr	r6, [r2, #4]
 2e4:	e5846010 	str	r6, [r4, #16]
 2e8:	e7912103 	ldr	r2, [r1, r3, lsl #2]
 2ec:	e5842014 	str	r2, [r4, #20]
 2f0:	e584300c 	str	r3, [r4, #12]
 2f4:	e3530000 	cmp	r3, #0
 2f8:	0a00000b 	beq	32c <setstate_r+0xac>
 2fc:	e5903000 	ldr	r3, [r0]
 300:	e59f1064 	ldr	r1, [pc, #100]	@ 36c <setstate_r+0xec>
 304:	e0c10391 	smull	r0, r1, r1, r3
 308:	e1a03fc3 	asr	r3, r3, #31
 30c:	e06330c1 	rsb	r3, r3, r1, asr #1
 310:	e0851103 	add	r1, r5, r3, lsl #2
 314:	e5841004 	str	r1, [r4, #4]
 318:	e1a01006 	mov	r1, r6
 31c:	e0820003 	add	r0, r2, r3
 320:	ebfffffe 	bl	0 <__aeabi_idivmod>
 324:	e0851101 	add	r1, r5, r1, lsl #2
 328:	e5841000 	str	r1, [r4]
 32c:	e5845008 	str	r5, [r4, #8]
 330:	e0855106 	add	r5, r5, r6, lsl #2
 334:	e5845018 	str	r5, [r4, #24]
 338:	e3a00000 	mov	r0, #0
 33c:	e8bd8070 	pop	{r4, r5, r6, pc}
 340:	e594c004 	ldr	ip, [r4, #4]
 344:	e04cc001 	sub	ip, ip, r1
 348:	e3cc3003 	bic	r3, ip, #3
 34c:	e083314c 	add	r3, r3, ip, asr #2
 350:	e0833002 	add	r3, r3, r2
 354:	e5013004 	str	r3, [r1, #-4]
 358:	eaffffd4 	b	2b0 <setstate_r+0x30>
 35c:	e3e00000 	mvn	r0, #0
 360:	e12fff1e 	bx	lr
 364:	e3e00000 	mvn	r0, #0
 368:	e8bd8070 	pop	{r4, r5, r6, pc}
 36c:	66666667 	strbtvs	r6, [r6], -r7, ror #12
 370:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <random_poly_info>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000003 	andeq	r0, r0, r3
   8:	00000001 	andeq	r0, r0, r1
   c:	00000003 	andeq	r0, r0, r3
  10:	00000001 	andeq	r0, r0, r1
  14:	00000000 	andeq	r0, r0, r0
  18:	00000007 	andeq	r0, r0, r7
  1c:	0000000f 	andeq	r0, r0, pc
  20:	0000001f 	andeq	r0, r0, pc, lsl r0
  24:	0000003f 	andeq	r0, r0, pc, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00019e14 	andeq	r9, r1, r4, lsl lr
  10:	010c0c00 	tsteq	ip, r0, lsl #24
  14:	00b90000 	adcseq	r0, r9, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	03740000 	cmneq	r4, #0
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00013207 	andeq	r3, r1, r7, lsl #4
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	0000011c 	andeq	r0, r0, ip, lsl r1
  34:	69050415 	stmdbvs	r5, {r0, r2, r4, sl}
  38:	0a00746e 	beq	1d1f8 <setstate_r+0x1cf78>
  3c:	0000000a 	andeq	r0, r0, sl
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	02000000 	andeq	r0, r0, #0
  48:	026f0601 	rsbeq	r0, pc, #1048576	@ 0x100000
  4c:	02020000 	andeq	r0, r2, #0
  50:	0000ef05 	andeq	lr, r0, r5, lsl #30
  54:	015d0a00 	cmpeq	sp, r0, lsl #20
  58:	28030000 	stmdacs	r3, {}	@ <UNPREDICTABLE>
  5c:	00006118 	andeq	r6, r0, r8, lsl r1
  60:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  64:	0000025f 	andeq	r0, r0, pc, asr r2
  68:	65050802 	strvs	r0, [r5, #-2050]	@ 0xfffff7fe
  6c:	02000001 	andeq	r0, r0, #1
  70:	00650801 	rsbeq	r0, r5, r1, lsl #16
  74:	02020000 	andeq	r0, r2, #0
  78:	00008f07 	andeq	r8, r0, r7, lsl #30
  7c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  80:	0000007d 	andeq	r0, r0, sp, ror r0
  84:	0001490b 	andeq	r4, r1, fp, lsl #18
  88:	06041c00 	streq	r1, [r4], -r0, lsl #24
  8c:	000000ec 	andeq	r0, r0, ip, ror #1
  90:	00000503 	andeq	r0, r0, r3, lsl #10
  94:	0e080400 	cdpeq	4, 0, cr0, cr8, cr0, {0}
  98:	000000ec 	andeq	r0, r0, ip, ror #1
  9c:	00b40300 	adcseq	r0, r4, r0, lsl #6
  a0:	09040000 	stmdbeq	r4, {}	@ <UNPREDICTABLE>
  a4:	0000ec0e 	andeq	lr, r0, lr, lsl #24
  a8:	1b030400 	blne	c10b0 <setstate_r+0xc0e30>
  ac:	04000000 	streq	r0, [r0], #-0
  b0:	00ec0e0a 	rsceq	r0, ip, sl, lsl #28
  b4:	03080000 	tsteq	r8, #0
  b8:	00000255 	andeq	r0, r0, r5, asr r2
  bc:	34090b04 	strcc	r0, [r9], #-2820	@ 0xfffff4fc
  c0:	0c000000 	stceq	0, cr0, [r0], {-0}
  c4:	00012903 	andeq	r2, r1, r3, lsl #18
  c8:	090c0400 	stmdbeq	ip, {sl}
  cc:	00000034 	andeq	r0, r0, r4, lsr r0
  d0:	024c0310 	subeq	r0, ip, #16, 6	@ 0x40000000
  d4:	0d040000 	stceq	0, cr0, [r4, #-0]
  d8:	00003409 	andeq	r3, r0, r9, lsl #8
  dc:	5d031400 	stcpl	4, cr1, [r3, #-0]
  e0:	04000000 	streq	r0, [r0], #-0
  e4:	00ec0e0e 	rsceq	r0, ip, lr, lsl #28
  e8:	00180000 	andseq	r0, r8, r0
  ec:	00005506 	andeq	r5, r0, r6, lsl #10
  f0:	01880b00 	orreq	r0, r8, r0, lsl #22
  f4:	01280000 			@ <UNDEFINED> instruction: 0x01280000
  f8:	00011873 	andeq	r1, r1, r3, ror r8
  fc:	01830300 	orreq	r0, r3, r0, lsl #6
 100:	75010000 	strvc	r0, [r1, #-0]
 104:	00011d09 	andeq	r1, r1, r9, lsl #26
 108:	ac030000 	stcge	0, cr0, [r3], {-0}
 10c:	01000000 	mrseq	r0, (UNDEF: 0)
 110:	011d0976 	tsteq	sp, r6, ror r9
 114:	00140000 	andseq	r0, r4, r0
 118:	0000f116 	andeq	pc, r0, r6, lsl r1	@ <UNPREDICTABLE>
 11c:	00341700 	eorseq	r1, r4, r0, lsl #14
 120:	012d0000 			@ <UNDEFINED> instruction: 0x012d0000
 124:	2d180000 	ldccs	0, cr0, [r8, #-0]
 128:	04000000 	streq	r0, [r0], #-0
 12c:	01880c00 	orreq	r0, r8, r0, lsl #24
 130:	26790000 	ldrbtcs	r0, [r9], -r0
 134:	00000118 	andeq	r0, r0, r8, lsl r1
 138:	00000305 	andeq	r0, r0, r5, lsl #6
 13c:	780d0000 	stmdavc	sp, {}	@ <UNPREDICTABLE>
 140:	3b000001 	blcc	14c <.debug_info+0x14c>
 144:	00003401 	andeq	r3, r0, r1, lsl #8
 148:	00028000 	andeq	r8, r2, r0
 14c:	0000f400 	andeq	pc, r0, r0, lsl #8
 150:	289c0100 	ldmcs	ip, {r8}
 154:	07000002 	streq	r0, [r0, -r2]
 158:	0000004a 	andeq	r0, r0, sl, asr #32
 15c:	2817013b 	ldmdacs	r7, {r0, r1, r3, r4, r5, r8}
 160:	1a000002 	bne	170 <.debug_info+0x170>
 164:	0c000000 	stceq	0, cr0, [r0], {-0}
 168:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 16c:	00667562 	rsbeq	r7, r6, r2, ror #10
 170:	3436013b 	ldrtcc	r0, [r6], #-315	@ 0xfffffec5
 174:	66000002 	strvs	r0, [r0], -r2
 178:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 17c:	01000000 	mrseq	r0, (UNDEF: 0)
 180:	00000011 	andeq	r0, r0, r1, lsl r0
 184:	ec0e013d 	stc	1, cr0, [lr], {61}	@ 0x3d
 188:	91000000 	mrsls	r0, (UNDEF: 0)
 18c:	83000000 	tsthi	r0, #0
 190:	01000000 	mrseq	r0, (UNDEF: 0)
 194:	00000199 	muleq	r0, r9, r1
 198:	3409013e 	strcc	r0, [r9], #-318	@ 0xfffffec2
 19c:	d9000000 	stmdble	r0, {}	@ <UNPREDICTABLE>
 1a0:	d3000000 	tstle	r0, #0
 1a4:	01000000 	mrseq	r0, (UNDEF: 0)
 1a8:	00000054 	andeq	r0, r0, r4, asr r0
 1ac:	3409013f 	strcc	r0, [r9], #-319	@ 0xfffffec1
 1b0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 1b4:	f0000000 			@ <UNDEFINED> instruction: 0xf0000000
 1b8:	01000000 	mrseq	r0, (UNDEF: 0)
 1bc:	00000073 	andeq	r0, r0, r3, ror r0
 1c0:	ec0e0140 	stc	1, cr0, [lr], {64}	@ 0x40
 1c4:	07000000 	streq	r0, [r0, -r0]
 1c8:	03000001 	tsteq	r0, #1
 1cc:	01000001 	tsteq	r0, r1
 1d0:	00000268 	andeq	r0, r0, r8, ror #4
 1d4:	34090141 	strcc	r0, [r9], #-321	@ 0xfffffebf
 1d8:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 1dc:	16000001 	strne	r0, [r0], -r1
 1e0:	01000001 	tsteq	r0, r1
 1e4:	00000026 	andeq	r0, r0, r6, lsr #32
 1e8:	34090142 	strcc	r0, [r9], #-322	@ 0xfffffebe
 1ec:	22000000 	andcs	r0, r0, #0
 1f0:	20000001 	andcs	r0, r0, r1
 1f4:	19000001 	stmdbne	r0, {r0}
 1f8:	0000027b 	andeq	r0, r0, fp, ror r2
 1fc:	01016201 	tsteq	r1, r1, lsl #4
 200:	0002fc0e 	andeq	pc, r2, lr, lsl #24
 204:	00003000 	andeq	r3, r0, r0
 208:	00210100 	eoreq	r0, r1, r0, lsl #2
 20c:	01580000 	cmpeq	r8, r0
 210:	00003406 	andeq	r3, r0, r6, lsl #8
 214:	00012c00 	andeq	r2, r1, r0, lsl #24
 218:	00012a00 	andeq	r2, r1, r0, lsl #20
 21c:	03241a00 			@ <UNDEFINED> instruction: 0x03241a00
 220:	04f90000 	ldrbteq	r0, [r9], #0
 224:	00000000 	andeq	r0, r0, r0
 228:	00022d06 	andeq	r2, r2, r6, lsl #26
 22c:	08010200 	stmdaeq	r1, {r9}
 230:	00000173 	andeq	r0, r0, r3, ror r1
 234:	00008406 	andeq	r8, r0, r6, lsl #8
 238:	00f90d00 	rscseq	r0, r9, r0, lsl #26
 23c:	01040000 	mrseq	r0, (UNDEF: 4)
 240:	00000034 	andeq	r0, r0, r4, lsr r0
 244:	000001a4 	andeq	r0, r0, r4, lsr #3
 248:	000000dc 	ldrdeq	r0, [r0], -ip
 24c:	030e9c01 	tsteq	lr, #256	@ 0x100
 250:	47070000 	strmi	r0, [r7, -r0]
 254:	04000002 	streq	r0, [r0], #-2
 258:	002d1f01 	eoreq	r1, sp, r1, lsl #30
 25c:	013a0000 	teqeq	sl, r0
 260:	01340000 	teqeq	r4, r0
 264:	4a070000 	bmi	1c026c <setstate_r+0x1bffec>
 268:	04000000 	streq	r0, [r0], #-0
 26c:	02282b01 	eoreq	r2, r8, #1024	@ 0x400
 270:	01610000 	cmneq	r1, r0
 274:	01590000 	cmpeq	r9, r0
 278:	6e080000 	cdpvs	0, 0, cr0, cr8, cr0, {0}
 27c:	3d010400 	stccc	4, cr0, [r1, #-0]
 280:	0000003b 	andeq	r0, r0, fp, lsr r0
 284:	0000018d 	andeq	r0, r0, sp, lsl #3
 288:	00000187 	andeq	r0, r0, r7, lsl #3
 28c:	66756208 	ldrbtvs	r6, [r5], -r8, lsl #4
 290:	54010400 	strpl	r0, [r1], #-1024	@ 0xfffffc00
 294:	00000234 	andeq	r0, r0, r4, lsr r2
 298:	000001b2 			@ <UNDEFINED> instruction: 0x000001b2
 29c:	000001ac 	andeq	r0, r0, ip, lsr #3
 2a0:	00019901 	andeq	r9, r1, r1, lsl #18
 2a4:	09010600 	stmdbeq	r1, {r9, sl}
 2a8:	00000034 	andeq	r0, r0, r4, lsr r0
 2ac:	000001ca 	andeq	r0, r0, sl, asr #3
 2b0:	000001c8 	andeq	r0, r0, r8, asr #3
 2b4:	00026801 	andeq	r6, r2, r1, lsl #16
 2b8:	09010700 	stmdbeq	r1, {r8, r9, sl}
 2bc:	00000034 	andeq	r0, r0, r4, lsr r0
 2c0:	000001d6 	ldrdeq	r0, [r0], -r6
 2c4:	000001d2 	ldrdeq	r0, [r0], -r2
 2c8:	00002601 	andeq	r2, r0, r1, lsl #12
 2cc:	09010800 	stmdbeq	r1, {fp}
 2d0:	00000034 	andeq	r0, r0, r4, lsr r0
 2d4:	000001f2 	strdeq	r0, [r0], -r2
 2d8:	000001ee 	andeq	r0, r0, lr, ror #3
 2dc:	00001b01 	andeq	r1, r0, r1, lsl #22
 2e0:	0e010900 			@ <UNDEFINED> instruction: 0x0e010900
 2e4:	000000ec 	andeq	r0, r0, ip, ror #1
 2e8:	0000020c 	andeq	r0, r0, ip, lsl #4
 2ec:	0000020a 	andeq	r0, r0, sl, lsl #4
 2f0:	00027b1b 	andeq	r7, r2, fp, lsl fp
 2f4:	012f0100 			@ <UNDEFINED> instruction: 0x012f0100
 2f8:	00027801 	andeq	r7, r2, r1, lsl #16
 2fc:	02000f00 	andeq	r0, r0, #0, 30
 300:	030e0000 	tsteq	lr, #0
 304:	01090000 	mrseq	r0, (UNDEF: 9)
 308:	00740251 	rsbseq	r0, r4, r1, asr r2
 30c:	a2100000 	andsge	r0, r0, #0
 310:	c3000000 	tstgt	r0, #0
 314:	00000034 	andeq	r0, r0, r4, lsr r0
 318:	000000ac 	andeq	r0, r0, ip, lsr #1
 31c:	000000f8 	strdeq	r0, [r0], -r8
 320:	042a9c01 	strteq	r9, [sl], #-3073	@ 0xfffff3ff
 324:	47110000 	ldrmi	r0, [r1, -r0]
 328:	c3000002 	tstgt	r0, #2
 32c:	00002d1d 	andeq	r2, r0, sp, lsl sp
 330:	00021e00 	andeq	r1, r2, r0, lsl #28
 334:	00021400 	andeq	r1, r2, r0, lsl #8
 338:	75621200 	strbvc	r1, [r2, #-512]!	@ 0xfffffe00
 33c:	37c30066 	strbcc	r0, [r3, r6, rrx]
 340:	00000234 	andeq	r0, r0, r4, lsr r2
 344:	00000251 	andeq	r0, r0, r1, asr r2
 348:	0000024b 	andeq	r0, r0, fp, asr #4
 34c:	00019904 	andeq	r9, r1, r4, lsl #18
 350:	3409c400 	strcc	ip, [r9], #-1024	@ 0xfffffc00
 354:	6d000000 	stcvs	0, cr0, [r0, #-0]
 358:	67000002 	strvs	r0, [r0, -r2]
 35c:	04000002 	streq	r0, [r0], #-2
 360:	0000001b 	andeq	r0, r0, fp, lsl r0
 364:	00ec0ec5 	rsceq	r0, ip, r5, asr #29
 368:	02880000 	addeq	r0, r8, #0
 36c:	02840000 	addeq	r0, r4, #0
 370:	69050000 	stmdbvs	r5, {}	@ <UNPREDICTABLE>
 374:	610ec600 	tstvs	lr, r0, lsl #12
 378:	9c000000 	stcls	0, cr0, [r0], {-0}
 37c:	98000002 	stmdals	r0, {r1}
 380:	04000002 	streq	r0, [r0], #-2
 384:	00000000 	andeq	r0, r0, r0
 388:	00610ec7 	rsbeq	r0, r1, r7, asr #29
 38c:	02b20000 	adcseq	r0, r2, #0
 390:	02ac0000 	adceq	r0, ip, #0
 394:	64050000 	strvs	r0, [r5], #-0
 398:	c8007473 	stmdagt	r0, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
 39c:	0000ec0e 	andeq	lr, r0, lr, lsl #24
 3a0:	0002d800 	andeq	sp, r2, r0, lsl #16
 3a4:	0002d000 	andeq	sp, r2, r0
 3a8:	636b0500 	cmnvs	fp, #0, 10
 3ac:	3409c900 	strcc	ip, [r9], #-2304	@ 0xfffff700
 3b0:	ff000000 			@ <UNDEFINED> instruction: 0xff000000
 3b4:	f7000002 			@ <UNDEFINED> instruction: 0xf7000002
 3b8:	13000002 	tstne	r0, #2
 3bc:	0000027b 	andeq	r0, r0, fp, ror r2
 3c0:	000194f5 	strdeq	r9, [r1], -r5
 3c4:	02801c00 	addeq	r1, r0, #0, 24
 3c8:	f2010000 	vhadd.s8	d0, d1, d0
 3cc:	00161d01 	andseq	r1, r6, r1, lsl #26
 3d0:	03fb0000 	mvnseq	r0, #0
 3d4:	68050000 	stmdavs	r5, {}	@ <UNPREDICTABLE>
 3d8:	0be10069 	bleq	ff840584 <setstate_r+0xff840304>
 3dc:	00000061 	andeq	r0, r0, r1, rrx
 3e0:	00000322 	andeq	r0, r0, r2, lsr #6
 3e4:	0000031e 	andeq	r0, r0, lr, lsl r3
 3e8:	006f6c05 	rsbeq	r6, pc, r5, lsl #24
 3ec:	00610be2 	rsbeq	r0, r1, r2, ror #23
 3f0:	03330000 	teqeq	r3, #0
 3f4:	03310000 	teqeq	r1, #0
 3f8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 3fc:	00000168 	andeq	r0, r0, r8, ror #2
 400:	0000000c 	andeq	r0, r0, ip
 404:	0001550c 	andeq	r5, r1, ip, lsl #10
 408:	550aee00 	strpl	lr, [sl, #-3584]	@ 0xfffff200
 40c:	02000000 	andeq	r0, r0, #0
 410:	740f6c91 	strvc	r6, [pc], #-3217	@ 418 <.debug_info+0x418>
 414:	2a000001 	bcs	420 <.debug_info+0x420>
 418:	09000004 	stmdbeq	r0, {r2}
 41c:	74025001 	strvc	r5, [r2], #-1
 420:	51010900 	tstpl	r1, r0, lsl #18
 424:	00649102 	rsbeq	r9, r4, r2, lsl #2
 428:	41100000 	tstmi	r0, r0
 42c:	8c000000 	stchi	0, cr0, [r0], {-0}
 430:	00000034 	andeq	r0, r0, r4, lsr r0
 434:	00000000 	andeq	r0, r0, r0
 438:	000000ac 	andeq	r0, r0, ip, lsr #1
 43c:	04f99c01 	ldrbteq	r9, [r9], #3073	@ 0xc01
 440:	62120000 	andsvs	r0, r2, #0
 444:	8c006675 	stchi	6, cr6, [r0], {117}	@ 0x75
 448:	00023422 	andeq	r3, r2, r2, lsr #8
 44c:	00034700 	andeq	r4, r3, r0, lsl #14
 450:	00033b00 	andeq	r3, r3, r0, lsl #22
 454:	01051100 	mrseq	r1, (UNDEF: 21)
 458:	308c0000 	addcc	r0, ip, r0
 45c:	000000ec 	andeq	r0, r0, ip, ror #1
 460:	00000383 	andeq	r0, r0, r3, lsl #7
 464:	0000037d 	andeq	r0, r0, sp, ror r3
 468:	00001b04 	andeq	r1, r0, r4, lsl #22
 46c:	ec0e8e00 	stc	14, cr8, [lr], {-0}
 470:	98000000 	stmdals	r0, {}	@ <UNPREDICTABLE>
 474:	96000003 	strls	r0, [r0], -r3
 478:	13000003 	tstne	r0, #3
 47c:	0000027b 	andeq	r0, r0, fp, ror r2
 480:	0000a4b7 			@ <UNDEFINED> instruction: 0x0000a4b7
 484:	00281e00 	eoreq	r1, r8, r0, lsl #28
 488:	00200000 	eoreq	r0, r0, r0
 48c:	04a60000 	strteq	r0, [r6], #0
 490:	76050000 	strvc	r0, [r5], -r0
 494:	97006c61 	strls	r6, [r0, -r1, ror #24]
 498:	0000550a 	andeq	r5, r0, sl, lsl #10
 49c:	0003a300 	andeq	sl, r3, r0, lsl #6
 4a0:	00039f00 	andeq	r9, r3, r0, lsl #30
 4a4:	0c1f0000 	ldceq	0, cr0, [pc], {-0}
 4a8:	04000000 	streq	r0, [r0], #-0
 4ac:	00000005 	andeq	r0, r0, r5
 4b0:	00ec0b9e 	smlaleq	r0, ip, lr, fp
 4b4:	03b90000 			@ <UNDEFINED> instruction: 0x03b90000
 4b8:	03af0000 			@ <UNDEFINED> instruction: 0x03af0000
 4bc:	b4040000 	strlt	r0, [r4], #-0
 4c0:	9f000000 	svcls	0x00000000
 4c4:	0000ec0b 	andeq	lr, r0, fp, lsl #24
 4c8:	0003de00 	andeq	sp, r3, r0, lsl #28
 4cc:	0003d800 	andeq	sp, r3, r0, lsl #16
 4d0:	005d0400 	subseq	r0, sp, r0, lsl #8
 4d4:	0ba00000 	bleq	fe8004dc <setstate_r+0xfe80025c>
 4d8:	000000ec 	andeq	r0, r0, ip, ror #1
 4dc:	000003f6 	strdeq	r0, [r0], -r6
 4e0:	000003f4 	strdeq	r0, [r0], -r4
 4e4:	6c617605 	stclvs	6, cr7, [r1], #-20	@ 0xffffffec
 4e8:	550aa100 	strpl	sl, [sl, #-256]	@ 0xffffff00
 4ec:	01000000 	mrseq	r0, (UNDEF: 0)
 4f0:	fd000004 	stc2	0, cr0, [r0, #-16]
 4f4:	00000003 	andeq	r0, r0, r3
 4f8:	00312000 	eorseq	r2, r1, r0
 4fc:	00310000 	eorseq	r0, r1, r0
 500:	Address 0x500 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03003401 	tsteq	r0, #16777216	@ 0x1000000
   4:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
   8:	0b39053b 	bleq	e414fc <setstate_r+0xe4127c>
   c:	17021349 	strne	r1, [r2, -r9, asr #6]
  10:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  14:	00240200 	eoreq	r0, r4, r0, lsl #4
  18:	0b3e0b0b 	bleq	f82c4c <setstate_r+0xf829cc>
  1c:	00000e03 	andeq	r0, r0, r3, lsl #28
  20:	03000d03 	tsteq	r0, #3, 26	@ 0xc0
  24:	3b0b3a0e 	blcc	2ce864 <setstate_r+0x2ce5e4>
  28:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  2c:	000b3813 	andeq	r3, fp, r3, lsl r8
  30:	00340400 	eorseq	r0, r4, r0, lsl #8
  34:	213a0e03 	teqcs	sl, r3, lsl #28
  38:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  3c:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  40:	1742b717 	smlaldne	fp, r2, r7, r7
  44:	34050000 	strcc	r0, [r5], #-0
  48:	3a080300 	bcc	200c50 <setstate_r+0x2009d0>
  4c:	0b3b0121 	bleq	ec04d8 <setstate_r+0xec0258>
  50:	13490b39 	cmpne	r9, #58368	@ 0xe400
  54:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  58:	06000017 			@ <UNDEFINED> instruction: 0x06000017
  5c:	210b000f 	tstcs	fp, pc
  60:	00134904 	andseq	r4, r3, r4, lsl #18
  64:	00050700 	andeq	r0, r5, r0, lsl #14
  68:	213a0e03 	teqcs	sl, r3, lsl #28
  6c:	39053b01 	stmdbcc	r5, {r0, r8, r9, fp, ip, sp}
  70:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  74:	1742b717 	smlaldne	fp, r2, r7, r7
  78:	05080000 	streq	r0, [r8, #-0]
  7c:	3a080300 	bcc	200c84 <setstate_r+0x200a04>
  80:	053b0121 	ldreq	r0, [fp, #-289]!	@ 0xfffffedf
  84:	13490b39 	cmpne	r9, #58368	@ 0xe400
  88:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  8c:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
  90:	18020049 	stmdane	r2, {r0, r3, r6}
  94:	0000187e 	andeq	r1, r0, lr, ror r8
  98:	0300160a 	tsteq	r0, #10485760	@ 0xa00000
  9c:	3b0b3a0e 	blcc	2ce8dc <setstate_r+0x2ce65c>
  a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a4:	0b000013 	bleq	f8 <.debug_abbrev+0xf8>
  a8:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  ac:	0b3a0b0b 	bleq	e82ce0 <setstate_r+0xe82a60>
  b0:	21390b3b 	teqcs	r9, fp, lsr fp
  b4:	00130108 	andseq	r0, r3, r8, lsl #2
  b8:	00340c00 	eorseq	r0, r4, r0, lsl #24
  bc:	213a0e03 	teqcs	sl, r3, lsl #28
  c0:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  c4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  c8:	0d000018 	stceq	0, cr0, [r0, #-96]	@ 0xffffffa0
  cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  d0:	213a0e03 	teqcs	sl, r3, lsl #28
  d4:	39053b01 	stmdbcc	r5, {r0, r8, r9, fp, ip, sp}
  d8:	19270521 	stmdbne	r7!, {r0, r5, r8, sl}
  dc:	01111349 	tsteq	r1, r9, asr #6
  e0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  e4:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  e8:	0b0e0000 	bleq	3800f0 <setstate_r+0x37fe70>
  ec:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
  f0:	0f000006 	svceq	0x00000006
  f4:	017d0148 	cmneq	sp, r8, asr #2
  f8:	0000137f 	andeq	r1, r0, pc, ror r3
  fc:	3f012e10 	svccc	0x00012e10
 100:	3a0e0319 	bcc	380d6c <setstate_r+0x380aec>
 104:	0b3b0121 	bleq	ec0590 <setstate_r+0xec0310>
 108:	27052139 	smladxcs	r5, r9, r1, r2
 10c:	11134919 	tstne	r3, r9, lsl r9
 110:	40061201 	andmi	r1, r6, r1, lsl #4
 114:	01197a18 	tsteq	r9, r8, lsl sl
 118:	11000013 	tstne	r0, r3, lsl r0
 11c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 120:	3b01213a 	blcc	48610 <setstate_r+0x48390>
 124:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 128:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 12c:	00001742 	andeq	r1, r0, r2, asr #14
 130:	03000512 	tsteq	r0, #75497472	@ 0x4800000
 134:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
 138:	0b390b3b 	bleq	e42e2c <setstate_r+0xe42bac>
 13c:	17021349 	strne	r1, [r2, -r9, asr #6]
 140:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
 144:	000a1300 	andeq	r1, sl, r0, lsl #6
 148:	213a0e03 	teqcs	sl, r3, lsl #28
 14c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
 150:	01110121 	tsteq	r1, r1, lsr #2
 154:	11140000 	tstne	r4, r0
 158:	130e2501 	tstne	lr, #4194304	@ 0x400000
 15c:	1b0e030b 	blne	380d90 <setstate_r+0x380b10>
 160:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
 164:	00171006 	andseq	r1, r7, r6
 168:	00241500 	eoreq	r1, r4, r0, lsl #10
 16c:	0b3e0b0b 	bleq	f82da0 <setstate_r+0xf82b20>
 170:	00000803 	andeq	r0, r0, r3, lsl #16
 174:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
 178:	17000013 	smladne	r0, r3, r0, r0
 17c:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
 180:	00001301 	andeq	r1, r0, r1, lsl #6
 184:	49002118 	stmdbmi	r0, {r3, r4, r8, sp}
 188:	000b2f13 	andeq	r2, fp, r3, lsl pc
 18c:	000a1900 	andeq	r1, sl, r0, lsl #18
 190:	0b3a0e03 	bleq	e839a4 <setstate_r+0xe83724>
 194:	0b39053b 	bleq	e41688 <setstate_r+0xe41408>
 198:	481a0000 	ldmdami	sl, {}	@ <UNPREDICTABLE>
 19c:	7f017d00 	svcvc	0x00017d00
 1a0:	1b000013 	blne	1f4 <initstate_r+0x50>
 1a4:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
 1a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	@ 0xfffff4c6
 1ac:	01110b39 	tsteq	r1, r9, lsr fp
 1b0:	0a1c0000 	beq	7001b8 <setstate_r+0x6fff38>
 1b4:	3a0e0300 	bcc	380dbc <setstate_r+0x380b3c>
 1b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1bc:	1d00000b 	stcne	0, cr0, [r0, #-44]	@ 0xffffffd4
 1c0:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 1c4:	00001301 	andeq	r1, r0, r1, lsl #6
 1c8:	11010b1e 	tstne	r1, lr, lsl fp
 1cc:	01061201 	tsteq	r6, r1, lsl #4
 1d0:	1f000013 	svcne	0x00000013
 1d4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 1d8:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 1dc:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 1e0:	030e6e19 	tsteq	lr, #400	@ 0x190
 1e4:	0000000e 	andeq	r0, r0, lr

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000409 	andeq	r0, r0, r9, lsl #8
   4:	00040005 	andeq	r0, r4, r5
	...
  18:	80040000 	andhi	r0, r4, r0
  1c:	01068805 	tsteq	r6, r5, lsl #16
  20:	06880450 	pkhtbeq	r0, r8, r0, asr #8
  24:	750306b4 	strvc	r0, [r3, #-1716]	@ 0xfffff94c
  28:	b4049f7c 	strlt	r9, [r4], #-3964	@ 0xfffff084
  2c:	0606c006 	streq	ip, [r6], -r6
  30:	34060874 	strcc	r0, [r6], #-2164	@ 0xfffff78c
  34:	c0049f1c 	andgt	r9, r4, ip, lsl pc
  38:	0106e006 	tsteq	r6, r6
  3c:	06e00450 	usateq	r0, #0, r0, asr #8
  40:	a30a06e4 	tstge	sl, #228, 12	@ 0xe400000
  44:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  48:	00a82da8 	adceq	r2, r8, r8, lsr #27
  4c:	06e4049f 	usateq	r0, #4, pc, lsl #9	@ <UNPREDICTABLE>
  50:	500106e8 	andpl	r0, r1, r8, ror #13
  54:	f406e804 	vst2.8	{d14-d15}, [r6], r4
  58:	7c750306 	ldclvc	3, cr0, [r5], #-24	@ 0xffffffe8
  5c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  60:	00000000 	andeq	r0, r0, r0
  64:	80040000 	andhi	r0, r4, r0
  68:	0105a005 	tsteq	r5, r5
  6c:	05a00451 	streq	r0, [r0, #1105]!	@ 0x451
  70:	540106dc 	strpl	r0, [r1], #-1756	@ 0xfffff924
  74:	e406dc04 	str	sp, [r6], #-3076	@ 0xfffff3fc
  78:	04510106 	ldrbeq	r0, [r1], #-262	@ 0xfffffefa
  7c:	06f406e4 	ldrbteq	r0, [r4], r4, ror #13
  80:	02005401 	andeq	r5, r0, #16777216	@ 0x1000000
	...
  90:	05800400 	streq	r0, [r0, #1024]	@ 0x400
  94:	70030594 	mulvc	r3, r4, r5
  98:	94049f04 	strls	r9, [r4], #-3844	@ 0xfffff0fc
  9c:	0106b405 	tsteq	r6, r5, lsl #8
  a0:	06b40455 	ssateq	r0, #21, r5, asr #8
  a4:	740206c0 	strvc	r0, [r2], #-1728	@ 0xfffff940
  a8:	06c00408 	strbeq	r0, [r0], r8, lsl #8
  ac:	550106dc 	strpl	r0, [r1, #-1756]	@ 0xfffff924
  b0:	e006dc04 	and	sp, r6, r4, lsl #24
  b4:	04700306 	ldrbteq	r0, [r0], #-774	@ 0xfffffcfa
  b8:	06e0049f 	usateq	r0, #0, pc, lsl #9	@ <UNPREDICTABLE>
  bc:	a30c06e4 	tstge	ip, #228, 12	@ 0xe400000
  c0:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  c4:	00a82da8 	adceq	r2, r8, r8, lsr #27
  c8:	049f0423 	ldreq	r0, [pc], #1059	@ d0 <.debug_loclists+0xd0>
  cc:	06f406e4 	ldrbteq	r0, [r4], r4, ror #13
  d0:	00005501 	andeq	r5, r0, r1, lsl #10
  d4:	00000000 	andeq	r0, r0, r0
  d8:	05cc0400 	strbeq	r0, [ip, #1024]	@ 0x400
  dc:	53010680 	tstpl	r1, #128, 12	@ 0x8000000
  e0:	a3068004 	tstge	r6, #4
  e4:	0c740206 	ldcleq	2, cr0, [r4], #-24	@ 0xffffffe8
  e8:	f406e404 	vst3.8	{d14-d16}, [r6], r4
  ec:	00530106 	subseq	r0, r3, r6, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	b4059c04 	strlt	r9, [r5], #-3076	@ 0xfffff3fc
  f8:	04520105 	ldrbeq	r0, [r2], #-261	@ 0xfffffefb
  fc:	06dc06c0 	ldrbeq	r0, [ip], r0, asr #13
 100:	00005201 	andeq	r5, r0, r1, lsl #4
 104:	04000000 	streq	r0, [r0], #-0
 108:	05b805a0 	ldreq	r0, [r8, #1440]!	@ 0x5a0
 10c:	c0045101 	andgt	r5, r4, r1, lsl #2
 110:	0106dc06 	tsteq	r6, r6, lsl #24
 114:	00000051 	andeq	r0, r0, r1, asr r0
 118:	c005e404 	andgt	lr, r5, r4, lsl #8
 11c:	00560106 	subseq	r0, r6, r6, lsl #2
 120:	ec040000 	stc	0, cr0, [r4], {-0}
 124:	0106a305 	tsteq	r6, r5, lsl #6
 128:	00000052 	andeq	r0, r0, r2, asr r0
 12c:	a3069004 	tstge	r6, #4
 130:	00530106 	subseq	r0, r3, r6, lsl #2
 134:	00000000 	andeq	r0, r0, r0
 138:	a4040000 	strge	r0, [r4], #-0
 13c:	0103ff03 	tstpeq	r3, r3, lsl #30	@ p-variant is OBSOLETE
 140:	03ff0450 	mvnseq	r0, #80, 8	@ 0x50000000
 144:	a30a04b4 	tstge	sl, #180, 8	@ 0xb4000000
 148:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 14c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 150:	04b4049f 	ldrteq	r0, [r4], #1183	@ 0x49f
 154:	50010580 	andpl	r0, r1, r0, lsl #11
	...
 160:	03a40400 			@ <UNDEFINED> instruction: 0x03a40400
 164:	510103fc 	strdpl	r0, [r1, -ip]
 168:	ac03fc04 	stcge	12, cr15, [r3], {4}
 16c:	04560104 	ldrbeq	r0, [r6], #-260	@ 0xfffffefc
 170:	04b404ac 	ldrteq	r0, [r4], #1196	@ 0x4ac
 174:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 178:	2da82601 	stccs	6, cr2, [r8, #4]!
 17c:	049f00a8 	ldreq	r0, [pc], #168	@ 184 <.debug_loclists+0x184>
 180:	058004b4 	streq	r0, [r0, #1204]	@ 0x4b4
 184:	00005101 	andeq	r5, r0, r1, lsl #2
 188:	00000000 	andeq	r0, r0, r0
 18c:	03a40400 			@ <UNDEFINED> instruction: 0x03a40400
 190:	520103cc 	andpl	r0, r1, #204, 6	@ 0x30000003
 194:	b403cc04 	strlt	ip, [r3], #-3076	@ 0xfffff3fc
 198:	03a30a04 			@ <UNDEFINED> instruction: 0x03a30a04
 19c:	a82602a5 	stmdage	r6!, {r0, r2, r5, r7, r9}
 1a0:	9f00a82d 	svcls	0x0000a82d
 1a4:	8004b404 	andhi	fp, r4, r4, lsl #8
 1a8:	00520105 	subseq	r0, r2, r5, lsl #2
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	a4040000 	strge	r0, [r4], #-0
 1b4:	0103d003 	tsteq	r3, r3
 1b8:	03d00453 	bicseq	r0, r0, #1392508928	@ 0x53000000
 1bc:	540104b4 	strpl	r0, [r1], #-1204	@ 0xfffffb4c
 1c0:	8004b404 	andhi	fp, r4, r4, lsl #8
 1c4:	00530105 	subseq	r0, r3, r5, lsl #2
 1c8:	c8040000 	stmdagt	r4, {}	@ <UNPREDICTABLE>
 1cc:	0104ac03 	tsteq	r4, r3, lsl #24
 1d0:	00000055 	andeq	r0, r0, r5, asr r0
 1d4:	d8040000 	stmdale	r4, {}	@ <UNPREDICTABLE>
 1d8:	0103f003 	tstpeq	r3, r3	@ p-variant is OBSOLETE
 1dc:	03f00453 	mvnseq	r0, #1392508928	@ 0x53000000
 1e0:	750a04ac 	strvc	r0, [sl, #-1196]	@ 0xfffffb54
 1e4:	03243204 			@ <UNDEFINED> instruction: 0x03243204
 1e8:	00000004 	andeq	r0, r0, r4
 1ec:	00000022 	andeq	r0, r0, r2, lsr #32
 1f0:	dc040000 	stcle	0, cr0, [r4], {-0}
 1f4:	0103ff03 	tstpeq	r3, r3, lsl #30	@ p-variant is OBSOLETE
 1f8:	03ff0452 	mvnseq	r0, #1375731712	@ 0x52000000
 1fc:	750a04ac 	strvc	r0, [sl, #-1196]	@ 0xfffffb54
 200:	03243200 			@ <UNDEFINED> instruction: 0x03243200
 204:	00000000 	andeq	r0, r0, r0
 208:	00000022 	andeq	r0, r0, r2, lsr #32
 20c:	ac03ec04 	stcge	12, cr14, [r3], {4}
 210:	00570104 	subseq	r0, r7, r4, lsl #2
	...
 21c:	ac040000 	stcge	0, cr0, [r4], {-0}
 220:	0101c401 	tsteq	r1, r1, lsl #8
 224:	01c40450 	biceq	r0, r4, r0, asr r4
 228:	530101f8 	tstpl	r1, #248, 2	@ 0x3e
 22c:	8c038804 	stchi	8, cr8, [r3], {4}
 230:	04500103 	ldrbeq	r0, [r0], #-259	@ 0xfffffefd
 234:	0390038c 	orrseq	r0, r0, #140, 6	@ 0x30000002
 238:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 23c:	2da82600 	stccs	6, cr2, [r8]
 240:	049f00a8 	ldreq	r0, [pc], #168	@ 248 <.debug_loclists+0x248>
 244:	03a40390 			@ <UNDEFINED> instruction: 0x03a40390
 248:	00005301 	andeq	r5, r0, r1, lsl #6
 24c:	00000000 	andeq	r0, r0, r0
 250:	01ac0400 			@ <UNDEFINED> instruction: 0x01ac0400
 254:	510101ec 	smlattpl	r1, ip, r1, r0
 258:	8801ec04 	stmdahi	r1, {r2, sl, fp, sp, lr, pc}
 25c:	04540103 	ldrbeq	r0, [r4], #-259	@ 0xfffffefd
 260:	03a40388 			@ <UNDEFINED> instruction: 0x03a40388
 264:	00005101 	andeq	r5, r0, r1, lsl #2
 268:	00000000 	andeq	r0, r0, r0
 26c:	01c40400 	biceq	r0, r4, r0, lsl #8
 270:	500101f4 	strdpl	r0, [r1], -r4
 274:	94039004 	strls	r9, [r3], #-4
 278:	04500103 	ldrbeq	r0, [r0], #-259	@ 0xfffffefd
 27c:	03a40394 			@ <UNDEFINED> instruction: 0x03a40394
 280:	000c7102 	andeq	r7, ip, r2, lsl #2
 284:	00000000 	andeq	r0, r0, r0
 288:	e401d004 	str	sp, [r1], #-4
 28c:	04550102 	ldrbeq	r0, [r5], #-258	@ 0xfffffefe
 290:	02e802e4 	rsceq	r0, r8, #228, 4	@ 0x4000000e
 294:	00047402 	andeq	r7, r4, r2, lsl #8
 298:	00000001 	andeq	r0, r0, r1
 29c:	f801ec04 			@ <UNDEFINED> instruction: 0xf801ec04
 2a0:	9f310201 	svcls	0x00310201
 2a4:	e801f804 	stmda	r1, {r2, fp, ip, sp, lr, pc}
 2a8:	00500102 	subseq	r0, r0, r2, lsl #2
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	f8040000 			@ <UNDEFINED> instruction: 0xf8040000
 2b4:	0102b001 	tsteq	r2, r1
 2b8:	02c00452 	sbceq	r0, r0, #1375731712	@ 0x52000000
 2bc:	720902c4 	andvc	r0, r9, #196, 4	@ 0x4000000c
 2c0:	1e007c00 	cdpne	12, 0, cr7, cr0, cr0, {0}
 2c4:	9f220073 	svcls	0x00220073
 2c8:	e802c404 	stmda	r2, {r2, sl, lr, pc}
 2cc:	00520102 	subseq	r0, r2, r2, lsl #2
 2d0:	01000001 	tsteq	r0, r1
 2d4:	00000001 	andeq	r0, r0, r1
 2d8:	f801e804 			@ <UNDEFINED> instruction: 0xf801e804
 2dc:	04550101 	ldrbeq	r0, [r5], #-257	@ 0xfffffeff
 2e0:	01fc01f8 	ldrsheq	r0, [ip, #24]!
 2e4:	fc045e01 	stc2	14, cr5, [r4], {1}
 2e8:	03028001 	tsteq	r2, #1
 2ec:	049f047e 	ldreq	r0, [pc], #1150	@ 2f4 <.debug_loclists+0x2f4>
 2f0:	02e80280 	rsceq	r0, r8, #128, 4
 2f4:	00005e01 	andeq	r5, r0, r1, lsl #28
 2f8:	02020000 	andeq	r0, r2, #0
 2fc:	04000000 	streq	r0, [r0], #-0
 300:	02e001ec 	rsceq	r0, r0, #236, 2	@ 0x3b
 304:	e4045101 	str	r5, [r4], #-257	@ 0xfffffeff
 308:	0102f402 	tstpeq	r2, r2, lsl #8	@ p-variant is OBSOLETE
 30c:	02f40455 	rscseq	r0, r4, #1426063360	@ 0x55000000
 310:	750302f8 	strvc	r0, [r3, #-760]	@ 0xfffffd08
 314:	f8049f7f 			@ <UNDEFINED> instruction: 0xf8049f7f
 318:	01038002 	tsteq	r3, r2
 31c:	00000055 	andeq	r0, r0, r5, asr r0
 320:	f8040000 			@ <UNDEFINED> instruction: 0xf8040000
 324:	01028401 	tsteq	r2, r1, lsl #8
 328:	02a0045c 	adceq	r0, r0, #92, 8	@ 0x5c000000
 32c:	5c0102cc 	stcpl	2, cr0, [r1], {204}	@ 0xcc
 330:	04000000 	streq	r0, [r0], #-0
 334:	02b802ac 	adcseq	r0, r8, #172, 4	@ 0xc000000a
 338:	00005301 	andeq	r5, r0, r1, lsl #6
	...
 344:	04000000 	streq	r0, [r0], #-0
 348:	50012000 	andpl	r2, r1, r0
 34c:	012c2004 			@ <UNDEFINED> instruction: 0x012c2004
 350:	4c2c0453 	stcmi	4, cr0, [ip], #-332	@ 0xfffffeb4
 354:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 358:	2da82600 	stccs	6, cr2, [r8]
 35c:	049f00a8 	ldreq	r0, [pc], #168	@ 364 <.debug_loclists+0x364>
 360:	0101a04c 	tsteq	r1, ip, asr #32
 364:	01a00453 	asreq	r0, r3, r4
 368:	500101a4 	andpl	r0, r1, r4, lsr #3
 36c:	ac01a404 	stcge	4, cr10, [r1], {4}
 370:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
 374:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 378:	9f00a82d 	svcls	0x0000a82d
 37c:	00000000 	andeq	r0, r0, r0
 380:	04000000 	streq	r0, [r0], #-0
 384:	51015c00 	tstpl	r1, r0, lsl #24
 388:	01a05c04 	lsleq	r5, r4, #24
 38c:	a0045c01 	andge	r5, r4, r1, lsl #24
 390:	0101ac01 	tsteq	r1, r1, lsl #24
 394:	00000051 	andeq	r0, r0, r1, asr r0
 398:	01a01c04 	lsleq	r1, r4, #24
 39c:	01005e01 	tsteq	r0, r1, lsl #28
 3a0:	04000000 	streq	r0, [r0], #-0
 3a4:	7e024028 	cdpvc	0, 0, cr4, cr2, cr8, {1}
 3a8:	4c400400 	mcrrmi	4, 0, r0, r0, cr0
 3ac:	00005301 	andeq	r5, r0, r1, lsl #6
 3b0:	01010000 	mrseq	r0, (UNDEF: 1)
 3b4:	00000101 	andeq	r0, r0, r1, lsl #2
 3b8:	68500400 	ldmdavs	r0, {sl}^
 3bc:	68045201 	stmdavs	r4, {r0, r9, ip, lr}
 3c0:	7c720370 	ldclvc	3, cr0, [r2], #-448	@ 0xfffffe40
 3c4:	7870049f 	ldmdavc	r0!, {r0, r1, r2, r3, r4, r7, sl}^
 3c8:	78045201 	stmdavc	r4, {r0, r9, ip, lr}
 3cc:	5e010180 	cdppl	1, 0, cr0, cr1, cr0, {4}
 3d0:	a0018004 	andge	r8, r1, r4
 3d4:	00520101 	subseq	r0, r2, r1, lsl #2
 3d8:	00000000 	andeq	r0, r0, r0
 3dc:	54040000 	strpl	r0, [r4], #-0
 3e0:	5001018c 	andpl	r0, r1, ip, lsl #3
 3e4:	90018c04 	andls	r8, r1, r4, lsl #24
 3e8:	04730201 	ldrbteq	r0, [r3], #-513	@ 0xfffffdff
 3ec:	9c019004 	stcls	0, cr9, [r1], {4}
 3f0:	00500101 	subseq	r0, r0, r1, lsl #2
 3f4:	58040000 	stmdapl	r4, {}	@ <UNPREDICTABLE>
 3f8:	540101a0 	strpl	r0, [r1], #-416	@ 0xfffffe60
 3fc:	00000000 	andeq	r0, r0, r0
 400:	6c680400 	stclvs	4, cr0, [r8], #-0
 404:	6c045101 	stcvs	1, cr5, [r4], {1}
 408:	7c720270 	ldclvc	2, cr0, [r2], #-448	@ 0xfffffe40
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000374 	andeq	r0, r0, r4, ror r3
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000001d 	andeq	r0, r0, sp, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	01884c04 	orreq	r4, r8, r4, lsl #24
  10:	a0019004 	andge	r9, r1, r4
  14:	f8040001 			@ <UNDEFINED> instruction: 0xf8040001
  18:	04028001 	streq	r8, [r2], #-1
  1c:	02cc028c 	sbceq	r0, ip, #140, 4	@ 0xc0000008
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000407 	andeq	r0, r0, r7, lsl #8
   4:	00a90003 	adceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	61720000 	cmnvs	r2, r0
  80:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ fffffed0 <setstate_r+0xfffffc50>
  84:	0100632e 	tsteq	r0, lr, lsr #6
  88:	74730000 	ldrbtvc	r0, [r3], #-0
  8c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  90:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  94:	74730000 	ldrbtvc	r0, [r3], #-0
  98:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  9c:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  a0:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  a4:	61720000 	cmnvs	r2, r0
  a8:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ fffffef8 <setstate_r+0xfffffc78>
  ac:	0100682e 	tsteq	r0, lr, lsr #16
  b0:	05000000 	streq	r0, [r0, #-0]
  b4:	02050001 	andeq	r0, r5, #1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	01018c03 	tsteq	r1, r3, lsl #24
  c0:	14130505 	ldrne	r0, [r3], #-1285	@ 0xfffffafb
  c4:	01060805 	tsteq	r6, r5, lsl #16
  c8:	05630105 	strbeq	r0, [r3, #-261]!	@ 0xfffffefb
  cc:	056c0605 	strbeq	r0, [ip, #-1541]!	@ 0xfffff9fb
  d0:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
  d4:	05300605 	ldreq	r0, [r0, #-1541]!	@ 0xfffff9fb
  d8:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
  dc:	02052e08 	andeq	r2, r5, #8, 28	@ 0x80
  e0:	05134c06 	ldreq	r4, [r3, #-3078]	@ 0xfffff3fa
  e4:	0501060f 	streq	r0, [r1, #-1551]	@ 0xfffff9f1
  e8:	21052e13 	tstcs	r5, r3, lsl lr
  ec:	4a06054a 	bmi	18161c <setstate_r+0x18139c>
  f0:	2f060205 	svccs	0x00060205
  f4:	01060b05 	tsteq	r6, r5, lsl #22
  f8:	2f060205 	svccs	0x00060205
  fc:	01060a05 	tsteq	r6, r5, lsl #20
 100:	4e060205 	cdpmi	2, 0, cr0, cr6, cr5, {0}
 104:	01060b05 	tsteq	r6, r5, lsl #22
 108:	2f060205 	svccs	0x00060205
 10c:	01060b05 	tsteq	r6, r5, lsl #22
 110:	2f060205 	svccs	0x00060205
 114:	01060b05 	tsteq	r6, r5, lsl #22
 118:	2f060205 	svccs	0x00060205
 11c:	06080514 			@ <UNDEFINED> instruction: 0x06080514
 120:	2e0e0501 	cdpcs	5, 0, cr0, cr14, cr1, {0}
 124:	68060205 	stmdavs	r6, {r0, r2, r9}
 128:	01061705 	tsteq	r6, r5, lsl #14
 12c:	052e0a05 	streq	r0, [lr, #-2565]!	@ 0xfffff5fb
 130:	132f0602 			@ <UNDEFINED> instruction: 0x132f0602
 134:	01060505 	tsteq	r6, r5, lsl #10
 138:	4c060605 	stcmi	6, cr0, [r6], {5}
 13c:	060b0513 			@ <UNDEFINED> instruction: 0x060b0513
 140:	0602052d 	streq	r0, [r2], -sp, lsr #10
 144:	052e0903 	streq	r0, [lr, #-2307]!	@ 0xfffff6fd
 148:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 14c:	052f0602 	streq	r0, [pc, #-1538]!	@ fffffb52 <setstate_r+0xfffff8d2>
 150:	3001060c 	andcc	r0, r1, ip, lsl #12
 154:	05320105 	ldreq	r0, [r2, #-261]!	@ 0xfffffefb
 158:	75030606 	strvc	r0, [r3, #-1542]	@ 0xfffff9fa
 15c:	09052f2e 	stmdbeq	r5, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
 160:	08050106 	stmdaeq	r5, {r1, r2, r8}
 164:	052e2e2f 	streq	r2, [lr, #-3631]!	@ 0xfffff1d1
 168:	01051a0c 	tsteq	r5, ip, lsl #20
 16c:	063c052f 	ldrteq	r0, [ip], -pc, lsr #10
 170:	064a0a03 	strbeq	r0, [sl], -r3, lsl #20
 174:	06050501 	streq	r0, [r5], -r1, lsl #10
 178:	1313134b 	tstne	r3, #738197505	@ 0x2c000001
 17c:	05141313 	ldreq	r1, [r4, #-787]	@ 0xfffffced
 180:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 184:	05680605 	strbeq	r0, [r8, #-1541]!	@ 0xfffff9fb
 188:	0501060a 	streq	r0, [r1, #-1546]	@ 0xfffff9f6
 18c:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb8f <setstate_r+0xfffff90f>
 190:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 194:	054d0605 	strbeq	r0, [sp, #-1541]	@ 0xfffff9fb
 198:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
 19c:	05300605 	ldreq	r0, [r0, #-1541]!	@ 0xfffff9fb
 1a0:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 1a4:	05052f07 	streq	r2, [r5, #-3847]	@ 0xfffff0f9
 1a8:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
 1ac:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 1b0:	08054b06 	stmdaeq	r5, {r1, r2, r8, r9, fp, lr}
 1b4:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 1b8:	13134d06 	tstne	r3, #384	@ 0x180
 1bc:	01060805 	tsteq	r6, r5, lsl #16
 1c0:	2f060505 	svccs	0x00060505
 1c4:	0f060905 	svceq	0x00060905
 1c8:	05310c05 	ldreq	r0, [r1, #-3077]!	@ 0xfffff3fb
 1cc:	06052e05 	streq	r2, [r5], -r5, lsl #28
 1d0:	2e090306 	cdpcs	3, 0, cr0, cr9, cr6, {0}
 1d4:	01060b05 	tsteq	r6, r5, lsl #22
 1d8:	2f060205 	svccs	0x00060205
 1dc:	01060905 	tsteq	r6, r5, lsl #18
 1e0:	0019052e 	andseq	r0, r9, lr, lsr #10
 1e4:	06020402 	streq	r0, [r2], -r2, lsl #8
 1e8:	05017603 	streq	r7, [r1, #-1539]	@ 0xfffff9fd
 1ec:	04020013 	streq	r0, [r2], #-19	@ 0xffffffed
 1f0:	02052e01 	andeq	r2, r5, #1, 28
 1f4:	060b054f 	streq	r0, [fp], -pc, asr #10
 1f8:	06020501 	streq	r0, [r2], -r1, lsl #10
 1fc:	060b059f 			@ <UNDEFINED> instruction: 0x060b059f
 200:	06020501 	streq	r0, [r2], -r1, lsl #10
 204:	060f0567 	streq	r0, [pc], -r7, ror #10
 208:	054a2e01 	strbeq	r2, [sl, #-3585]	@ 0xfffff1ff
 20c:	02052e1b 	andeq	r2, r5, #432	@ 0x1b0
 210:	05052f06 	streq	r2, [r5, #-3846]	@ 0xfffff0fa
 214:	4a2e0106 	bmi	b80634 <setstate_r+0xb803b4>
 218:	1b051706 	blne	145e38 <setstate_r+0x145bb8>
 21c:	11050106 	tstne	r5, r6, lsl #2
 220:	2e0f052e 	cdpcs	5, 0, cr0, cr15, cr14, {1}
 224:	2f060505 	svccs	0x00060505
 228:	01060f05 	tsteq	r6, r5, lsl #30
 22c:	2f060505 	svccs	0x00060505
 230:	01060805 	tsteq	r6, r5, lsl #16
 234:	0605052e 	streq	r0, [r5], -lr, lsr #10
 238:	060b052f 	streq	r0, [fp], -pc, lsr #10
 23c:	06020501 	streq	r0, [r2], -r1, lsl #10
 240:	09051330 	stmdbeq	r5, {r4, r5, r8, r9, ip}
 244:	05660106 	strbeq	r0, [r6, #-262]!	@ 0xfffffefa
 248:	060f0611 			@ <UNDEFINED> instruction: 0x060f0611
 24c:	0c052e01 	stceq	14, cr2, [r5], {1}
 250:	32010535 	andcc	r0, r1, #222298112	@ 0xd400000
 254:	2e490c05 	cdpcs	12, 4, cr0, cr9, cr5, {0}
 258:	01052e2e 	tsteq	r5, lr, lsr #28
 25c:	820f0306 	andhi	r0, pc, #402653184	@ 0x18000000
 260:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 264:	13132f06 	tstne	r3, #6, 30
 268:	08051413 	stmdaeq	r5, {r0, r1, r4, sl, ip}
 26c:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 270:	08056906 	stmdaeq	r5, {r1, r2, r8, fp, sp, lr}
 274:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 278:	1e054b06 	vmlane.f64	d4, d5, d6
 27c:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 280:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
 284:	0c030605 	stceq	6, cr0, [r3], {5}
 288:	060c052e 	streq	r0, [ip], -lr, lsr #10
 28c:	052e2e01 	streq	r2, [lr, #-3585]!	@ 0xfffff1ff
 290:	054b0605 	strbeq	r0, [fp, #-1541]	@ 0xfffff9fb
 294:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
 298:	05300605 	ldreq	r0, [r0, #-1541]!	@ 0xfffff9fb
 29c:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 2a0:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffca3 <setstate_r+0xfffffa23>
 2a4:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
 2a8:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffcab <setstate_r+0xfffffa2b>
 2ac:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
 2b0:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffcb3 <setstate_r+0xfffffa33>
 2b4:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
 2b8:	05300605 	ldreq	r0, [r0, #-1541]!	@ 0xfffff9fb
 2bc:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 2c0:	05052e12 	streq	r2, [r5, #-3602]	@ 0xfffff1ee
 2c4:	10053006 	andne	r3, r5, r6
 2c8:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 2cc:	2e063006 	cdpcs	0, 0, cr3, cr6, cr6, {0}
 2d0:	0f053006 	svceq	0x00053006
 2d4:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 2d8:	08054b06 	stmdaeq	r5, {r1, r2, r8, r9, fp, lr}
 2dc:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 2e0:	12054b06 	andne	r4, r5, #6144	@ 0x1800
 2e4:	19050106 	stmdbne	r5, {r1, r2, r8}
 2e8:	2e22052e 	cdpcs	5, 2, cr0, cr2, cr14, {1}
 2ec:	054a2e05 	strbeq	r2, [sl, #-3589]	@ 0xfffff1fb
 2f0:	05302e0c 	ldreq	r2, [r0, #-3596]!	@ 0xfffff1f4
 2f4:	0a053201 	beq	14cb00 <setstate_r+0x14c880>
 2f8:	4a5f0306 	bmi	17c0f18 <setstate_r+0x17c0c98>
 2fc:	01060d05 	tsteq	r6, r5, lsl #26
 300:	4c060205 	stcmi	2, cr0, [r6], {5}
 304:	01060505 	tsteq	r6, r5, lsl #10
 308:	054e0705 	strbeq	r0, [lr, #-1797]	@ 0xfffff8fb
 30c:	054d0602 	strbeq	r0, [sp, #-1538]	@ 0xfffff9fe
 310:	0001061e 	andeq	r0, r1, lr, lsl r6
 314:	4a010402 	bmi	41324 <setstate_r+0x410a4>
 318:	02040200 	andeq	r0, r4, #0, 4
 31c:	004a7603 	subeq	r7, sl, r3, lsl #12
 320:	03020402 	tsteq	r2, #33554432	@ 0x2000000
 324:	0c054a0a 			@ <UNDEFINED> instruction: 0x0c054a0a
 328:	4a4a1703 	bmi	1285f3c <setstate_r+0x1285cbc>
 32c:	03060105 	tsteq	r6, #1073741825	@ 0x40000001
 330:	0505660c 	streq	r6, [r5, #-1548]	@ 0xfffff9f4
 334:	13131313 	tstne	r3, #1275068416	@ 0x4c000000
 338:	05141313 	ldreq	r1, [r4, #-787]	@ 0xfffffced
 33c:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 340:	66780301 	ldrbtvs	r0, [r8], -r1, lsl #6
 344:	0605054a 	streq	r0, [r5], -sl, asr #10
 348:	052e0b03 	streq	r0, [lr, #-2819]!	@ 0xfffff4fd
 34c:	0501060e 	streq	r0, [r1, #-1550]	@ 0xfffff9f2
 350:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffd53 <setstate_r+0xfffffad3>
 354:	0501060f 	streq	r0, [r1, #-1551]	@ 0xfffff9f1
 358:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffd5b <setstate_r+0xfffffadb>
 35c:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 360:	054b0602 	strbeq	r0, [fp, #-1538]	@ 0xfffff9fe
 364:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
 368:	054e0605 	strbeq	r0, [lr, #-1541]	@ 0xfffff9fb
 36c:	05010615 	streq	r0, [r1, #-1557]	@ 0xfffff9eb
 370:	052e2e0a 	streq	r2, [lr, #-3594]!	@ 0xfffff1f6
 374:	059f0605 	ldreq	r0, [pc, #1541]	@ 981 <setstate_r+0x701>
 378:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 37c:	054d0605 	strbeq	r0, [sp, #-1541]	@ 0xfffff9fb
 380:	0501061c 	streq	r0, [r1, #-1564]	@ 0xfffff9e4
 384:	05058213 	streq	r8, [r5, #-531]	@ 0xfffffded
 388:	20052f06 	andcs	r2, r5, r6, lsl #30
 38c:	13050106 	tstne	r5, #-2147483647	@ 0x80000001
 390:	0605052e 	streq	r0, [r5], -lr, lsr #10
 394:	0614052f 	ldreq	r0, [r4], -pc, lsr #10
 398:	06050501 	streq	r0, [r5], -r1, lsl #10
 39c:	06080530 			@ <UNDEFINED> instruction: 0x06080530
 3a0:	06020501 	streq	r0, [r2], -r1, lsl #10
 3a4:	0616054c 	ldreq	r0, [r6], -ip, asr #10
 3a8:	2e060501 	cdpcs	5, 0, cr0, cr6, cr1, {0}
 3ac:	0602054a 	streq	r0, [r2], -sl, asr #10
 3b0:	060e054b 	streq	r0, [lr], -fp, asr #10
 3b4:	2e0c0501 	cdpcs	5, 0, cr0, cr12, cr1, {0}
 3b8:	2f060205 	svccs	0x00060205
 3bc:	01062d05 	tsteq	r6, r5, lsl #26
 3c0:	05660e05 	strbeq	r0, [r6, #-3589]!	@ 0xfffff1fb
 3c4:	052e2e0c 	streq	r2, [lr, #-3596]!	@ 0xfffff1f4
 3c8:	05140605 	ldreq	r0, [r4, #-1541]	@ 0xfffff9fb
 3cc:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
 3d0:	05300605 	ldreq	r0, [r0, #-1541]!	@ 0xfffff9fb
 3d4:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 3d8:	05052e12 	streq	r2, [r5, #-3602]	@ 0xfffff1ee
 3dc:	0c053006 	stceq	0, cr3, [r5], {6}
 3e0:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 3e4:	4a6c0306 	bmi	1b01004 <setstate_r+0x1b00d84>
 3e8:	01062305 	tsteq	r6, r5, lsl #6
 3ec:	052e2a05 	streq	r2, [lr, #-2565]!	@ 0xfffff5fb
 3f0:	38052e1d 	stmdacc	r5, {r0, r2, r3, r4, r9, sl, fp, sp}
 3f4:	2e10054a 	cdpcs	5, 1, cr0, cr0, cr10, {2}
 3f8:	17030c05 	strne	r0, [r3, -r5, lsl #24]
 3fc:	2f01054a 	svccs	0x0001054a
 400:	052d0c05 	streq	r0, [sp, #-3077]!	@ 0xfffff3fb
 404:	06022f01 	streq	r2, [r2], -r1, lsl #30
 408:	Address 0x408 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	64726f77 	ldrbtvs	r6, [r2], #-3959	@ 0xfffff089
   4:	74706600 	ldrbtvc	r6, [r0], #-1536	@ 0xfffffa00
   8:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
   c:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 14 <.debug_str+0x14>
  10:	77656e00 	strbvc	r6, [r5, -r0, lsl #28]!
  14:	6174735f 	cmnvs	r4, pc, asr r3
  18:	73006574 	tstvc	r0, #116, 10	@ 0x1d000000
  1c:	65746174 	ldrbvs	r6, [r4, #-372]!	@ 0xfffffe8c
  20:	61657200 	cmnvs	r5, r0, lsl #4
  24:	65730072 	ldrbvs	r0, [r3, #-114]!	@ 0xffffff8e
  28:	61726170 	cmnvs	r2, r0, ror r1
  2c:	6e6f6974 			@ <UNDEFINED> instruction: 0x6e6f6974
  30:	615f5f00 	cmpvs	pc, r0, lsl #30
  34:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  38:	6964695f 	stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  3c:	646f6d76 	strbtvs	r6, [pc], #-3446	@ 44 <.debug_str+0x44>
  40:	6e617200 	cdpvs	2, 6, cr7, cr1, cr0, {0}
  44:	5f6d6f64 	svcpl	0x006d6f64
  48:	72610072 	rsbvc	r0, r1, #114	@ 0x72
  4c:	74735f67 	ldrbtvc	r5, [r3], #-3943	@ 0xfffff099
  50:	00657461 	rsbeq	r7, r5, r1, ror #8
  54:	5f646c6f 	svcpl	0x00646c6f
  58:	65707974 	ldrbvs	r7, [r0, #-2420]!	@ 0xfffff68c
  5c:	646e6500 	strbtvs	r6, [lr], #-1280	@ 0xfffffb00
  60:	7274705f 	rsbsvc	r7, r4, #95	@ 0x5f
  64:	736e7500 	cmnvc	lr, #0, 10
  68:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  6c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  70:	6f007261 	svcvs	0x00007261
  74:	735f646c 	cmpvc	pc, #108, 8	@ 0x6c000000
  78:	65746174 	ldrbvs	r6, [r4, #-372]!	@ 0xfffffe8c
  7c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  80:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  84:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  88:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  8c:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  90:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  94:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  9c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a0:	72730074 	rsbsvc	r0, r3, #116	@ 0x74
  a4:	6f646e61 	svcvs	0x00646e61
  a8:	00725f6d 	rsbseq	r5, r2, sp, ror #30
  ac:	72676564 	rsbvc	r6, r7, #100, 10	@ 0x19000000
  b0:	00736565 	rsbseq	r6, r3, r5, ror #10
  b4:	72747072 	rsbsvc	r7, r4, #114	@ 0x72
  b8:	73552f00 	cmpvc	r5, #0, 30
  bc:	2f737265 	svccs	0x00737265
  c0:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  c4:	2f766168 	svccs	0x00766168
  c8:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  cc:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  d0:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  d4:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  d8:	6f72705f 	svcvs	0x0072705f
  dc:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  e0:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  e4:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  e8:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  ec:	73006970 	tstvc	r0, #112, 18	@ 0x1c0000
  f0:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  f4:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  f8:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
  fc:	61747374 	cmnvs	r4, r4, ror r3
 100:	725f6574 	subsvc	r6, pc, #116, 10	@ 0x1d000000
 104:	73657200 	cmnvc	r5, #0, 4
 108:	00746c75 	rsbseq	r6, r4, r5, ror ip
 10c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 110:	722f6362 	eorvc	r6, pc, #-2013265919	@ 0x88000001
 114:	6f646e61 	svcvs	0x00646e61
 118:	00632e6d 	rsbeq	r2, r3, sp, ror #28
 11c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 120:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 124:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 128:	6e617200 	cdpvs	2, 6, cr7, cr1, cr0, {0}
 12c:	65645f64 	strbvs	r5, [r4, #-3940]!	@ 0xfffff09c
 130:	6f6c0067 	svcvs	0x006c0067
 134:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 138:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 144:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 148:	6e617200 	cdpvs	2, 6, cr7, cr1, cr0, {0}
 14c:	5f6d6f64 	svcpl	0x006d6f64
 150:	61746164 	cmnvs	r4, r4, ror #2
 154:	73696400 	cmnvc	r9, #0, 8
 158:	64726163 	ldrbtvs	r6, [r2], #-355	@ 0xfffffe9d
 15c:	746e6900 	strbtvc	r6, [lr], #-2304	@ 0xfffff700
 160:	745f3233 	ldrbvc	r3, [pc], #-563	@ 168 <.debug_str+0x168>
 164:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 168:	6f6c2067 	svcvs	0x006c2067
 16c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 170:	6300746e 	tstvs	r0, #1845493760	@ 0x6e000000
 174:	00726168 	rsbseq	r6, r2, r8, ror #2
 178:	73746573 	cmnvc	r4, #482344960	@ 0x1cc00000
 17c:	65746174 	ldrbvs	r6, [r4, #-372]!	@ 0xfffffe8c
 180:	7300725f 	tstvc	r0, #-268435451	@ 0xf0000005
 184:	00737065 	rsbseq	r7, r3, r5, rrx
 188:	646e6172 	strbtvs	r6, [lr], #-370	@ 0xfffffe8e
 18c:	705f6d6f 	subsvc	r6, pc, pc, ror #26
 190:	5f796c6f 	svcpl	0x00796c6f
 194:	6f666e69 	svcvs	0x00666e69
 198:	70797400 	rsbsvc	r7, r9, r0, lsl #8
 19c:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
 1a0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1a4:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
 1a8:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
 1ac:	32303220 	eorscc	r3, r0, #32, 4
 1b0:	31313134 	teqcc	r1, r4, lsr r1
 1b4:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
 1b8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 1bc:	316d7261 	cmncc	sp, r1, ror #4
 1c0:	6a363731 	bvs	d8de8c <setstate_r+0xd8dc0c>
 1c4:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1c8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 1cc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 1d0:	316d7261 	cmncc	sp, r1, ror #4
 1d4:	6a363731 	bvs	d8dea0 <setstate_r+0xd8dc20>
 1d8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1dc:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 1e0:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 1e4:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 1e8:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 1ec:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 1f0:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 1f4:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 1f8:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1fc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 200:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 204:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 208:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 20c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 210:	206d7261 	rsbcs	r7, sp, r1, ror #4
 214:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 218:	613d6863 	teqvs	sp, r3, ror #16
 21c:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 220:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 224:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 228:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 22c:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 230:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 234:	20393975 	eorscs	r3, r9, r5, ror r9
 238:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 23c:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 240:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 244:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 248:	00646565 	rsbeq	r6, r4, r5, ror #10
 24c:	646e6172 	strbtvs	r6, [lr], #-370	@ 0xfffffe8e
 250:	7065735f 	rsbvc	r7, r5, pc, asr r3
 254:	6e617200 	cdpvs	2, 6, cr7, cr1, cr0, {0}
 258:	79745f64 	ldmdbvc	r4!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 25c:	6c006570 	stcvs	5, cr6, [r0], {112}	@ 0x70
 260:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 264:	00746e69 	rsbseq	r6, r4, r9, ror #28
 268:	72676564 	rsbvc	r6, r7, #100, 10	@ 0x19000000
 26c:	73006565 	tstvc	r0, #423624704	@ 0x19400000
 270:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 274:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 278:	66007261 	strvs	r7, [r0], -r1, ror #4
 27c:	006c6961 	rsbeq	r6, ip, r1, ror #18
 280:	656e6f64 	strbvs	r6, [lr, #-3940]!	@ 0xfffff09c
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000000ac 	andeq	r0, r0, ip, lsr #1
  20:	840c0e48 	strhi	r0, [ip], #-3656	@ 0xfffff1b8
  24:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  28:	0e480201 	cdpeq	2, 4, cr0, cr8, cr1, {0}
  2c:	cec5c400 	cdpgt	4, 12, cr12, cr5, cr0, {0}
  30:	00000020 	andeq	r0, r0, r0, lsr #32
  34:	00000000 	andeq	r0, r0, r0
  38:	000000ac 	andeq	r0, r0, ip, lsr #1
  3c:	000000f8 	strdeq	r0, [r0], -r8
  40:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  44:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  48:	180e4201 	stmdane	lr, {r0, r9, lr}
  4c:	0e0a6802 	cdpeq	8, 0, cr6, cr10, cr2, {0}
  50:	000b420c 	andeq	r4, fp, ip, lsl #4
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	000001a4 	andeq	r0, r0, r4, lsr #3
  60:	000000dc 	ldrdeq	r0, [r0], -ip
  64:	84180e42 	ldrhi	r0, [r8], #-3650	@ 0xfffff1be
  68:	86058506 	strhi	r8, [r5], -r6, lsl #10
  6c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	0000002c 	andeq	r0, r0, ip, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000280 	andeq	r0, r0, r0, lsl #5
  80:	000000f4 	strdeq	r0, [r0], -r4
  84:	84100e48 	ldrhi	r0, [r0], #-3656	@ 0xfffff1b8
  88:	86038504 	strhi	r8, [r3], -r4, lsl #10
  8c:	02018e02 	andeq	r8, r1, #2, 28
  90:	c4000e66 	strgt	r0, [r0], #-3686	@ 0xfffff19a
  94:	44cec6c5 	strbmi	ip, [lr], #1733	@ 0x6c5
  98:	0484100e 	streq	r1, [r4], #14
  9c:	02860385 	addeq	r0, r6, #335544322	@ 0x14000002
  a0:	0000018e 	andeq	r0, r0, lr, lsl #3

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <setstate_r+0x12cd5ac>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <setstate_r+0x461b0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


safe-strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <safe_strcpy>:
   0:	e3520000 	cmp	r2, #0
   4:	012fff1e 	bxeq	lr
   8:	e3a03000 	mov	r3, #0
   c:	e242c001 	sub	ip, r2, #1
  10:	e15c0003 	cmp	ip, r3
  14:	9a000005 	bls	30 <safe_strcpy+0x30>
  18:	e7d1c003 	ldrb	ip, [r1, r3]
  1c:	e7c0c003 	strb	ip, [r0, r3]
  20:	e35c0000 	cmp	ip, #0
  24:	012fff1e 	bxeq	lr
  28:	e2833001 	add	r3, r3, #1
  2c:	eafffff6 	b	c <safe_strcpy+0xc>
  30:	e3a03000 	mov	r3, #0
  34:	e7c0300c 	strb	r3, [r0, ip]
  38:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000a004 	andeq	sl, r0, r4
  10:	001b0c00 	andseq	r0, fp, r0, lsl #24
  14:	01530000 	cmpeq	r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	88060101 	stmdahi	r6, {r0, r8}
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	01490502 	cmpeq	r9, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00006c05 	andeq	r6, r0, r5, lsl #24
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	59080101 	stmdbpl	r8, {r0, r8}
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00750702 	rsbseq	r0, r5, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00003007 	andeq	r3, r0, r7
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000042 	andeq	r0, r0, r2, asr #32
  6c:	00007103 	andeq	r7, r0, r3, lsl #2
  70:	08010100 	stmdaeq	r1, {r8}
  74:	00000067 	andeq	r0, r0, r7, rrx
  78:	00007106 	andeq	r7, r0, r6, lsl #2
  7c:	00780300 	rsbseq	r0, r8, r0, lsl #6
  80:	94070000 	strls	r0, [r7], #-0
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	00000605 	andeq	r0, r0, r5, lsl #12
  8c:	003c0000 	eorseq	r0, ip, r0
  90:	9c010000 	stcls	0, cr0, [r1], {-0}
  94:	74736402 	ldrbtvc	r6, [r3], #-1026	@ 0xfffffbfe
  98:	006c1800 	rsbeq	r1, ip, r0, lsl #16
  9c:	50010000 	andpl	r0, r1, r0
  a0:	63727302 	cmnvs	r2, #134217728	@ 0x8000000
  a4:	007d2900 	rsbseq	r2, sp, r0, lsl #18
  a8:	51010000 	mrspl	r0, (UNDEF: 1)
  ac:	37006e02 	strcc	r6, [r0, -r2, lsl #28]
  b0:	0000002d 	andeq	r0, r0, sp, lsr #32
  b4:	08085201 	stmdaeq	r8, {r0, r9, ip, lr}
  b8:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
  bc:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
  c0:	0a010069 	beq	4026c <safe_strcpy+0x4026c>
  c4:	0000260d 	andeq	r2, r0, sp, lsl #12
  c8:	00001200 	andeq	r1, r0, r0, lsl #4
  cc:	00000c00 	andeq	r0, r0, r0, lsl #24
  d0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <safe_strcpy+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <safe_strcpy+0x48500>
  14:	0b390521 	bleq	e414a0 <safe_strcpy+0xe414a0>
  18:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  1c:	0f030000 	svceq	0x00030000
  20:	04210b00 	strteq	r0, [r1], #-2816	@ 0xfffff500
  24:	00001349 	andeq	r1, r0, r9, asr #6
  28:	25011104 	strcs	r1, [r1, #-260]	@ 0xfffffefc
  2c:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
  30:	110e1b0e 	tstne	lr, lr, lsl #22
  34:	10061201 	andne	r1, r6, r1, lsl #4
  38:	05000017 	streq	r0, [r0, #-23]	@ 0xffffffe9
  3c:	0b0b0024 	bleq	2c00d4 <safe_strcpy+0x2c00d4>
  40:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  44:	26060000 	strcs	r0, [r6], -r0
  48:	00134900 	andseq	r4, r3, r0, lsl #18
  4c:	012e0700 			@ <UNDEFINED> instruction: 0x012e0700
  50:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  54:	0b3b0b3a 	bleq	ec2d44 <safe_strcpy+0xec2d44>
  58:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  5c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  60:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  64:	0b080000 	bleq	20006c <safe_strcpy+0x20006c>
  68:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
  6c:	09000006 	stmdbeq	r0, {r1, r2}
  70:	08030034 	stmdaeq	r3, {r2, r4, r5}
  74:	0b3b0b3a 	bleq	ec2d64 <safe_strcpy+0xec2d64>
  78:	13490b39 	cmpne	r9, #58368	@ 0xe400
  7c:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  80:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000020 	andeq	r0, r0, r0, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	0c040000 	stceq	0, cr0, [r4], {-0}
  14:	0453012c 	ldrbeq	r0, [r3], #-300	@ 0xfffffed4
  18:	7303302c 	tstvc	r3, #44	@ 0x2c
  1c:	30049f7f 	andcc	r9, r4, pc, ror pc
  20:	00530134 	subseq	r0, r3, r4, lsr r1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008f 	andeq	r0, r0, pc, lsl #1
   4:	002b0003 	eoreq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	73000063 	tstvc	r0, #99	@ 0x63
  24:	2d656661 	stclcs	6, cr6, [r5, #-388]!	@ 0xfffffe7c
  28:	63727473 	cmnvs	r2, #1929379840	@ 0x73000000
  2c:	632e7970 			@ <UNDEFINED> instruction: 0x632e7970
  30:	00000100 	andeq	r0, r0, r0, lsl #2
  34:	003a0500 	eorseq	r0, sl, r0, lsl #10
  38:	00000205 	andeq	r0, r0, r5, lsl #4
  3c:	05160000 	ldreq	r0, [r6, #-0]
  40:	07051305 	streq	r1, [r5, -r5, lsl #6]
  44:	052e0106 	streq	r0, [lr, #-262]!	@ 0xfffffefa
  48:	1605320d 	strne	r3, [r5], -sp, lsl #4
  4c:	01040200 	mrseq	r0, R12_usr
  50:	19052e06 	stmdbne	r5, {r1, r2, r9, sl, fp, sp}
  54:	01040200 	mrseq	r0, R12_usr
  58:	16050106 	strne	r0, [r5], -r6, lsl #2
  5c:	01040200 	mrseq	r0, R12_usr
  60:	0609052e 	streq	r0, [r9], -lr, lsr #10
  64:	061a054c 	ldreq	r0, [sl], -ip, asr #10
  68:	2e150501 	cdpcs	5, 1, cr0, cr5, cr1, {0}
  6c:	052e0b05 	streq	r0, [lr, #-2821]!	@ 0xfffff4fb
  70:	0402001e 	streq	r0, [r2], #-30	@ 0xffffffe2
  74:	00480602 	subeq	r0, r8, r2, lsl #12
  78:	06020402 	streq	r0, [r2], -r2, lsl #8
  7c:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
  80:	05052e02 	streq	r2, [r5, #-3586]	@ 0xfffff1fe
  84:	0e051706 	cdpeq	7, 0, cr1, cr5, cr6, {0}
  88:	052e0106 	streq	r0, [lr, #-262]!	@ 0xfffffefa
  8c:	02022f01 	andeq	r2, r2, #1, 30
  90:	Address 0x90 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	61732f63 	cmnvs	r3, r3, ror #30
  24:	732d6566 			@ <UNDEFINED> instruction: 0x732d6566
  28:	70637274 	rsbvc	r7, r3, r4, ror r2
  2c:	00632e79 	rsbeq	r2, r3, r9, ror lr
  30:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  34:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  3c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  40:	6f6c0074 	svcvs	0x006c0074
  44:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  48:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  4c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  50:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  54:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  58:	736e7500 	cmnvc	lr, #0, 10
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  60:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  64:	63007261 	tstvs	r0, #268435462	@ 0x10000006
  68:	00726168 	rsbseq	r6, r2, r8, ror #2
  6c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  70:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  74:	6f687300 	svcvs	0x00687300
  78:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  7c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  80:	2064656e 	rsbcs	r6, r4, lr, ror #10
  84:	00746e69 	rsbseq	r6, r4, r9, ror #28
  88:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  8c:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  90:	00726168 	rsbseq	r6, r2, r8, ror #2
  94:	65666173 	strbvs	r6, [r6, #-371]!	@ 0xfffffe8d
  98:	7274735f 	rsbsvc	r7, r4, #2080374785	@ 0x7c000001
  9c:	00797063 	rsbseq	r7, r9, r3, rrx
  a0:	20554e47 	subscs	r4, r5, r7, asr #28
  a4:	20393943 	eorscs	r3, r9, r3, asr #18
  a8:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  ac:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  b0:	31343230 	teqcc	r4, r0, lsr r2
  b4:	20393131 	eorscs	r3, r9, r1, lsr r1
  b8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  bc:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  c0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  c4:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  c8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  cc:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  d0:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  d4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d8:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  dc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  e0:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ ffffff34 <safe_strcpy+0xffffff34>
  e4:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  e8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  ec:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  f0:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  f4:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  f8:	6f733d70 	svcvs	0x00733d70
  fc:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 100:	6f6c666d 	svcvs	0x006c666d
 104:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 108:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 10c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 110:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 114:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 118:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 11c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 120:	7a6b3676 	bvc	1acdb00 <safe_strcpy+0x1acdb00>
 124:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 128:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 12c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 130:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 134:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 138:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 13c:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 140:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 144:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 148:	6f687300 	svcvs	0x00687300
 14c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 150:	2f00746e 	svccs	0x0000746e
 154:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
 158:	61732f73 	cmnvs	r3, r3, ror pc
 15c:	6168626d 	cmnvs	r8, sp, ror #4
 160:	6f442f76 	svcvs	0x00442f76
 164:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
 168:	2f73746e 	svccs	0x0073746e
 16c:	6f637376 	svcvs	0x00637376
 170:	705f6564 	subsvc	r6, pc, r4, ror #10
 174:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
 178:	2f737463 	svccs	0x00737463
 17c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 180:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ c8 <.debug_str+0xc8>
 184:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <safe_strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <safe_strcpy+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


sprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <putchar>:
   0:	e59f2048 	ldr	r2, [pc, #72]	@ 50 <putchar+0x50>
   4:	e5923000 	ldr	r3, [r2]
   8:	e5922004 	ldr	r2, [r2, #4]
   c:	e1530002 	cmp	r3, r2
  10:	2a000004 	bcs	28 <putchar+0x28>
  14:	e2831001 	add	r1, r3, #1
  18:	e59f2030 	ldr	r2, [pc, #48]	@ 50 <putchar+0x50>
  1c:	e5821000 	str	r1, [r2]
  20:	e5c30000 	strb	r0, [r3]
  24:	e12fff1e 	bx	lr
  28:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  2c:	e24dd00c 	sub	sp, sp, #12
  30:	e59f301c 	ldr	r3, [pc, #28]	@ 54 <putchar+0x54>
  34:	e58d3000 	str	r3, [sp]
  38:	e3a03008 	mov	r3, #8
  3c:	e59f2014 	ldr	r2, [pc, #20]	@ 58 <putchar+0x58>
  40:	e59f1014 	ldr	r1, [pc, #20]	@ 5c <putchar+0x5c>
  44:	e59f0014 	ldr	r0, [pc, #20]	@ 60 <putchar+0x60>
  48:	ebfffffe 	bl	0 <printk>
  4c:	ebfffffe 	bl	0 <clean_reboot>
  50:	00000000 	andeq	r0, r0, r0
  54:	00000044 	andeq	r0, r0, r4, asr #32
  58:	00000018 	andeq	r0, r0, r8, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000014 	andeq	r0, r0, r4, lsl r0

00000064 <emit_val>:
  64:	e92d4010 	push	{r4, lr}
  68:	e24dd030 	sub	sp, sp, #48	@ 0x30
  6c:	e350000a 	cmp	r0, #10
  70:	0a00000d 	beq	ac <emit_val+0x48>
  74:	e3500010 	cmp	r0, #16
  78:	0a00001b 	beq	ec <emit_val+0x88>
  7c:	e3500002 	cmp	r0, #2
  80:	1a000023 	bne	114 <emit_val+0xb0>
  84:	e28d400c 	add	r4, sp, #12
  88:	e2012001 	and	r2, r1, #1
  8c:	e59f00b8 	ldr	r0, [pc, #184]	@ 14c <emit_val+0xe8>
  90:	e7d02002 	ldrb	r2, [r0, r2]
  94:	e5c42000 	strb	r2, [r4]
  98:	e2844001 	add	r4, r4, #1
  9c:	e3510001 	cmp	r1, #1
  a0:	e1a010a1 	lsr	r1, r1, #1
  a4:	8afffff7 	bhi	88 <emit_val+0x24>
  a8:	ea000022 	b	138 <emit_val+0xd4>
  ac:	e28d400c 	add	r4, sp, #12
  b0:	e59f3098 	ldr	r3, [pc, #152]	@ 150 <emit_val+0xec>
  b4:	e0832193 	umull	r2, r3, r3, r1
  b8:	e1a031a3 	lsr	r3, r3, #3
  bc:	e1a00003 	mov	r0, r3
  c0:	e0833103 	add	r3, r3, r3, lsl #2
  c4:	e0413083 	sub	r3, r1, r3, lsl #1
  c8:	e59fc084 	ldr	ip, [pc, #132]	@ 154 <emit_val+0xf0>
  cc:	e7dcc003 	ldrb	ip, [ip, r3]
  d0:	e5c4c000 	strb	ip, [r4]
  d4:	e2844001 	add	r4, r4, #1
  d8:	e1a03001 	mov	r3, r1
  dc:	e1a01000 	mov	r1, r0
  e0:	e3530009 	cmp	r3, #9
  e4:	8afffff1 	bhi	b0 <emit_val+0x4c>
  e8:	ea000012 	b	138 <emit_val+0xd4>
  ec:	e28d400c 	add	r4, sp, #12
  f0:	e201200f 	and	r2, r1, #15
  f4:	e59f005c 	ldr	r0, [pc, #92]	@ 158 <emit_val+0xf4>
  f8:	e7d02002 	ldrb	r2, [r0, r2]
  fc:	e5c42000 	strb	r2, [r4]
 100:	e2844001 	add	r4, r4, #1
 104:	e351000f 	cmp	r1, #15
 108:	e1a01221 	lsr	r1, r1, #4
 10c:	8afffff7 	bhi	f0 <emit_val+0x8c>
 110:	ea000008 	b	138 <emit_val+0xd4>
 114:	e58d0000 	str	r0, [sp]
 118:	e3a0301f 	mov	r3, #31
 11c:	e59f2038 	ldr	r2, [pc, #56]	@ 15c <emit_val+0xf8>
 120:	e59f1038 	ldr	r1, [pc, #56]	@ 160 <emit_val+0xfc>
 124:	e59f0038 	ldr	r0, [pc, #56]	@ 164 <emit_val+0x100>
 128:	ebfffffe 	bl	0 <printk>
 12c:	ebfffffe 	bl	0 <clean_reboot>
 130:	e5740001 	ldrb	r0, [r4, #-1]!
 134:	ebffffb1 	bl	0 <putchar>
 138:	e28d300c 	add	r3, sp, #12
 13c:	e1540003 	cmp	r4, r3
 140:	8afffffa 	bhi	130 <emit_val+0xcc>
 144:	e28dd030 	add	sp, sp, #48	@ 0x30
 148:	e8bd8010 	pop	{r4, pc}
 14c:	0000007c 	andeq	r0, r0, ip, ror r0
 150:	cccccccd 	stclgt	12, cr12, [ip], {205}	@ 0xcd
 154:	00000080 	andeq	r0, r0, r0, lsl #1
 158:	0000008c 	andeq	r0, r0, ip, lsl #1
 15c:	00000020 	andeq	r0, r0, r0, lsr #32
 160:	00000000 	andeq	r0, r0, r0
 164:	00000058 	andeq	r0, r0, r8, asr r0

00000168 <vsnprintk>:
 168:	e92d4030 	push	{r4, r5, lr}
 16c:	e24dd014 	sub	sp, sp, #20
 170:	e1a04002 	mov	r4, r2
 174:	e58d300c 	str	r3, [sp, #12]
 178:	e59f3228 	ldr	r3, [pc, #552]	@ 3a8 <vsnprintk+0x240>
 17c:	e5830000 	str	r0, [r3]
 180:	e0800001 	add	r0, r0, r1
 184:	e5830004 	str	r0, [r3, #4]
 188:	ea000001 	b	194 <vsnprintk+0x2c>
 18c:	ebffff9b 	bl	0 <putchar>
 190:	e2844001 	add	r4, r4, #1
 194:	e5d40000 	ldrb	r0, [r4]
 198:	e3500000 	cmp	r0, #0
 19c:	0a00007a 	beq	38c <vsnprintk+0x224>
 1a0:	e3500025 	cmp	r0, #37	@ 0x25
 1a4:	1afffff8 	bne	18c <vsnprintk+0x24>
 1a8:	e2845001 	add	r5, r4, #1
 1ac:	e5d42001 	ldrb	r2, [r4, #1]
 1b0:	e2423062 	sub	r3, r2, #98	@ 0x62
 1b4:	e59f11f0 	ldr	r1, [pc, #496]	@ 3ac <vsnprintk+0x244>
 1b8:	e3530016 	cmp	r3, #22
 1bc:	8a00006b 	bhi	370 <vsnprintk+0x208>
 1c0:	e7d13003 	ldrb	r3, [r1, r3]
 1c4:	e08ff103 	add	pc, pc, r3, lsl #2
 1c8:	e320f000 	nop	{0}
 1cc:	e59d300c 	ldr	r3, [sp, #12]
 1d0:	e2832004 	add	r2, r3, #4
 1d4:	e58d200c 	str	r2, [sp, #12]
 1d8:	e5931000 	ldr	r1, [r3]
 1dc:	e3a00002 	mov	r0, #2
 1e0:	ebffff9f 	bl	64 <emit_val>
 1e4:	e1a04005 	mov	r4, r5
 1e8:	eaffffe8 	b	190 <vsnprintk+0x28>
 1ec:	e59d300c 	ldr	r3, [sp, #12]
 1f0:	e2832004 	add	r2, r3, #4
 1f4:	e58d200c 	str	r2, [sp, #12]
 1f8:	e5931000 	ldr	r1, [r3]
 1fc:	e3a0000a 	mov	r0, #10
 200:	ebffff97 	bl	64 <emit_val>
 204:	e1a04005 	mov	r4, r5
 208:	eaffffe0 	b	190 <vsnprintk+0x28>
 20c:	e59d300c 	ldr	r3, [sp, #12]
 210:	e2832004 	add	r2, r3, #4
 214:	e58d200c 	str	r2, [sp, #12]
 218:	e5d30000 	ldrb	r0, [r3]
 21c:	ebffff77 	bl	0 <putchar>
 220:	e1a04005 	mov	r4, r5
 224:	eaffffd9 	b	190 <vsnprintk+0x28>
 228:	e2842002 	add	r2, r4, #2
 22c:	e5d43002 	ldrb	r3, [r4, #2]
 230:	e353006c 	cmp	r3, #108	@ 0x6c
 234:	1a000015 	bne	290 <vsnprintk+0x128>
 238:	e2845003 	add	r5, r4, #3
 23c:	e5d43003 	ldrb	r3, [r4, #3]
 240:	e3530078 	cmp	r3, #120	@ 0x78
 244:	1a000018 	bne	2ac <vsnprintk+0x144>
 248:	e3a00030 	mov	r0, #48	@ 0x30
 24c:	ebffff6b 	bl	0 <putchar>
 250:	e3a00078 	mov	r0, #120	@ 0x78
 254:	ebffff69 	bl	0 <putchar>
 258:	e59d300c 	ldr	r3, [sp, #12]
 25c:	e2833007 	add	r3, r3, #7
 260:	e3c33007 	bic	r3, r3, #7
 264:	e2832008 	add	r2, r3, #8
 268:	e58d200c 	str	r2, [sp, #12]
 26c:	e5934000 	ldr	r4, [r3]
 270:	e5931004 	ldr	r1, [r3, #4]
 274:	e3510000 	cmp	r1, #0
 278:	1a000012 	bne	2c8 <vsnprintk+0x160>
 27c:	e1a01004 	mov	r1, r4
 280:	e3a00010 	mov	r0, #16
 284:	ebffff76 	bl	64 <emit_val>
 288:	e1a04005 	mov	r4, r5
 28c:	eaffffbf 	b	190 <vsnprintk+0x28>
 290:	e58d2000 	str	r2, [sp]
 294:	e3a03042 	mov	r3, #66	@ 0x42
 298:	e59f2110 	ldr	r2, [pc, #272]	@ 3b0 <vsnprintk+0x248>
 29c:	e59f1110 	ldr	r1, [pc, #272]	@ 3b4 <vsnprintk+0x24c>
 2a0:	e59f0110 	ldr	r0, [pc, #272]	@ 3b8 <vsnprintk+0x250>
 2a4:	ebfffffe 	bl	0 <printk>
 2a8:	ebfffffe 	bl	0 <clean_reboot>
 2ac:	e58d5000 	str	r5, [sp]
 2b0:	e3a03045 	mov	r3, #69	@ 0x45
 2b4:	e59f20f4 	ldr	r2, [pc, #244]	@ 3b0 <vsnprintk+0x248>
 2b8:	e59f10f4 	ldr	r1, [pc, #244]	@ 3b4 <vsnprintk+0x24c>
 2bc:	e59f00f4 	ldr	r0, [pc, #244]	@ 3b8 <vsnprintk+0x250>
 2c0:	ebfffffe 	bl	0 <printk>
 2c4:	ebfffffe 	bl	0 <clean_reboot>
 2c8:	e3a00010 	mov	r0, #16
 2cc:	ebffff64 	bl	64 <emit_val>
 2d0:	eaffffe9 	b	27c <vsnprintk+0x114>
 2d4:	e3a00030 	mov	r0, #48	@ 0x30
 2d8:	ebffff48 	bl	0 <putchar>
 2dc:	e3a00078 	mov	r0, #120	@ 0x78
 2e0:	ebffff46 	bl	0 <putchar>
 2e4:	e59d300c 	ldr	r3, [sp, #12]
 2e8:	e2832004 	add	r2, r3, #4
 2ec:	e58d200c 	str	r2, [sp, #12]
 2f0:	e5931000 	ldr	r1, [r3]
 2f4:	e3a00010 	mov	r0, #16
 2f8:	ebffff59 	bl	64 <emit_val>
 2fc:	e1a04005 	mov	r4, r5
 300:	eaffffa2 	b	190 <vsnprintk+0x28>
 304:	e59d300c 	ldr	r3, [sp, #12]
 308:	e2832004 	add	r2, r3, #4
 30c:	e58d200c 	str	r2, [sp, #12]
 310:	e5934000 	ldr	r4, [r3]
 314:	e3540000 	cmp	r4, #0
 318:	ba000004 	blt	330 <vsnprintk+0x1c8>
 31c:	e1a01004 	mov	r1, r4
 320:	e3a0000a 	mov	r0, #10
 324:	ebffff4e 	bl	64 <emit_val>
 328:	e1a04005 	mov	r4, r5
 32c:	eaffff97 	b	190 <vsnprintk+0x28>
 330:	e3a0002d 	mov	r0, #45	@ 0x2d
 334:	ebffff31 	bl	0 <putchar>
 338:	e2644000 	rsb	r4, r4, #0
 33c:	eafffff6 	b	31c <vsnprintk+0x1b4>
 340:	e59d300c 	ldr	r3, [sp, #12]
 344:	e2832004 	add	r2, r3, #4
 348:	e58d200c 	str	r2, [sp, #12]
 34c:	e5934000 	ldr	r4, [r3]
 350:	ea000001 	b	35c <vsnprintk+0x1f4>
 354:	ebffff29 	bl	0 <putchar>
 358:	e2844001 	add	r4, r4, #1
 35c:	e5d40000 	ldrb	r0, [r4]
 360:	e3500000 	cmp	r0, #0
 364:	1afffffa 	bne	354 <vsnprintk+0x1ec>
 368:	e1a04005 	mov	r4, r5
 36c:	eaffff87 	b	190 <vsnprintk+0x28>
 370:	e58d2000 	str	r2, [sp]
 374:	e3a03069 	mov	r3, #105	@ 0x69
 378:	e59f2030 	ldr	r2, [pc, #48]	@ 3b0 <vsnprintk+0x248>
 37c:	e59f1030 	ldr	r1, [pc, #48]	@ 3b4 <vsnprintk+0x24c>
 380:	e59f0034 	ldr	r0, [pc, #52]	@ 3bc <vsnprintk+0x254>
 384:	ebfffffe 	bl	0 <printk>
 388:	ebfffffe 	bl	0 <clean_reboot>
 38c:	e59f2014 	ldr	r2, [pc, #20]	@ 3a8 <vsnprintk+0x240>
 390:	e5923000 	ldr	r3, [r2]
 394:	e2831001 	add	r1, r3, #1
 398:	e5821000 	str	r1, [r2]
 39c:	e5c30000 	strb	r0, [r3]
 3a0:	e28dd014 	add	sp, sp, #20
 3a4:	e8bd8030 	pop	{r4, r5, pc}
	...
 3b0:	0000002c 	andeq	r0, r0, ip, lsr #32
 3b4:	00000000 	andeq	r0, r0, r0
 3b8:	000000a0 	andeq	r0, r0, r0, lsr #1
 3bc:	000000d8 	ldrdeq	r0, [r0], -r8

000003c0 <snprintk>:
 3c0:	e92d000c 	push	{r2, r3}
 3c4:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 3c8:	e24dd00c 	sub	sp, sp, #12
 3cc:	e28d3014 	add	r3, sp, #20
 3d0:	e58d3004 	str	r3, [sp, #4]
 3d4:	e59d2010 	ldr	r2, [sp, #16]
 3d8:	ebfffffe 	bl	168 <vsnprintk>
 3dc:	e28dd00c 	add	sp, sp, #12
 3e0:	e49de004 	pop	{lr}		@ (ldr lr, [sp], #4)
 3e4:	e28dd008 	add	sp, sp, #8
 3e8:	e12fff1e 	bx	lr

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	732f6362 			@ <UNDEFINED> instruction: 0x732f6362
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	632e6b74 			@ <UNDEFINED> instruction: 0x632e6b74
  10:	00000000 	andeq	r0, r0, r0
  14:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  18:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  1c:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  20:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  24:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  28:	7341203a 	cmpvc	r1, #58	@ 0x3a
  2c:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  30:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  34:	60732560 	rsbsvs	r2, r3, r0, ror #10
  38:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  3c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  40:	0000000a 	andeq	r0, r0, sl
  44:	5f667562 	svcpl	0x00667562
  48:	20727470 	rsbscs	r7, r2, r0, ror r4
  4c:	7562203c 	strbvc	r2, [r2, #-60]!	@ 0xffffffc4
  50:	6e655f66 	cdpvs	15, 6, cr5, cr5, cr6, {3}
  54:	00000064 	andeq	r0, r0, r4, rrx
  58:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  5c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  60:	3a73253a 	bcc	1cc9550 <snprintk+0x1cc9190>
  64:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  68:	6c61766e 	stclvs	6, cr7, [r1], #-440	@ 0xfffffe48
  6c:	62206469 	eorvs	r6, r0, #1761607680	@ 0x69000000
  70:	3d657361 	stclcc	3, cr7, [r5, #-388]!	@ 0xfffffe7c
  74:	0a0a6425 	beq	299110 <snprintk+0x298d50>
  78:	00000000 	andeq	r0, r0, r0
  7c:	00003130 	andeq	r3, r0, r0, lsr r1
  80:	33323130 	teqcc	r2, #48, 2
  84:	37363534 			@ <UNDEFINED> instruction: 0x37363534
  88:	00003938 	andeq	r3, r0, r8, lsr r9
  8c:	33323130 	teqcc	r2, #48, 2
  90:	37363534 			@ <UNDEFINED> instruction: 0x37363534
  94:	62613938 	rsbvs	r3, r1, #56, 18	@ 0xe0000
  98:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  9c:	00000000 	andeq	r0, r0, r0
  a0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  a4:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  a8:	3a73253a 	bcc	1cc9598 <snprintk+0x1cc91d8>
  ac:	6f3a6425 	svcvs	0x003a6425
  b0:	20796c6e 	rsbscs	r6, r9, lr, ror #24
  b4:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  b8:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  bc:	786c6c20 	stmdavc	ip!, {r5, sl, fp, sp, lr}^
  c0:	726f6620 	rsbvc	r6, pc, #32, 12	@ 0x2000000
  c4:	2c74616d 	ldclcs	1, cr6, [r4], #-436	@ 0xfffffe4c
  c8:	76616820 	strbtvc	r6, [r1], -r0, lsr #16
  cc:	3c203a65 			@ <UNDEFINED> instruction: 0x3c203a65
  d0:	0a3e7325 	beq	f9cd6c <snprintk+0xf9c9ac>
  d4:	0000000a 	andeq	r0, r0, sl
  d8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  dc:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  e0:	3a73253a 	bcc	1cc95d0 <snprintk+0x1cc9210>
  e4:	623a6425 	eorsvs	r6, sl, #620756992	@ 0x25000000
  e8:	7375676f 	cmnvc	r5, #29097984	@ 0x1bc0000
  ec:	65646920 	strbvs	r6, [r4, #-2336]!	@ 0xfffff6e0
  f0:	6669746e 	strbtvs	r7, [r9], -lr, ror #8
  f4:	3a726569 	bcc	1c996a0 <snprintk+0x1c992e0>
  f8:	63253c20 			@ <UNDEFINED> instruction: 0x63253c20
  fc:	000a0a3e 	andeq	r0, sl, lr, lsr sl

Disassembly of section .rodata:

00000000 <__FUNCTION__.0-0x18>:
   0:	694e1000 	stmdbvs	lr, {ip}^
   4:	69696969 	stmdbvs	r9!, {r0, r3, r5, r6, r8, fp, sp, lr}^
   8:	69176969 	ldmdbvs	r7, {r0, r3, r5, r6, r8, fp, sp, lr}
   c:	69426969 	stmdbvs	r2, {r0, r3, r5, r6, r8, fp, sp, lr}^
  10:	08695d69 	stmdaeq	r9!, {r0, r3, r5, r6, r8, sl, fp, ip, lr}^
  14:	00426969 	subeq	r6, r2, r9, ror #18

00000018 <__FUNCTION__.0>:
  18:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
  1c:	00726168 	rsbseq	r6, r2, r8, ror #2

00000020 <__FUNCTION__.1>:
  20:	74696d65 	strbtvc	r6, [r9], #-3429	@ 0xfffff29b
  24:	6c61765f 	stclvs	6, cr7, [r1], #-380	@ 0xfffffe84
  28:	00000000 	andeq	r0, r0, r0

0000002c <__FUNCTION__.2>:
  2c:	706e7376 	rsbvc	r7, lr, r6, ror r3
  30:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
  34:	Address 0x34 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005c2 	andeq	r0, r0, r2, asr #11
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00014a13 	andeq	r4, r1, r3, lsl sl
  10:	01390c00 	teqeq	r9, r0, lsl #24
  14:	00710000 	rsbseq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	03ec0000 	mvneq	r0, #0
  20:	00000000 	andeq	r0, r0, r0
  24:	08030000 	stmdaeq	r3, {}	@ <UNPREDICTABLE>
  28:	0000df07 	andeq	sp, r0, r7, lsl #30
  2c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  30:	000000d2 	ldrdeq	r0, [r0], -r2
  34:	29080103 	stmdbcs	r8, {r0, r1, r8}
  38:	14000000 	strne	r0, [r0], #-0
  3c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  40:	01030074 	tsteq	r3, r4, ror r0
  44:	00020c06 	andeq	r0, r2, r6, lsl #24
  48:	05020300 	streq	r0, [r2, #-768]	@ 0xfffffd00
  4c:	000000a7 	andeq	r0, r0, r7, lsr #1
  50:	03050403 	tsteq	r5, #50331648	@ 0x3000000
  54:	03000002 	tsteq	r0, #2
  58:	011e0508 	tsteq	lr, r8, lsl #10
  5c:	f6070000 			@ <UNDEFINED> instruction: 0xf6070000
  60:	02000000 	andeq	r0, r0, #0
  64:	0034182e 	eorseq	r1, r4, lr, lsr #16
  68:	02030000 	andeq	r0, r3, #0
  6c:	00005607 	andeq	r5, r0, r7, lsl #12
  70:	01fa0700 	mvnseq	r0, r0, lsl #14
  74:	34020000 	strcc	r0, [r2], #-0
  78:	00007d19 	andeq	r7, r0, r9, lsl sp
  7c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  80:	00000044 	andeq	r0, r0, r4, asr #32
  84:	00001807 	andeq	r1, r0, r7, lsl #16
  88:	19370200 	ldmdbne	r7!, {r9}
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	0000b107 	andeq	fp, r0, r7, lsl #2
  94:	1b280300 	blne	a00c9c <snprintk+0xa008dc>
  98:	0000009c 	muleq	r0, ip, r0
  9c:	00011415 	andeq	r1, r1, r5, lsl r4
  a0:	00040400 	andeq	r0, r4, r0, lsl #8
  a4:	000000b3 	strheq	r0, [r0], -r3
  a8:	0000fe16 	andeq	pc, r0, r6, lsl lr	@ <UNPREDICTABLE>
  ac:	0000b300 	andeq	fp, r0, r0, lsl #6
  b0:	17000000 	strne	r0, [r0, -r0]
  b4:	00210704 	eoreq	r0, r1, r4, lsl #14
  b8:	67030000 	strvs	r0, [r3, -r0]
  bc:	00009018 	andeq	r9, r0, r8, lsl r0
  c0:	00c60b00 	sbceq	r0, r6, r0, lsl #22
  c4:	01030000 	mrseq	r0, (UNDEF: 3)
  c8:	00013408 	andeq	r3, r1, r8, lsl #8
  cc:	00c60800 	sbceq	r0, r6, r0, lsl #16
  d0:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
  d4:	0c000000 	stceq	0, cr0, [r0], {-0}
  d8:	0000012c 	andeq	r0, r0, ip, lsr #2
  dc:	00e81103 	rsceq	r1, r8, r3, lsl #2
  e0:	03050000 	tsteq	r5, #0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00005e0b 	andeq	r5, r0, fp, lsl #28
  ec:	01030c00 	tsteq	r3, r0, lsl #24
  f0:	1f030000 	svcne	0x00030000
  f4:	000000e8 	andeq	r0, r0, r8, ror #1
  f8:	00040305 	andeq	r0, r4, r5, lsl #6
  fc:	37180000 	ldrcc	r0, [r8, -r0]
 100:	05000000 	streq	r0, [r0, #-0]
 104:	f319067a 	vmin.u16	q0, <illegal reg q4.5>, q13
 108:	06000001 	streq	r0, [r0], -r1
 10c:	003b0507 	eorseq	r0, fp, r7, lsl #10
 110:	011d0000 	tsteq	sp, r0
 114:	d21a0000 	andsle	r0, sl, #0
 118:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 11c:	000f0f00 	andeq	r0, pc, r0, lsl #30
 120:	3b710000 	blcc	1c40128 <snprintk+0x1c3fd68>
 124:	c0000000 	andgt	r0, r0, r0
 128:	2c000003 	stccs	0, cr0, [r0], {3}
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001bb9c 	muleq	r1, ip, fp
 134:	75620500 	strbvc	r0, [r2, #-1280]!	@ 0xfffffb00
 138:	14710066 	ldrbtne	r0, [r1], #-102	@ 0xffffff9a
 13c:	000000c1 	andeq	r0, r0, r1, asr #1
 140:	00000010 	andeq	r0, r0, r0, lsl r0
 144:	0000000c 	andeq	r0, r0, ip
 148:	71006e05 	tstvc	r0, r5, lsl #28
 14c:	00002d22 	andeq	r2, r0, r2, lsr #26
 150:	00002c00 	andeq	r2, r0, r0, lsl #24
 154:	00002800 	andeq	r2, r0, r0, lsl #16
 158:	6d661000 	stclvs	0, cr1, [r6, #-0]
 15c:	31710074 	cmncc	r1, r4, ror r0
 160:	000000d2 	ldrdeq	r0, [r0], -r2
 164:	0e789102 	cdpeq	1, 7, cr9, cr8, cr2, {0}
 168:	0000000c 	andeq	r0, r0, ip
 16c:	b50d7200 	strlt	r7, [sp, #-512]	@ 0xfffffe00
 170:	02000000 	andeq	r0, r0, #0
 174:	72066c91 	andvc	r6, r6, #37120	@ 0x9100
 178:	75007465 	strvc	r7, [r0, #-1125]	@ 0xfffffb9b
 17c:	00003b09 	andeq	r3, r0, r9, lsl #22
 180:	00004600 	andeq	r4, r0, r0, lsl #12
 184:	00004400 	andeq	r4, r0, r0, lsl #8
 188:	03dc1b00 	bicseq	r1, ip, #0, 22
 18c:	01bb0000 			@ <UNDEFINED> instruction: 0x01bb0000
 190:	01010000 	mrseq	r0, (UNDEF: 1)
 194:	03a30950 			@ <UNDEFINED> instruction: 0x03a30950
 198:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 19c:	0100a82d 	tsteq	r0, sp, lsr #16
 1a0:	a3095101 	tstge	r9, #1073741824	@ 0x40000000
 1a4:	2601a503 	strcs	sl, [r1], -r3, lsl #10
 1a8:	00a82da8 	adceq	r2, r8, r8, lsr #27
 1ac:	03520101 	cmpeq	r2, #1073741824	@ 0x40000000
 1b0:	01066091 	swpeq	r6, r1, [r6]	@ <UNPREDICTABLE>
 1b4:	91025301 	tstls	r2, r1, lsl #6
 1b8:	0f000064 	svceq	0x00000064
 1bc:	00000005 	andeq	r0, r0, r5
 1c0:	00003b2b 	andeq	r3, r0, fp, lsr #22
 1c4:	00016800 	andeq	r6, r1, r0, lsl #16
 1c8:	00025800 	andeq	r5, r2, r0, lsl #16
 1cc:	4a9c0100 	bmi	fe7005d4 <snprintk+0xfe700214>
 1d0:	05000004 	streq	r0, [r0, #-4]
 1d4:	00667562 	rsbeq	r7, r6, r2, ror #10
 1d8:	00c1152b 	sbceq	r1, r1, fp, lsr #10
 1dc:	00540000 	subseq	r0, r4, r0
 1e0:	004e0000 	subeq	r0, lr, r0
 1e4:	6e050000 	cdpvs	0, 0, cr0, cr5, cr0, {0}
 1e8:	2d232b00 	vstmdbcs	r3!, {d2-d1}
 1ec:	7b000000 	blvc	1f4 <.debug_info+0x1f4>
 1f0:	77000000 	strvc	r0, [r0, -r0]
 1f4:	05000000 	streq	r0, [r0, #-0]
 1f8:	00746d66 	rsbseq	r6, r4, r6, ror #26
 1fc:	00d2322b 	sbcseq	r3, r2, fp, lsr #4
 200:	00a70000 	adceq	r0, r7, r0
 204:	00930000 	addseq	r0, r3, r0
 208:	61100000 	tstvs	r0, r0
 20c:	3f2b0070 	svccc	0x002b0070
 210:	000000b5 	strheq	r0, [r0], -r5
 214:	0d6c9102 	stcleq	1, cr9, [ip, #-8]!
 218:	000000c0 	andeq	r0, r0, r0, asr #1
 21c:	0000045a 	andeq	r0, r0, sl, asr r4
 220:	002c0305 	eoreq	r0, ip, r5, lsl #6
 224:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
 228:	40000000 	andmi	r0, r0, r0
 22c:	1d000004 	stcne	0, cr0, [r0, #-16]
 230:	35010075 	strcc	r0, [r1, #-117]	@ 0xffffff8b
 234:	00007116 	andeq	r7, r0, r6, lsl r1
 238:	00760600 	rsbseq	r0, r6, r0, lsl #12
 23c:	003b1136 	eorseq	r1, fp, r6, lsr r1
 240:	00f30000 	rscseq	r0, r3, r0
 244:	00f10000 	rscseq	r0, r1, r0
 248:	73060000 	tstvc	r6, #0
 24c:	c1133700 	tstgt	r3, r0, lsl #14
 250:	fd000000 	stc2	0, cr0, [r0, #-0]
 254:	fb000000 	blx	25e <.debug_info+0x25e>
 258:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 25c:	00000017 	andeq	r0, r0, r7, lsl r0
 260:	49007811 	stmdbmi	r0, {r0, r4, fp, ip, sp, lr}
 264:	0000841a 	andeq	r8, r0, sl, lsl r4
 268:	93540600 	cmpls	r4, #0, 12
 26c:	04935104 	ldreq	r5, [r3], #260	@ 0x104
 270:	00696806 	rsbeq	r6, r9, r6, lsl #16
 274:	00711a4d 	rsbseq	r1, r1, sp, asr #20
 278:	01090000 	mrseq	r0, (UNDEF: 9)
 27c:	01050000 	mrseq	r0, (UNDEF: 5)
 280:	6c060000 	stcvs	0, cr0, [r6], {-0}
 284:	1a4e006f 	bne	1380448 <snprintk+0x1380088>
 288:	00000071 	andeq	r0, r0, r1, ror r0
 28c:	0000011c 	andeq	r0, r0, ip, lsl r1
 290:	00000118 	andeq	r0, r0, r8, lsl r1
 294:	0001e402 	andeq	lr, r1, r2, lsl #8
 298:	00045f00 	andeq	r5, r4, r0, lsl #30
 29c:	0002a700 	andeq	sl, r2, r0, lsl #14
 2a0:	50010100 	andpl	r0, r1, r0, lsl #2
 2a4:	02003201 	andeq	r3, r0, #268435456	@ 0x10000000
 2a8:	00000204 	andeq	r0, r0, r4, lsl #4
 2ac:	0000045f 	andeq	r0, r0, pc, asr r4
 2b0:	000002ba 			@ <UNDEFINED> instruction: 0x000002ba
 2b4:	01500101 	cmpeq	r0, r1, lsl #2
 2b8:	2004003a 	andcs	r0, r4, sl, lsr r0
 2bc:	3a000002 	bcc	2cc <.debug_info+0x2cc>
 2c0:	02000005 	andeq	r0, r0, #5
 2c4:	00000250 	andeq	r0, r0, r0, asr r2
 2c8:	0000053a 	andeq	r0, r0, sl, lsr r5
 2cc:	000002d7 	ldrdeq	r0, [r0], -r7
 2d0:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 2d4:	02003008 	andeq	r3, r0, #8
 2d8:	00000258 	andeq	r0, r0, r8, asr r2
 2dc:	0000053a 	andeq	r0, r0, sl, lsr r5
 2e0:	000002eb 	andeq	r0, r0, fp, ror #5
 2e4:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 2e8:	02007808 	andeq	r7, r0, #8, 16	@ 0x80000
 2ec:	00000288 	andeq	r0, r0, r8, lsl #5
 2f0:	0000045f 	andeq	r0, r0, pc, asr r4
 2f4:	00000304 	andeq	r0, r0, r4, lsl #6
 2f8:	01500101 	cmpeq	r0, r1, lsl #2
 2fc:	51010140 	tstpl	r1, r0, asr #2
 300:	00007402 	andeq	r7, r0, r2, lsl #8
 304:	0002a802 	andeq	sl, r2, r2, lsl #16
 308:	00010600 	andeq	r0, r1, r0, lsl #12
 30c:	00033a00 	andeq	r3, r3, r0, lsl #20
 310:	50010100 	andpl	r0, r1, r0, lsl #2
 314:	00a00305 	adceq	r0, r0, r5, lsl #6
 318:	01010000 	mrseq	r0, (UNDEF: 1)
 31c:	00030551 	andeq	r0, r3, r1, asr r5
 320:	01000000 	mrseq	r0, (UNDEF: 0)
 324:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 328:	0000002c 	andeq	r0, r0, ip, lsr #32
 32c:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 330:	02014208 	andeq	r4, r1, #8, 4	@ 0x80000000
 334:	7402007d 	strvc	r0, [r2], #-125	@ 0xffffff83
 338:	ac040002 	stcge	0, cr0, [r4], {2}
 33c:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
 340:	02000000 	andeq	r0, r0, #0
 344:	000002c4 	andeq	r0, r0, r4, asr #5
 348:	00000106 	andeq	r0, r0, r6, lsl #2
 34c:	00000379 	andeq	r0, r0, r9, ror r3
 350:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 354:	0000a003 	andeq	sl, r0, r3
 358:	51010100 	mrspl	r0, (UNDEF: 17)
 35c:	00000305 	andeq	r0, r0, r5, lsl #6
 360:	01010000 	mrseq	r0, (UNDEF: 1)
 364:	2c030552 	stccs	5, cr0, [r3], {82}	@ 0x52
 368:	01000000 	mrseq	r0, (UNDEF: 0)
 36c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 370:	7d020145 	stcvc	1, cr0, [r2, #-276]	@ 0xfffffeec
 374:	00750200 	rsbseq	r0, r5, r0, lsl #4
 378:	02c80400 	sbceq	r0, r8, #0, 8
 37c:	00fe0000 	rscseq	r0, lr, r0
 380:	d0020000 	andle	r0, r2, r0
 384:	5f000002 	svcpl	0x00000002
 388:	95000004 	strls	r0, [r0, #-4]
 38c:	01000003 	tsteq	r0, r3
 390:	40015001 	andmi	r5, r1, r1
 394:	02dc0200 	sbcseq	r0, ip, #0, 4
 398:	053a0000 	ldreq	r0, [sl, #-0]!
 39c:	03a90000 			@ <UNDEFINED> instruction: 0x03a90000
 3a0:	01010000 	mrseq	r0, (UNDEF: 1)
 3a4:	30080250 	andcc	r0, r8, r0, asr r2
 3a8:	02e40200 	rsceq	r0, r4, #0, 4
 3ac:	053a0000 	ldreq	r0, [sl, #-0]!
 3b0:	03bd0000 			@ <UNDEFINED> instruction: 0x03bd0000
 3b4:	01010000 	mrseq	r0, (UNDEF: 1)
 3b8:	78080250 	stmdavc	r8, {r4, r6, r9}
 3bc:	02fc0200 	rscseq	r0, ip, #0, 4
 3c0:	045f0000 	ldrbeq	r0, [pc], #-0	@ 3c8 <.debug_info+0x3c8>
 3c4:	03d00000 	bicseq	r0, r0, #0
 3c8:	01010000 	mrseq	r0, (UNDEF: 1)
 3cc:	00400150 	subeq	r0, r0, r0, asr r1
 3d0:	00032802 	andeq	r2, r3, r2, lsl #16
 3d4:	00045f00 	andeq	r5, r4, r0, lsl #30
 3d8:	0003e900 	andeq	lr, r3, r0, lsl #18
 3dc:	50010100 	andpl	r0, r1, r0, lsl #2
 3e0:	01013a01 	tsteq	r1, r1, lsl #20
 3e4:	00740251 	rsbseq	r0, r4, r1, asr r2
 3e8:	03380200 	teqeq	r8, #0, 4
 3ec:	053a0000 	ldreq	r0, [sl, #-0]!
 3f0:	03fd0000 	mvnseq	r0, #0
 3f4:	01010000 	mrseq	r0, (UNDEF: 1)
 3f8:	2d080250 	stccs	2, cr0, [r8, #-320]	@ 0xfffffec0
 3fc:	03580400 	cmpeq	r8, #0, 8
 400:	053a0000 	ldreq	r0, [sl, #-0]!
 404:	88020000 	stmdahi	r2, {}	@ <UNPREDICTABLE>
 408:	06000003 	streq	r0, [r0], -r3
 40c:	35000001 	strcc	r0, [r0, #-1]
 410:	01000004 	tsteq	r0, r4
 414:	03055001 	tsteq	r5, #1
 418:	000000d8 	ldrdeq	r0, [r0], -r8
 41c:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 420:	00000003 	andeq	r0, r0, r3
 424:	52010100 	andpl	r0, r1, #0, 2
 428:	002c0305 	eoreq	r0, ip, r5, lsl #6
 42c:	01010000 	mrseq	r0, (UNDEF: 1)
 430:	69080253 	stmdbvs	r8, {r0, r1, r4, r6, r9}
 434:	038c0400 	orreq	r0, ip, #0, 8
 438:	00fe0000 	rscseq	r0, lr, r0
 43c:	00000000 	andeq	r0, r0, r0
 440:	00019004 	andeq	r9, r1, r4
 444:	00053a00 	andeq	r3, r5, r0, lsl #20
 448:	cd090000 	stcgt	0, cr0, [r9, #-0]
 44c:	5a000000 	bpl	454 <.debug_info+0x454>
 450:	0a000004 	beq	468 <.debug_info+0x468>
 454:	0000002d 	andeq	r0, r0, sp, lsr #32
 458:	4a080009 	bmi	200484 <snprintk+0x2000c4>
 45c:	12000004 	andne	r0, r0, #4
 460:	0000010b 	andeq	r0, r0, fp, lsl #2
 464:	0000640b 	andeq	r6, r0, fp, lsl #8
 468:	00010400 	andeq	r0, r1, r0, lsl #8
 46c:	159c0100 	ldrne	r0, [ip, #256]	@ 0x100
 470:	1f000005 	svcne	0x00000005
 474:	000000cd 	andeq	r0, r0, sp, asr #1
 478:	2d1f0b01 	vldrcs	d0, [pc, #-4]	@ 47c <.debug_info+0x47c>
 47c:	3d000000 	stccc	0, cr0, [r0, #-0]
 480:	2b000001 	blcs	48c <.debug_info+0x48c>
 484:	05000001 	streq	r0, [r0, #-1]
 488:	2e0b0075 	mcrcs	0, 0, r0, cr11, cr5, {3}
 48c:	00000071 	andeq	r0, r0, r1, ror r0
 490:	000001af 	andeq	r0, r0, pc, lsr #3
 494:	000001a1 	andeq	r0, r0, r1, lsr #3
 498:	6d756e11 	ldclvs	14, cr6, [r5, #-68]!	@ 0xffffffbc
 49c:	150a0c00 	strne	r0, [sl, #-3072]	@ 0xfffff400
 4a0:	02000005 	andeq	r0, r0, #5
 4a4:	70065491 	mulvc	r6, r1, r4
 4a8:	c1140c00 	tstgt	r4, r0, lsl #24
 4ac:	03000000 	tsteq	r0, #0
 4b0:	e9000002 	stmdb	r0, {r1}
 4b4:	0d000001 	stceq	0, cr0, [r0, #-4]
 4b8:	000000c0 	andeq	r0, r0, r0, asr #1
 4bc:	00000535 	andeq	r0, r0, r5, lsr r5
 4c0:	00200305 	eoreq	r0, r0, r5, lsl #6
 4c4:	2c020000 	stccs	0, cr0, [r2], {-0}
 4c8:	06000001 	streq	r0, [r0], -r1
 4cc:	02000001 	andeq	r0, r0, #1
 4d0:	01000005 	tsteq	r0, r5
 4d4:	03055001 	tsteq	r5, #1
 4d8:	00000058 	andeq	r0, r0, r8, asr r0
 4dc:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 4e0:	00000003 	andeq	r0, r0, r3
 4e4:	52010100 	andpl	r0, r1, #0, 2
 4e8:	00200305 	eoreq	r0, r0, r5, lsl #6
 4ec:	01010000 	mrseq	r0, (UNDEF: 1)
 4f0:	014f0153 	cmpeq	pc, r3, asr r1	@ <UNPREDICTABLE>
 4f4:	09007d02 	stmdbeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 4f8:	00a503a3 	adceq	r0, r5, r3, lsr #7
 4fc:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 500:	30040000 	andcc	r0, r4, r0
 504:	fe000001 	cdp2	0, 0, cr0, cr0, cr1, {0}
 508:	04000000 	streq	r0, [r0], #-0
 50c:	00000138 	andeq	r0, r0, r8, lsr r1
 510:	0000053a 	andeq	r0, r0, sl, lsr r5
 514:	00c60900 	sbceq	r0, r6, r0, lsl #18
 518:	05250000 	streq	r0, [r5, #-0]!
 51c:	2d0a0000 	stccs	0, cr0, [sl, #-0]
 520:	20000000 	andcs	r0, r0, r0
 524:	00cd0900 	sbceq	r0, sp, r0, lsl #18
 528:	05350000 	ldreq	r0, [r5, #-0]!
 52c:	2d0a0000 	stccs	0, cr0, [sl, #-0]
 530:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 534:	05250800 	streq	r0, [r5, #-2048]!	@ 0xfffff800
 538:	69120000 	ldmdbvs	r2, {}	@ <UNPREDICTABLE>
 53c:	07000000 	streq	r0, [r0, -r0]
 540:	00000000 	andeq	r0, r0, r0
 544:	00000064 	andeq	r0, r0, r4, rrx
 548:	05b09c01 	ldreq	r9, [r0, #3073]!	@ 0xc01
 54c:	63050000 	tstvs	r5, #0
 550:	5e1d0700 	cdppl	7, 1, cr0, cr13, cr0, {0}
 554:	72000000 	andvc	r0, r0, #0
 558:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
 55c:	0d000002 	stceq	0, cr0, [r0, #-8]
 560:	000000c0 	andeq	r0, r0, r0, asr #1
 564:	000005c0 	andeq	r0, r0, r0, asr #11
 568:	00180305 	andseq	r0, r8, r5, lsl #6
 56c:	4c020000 	stcmi	0, cr0, [r2], {-0}
 570:	06000000 	streq	r0, [r0], -r0
 574:	a6000001 	strge	r0, [r0], -r1
 578:	01000005 	tsteq	r0, r5
 57c:	03055001 	tsteq	r5, #1
 580:	00000014 	andeq	r0, r0, r4, lsl r0
 584:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 588:	00000003 	andeq	r0, r0, r3
 58c:	52010100 	andpl	r0, r1, #0, 2
 590:	00180305 	andseq	r0, r8, r5, lsl #6
 594:	01010000 	mrseq	r0, (UNDEF: 1)
 598:	01380153 	teqeq	r8, r3, asr r1
 59c:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 5a0:	00004403 	andeq	r4, r0, r3, lsl #8
 5a4:	50040000 	andpl	r0, r4, r0
 5a8:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 5ac:	00000000 	andeq	r0, r0, r0
 5b0:	0000cd09 	andeq	ip, r0, r9, lsl #26
 5b4:	0005c000 	andeq	ip, r5, r0
 5b8:	002d0a00 	eoreq	r0, sp, r0, lsl #20
 5bc:	00070000 	andeq	r0, r7, r0
 5c0:	0005b008 	andeq	fp, r5, r8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	01480200 	mrseq	r0, (UNDEF: 104)
   c:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  10:	00001301 	andeq	r1, r0, r1, lsl #6
  14:	0b002403 	bleq	9028 <snprintk+0x8c68>
  18:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  1c:	0400000e 	streq	r0, [r0], #-14
  20:	017d0048 	cmneq	sp, r8, asr #32
  24:	0000137f 	andeq	r1, r0, pc, ror r3
  28:	03000505 	tsteq	r0, #20971520	@ 0x1400000
  2c:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  30:	0b390b3b 	bleq	e42d24 <snprintk+0xe42964>
  34:	17021349 	strne	r1, [r2, -r9, asr #6]
  38:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  3c:	00340600 	eorseq	r0, r4, r0, lsl #12
  40:	213a0803 	teqcs	sl, r3, lsl #16
  44:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  48:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  4c:	1742b717 	smlaldne	fp, r2, r7, r7
  50:	16070000 	strne	r0, [r7], -r0
  54:	3a0e0300 	bcc	380c5c <snprintk+0x38089c>
  58:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  5c:	0013490b 	andseq	r4, r3, fp, lsl #18
  60:	00260800 	eoreq	r0, r6, r0, lsl #16
  64:	00001349 	andeq	r1, r0, r9, asr #6
  68:	49010109 	stmdbmi	r1, {r0, r3, r8}
  6c:	00130113 	andseq	r0, r3, r3, lsl r1
  70:	00210a00 	eoreq	r0, r1, r0, lsl #20
  74:	0b2f1349 	bleq	bc4da0 <snprintk+0xbc49e0>
  78:	0f0b0000 	svceq	0x000b0000
  7c:	04210b00 	strteq	r0, [r1], #-2816	@ 0xfffff500
  80:	00001349 	andeq	r1, r0, r9, asr #6
  84:	0300340c 	tsteq	r0, #12, 8	@ 0xc000000
  88:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
  8c:	0b390b3b 	bleq	e42d80 <snprintk+0xe429c0>
  90:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  94:	340d0000 	strcc	r0, [sp], #-0
  98:	490e0300 	stmdbmi	lr, {r8, r9}
  9c:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  a0:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	3f012e0f 	svccc	0x00012e0f
  ac:	3a0e0319 	bcc	380d18 <snprintk+0x380958>
  b0:	0b3b0121 	bleq	ec053c <snprintk+0xec017c>
  b4:	27052139 	smladxcs	r5, r9, r1, r2
  b8:	11134919 	tstne	r3, r9, lsl r9
  bc:	40061201 	andmi	r1, r6, r1, lsl #4
  c0:	01197a18 	tsteq	r9, r8, lsl sl
  c4:	10000013 	andne	r0, r0, r3, lsl r0
  c8:	08030005 	stmdaeq	r3, {r0, r2}
  cc:	3b01213a 	blcc	485bc <snprintk+0x481fc>
  d0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d4:	00180213 	andseq	r0, r8, r3, lsl r2
  d8:	00341100 	eorseq	r1, r4, r0, lsl #2
  dc:	213a0803 	teqcs	sl, r3, lsl #16
  e0:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  e4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  e8:	12000018 	andne	r0, r0, #24
  ec:	0e03012e 	cdpeq	1, 0, cr0, cr3, cr14, {1}
  f0:	3b01213a 	blcc	485e0 <snprintk+0x48220>
  f4:	0d21390b 			@ <UNDEFINED> instruction: 0x0d21390b
  f8:	01111927 	tsteq	r1, r7, lsr #18
  fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 100:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
 104:	11130000 	tstne	r3, r0
 108:	130e2501 	tstne	lr, #4194304	@ 0x400000
 10c:	1b0e030b 	blne	380d40 <snprintk+0x380980>
 110:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
 114:	00171006 	andseq	r1, r7, r6
 118:	00241400 	eoreq	r1, r4, r0, lsl #8
 11c:	0b3e0b0b 	bleq	f82d50 <snprintk+0xf82990>
 120:	00000803 	andeq	r0, r0, r3, lsl #16
 124:	03011315 	tsteq	r1, #1409286144	@ 0x54000000
 128:	3a0b0b0e 	bcc	2c2d68 <snprintk+0x2c29a8>
 12c:	010b3b0b 	tsteq	fp, fp, lsl #22
 130:	16000013 			@ <UNDEFINED> instruction: 0x16000013
 134:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 138:	0b381349 	bleq	e04e64 <snprintk+0xe04aa4>
 13c:	00001934 	andeq	r1, r0, r4, lsr r9
 140:	0b000f17 	bleq	3da4 <snprintk+0x39e4>
 144:	1800000b 	stmdane	r0, {r0, r1, r3}
 148:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 14c:	0b3a0e03 	bleq	e83960 <snprintk+0xe835a0>
 150:	0b390b3b 	bleq	e42e44 <snprintk+0xe42a84>
 154:	01871927 	orreq	r1, r7, r7, lsr #18
 158:	00193c19 	andseq	r3, r9, r9, lsl ip
 15c:	012e1900 			@ <UNDEFINED> instruction: 0x012e1900
 160:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 164:	0b3b0b3a 	bleq	ec2e54 <snprintk+0xec2a94>
 168:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 16c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
 170:	00001301 	andeq	r1, r0, r1, lsl #6
 174:	4900051a 	stmdbmi	r0, {r1, r3, r4, r8, sl}
 178:	1b000013 	blne	1cc <vsnprintk+0x64>
 17c:	017d0148 	cmneq	sp, r8, asr #2
 180:	0000137f 	andeq	r1, r0, pc, ror r3
 184:	55010b1c 	strpl	r0, [r1, #-2844]	@ 0xfffff4e4
 188:	00130117 	andseq	r0, r3, r7, lsl r1
 18c:	00341d00 	eorseq	r1, r4, r0, lsl #26
 190:	0b3a0803 	bleq	e821a4 <snprintk+0xe81de4>
 194:	0b390b3b 	bleq	e42e88 <snprintk+0xe42ac8>
 198:	00001349 	andeq	r1, r0, r9, asr #6
 19c:	55010b1e 	strpl	r0, [r1, #-2846]	@ 0xfffff4e2
 1a0:	1f000017 	svcne	0x00000017
 1a4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 1a8:	0b3b0b3a 	bleq	ec2e98 <snprintk+0xec2ad8>
 1ac:	13490b39 	cmpne	r9, #58368	@ 0xe400
 1b0:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 1b4:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000282 	andeq	r0, r0, r2, lsl #5
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	db07c004 	blle	1f0028 <snprintk+0x1efc68>
  14:	04500107 	ldrbeq	r0, [r0], #-263	@ 0xfffffef9
  18:	07ec07db 			@ <UNDEFINED> instruction: 0x07ec07db
  1c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  20:	2da82600 	stccs	6, cr2, [r8]
  24:	009f00a8 	addseq	r0, pc, r8, lsr #1
  28:	00000000 	andeq	r0, r0, r0
  2c:	db07c004 	blle	1f0044 <snprintk+0x1efc84>
  30:	04510107 	ldrbeq	r0, [r1], #-263	@ 0xfffffef9
  34:	07ec07db 			@ <UNDEFINED> instruction: 0x07ec07db
  38:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  3c:	2da82601 	stccs	6, cr2, [r8, #4]!
  40:	009f00a8 	addseq	r0, pc, r8, lsr #1
  44:	dc040000 	stcle	0, cr0, [r4], {-0}
  48:	0107ec07 	tsteq	r7, r7, lsl #24
  4c:	00000050 	andeq	r0, r0, r0, asr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	8402e804 	strhi	lr, [r2], #-2052	@ 0xfffff7fc
  58:	04500103 	ldrbeq	r0, [r0], #-259	@ 0xfffffefd
  5c:	038c0384 	orreq	r0, ip, #132, 6	@ 0x10000002
  60:	00000305 	andeq	r0, r0, r5, lsl #6
  64:	8c040000 	stchi	0, cr0, [r4], {-0}
  68:	0a07c003 	beq	1f007c <snprintk+0x1efcbc>
  6c:	00a503a3 	adceq	r0, r5, r3, lsr #7
  70:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  74:	00009f00 	andeq	r9, r0, r0, lsl #30
  78:	04000000 	streq	r0, [r0], #-0
  7c:	038c02e8 	orreq	r0, ip, #232, 4	@ 0x8000000e
  80:	8c045101 	stchi	1, cr5, [r4], {1}
  84:	0a07c003 	beq	1f0098 <snprintk+0x1efcd8>
  88:	01a503a3 			@ <UNDEFINED> instruction: 0x01a503a3
  8c:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  90:	00009f00 	andeq	r9, r0, r0, lsl #30
	...
  a4:	04000000 	streq	r0, [r0], #-0
  a8:	038c02e8 	orreq	r0, ip, #232, 4	@ 0x8000000e
  ac:	8c045201 	stchi	2, cr5, [r4], {1}
  b0:	0103ac03 	tsteq	r3, r3, lsl #24
  b4:	03ac0454 			@ <UNDEFINED> instruction: 0x03ac0454
  b8:	550104ac 	strpl	r0, [r1, #-1196]	@ 0xfffffb54
  bc:	bc04ac04 	stclt	12, cr10, [r4], {4}
  c0:	04520104 	ldrbeq	r0, [r2], #-260	@ 0xfffffefc
  c4:	059004bc 	ldreq	r0, [r0, #1212]	@ 0x4bc
  c8:	90045501 	andls	r5, r4, r1, lsl #10
  cc:	01059c05 	tsteq	r5, r5, lsl #24
  d0:	059c0452 	ldreq	r0, [ip, #1106]	@ 0x452
  d4:	910205a7 	smlatbls	r2, r7, r5, r0
  d8:	05a70458 	streq	r0, [r7, #1112]!	@ 0x458
  dc:	740305ac 	strvc	r0, [r3], #-1452	@ 0xfffffa54
  e0:	ac049f02 	stcge	15, cr9, [r4], {2}
  e4:	01078c05 	tsteq	r7, r5, lsl #24
  e8:	078c0455 			@ <UNDEFINED> instruction: 0x078c0455
  ec:	540107a8 	strpl	r0, [r1], #-1960	@ 0xfffff858
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	06ac069c 	ssateq	r0, #13, ip, lsl #13
  f8:	00005401 	andeq	r5, r0, r1, lsl #8
  fc:	06d40400 	ldrbeq	r0, [r4], r0, lsl #8
 100:	540106ec 	strpl	r0, [r1], #-1772	@ 0xfffff914
 104:	00000100 	andeq	r0, r0, r0, lsl #2
 108:	04f40400 	ldrbteq	r0, [r4], #1024	@ 0x400
 10c:	510104fc 	strdpl	r0, [r1, -ip]
 110:	cf05c804 	svcgt	0x0005c804
 114:	00510105 	subseq	r0, r1, r5, lsl #2
 118:	00000002 	andeq	r0, r0, r2
 11c:	8c04f404 	stchi	4, cr15, [r4], {4}
 120:	04540105 	ldrbeq	r0, [r4], #-261	@ 0xfffffefb
 124:	05d405c8 	ldrbeq	r0, [r4, #1480]	@ 0x5c8
 128:	00005401 	andeq	r5, r0, r1, lsl #8
	...
 13c:	88640400 	stmdahi	r4!, {sl}^
 140:	04500101 	ldrbeq	r0, [r0], #-257	@ 0xfffffeff
 144:	01ac0188 			@ <UNDEFINED> instruction: 0x01ac0188
 148:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 14c:	2da82600 	stccs	6, cr2, [r8]
 150:	049f00a8 	ldreq	r0, [pc], #168	@ 158 <.debug_loclists+0x158>
 154:	01b001ac 	lsrseq	r0, ip, #3
 158:	b0045001 	andlt	r5, r4, r1
 15c:	0a01ec01 	beq	7b168 <snprintk+0x7ada8>
 160:	00a503a3 	adceq	r0, r5, r3, lsr #7
 164:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 168:	ec049f00 	stc	15, cr9, [r4], {-0}
 16c:	0101f001 	tstpeq	r1, r1	@ p-variant is OBSOLETE
 170:	01f00450 	mvnseq	r0, r0, asr r4
 174:	a30a0294 	tstge	sl, #148, 4	@ 0x40000009
 178:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 17c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 180:	0294049f 	addseq	r0, r4, #-1627389952	@ 0x9f000000
 184:	500102a8 	andpl	r0, r1, r8, lsr #5
 188:	ab02a804 	blge	aa1a0 <snprintk+0xa9de0>
 18c:	40910202 	addsmi	r0, r1, r2, lsl #4
 190:	e802ab04 	stmda	r2, {r2, r8, r9, fp, sp, pc}
 194:	03a30a02 			@ <UNDEFINED> instruction: 0x03a30a02
 198:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 19c:	9f00a82d 	svcls	0x0000a82d
	...
 1ac:	04000000 	streq	r0, [r0], #-0
 1b0:	01018864 	tsteq	r1, r4, ror #16
 1b4:	01880451 	orreq	r0, r8, r1, asr r4
 1b8:	510101a4 	smlatbpl	r1, r4, r1, r0
 1bc:	e001ac04 	and	sl, r1, r4, lsl #24
 1c0:	04510101 	ldrbeq	r0, [r1], #-257	@ 0xfffffeff
 1c4:	01ec01e0 	mvneq	r0, r0, ror #3
 1c8:	ec045001 	stc	0, cr5, [r4], {1}
 1cc:	01028c01 	tsteq	r2, r1, lsl #24
 1d0:	02940451 	addseq	r0, r4, #1358954496	@ 0x51000000
 1d4:	510102a4 	smlatbpl	r1, r4, r2, r0
 1d8:	b002a404 	andlt	sl, r2, r4, lsl #8
 1dc:	03a30a02 			@ <UNDEFINED> instruction: 0x03a30a02
 1e0:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
 1e4:	9f00a82d 	svcls	0x0000a82d
 1e8:	00000100 	andeq	r0, r0, r0, lsl #2
	...
 1fc:	01010000 	mrseq	r0, (UNDEF: 1)
 200:	04000000 	streq	r0, [r0], #-0
 204:	0301886c 	tsteq	r1, #108, 16	@ 0x6c0000
 208:	049f4c91 	ldreq	r4, [pc], #3217	@ 210 <.debug_loclists+0x210>
 20c:	019c0188 	orrseq	r0, ip, r8, lsl #3
 210:	9c045401 	stcls	4, cr5, [r4], {1}
 214:	0301ac01 	tsteq	r1, #256	@ 0x100
 218:	049f7f74 	ldreq	r7, [pc], #3956	@ 220 <.debug_loclists+0x220>
 21c:	01b001ac 	lsrseq	r0, ip, #3
 220:	9f4c9103 	svcls	0x004c9103
 224:	d801b004 	stmdale	r1, {r2, ip, sp, pc}
 228:	04540101 	ldrbeq	r0, [r4], #-257	@ 0xfffffeff
 22c:	01ec01d8 	ldrdeq	r0, [ip, #24]!
 230:	9f7f7403 	svcls	0x007f7403
 234:	f001ec04 			@ <UNDEFINED> instruction: 0xf001ec04
 238:	4c910301 	ldcmi	3, cr0, [r1], {1}
 23c:	01f0049f 			@ <UNDEFINED> instruction: 0x01f0049f
 240:	54010284 	strpl	r0, [r1], #-644	@ 0xfffffd7c
 244:	94028404 	strls	r8, [r2], #-1028	@ 0xfffffbfc
 248:	7f740302 	svcvc	0x00740302
 24c:	0294049f 	addseq	r0, r4, #-1627389952	@ 0x9f000000
 250:	910302b0 			@ <UNDEFINED> instruction: 0x910302b0
 254:	b0049f4c 	andlt	r9, r4, ip, asr #30
 258:	0102b002 	tsteq	r2, r2
 25c:	02b00454 	adcseq	r0, r0, #84, 8	@ 0x54000000
 260:	740302b4 	strvc	r0, [r3], #-692	@ 0xfffffd4c
 264:	b4049f7f 	strlt	r9, [r4], #-3967	@ 0xfffff081
 268:	0102cc02 	tsteq	r2, r2, lsl #24
 26c:	00000054 	andeq	r0, r0, r4, asr r0
 270:	00040000 	andeq	r0, r4, r0
 274:	04500148 	ldrbeq	r0, [r0], #-328	@ 0xfffffeb8
 278:	a30a6448 	tstge	sl, #72, 8	@ 0x48000000
 27c:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 280:	00a834a8 	adceq	r3, r8, r8, lsr #9
 284:	Address 0x284 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003ec 	andeq	r0, r0, ip, ror #7
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000003c 	andeq	r0, r0, ip, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	90039004 	andls	r9, r3, r4
  10:	03a80403 			@ <UNDEFINED> instruction: 0x03a80403
  14:	0400078c 	streq	r0, [r0], #-1932	@ 0xfffff874
  18:	03900390 	orrseq	r0, r0, #144, 6	@ 0x40000002
  1c:	e403cc04 	str	ip, [r3], #-3076	@ 0xfffff3fc
  20:	03e80403 	mvneq	r0, #50331648	@ 0x3000000
  24:	88040484 	stmdahi	r4, {r2, r7, sl}
  28:	0404a004 	streq	sl, [r4], #-4
  2c:	05fc04a4 	ldrbeq	r0, [ip, #1188]!	@ 0x4a4
  30:	a8068004 	stmdage	r6, {r2, pc}
  34:	06ac0406 	strteq	r0, [ip], r6, lsl #8
  38:	f00406e8 			@ <UNDEFINED> instruction: 0xf00406e8
  3c:	00078c06 	andeq	r8, r7, r6, lsl #24

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000003da 	ldrdeq	r0, [r0], -sl
   4:	013a0003 	teqeq	sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	73552f00 	cmpvc	r5, #0, 30
  80:	2f737265 	svccs	0x00737265
  84:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  88:	2f766168 	svccs	0x00766168
  8c:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  90:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  94:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  98:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  9c:	6f72705f 	svcvs	0x0072705f
  a0:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  a4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  a8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  ac:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  b0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  b4:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  b8:	2f006564 	svccs	0x00006564
  bc:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  c0:	61732f73 	cmnvs	r3, r3, ror pc
  c4:	6168626d 	cmnvs	r8, sp, ror #4
  c8:	6f442f76 	svcvs	0x00442f76
  cc:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  d0:	2f73746e 	svccs	0x0073746e
  d4:	6f637376 	svcvs	0x00637376
  d8:	705f6564 	subsvc	r6, pc, r4, ror #10
  dc:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  e0:	2f737463 	svccs	0x00737463
  e4:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  e8:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ 30 <.debug_line+0x30>
  ec:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  f0:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  f4:	73000063 	tstvc	r0, #99	@ 0x63
  f8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  fc:	632e6b74 			@ <UNDEFINED> instruction: 0x632e6b74
 100:	00000100 	andeq	r0, r0, r0, lsl #2
 104:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 108:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
 10c:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
 110:	00000200 	andeq	r0, r0, r0, lsl #4
 114:	61647473 	smcvs	18243	@ 0x4743
 118:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
 11c:	00000200 	andeq	r0, r0, r0, lsl #4
 120:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
 124:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
 128:	00003e6e 	andeq	r3, r0, lr, ror #28
 12c:	70720000 	rsbsvc	r0, r2, r0
 130:	00682e69 	rsbeq	r2, r8, r9, ror #28
 134:	70000003 	andvc	r0, r0, r3
 138:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 13c:	00682e6b 	rsbeq	r2, r8, fp, ror #28
 140:	00000004 	andeq	r0, r0, r4
 144:	05002005 	streq	r2, [r0, #-5]
 148:	00000002 	andeq	r0, r0, r2
 14c:	05051800 	streq	r1, [r5, #-2048]	@ 0xfffff800
 150:	02000113 	andeq	r0, r0, #-1073741820	@ 0xc0000004
 154:	139e0204 	orrsne	r0, lr, #4, 4	@ 0x40000000
 158:	01060d05 	tsteq	r6, r5, lsl #26
 15c:	05661005 	strbeq	r1, [r6, #-5]!
 160:	05054820 	streq	r4, [r5, #-2080]	@ 0xfffff7e0
 164:	01040200 	mrseq	r0, R12_usr
 168:	02004b06 	andeq	r4, r0, #6144	@ 0x1800
 16c:	ba060104 	blt	180584 <snprintk+0x1801c4>
 170:	01040200 	mrseq	r0, R12_usr
 174:	31052e06 	tstcc	r5, r6, lsl #28
 178:	050106bd 	streq	r0, [r1, #-1725]	@ 0xfffff943
 17c:	144b0605 	strbne	r0, [fp], #-1541	@ 0xfffff9fb
 180:	05d80905 	ldrbeq	r0, [r8, #2309]	@ 0x905
 184:	1b05130d 	blne	144dc0 <snprintk+0x144a00>
 188:	18050106 	stmdane	r5, {r1, r2, r8}
 18c:	4a12052e 	bmi	48164c <snprintk+0x48128c>
 190:	02001105 	andeq	r1, r0, #1073741825	@ 0x40000001
 194:	4b060104 	blmi	1805ac <snprintk+0x1801ec>
 198:	01040200 	mrseq	r0, R12_usr
 19c:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 1a0:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
 1a4:	09054605 	stmdbeq	r5, {r0, r2, r9, sl, lr}
 1a8:	0d053506 	stceq	5, cr3, [r5, #-24]	@ 0xffffffe8
 1ac:	06230513 			@ <UNDEFINED> instruction: 0x06230513
 1b0:	ba200501 	blt	8015bc <snprintk+0x8011fc>
 1b4:	054a1205 	strbeq	r1, [sl, #-517]	@ 0xfffffdfb
 1b8:	04020011 	streq	r0, [r2], #-17	@ 0xffffffef
 1bc:	054b0601 	strbeq	r0, [fp, #-1537]	@ 0xfffff9ff
 1c0:	04020013 	streq	r0, [r2], #-19	@ 0xffffffed
 1c4:	052e0601 	streq	r0, [lr, #-1537]!	@ 0xfffff9ff
 1c8:	04020011 	streq	r0, [r2], #-17	@ 0xffffffef
 1cc:	05052e01 	streq	r2, [r5, #-3585]	@ 0xfffff1ff
 1d0:	05667703 	strbeq	r7, [r6, #-1795]!	@ 0xfffff8fd
 1d4:	0c030609 	stceq	6, cr0, [r3], {9}
 1d8:	130d052e 	tstne	sp, #192937984	@ 0xb800000
 1dc:	01062905 	tsteq	r6, r5, lsl #18
 1e0:	052e2605 	streq	r2, [lr, #-1541]!	@ 0xfffff9fb
 1e4:	11054a12 	tstne	r5, r2, lsl sl
 1e8:	01040200 	mrseq	r0, R12_usr
 1ec:	02004b06 	andeq	r4, r0, #6144	@ 0x1800
 1f0:	01060104 	tsteq	r6, r4, lsl #2
 1f4:	01040200 	mrseq	r0, R12_usr
 1f8:	0609054a 	streq	r0, [r9], -sl, asr #10
 1fc:	8206014d 	andhi	r0, r6, #1073741843	@ 0x40000013
 200:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 204:	332e0601 			@ <UNDEFINED> instruction: 0x332e0601
 208:	052e0613 	streq	r0, [lr, #-1555]!	@ 0xfffff9ed
 20c:	052c060d 	streq	r0, [ip, #-1549]!	@ 0xfffff9f3
 210:	4a6a0601 	bmi	1a81a1c <snprintk+0x1a8165c>
 214:	00064305 	andeq	r4, r6, r5, lsl #6
 218:	01680205 	cmneq	r8, r5, lsl #4
 21c:	06160000 	ldreq	r0, [r6], -r0
 220:	06050501 	streq	r0, [r5], -r1, lsl #10
 224:	060d0583 	streq	r0, [sp], -r3, lsl #11
 228:	06050501 	streq	r0, [r5], -r1, lsl #10
 22c:	0613054b 	ldreq	r0, [r3], -fp, asr #10
 230:	2e0d0501 	cdpcs	5, 0, cr0, cr13, cr1, {0}
 234:	30060505 	andcc	r0, r6, r5, lsl #10
 238:	05300d05 	ldreq	r0, [r0, #-3333]!	@ 0xfffff2fb
 23c:	2e380316 	mrccs	3, 1, r0, cr8, cr6, {0}
 240:	46031405 	strmi	r1, [r3], -r5, lsl #8
 244:	000b0501 	andeq	r0, fp, r1, lsl #10
 248:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 24c:	05670905 	strbeq	r0, [r7, #-2309]!	@ 0xfffff6fb
 250:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
 254:	054d060d 	strbeq	r0, [sp, #-1549]	@ 0xfffff9f3
 258:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
 25c:	1330060d 	teqne	r0, #13631488	@ 0xd00000
 260:	14051413 	strne	r1, [r5], #-1043	@ 0xfffffbed
 264:	0d050106 	stceq	1, cr0, [r5, #-24]	@ 0xffffffe8
 268:	0617052e 	ldreq	r0, [r7], -lr, lsr #10
 26c:	040200d7 	streq	r0, [r2], #-215	@ 0xffffff29
 270:	05660601 	strbeq	r0, [r6, #-1537]!	@ 0xfffff9ff
 274:	0402003a 	streq	r0, [r2], #-58	@ 0xffffffc6
 278:	05660602 	strbeq	r0, [r6, #-1538]!	@ 0xfffff9fe
 27c:	79030610 	stmdbvc	r3, {r4, r9, sl}
 280:	353a0501 	ldrcc	r0, [sl, #-1281]!	@ 0xfffffaff
 284:	2f061705 	svccs	0x00061705
 288:	01040200 	mrseq	r0, R12_usr
 28c:	3b056606 	blcc	159aac <snprintk+0x1596ec>
 290:	02040200 	andeq	r0, r4, #0, 4
 294:	10056606 	andne	r6, r5, r6, lsl #12
 298:	01780306 	cmneq	r8, r6, lsl #6
 29c:	05363b05 	ldreq	r3, [r6, #-2821]!	@ 0xfffff4fb
 2a0:	052f0617 	streq	r0, [pc, #-1559]!	@ fffffc91 <snprintk+0xfffff8d1>
 2a4:	0501061f 	streq	r0, [r1, #-1567]	@ 0xfffff9e1
 2a8:	04020017 	streq	r0, [r2], #-23	@ 0xffffffe9
 2ac:	31056601 	tstcc	r5, r1, lsl #12
 2b0:	02040200 	andeq	r0, r4, #0, 4
 2b4:	10054a06 	andne	r4, r5, r6, lsl #20
 2b8:	01770306 	cmneq	r7, r6, lsl #6
 2bc:	09033105 	stmdbeq	r3, {r0, r2, r8, ip, sp}
 2c0:	0611052e 	ldreq	r0, [r1], -lr, lsr #10
 2c4:	06140532 			@ <UNDEFINED> instruction: 0x06140532
 2c8:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 2cc:	0614052f 	ldreq	r0, [r4], -pc, lsr #10
 2d0:	2e130501 	cdpcs	5, 1, cr0, cr3, cr1, {0}
 2d4:	4b061505 	blmi	1856f0 <snprintk+0x185330>
 2d8:	05131105 	ldreq	r1, [r3, #-261]	@ 0xfffffefb
 2dc:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 2e0:	052f0611 	streq	r0, [pc, #-1553]!	@ fffffcd7 <snprintk+0xfffff917>
 2e4:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 2e8:	15052e13 	strne	r2, [r5, #-3603]	@ 0xfffff1ed
 2ec:	11054b06 	tstne	r5, r6, lsl #22
 2f0:	054c4b13 	strbeq	r4, [ip, #-2835]	@ 0xfffff4ed
 2f4:	0501061a 	streq	r0, [r1, #-1562]	@ 0xfffff9e6
 2f8:	13da0611 	bicsne	r0, sl, #17825792	@ 0x1100000
 2fc:	06130513 			@ <UNDEFINED> instruction: 0x06130513
 300:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 304:	1405674c 	strne	r6, [r5], #-1868	@ 0xfffff8b4
 308:	01710306 	cmneq	r1, r6, lsl #6
 30c:	0f031105 	svceq	0x00031105
 310:	0615052e 	ldreq	r0, [r5], -lr, lsr #10
 314:	012e7003 			@ <UNDEFINED> instruction: 0x012e7003
 318:	02006606 	andeq	r6, r0, #6291456	@ 0x600000
 31c:	66060104 	strvs	r0, [r6], -r4, lsl #2
 320:	02000131 	andeq	r0, r0, #1073741836	@ 0x4000000c
 324:	03ba0104 			@ <UNDEFINED> instruction: 0x03ba0104
 328:	4a062e0b 	bmi	18bb5c <snprintk+0x18b79c>
 32c:	35061105 	strcc	r1, [r6, #-261]	@ 0xfffffefb
 330:	02004b4b 	andeq	r4, r0, #76800	@ 0x12c00
 334:	66060104 	strvs	r0, [r6], -r4, lsl #2
 338:	10056706 	andne	r6, r5, r6, lsl #14
 33c:	01590306 	cmpeq	r9, r6, lsl #6
 340:	27031105 	strcs	r1, [r3, -r5, lsl #2]
 344:	0531062e 	ldreq	r0, [r1, #-1582]!	@ 0xfffff9d2
 348:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
 34c:	05830611 	streq	r0, [r3, #1553]	@ 0x611
 350:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
 354:	674e0611 	smlaldvs	r0, lr, r1, r6
 358:	03061005 	tsteq	r6, #5
 35c:	11050150 	tstne	r5, r0, asr r1
 360:	052e3003 	streq	r3, [lr, #-3]!
 364:	4b2a0615 	blmi	a81bc0 <snprintk+0xa81800>
 368:	01061705 	tsteq	r6, r5, lsl #14
 36c:	50061105 	andpl	r1, r6, r5, lsl #2
 370:	01061705 	tsteq	r6, r5, lsl #14
 374:	05821105 	streq	r1, [r2, #261]	@ 0x105
 378:	052f0615 	streq	r0, [pc, #-1557]!	@ fffffd6b <snprintk+0xfffff9ab>
 37c:	04020032 	streq	r0, [r2], #-50	@ 0xffffffce
 380:	2d052d03 	stccs	13, cr2, [r5, #-12]
 384:	01040200 	mrseq	r0, R12_usr
 388:	0610052e 	ldreq	r0, [r0], -lr, lsr #10
 38c:	2e664d03 	cdpcs	13, 6, cr4, cr6, cr3, {0}
 390:	03061605 	tsteq	r6, #5242880	@ 0x500000
 394:	00012e36 	andeq	r2, r1, r6, lsr lr
 398:	ba010402 	blt	413a8 <snprintk+0x40fe8>
 39c:	01040200 	mrseq	r0, R12_usr
 3a0:	05052e06 	streq	r2, [r5, #-3590]	@ 0xfffff1fa
 3a4:	0d051606 	stceq	6, cr1, [r5, #-24]	@ 0xffffffe8
 3a8:	10050106 	andne	r0, r5, r6, lsl #2
 3ac:	06050582 	streq	r0, [r5], -r2, lsl #11
 3b0:	0601052f 	streq	r0, [r1], -pc, lsr #10
 3b4:	3b054a13 	blcc	152c08 <snprintk+0x152848>
 3b8:	02050006 	andeq	r0, r5, #6
 3bc:	000003c0 	andeq	r0, r0, r0, asr #7
 3c0:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 3c4:	15670605 	strbne	r0, [r7, #-1541]!	@ 0xfffff9fb
 3c8:	4b080513 	blmi	20181c <snprintk+0x20145c>
 3cc:	01060e05 	tsteq	r6, r5, lsl #28
 3d0:	4b060505 	blmi	1817ec <snprintk+0x18142c>
 3d4:	06010513 			@ <UNDEFINED> instruction: 0x06010513
 3d8:	00080213 	andeq	r0, r8, r3, lsl r2
 3dc:	Address 0x3dc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	@ 0x10000006
   4:	6e737600 	cdpvs	6, 7, cr7, cr3, cr0, {0}
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	73006b74 	tstvc	r0, #116, 22	@ 0x1d000
  10:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
  14:	006b746e 	rsbeq	r7, fp, lr, ror #8
  18:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
  1c:	745f3436 	ldrbvc	r3, [pc], #-1078	@ 24 <.debug_str+0x24>
  20:	5f617600 	svcpl	0x00617600
  24:	7473696c 	ldrbtvc	r6, [r3], #-2412	@ 0xfffff694
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	63007261 	tstvs	r0, #268435462	@ 0x10000006
  38:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  3c:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  40:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  44:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  48:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  58:	2074726f 	rsbscs	r7, r4, pc, ror #4
  5c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  60:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  64:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  68:	74757000 	ldrbtvc	r7, [r5], #-0
  6c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  70:	73552f00 	cmpvc	r5, #0, 30
  74:	2f737265 	svccs	0x00737265
  78:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  7c:	2f766168 	svccs	0x00766168
  80:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  84:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  88:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  8c:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  90:	6f72705f 	svcvs	0x0072705f
  94:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  98:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  9c:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  a4:	73006970 	tstvc	r0, #112, 18	@ 0x1c0000
  a8:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  b0:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
  b4:	5f63756e 	svcpl	0x0063756e
  b8:	6c5f6176 	mrrcvs	1, 7, r6, pc, cr6	@ <UNPREDICTABLE>
  bc:	00747369 	rsbseq	r7, r4, r9, ror #6
  c0:	55465f5f 	strbpl	r5, [r6, #-3935]	@ 0xfffff0a1
  c4:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  c8:	5f5f4e4f 	svcpl	0x005f4e4f
  cc:	73616200 	cmnvc	r1, #0, 4
  d0:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  d4:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  dc:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  ec:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  f0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f4:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  f8:	5f38746e 	svcpl	0x0038746e
  fc:	5f5f0074 	svcpl	0x005f0074
 100:	62007061 	andvs	r7, r0, #97	@ 0x61
 104:	655f6675 	ldrbvs	r6, [pc, #-1653]	@ fffffa97 <snprintk+0xfffff6d7>
 108:	6500646e 	strvs	r6, [r0, #-1134]	@ 0xfffffb92
 10c:	5f74696d 	svcpl	0x0074696d
 110:	006c6176 	rsbeq	r6, ip, r6, ror r1
 114:	61765f5f 	cmnvs	r6, pc, asr pc
 118:	73696c5f 	cmnvc	r9, #24320	@ 0x5f00
 11c:	6f6c0074 	svcvs	0x006c0074
 120:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 124:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 128:	00746e69 	rsbseq	r6, r4, r9, ror #28
 12c:	5f667562 	svcpl	0x00667562
 130:	00727470 	rsbseq	r7, r2, r0, ror r4
 134:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 138:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	@ 140 <.debug_str+0x140>
 13c:	2f636269 	svccs	0x00636269
 140:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
 144:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 148:	4e470063 	cdpmi	0, 4, cr0, cr7, cr3, {3}
 14c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 150:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
 154:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
 158:	32303220 	eorscc	r3, r0, #32, 4
 15c:	31313134 	teqcc	r1, r4, lsr r1
 160:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
 164:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 168:	316d7261 	cmncc	sp, r1, ror #4
 16c:	6a363731 	bvs	d8de38 <snprintk+0xd8da78>
 170:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 174:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 178:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 17c:	316d7261 	cmncc	sp, r1, ror #4
 180:	6a363731 	bvs	d8de4c <snprintk+0xd8da8c>
 184:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 188:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 18c:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 190:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 194:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 198:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 19c:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 1a0:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 1a4:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1a8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1ac:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 1b0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1b4:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 1b8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 1bc:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1c0:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 1c4:	613d6863 	teqvs	sp, r3, ror #16
 1c8:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 1cc:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1d0:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 1d4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1d8:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 1dc:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1e0:	20393975 	eorscs	r3, r9, r5, ror r9
 1e4:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 1e8:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 1ec:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1f0:	7000676e 	andvc	r6, r0, lr, ror #14
 1f4:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 1f8:	6975006b 	ldmdbvs	r5!, {r0, r1, r3, r5, r6}^
 1fc:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
 200:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
 204:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 208:	00746e69 	rsbseq	r6, r4, r9, ror #28
 20c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 210:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 214:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	8e040e56 	mcrhi	14, 0, r0, cr4, cr6, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000064 	andeq	r0, r0, r4, rrx
  34:	00000104 	andeq	r0, r0, r4, lsl #2
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	42018e02 	andmi	r8, r1, #2, 28
  40:	6e02380e 	cdpvs	8, 0, cr3, cr2, cr14, {0}
  44:	0000080e 	andeq	r0, r0, lr, lsl #16
  48:	00000020 	andeq	r0, r0, r0, lsr #32
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000168 	andeq	r0, r0, r8, ror #2
  54:	00000258 	andeq	r0, r0, r8, asr r2
  58:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  5c:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  60:	200e4201 	andcs	r4, lr, r1, lsl #4
  64:	0e011a03 	vmlaeq.f32	s2, s2, s6
  68:	0000000c 	andeq	r0, r0, ip
  6c:	00000028 	andeq	r0, r0, r8, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	000003c0 	andeq	r0, r0, r0, asr #7
  78:	0000002c 	andeq	r0, r0, ip, lsr #32
  7c:	82080e42 	andhi	r0, r8, #1056	@ 0x420
  80:	42018302 	andmi	r8, r1, #134217728	@ 0x8000000
  84:	038e0c0e 	orreq	r0, lr, #3584	@ 0xe00
  88:	4a180e42 	bmi	603998 <snprintk+0x6035d8>
  8c:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  90:	c342080e 	cmpgt	r2, #917504	@ 0xe0000
  94:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd46c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <snprintk+0x46070>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e2822001 	add	r2, r2, #1
   c:	e5d3c000 	ldrb	ip, [r3]
  10:	e35c0000 	cmp	ip, #0
  14:	1afffffa 	bne	4 <strcat+0x4>
  18:	e2433001 	sub	r3, r3, #1
  1c:	e5d12000 	ldrb	r2, [r1]
  20:	e2811001 	add	r1, r1, #1
  24:	e5e32001 	strb	r2, [r3, #1]!
  28:	e3520000 	cmp	r2, #0
  2c:	1afffffa 	bne	1c <strcat+0x1c>
  30:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ed 	andeq	r0, r0, sp, ror #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009b04 	andeq	r9, r0, r4, lsl #22
  10:	008b0c00 	addeq	r0, fp, r0, lsl #24
  14:	014e0000 	mrseq	r0, (UNDEF: 78)
  18:	00000000 	andeq	r0, r0, r0
  1c:	00340000 	eorseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003207 	andeq	r3, r0, r7, lsl #4
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	007f0601 	rsbseq	r0, pc, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00014405 	andeq	r4, r1, r5, lsl #8
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000063 	andeq	r0, r0, r3, rrx
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00500801 	subseq	r0, r0, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00006c07 	andeq	r6, r0, r7, lsl #24
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000020 	andeq	r0, r0, r0, lsr #32
  6c:	00007103 	andeq	r7, r0, r3, lsl #2
  70:	08010100 	stmdaeq	r1, {r8}
  74:	0000005e 	andeq	r0, r0, lr, asr r0
  78:	00007106 	andeq	r7, r0, r6, lsl #2
  7c:	00780300 	rsbseq	r0, r8, r0, lsl #6
  80:	49070000 	stmdbmi	r7, {}	@ <UNPREDICTABLE>
  84:	02000000 	andeq	r0, r0, #0
  88:	006c0822 	rsbeq	r0, ip, r2, lsr #16
  8c:	00000000 	andeq	r0, r0, r0
  90:	00340000 	eorseq	r0, r4, r0
  94:	9c010000 	stcls	0, cr0, [r1], {-0}
  98:	00001b08 	andeq	r1, r0, r8, lsl #22
  9c:	15040100 	strne	r0, [r4, #-256]	@ 0xffffff00
  a0:	0000006c 	andeq	r0, r0, ip, rrx
  a4:	73095001 	tstvc	r9, #1
  a8:	01006372 	tsteq	r0, r2, ror r3
  ac:	007d2704 	rsbseq	r2, sp, r4, lsl #14
  b0:	00100000 	andseq	r0, r0, r0
  b4:	000c0000 	andeq	r0, ip, r0
  b8:	73020000 	tstvc	r2, #0
  bc:	0b050031 	bleq	140188 <strcat+0x140188>
  c0:	0000006c 	andeq	r0, r0, ip, rrx
  c4:	0000002e 	andeq	r0, r0, lr, lsr #32
  c8:	00000024 	andeq	r0, r0, r4, lsr #32
  cc:	00327302 	eorseq	r7, r2, r2, lsl #6
  d0:	007d1106 	rsbseq	r1, sp, r6, lsl #2
  d4:	004e0000 	subeq	r0, lr, r0
  d8:	004a0000 	subeq	r0, sl, r0
  dc:	63020000 	tstvs	r2, #0
  e0:	710a0700 	tstvc	sl, r0, lsl #14
  e4:	5f000000 	svcpl	0x00000000
  e8:	5b000000 	blpl	f0 <.debug_info+0xf0>
  ec:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcat+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <strcat+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	0b000f03 	bleq	3c34 <strcat+0x3c34>
  24:	13490421 	cmpne	r9, #553648128	@ 0x21000000
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	tstne	lr, #4194304	@ 0x400000
  30:	1b0e030b 	blne	380c64 <strcat+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <strcat+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <strcat+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strcat+0xe42d4c>
  5c:	13491927 	cmpne	r9, #638976	@ 0x9c000
  60:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	05080000 	streq	r0, [r8, #-0]
  6c:	3a0e0300 	bcc	380c74 <strcat+0x380c74>
  70:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  74:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  78:	09000018 	stmdbeq	r0, {r3, r4}
  7c:	08030005 	stmdaeq	r3, {r0, r2}
  80:	0b3b0b3a 	bleq	ec2d70 <strcat+0xec2d70>
  84:	13490b39 	cmpne	r9, #58368	@ 0xe400
  88:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  8c:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000067 	andeq	r0, r0, r7, rrx
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	011c0004 	tsteq	ip, r4
  14:	341c0451 	ldrcc	r0, [ip], #-1105	@ 0xfffffbaf
  18:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  1c:	2da82601 	stccs	6, cr2, [r8, #4]!
  20:	009f00a8 	addseq	r0, pc, r8, lsr #1
  24:	00000002 	andeq	r0, r0, r2
  28:	00010100 	andeq	r0, r1, r0, lsl #2
  2c:	00040000 	andeq	r0, r4, r0
  30:	04500104 	ldrbeq	r0, [r0], #-260	@ 0xfffffefc
  34:	52011c04 	andpl	r1, r1, #4, 24	@ 0x400
  38:	01241c04 			@ <UNDEFINED> instruction: 0x01241c04
  3c:	28240453 	stmdacs	r4!, {r0, r1, r4, r6, sl}
  40:	9f017303 	svcls	0x00017303
  44:	01342804 	teqeq	r4, r4, lsl #16
  48:	00030053 	andeq	r0, r3, r3, asr r0
  4c:	00040000 	andeq	r0, r4, r0
  50:	04510124 	ldrbeq	r0, [r1], #-292	@ 0xfffffedc
  54:	71033424 	tstvc	r3, r4, lsr #8
  58:	00009f7f 	andeq	r9, r0, pc, ror pc
  5c:	04000000 	streq	r0, [r0], #-0
  60:	73021c10 	tstvc	r2, #16, 24	@ 0x1000
  64:	34240400 	strtcc	r0, [r4], #-1024	@ 0xfffffc00
  68:	Address 0x68 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d4 	ldrdeq	r0, [r0], -r4
   4:	007e0003 	rsbseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  6c:	73000065 	tstvc	r0, #101	@ 0x65
  70:	61637274 	smcvs	14116	@ 0x3724
  74:	00632e74 	rsbeq	r2, r3, r4, ror lr
  78:	73000001 	tstvc	r0, #1
  7c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
  80:	00682e67 	rsbeq	r2, r8, r7, ror #28
  84:	00000002 	andeq	r0, r0, r2
  88:	05002c05 	streq	r2, [r0, #-3077]	@ 0xfffff3fb
  8c:	00000002 	andeq	r0, r0, r2
  90:	05051500 	streq	r1, [r5, #-1280]	@ 0xfffffb00
  94:	0b051313 	bleq	144ce8 <strcat+0x144ce8>
  98:	05051106 	streq	r1, [r5, #-262]	@ 0xfffffefa
  9c:	05153006 	ldreq	r3, [r5, #-6]
  a0:	10051309 	andne	r1, r5, r9, lsl #6
  a4:	0b052e06 	bleq	14b8c4 <strcat+0x14b8c4>
  a8:	000e052e 	andeq	r0, lr, lr, lsr #10
  ac:	06010402 	streq	r0, [r1], -r2, lsl #8
  b0:	4e05052f 	cdpmi	5, 0, cr0, cr5, cr15, {1}
  b4:	01060805 	tsteq	r6, r5, lsl #16
  b8:	2f060505 	svccs	0x00060505
  bc:	05130905 	ldreq	r0, [r3, #-2309]	@ 0xfffff6fb
  c0:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
  c4:	054b0609 	strbeq	r0, [fp, #-1545]	@ 0xfffff9f7
  c8:	0501060f 	streq	r0, [r1, #-1551]	@ 0xfffff9f1
  cc:	04020010 	streq	r0, [r2], #-16
  d0:	022f0601 	eoreq	r0, pc, #1048576	@ 0x100000
  d4:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6400746e 	strvs	r7, [r0], #-1134	@ 0xfffffb92
  1c:	00747365 	rsbseq	r7, r4, r5, ror #6
  20:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  24:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  28:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  2c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  30:	6f6c0074 	svcvs	0x006c0074
  34:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  48:	72747300 	rsbsvc	r7, r4, #0, 6
  4c:	00746163 	rsbseq	r6, r4, r3, ror #2
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  58:	61686320 	cmnvs	r8, r0, lsr #6
  5c:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  60:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  70:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  74:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  78:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  7c:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  84:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  88:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
  8c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  90:	74732f63 	ldrbtvc	r2, [r3], #-3939	@ 0xfffff09d
  94:	74616372 	strbtvc	r6, [r1], #-882	@ 0xfffffc8e
  98:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
  9c:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  a0:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  a4:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  a8:	30322031 	eorscc	r2, r2, r1, lsr r0
  ac:	31313432 	teqcc	r1, r2, lsr r4
  b0:	2d203931 			@ <UNDEFINED> instruction: 0x2d203931
  b4:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  b8:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  bc:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  c8:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  cc:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  d0:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  d4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  dc:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  e0:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  e4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  e8:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  ec:	20737365 	rsbscs	r7, r3, r5, ror #6
  f0:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  f4:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  f8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  fc:	616f6c66 	cmnvs	pc, r6, ror #24
 100:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 104:	6f733d69 	svcvs	0x00733d69
 108:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 10c:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 110:	616d2d20 	cmnvs	sp, r0, lsr #26
 114:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 118:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 11c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 120:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 124:	4f2d2062 	svcmi	0x002d2062
 128:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 12c:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 130:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 134:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 138:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 13c:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 140:	00676e69 	rsbeq	r6, r7, r9, ror #28
 144:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 148:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 14c:	552f0074 	strpl	r0, [pc, #-116]!	@ e0 <.debug_str+0xe0>
 150:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
 154:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
 158:	76616862 	strbtvc	r6, [r1], -r2, ror #16
 15c:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
 160:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 164:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
 168:	646f6373 	strbtvs	r6, [pc], #-883	@ 170 <.debug_str+0x170>
 16c:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
 170:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
 174:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
 178:	30343173 	eorscc	r3, r4, r3, ror r1
 17c:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 180:	00697062 	rsbeq	r7, r9, r2, rrx

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcat+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e6ef2071 	uxtb	r2, r1
   8:	e1530002 	cmp	r3, r2
   c:	012fff1e 	bxeq	lr
  10:	e2800001 	add	r0, r0, #1
  14:	e3530000 	cmp	r3, #0
  18:	1afffff8 	bne	0 <strchr>
  1c:	e3a00000 	mov	r0, #0
  20:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b6 	strheq	r0, [r0], -r6
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009604 	andeq	r9, r0, r4, lsl #12
  10:	004b0c00 	subeq	r0, fp, r0, lsl #24
  14:	01490000 	mrseq	r0, (UNDEF: 73)
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003407 	andeq	r3, r0, r7, lsl #8
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	008a0601 	addeq	r0, sl, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00013f05 	andeq	r3, r1, r5, lsl #30
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	0000006e 	andeq	r0, r0, lr, rrx
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	005b0801 	subseq	r0, fp, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00007707 	andeq	r7, r0, r7, lsl #14
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000022 	andeq	r0, r0, r2, lsr #32
  6c:	00007102 	andeq	r7, r0, r2, lsl #2
  70:	08010100 	stmdaeq	r1, {r8}
  74:	00000069 	andeq	r0, r0, r9, rrx
  78:	00007106 	andeq	r7, r0, r6, lsl #2
  7c:	00780200 	rsbseq	r0, r8, r0, lsl #4
  80:	1b070000 	blne	1c0088 <strchr+0x1c0088>
  84:	02000000 	andeq	r0, r0, #0
  88:	006c0823 	rsbeq	r0, ip, r3, lsr #16
  8c:	00000000 	andeq	r0, r0, r0
  90:	00240000 	eoreq	r0, r4, r0
  94:	9c010000 	stcls	0, cr0, [r1], {-0}
  98:	23007303 	tstcs	r0, #201326592	@ 0xc000000
  9c:	0000007d 	andeq	r0, r0, sp, ror r0
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	0000000c 	andeq	r0, r0, ip
  a8:	2a006303 	bcs	18cbc <strchr+0x18cbc>
  ac:	00000034 	andeq	r0, r0, r4, lsr r0
  b0:	00000044 	andeq	r0, r0, r4, asr #32
  b4:	00000042 	andeq	r0, r0, r2, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strchr+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00050300 	andeq	r0, r5, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	04213b01 	strteq	r3, [r1], #-2817	@ 0xfffff4ff
  20:	13490b39 	cmpne	r9, #58368	@ 0xe400
  24:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  28:	04000017 	streq	r0, [r0], #-23	@ 0xffffffe9
  2c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  30:	0e030b13 	vmoveq.32	d3[0], r0
  34:	17550e1b 	smmlane	r5, fp, lr, r0
  38:	17100111 			@ <UNDEFINED> instruction: 0x17100111
  3c:	24050000 	strcs	r0, [r5], #-0
  40:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  44:	0008030b 	andeq	r0, r8, fp, lsl #6
  48:	00260600 	eoreq	r0, r6, r0, lsl #12
  4c:	00001349 	andeq	r1, r0, r9, asr #6
  50:	3f012e07 	svccc	0x00012e07
  54:	3a0e0319 	bcc	380cc0 <strchr+0x380cc0>
  58:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  5c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  60:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  64:	7a184006 	bvc	610084 <strchr+0x610084>
  68:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000049 	andeq	r0, r0, r9, asr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010101 	andeq	r0, r1, r1, lsl #2
  10:	00000000 	andeq	r0, r0, r0
  14:	00000006 	andeq	r0, r0, r6
  18:	00000400 	andeq	r0, r0, r0, lsl #8
  1c:	00045001 	andeq	r5, r4, r1
  20:	03a30a14 			@ <UNDEFINED> instruction: 0x03a30a14
  24:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  28:	9f00a82d 	svcls	0x0000a82d
  2c:	01201404 			@ <UNDEFINED> instruction: 0x01201404
  30:	24200450 	strtcs	r0, [r0], #-1104	@ 0xfffffbb0
  34:	a503a30c 	strge	sl, [r3, #-780]	@ 0xfffffcf4
  38:	2da82600 	stccs	6, cr2, [r8]
  3c:	012300a8 	smulwbeq	r3, r8, r0
  40:	0001009f 	muleq	r1, pc, r0	@ <UNPREDICTABLE>
  44:	00000008 	andeq	r0, r0, r8
  48:	51012400 	tstpl	r1, r0, lsl #8
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b4 	strheq	r0, [r0], -r4
   4:	007e0003 	rsbseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  6c:	73000065 	tstvc	r0, #101	@ 0x65
  70:	68637274 	stmdavs	r3!, {r2, r4, r5, r6, r9, ip, sp, lr}^
  74:	00632e72 	rsbeq	r2, r3, r2, ror lr
  78:	73000001 	tstvc	r0, #1
  7c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
  80:	00682e67 	rsbeq	r2, r8, r7, ror #28
  84:	00000002 	andeq	r0, r0, r2
  88:	05002d05 	streq	r2, [r0, #-3333]	@ 0xfffff2fb
  8c:	00000002 	andeq	r0, r0, r2
  90:	05051500 	streq	r1, [r5, #-1280]	@ 0xfffffb00
  94:	13090513 	tstne	r9, #79691776	@ 0x4c00000
  98:	01060d05 	tsteq	r6, r5, lsl #26
  9c:	052e1005 	streq	r1, [lr, #-5]!
  a0:	0e052e0c 	cdpeq	14, 0, cr2, cr5, cr12, {0}
  a4:	10054d06 	andne	r4, r5, r6, lsl #26
  a8:	0e050106 	cdpeq	1, 0, cr0, cr5, cr6, {0}
  ac:	4c0c052e 	stcmi	5, cr0, [ip], {46}	@ 0x2e
  b0:	022f0105 	eoreq	r0, pc, #1073741825	@ 0x40000001
  b4:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  1c:	68637274 	stmdavs	r3!, {r2, r4, r5, r6, r9, ip, sp, lr}^
  20:	6f6c0072 	svcvs	0x006c0072
  24:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  28:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  2c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  30:	00746e69 	rsbseq	r6, r4, r9, ror #28
  34:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  38:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  4c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  50:	74732f63 	ldrbtvc	r2, [r3], #-3939	@ 0xfffff09d
  54:	72686372 	rsbvc	r6, r8, #-939524095	@ 0xc8000001
  58:	7500632e 	strvc	r6, [r0, #-814]	@ 0xfffffcd2
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  68:	61686300 	cmnvs	r8, r0, lsl #6
  6c:	6f6c0072 	svcvs	0x006c0072
  70:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  74:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  78:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  7c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  8c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  90:	61686320 	cmnvs	r8, r0, lsr #6
  94:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  98:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  9c:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  a0:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  a4:	32303220 	eorscc	r3, r0, #32, 4
  a8:	31313134 	teqcc	r1, r4, lsr r1
  ac:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
  b0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  b4:	316d7261 	cmncc	sp, r1, ror #4
  b8:	6a363731 	bvs	d8dd84 <strchr+0xd8dd84>
  bc:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  c0:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  c4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  c8:	316d7261 	cmncc	sp, r1, ror #4
  cc:	6a363731 	bvs	d8dd98 <strchr+0xd8dd98>
  d0:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  d4:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  d8:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  dc:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  e0:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  e4:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  e8:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  ec:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  f0:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  f4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  f8:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  fc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 100:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 104:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 108:	206d7261 	rsbcs	r7, sp, r1, ror #4
 10c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 110:	613d6863 	teqvs	sp, r3, ror #16
 114:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 118:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 11c:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 120:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 124:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 128:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 12c:	20393975 	eorscs	r3, r9, r5, ror r9
 130:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 134:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 138:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 13c:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 140:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 144:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 148:	73552f00 	cmpvc	r5, #0, 30
 14c:	2f737265 	svccs	0x00737265
 150:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 154:	2f766168 	svccs	0x00766168
 158:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 15c:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 160:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 164:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 168:	6f72705f 	svcvs	0x0072705f
 16c:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 170:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 174:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 178:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 17c:	Address 0x17c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strchr+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	ea000001 	b	c <strcmp+0xc>
   4:	e2800001 	add	r0, r0, #1
   8:	e2811001 	add	r1, r1, #1
   c:	e5d03000 	ldrb	r3, [r0]
  10:	e3530000 	cmp	r3, #0
  14:	0a000002 	beq	24 <strcmp+0x24>
  18:	e5d12000 	ldrb	r2, [r1]
  1c:	e1530002 	cmp	r3, r2
  20:	0afffff7 	beq	4 <strcmp+0x4>
  24:	e5d10000 	ldrb	r0, [r1]
  28:	e0430000 	sub	r0, r3, r0
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b2 	strheq	r0, [r0], -r2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009603 	andeq	r9, r0, r3, lsl #12
  10:	001b0c00 	andseq	r0, fp, r0, lsl #24
  14:	01490000 	mrseq	r0, (UNDEF: 73)
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	8a060101 	bhi	180440 <strcmp+0x180440>
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	013f0502 	teqeq	pc, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00006705 	andeq	r6, r0, r5, lsl #14
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	54080101 	strpl	r0, [r8], #-257	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00770702 	rsbseq	r0, r7, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002b07 	andeq	r2, r0, r7, lsl #22
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000003d 	andeq	r0, r0, sp, lsr r0
  6c:	62080101 	andvs	r0, r8, #1073741824	@ 0x40000000
  70:	05000000 	streq	r0, [r0, #-0]
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	70070000 	andvc	r0, r7, r0
  80:	02000000 	andeq	r0, r0, #0
  84:	00260624 	eoreq	r0, r6, r4, lsr #12
  88:	00000000 	andeq	r0, r0, r0
  8c:	00300000 	eorseq	r0, r0, r0
  90:	9c010000 	stcls	0, cr0, [r1], {-0}
  94:	18006102 	stmdane	r0, {r1, r8, sp, lr}
  98:	00000078 	andeq	r0, r0, r8, ror r0
  9c:	00000010 	andeq	r0, r0, r0, lsl r0
  a0:	0000000c 	andeq	r0, r0, ip
  a4:	27006202 	strcs	r6, [r0, -r2, lsl #4]
  a8:	00000078 	andeq	r0, r0, r8, ror r0
  ac:	0000001f 	andeq	r0, r0, pc, lsl r0
  b0:	0000001b 	andeq	r0, r0, fp, lsl r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcmp+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <strcmp+0x48500>
  14:	0b390321 	bleq	e40ca0 <strcmp+0xe40ca0>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  20:	01110300 	tsteq	r1, r0, lsl #6
  24:	0b130e25 	bleq	4c38c0 <strcmp+0x4c38c0>
  28:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  2c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  30:	00001710 	andeq	r1, r0, r0, lsl r7
  34:	0b002404 	bleq	904c <strcmp+0x904c>
  38:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  3c:	05000008 	streq	r0, [r0, #-8]
  40:	13490026 	cmpne	r9, #38	@ 0x26
  44:	0f060000 	svceq	0x00060000
  48:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <strcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strcmp+0xe42d4c>
  5c:	13491927 	cmpne	r9, #638976	@ 0x9c000
  60:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	Address 0x68 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000026 	andeq	r0, r0, r6, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01080004 	tsteq	r8, r4
  14:	28080450 	stmdacs	r8, {r4, r6, sl}
  18:	00005001 	andeq	r5, r0, r1
  1c:	04000000 	streq	r0, [r0], #-0
  20:	51010c00 	tstpl	r1, r0, lsl #24
  24:	01300c04 	teqeq	r0, r4, lsl #24
  28:	Address 0x28 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c6 	andeq	r0, r0, r6, asr #1
   4:	007e0003 	rsbseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  6c:	73000065 	tstvc	r0, #101	@ 0x65
  70:	6d637274 	stclvs	2, cr7, [r3, #-464]!	@ 0xfffffe30
  74:	00632e70 	rsbeq	r2, r3, r0, ror lr
  78:	73000001 	tstvc	r0, #1
  7c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
  80:	00682e67 	rsbeq	r2, r8, r7, ror #28
  84:	00000002 	andeq	r0, r0, r2
  88:	05002a05 	streq	r2, [r0, #-2565]	@ 0xfffff5fb
  8c:	00000002 	andeq	r0, r0, r2
  90:	09051400 	stmdbeq	r5, {sl, ip}
  94:	060f0513 			@ <UNDEFINED> instruction: 0x060f0513
  98:	06110501 	ldreq	r0, [r1], -r1, lsl #10
  9c:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
  a0:	0613052e 	ldreq	r0, [r3], -lr, lsr #10
  a4:	0610052d 	ldreq	r0, [r0], -sp, lsr #10
  a8:	2e130501 	cdpcs	5, 1, cr0, cr3, cr1, {0}
  ac:	02001c05 	andeq	r1, r0, #1280	@ 0x500
  b0:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
  b4:	04020013 	streq	r0, [r2], #-19	@ 0xffffffed
  b8:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
  bc:	15054c06 	strne	r4, [r5, #-3078]	@ 0xfffff3fa
  c0:	01050106 	tsteq	r5, r6, lsl #2
  c4:	0004022f 	andeq	r0, r4, pc, lsr #4
  c8:	Address 0xc8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	74732f63 	ldrbtvc	r2, [r3], #-3939	@ 0xfffff09d
  24:	706d6372 	rsbvc	r6, sp, r2, ror r3
  28:	6c00632e 	stcvs	3, cr6, [r0], {46}	@ 0x2e
  2c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  3c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  40:	6f6c2067 	svcvs	0x006c2067
  44:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  5c:	61686320 	cmnvs	r8, r0, lsr #6
  60:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  64:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  68:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  6c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  70:	63727473 	cmnvs	r2, #1929379840	@ 0x73000000
  74:	7300706d 	tstvc	r0, #109	@ 0x6d
  78:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  7c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  8c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  90:	61686320 	cmnvs	r8, r0, lsr #6
  94:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  98:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  9c:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  a0:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  a4:	32303220 	eorscc	r3, r0, #32, 4
  a8:	31313134 	teqcc	r1, r4, lsr r1
  ac:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
  b0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  b4:	316d7261 	cmncc	sp, r1, ror #4
  b8:	6a363731 	bvs	d8dd84 <strcmp+0xd8dd84>
  bc:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  c0:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  c4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  c8:	316d7261 	cmncc	sp, r1, ror #4
  cc:	6a363731 	bvs	d8dd98 <strcmp+0xd8dd98>
  d0:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  d4:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  d8:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  dc:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  e0:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  e4:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  e8:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  ec:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  f0:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  f4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  f8:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  fc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 100:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 104:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 108:	206d7261 	rsbcs	r7, sp, r1, ror #4
 10c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 110:	613d6863 	teqvs	sp, r3, ror #16
 114:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 118:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 11c:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 120:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 124:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 128:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 12c:	20393975 	eorscs	r3, r9, r5, ror r9
 130:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 134:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 138:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 13c:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 140:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 144:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 148:	73552f00 	cmpvc	r5, #0, 30
 14c:	2f737265 	svccs	0x00737265
 150:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 154:	2f766168 	svccs	0x00766168
 158:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 15c:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 160:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 164:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 168:	6f72705f 	svcvs	0x0072705f
 16c:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 170:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 174:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 178:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 17c:	Address 0x17c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcmp+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e1a0c000 	mov	ip, r0
   4:	e5d12000 	ldrb	r2, [r1]
   8:	e2811001 	add	r1, r1, #1
   c:	e5cc2000 	strb	r2, [ip]
  10:	e28cc001 	add	ip, ip, #1
  14:	e3520000 	cmp	r2, #0
  18:	1afffff9 	bne	4 <strcpy+0x4>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000c8 	andeq	r0, r0, r8, asr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009603 	andeq	r9, r0, r3, lsl #12
  10:	00860c00 	addeq	r0, r6, r0, lsl #24
  14:	01490000 	mrseq	r0, (UNDEF: 73)
  18:	00000000 	andeq	r0, r0, r0
  1c:	00200000 	eoreq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	7a060101 	bvc	180440 <strcpy+0x180440>
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	013f0502 	teqeq	pc, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00005e05 	andeq	r5, r0, r5, lsl #28
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	4b080101 	blmi	20045c <strcpy+0x20045c>
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00670702 	rsbeq	r0, r7, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002207 	andeq	r2, r0, r7, lsl #4
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000034 	andeq	r0, r0, r4, lsr r0
  6c:	00007102 	andeq	r7, r0, r2, lsl #2
  70:	08010100 	stmdaeq	r1, {r8}
  74:	00000059 	andeq	r0, r0, r9, asr r0
  78:	00007105 	andeq	r7, r0, r5, lsl #2
  7c:	00780200 	rsbseq	r0, r8, r0, lsl #4
  80:	1b060000 	blne	180088 <strcpy+0x180088>
  84:	02000000 	andeq	r0, r0, #0
  88:	006c0826 	rsbeq	r0, ip, r6, lsr #16
  8c:	00000000 	andeq	r0, r0, r0
  90:	00200000 	eoreq	r0, r0, r0
  94:	9c010000 	stcls	0, cr0, [r1], {-0}
  98:	00317307 	eorseq	r7, r1, r7, lsl #6
  9c:	6c150301 	ldcvs	3, cr0, [r5], {1}
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	32730850 	rsbscc	r0, r3, #80, 16	@ 0x500000
  a8:	26030100 	strcs	r0, [r3], -r0, lsl #2
  ac:	0000007d 	andeq	r0, r0, sp, ror r0
  b0:	00000012 	andeq	r0, r0, r2, lsl r0
  b4:	0000000c 	andeq	r0, r0, ip
  b8:	01007309 	tsteq	r0, r9, lsl #6
  bc:	006c1404 	rsbeq	r1, ip, r4, lsl #8
  c0:	002a0000 	eoreq	r0, sl, r0
  c4:	00240000 	eoreq	r0, r4, r0
  c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcpy+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	01110300 	tsteq	r1, r0, lsl #6
  18:	0b130e25 	bleq	4c38b4 <strcpy+0x4c38b4>
  1c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  20:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  24:	00001710 	andeq	r1, r0, r0, lsl r7
  28:	0b002404 	bleq	9040 <strcpy+0x9040>
  2c:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  30:	05000008 	streq	r0, [r0, #-8]
  34:	13490026 	cmpne	r9, #38	@ 0x26
  38:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
  3c:	03193f01 	tsteq	r9, #1, 30
  40:	3b0b3a0e 	blcc	2ce880 <strcpy+0x2ce880>
  44:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  48:	11134919 	tstne	r3, r9, lsl r9
  4c:	40061201 	andmi	r1, r6, r1, lsl #4
  50:	00197a18 	andseq	r7, r9, r8, lsl sl
  54:	00050700 	andeq	r0, r5, r0, lsl #14
  58:	0b3a0803 	bleq	e8206c <strcpy+0xe8206c>
  5c:	0b390b3b 	bleq	e42d50 <strcpy+0xe42d50>
  60:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  64:	05080000 	streq	r0, [r8, #-0]
  68:	3a080300 	bcc	200c70 <strcpy+0x200c70>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  74:	1742b717 	smlaldne	fp, r2, r7, r7
  78:	34090000 	strcc	r0, [r9], #-0
  7c:	3a080300 	bcc	200c84 <strcpy+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	Address 0x8c is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000038 	andeq	r0, r0, r8, lsr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04510104 	ldrbeq	r0, [r1], #-260	@ 0xfffffefc
  18:	51010c04 	tstpl	r1, r4, lsl #24
  1c:	03200c04 			@ <UNDEFINED> instruction: 0x03200c04
  20:	009f7f71 	addseq	r7, pc, r1, ror pc	@ <UNPREDICTABLE>
  24:	00000002 	andeq	r0, r0, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	04500104 	ldrbeq	r0, [r0], #-260	@ 0xfffffefc
  30:	5c011404 	stcpl	4, cr1, [r1], {4}
  34:	03201404 			@ <UNDEFINED> instruction: 0x03201404
  38:	009f7f7c 	addseq	r7, pc, ip, ror pc	@ <UNPREDICTABLE>

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b9 	strheq	r0, [r0], -r9
   4:	007e0003 	rsbseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  6c:	73000065 	tstvc	r0, #101	@ 0x65
  70:	70637274 	rsbvc	r7, r3, r4, ror r2
  74:	00632e79 	rsbeq	r2, r3, r9, ror lr
  78:	73000001 	tstvc	r0, #1
  7c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
  80:	00682e67 	rsbeq	r2, r8, r7, ror #28
  84:	00000002 	andeq	r0, r0, r2
  88:	05002a05 	streq	r2, [r0, #-2565]	@ 0xfffff5fb
  8c:	00000002 	andeq	r0, r0, r2
  90:	05051400 	streq	r1, [r5, #-1024]	@ 0xfffffc00
  94:	14051313 	strne	r1, [r5], #-787	@ 0xfffffced
  98:	1c051106 	stcne	1, cr1, [r5], {6}
  9c:	01040200 	mrseq	r0, R12_usr
  a0:	15052f06 	strne	r2, [r5, #-3846]	@ 0xfffff0fa
  a4:	01040200 	mrseq	r0, R12_usr
  a8:	13050106 	tstne	r5, #-2147483647	@ 0x80000001
  ac:	01040200 	mrseq	r0, R12_usr
  b0:	001c054a 	andseq	r0, ip, sl, asr #10
  b4:	4a010402 	bmi	410c4 <strcpy+0x410c4>
  b8:	01000602 	tsteq	r0, r2, lsl #12
  bc:	Address 0xbc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  1c:	70637274 	rsbvc	r7, r3, r4, ror r2
  20:	6f6c0079 	svcvs	0x006c0079
  24:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  28:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  2c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  30:	00746e69 	rsbseq	r6, r4, r9, ror #28
  34:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  38:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
  4c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  50:	2064656e 	rsbcs	r6, r4, lr, ror #10
  54:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  58:	61686300 	cmnvs	r8, r0, lsl #6
  5c:	6f6c0072 	svcvs	0x006c0072
  60:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  64:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  68:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  6c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  7c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  80:	61686320 	cmnvs	r8, r0, lsr #6
  84:	2f2e0072 	svccs	0x002e0072
  88:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
  8c:	7274732f 	rsbsvc	r7, r4, #-1140850688	@ 0xbc000000
  90:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  94:	4e470063 	cdpmi	0, 4, cr0, cr7, cr3, {3}
  98:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  9c:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  a0:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  a4:	32303220 	eorscc	r3, r0, #32, 4
  a8:	31313134 	teqcc	r1, r4, lsr r1
  ac:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
  b0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  b4:	316d7261 	cmncc	sp, r1, ror #4
  b8:	6a363731 	bvs	d8dd84 <strcpy+0xd8dd84>
  bc:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  c0:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  c4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  c8:	316d7261 	cmncc	sp, r1, ror #4
  cc:	6a363731 	bvs	d8dd98 <strcpy+0xd8dd98>
  d0:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  d4:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  d8:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  dc:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  e0:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  e4:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  e8:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  ec:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  f0:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  f4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  f8:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  fc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 100:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 104:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 108:	206d7261 	rsbcs	r7, sp, r1, ror #4
 10c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 110:	613d6863 	teqvs	sp, r3, ror #16
 114:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 118:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 11c:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 120:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 124:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 128:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 12c:	20393975 	eorscs	r3, r9, r5, ror r9
 130:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 134:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 138:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 13c:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 140:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 144:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 148:	73552f00 	cmpvc	r5, #0, 30
 14c:	2f737265 	svccs	0x00737265
 150:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 154:	2f766168 	svccs	0x00766168
 158:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 15c:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 160:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 164:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 168:	6f72705f 	svcvs	0x0072705f
 16c:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 170:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 174:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 178:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 17c:	Address 0x17c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcpy+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e1a02000 	mov	r2, r0
   4:	e3a00000 	mov	r0, #0
   8:	ea000000 	b	10 <strlen+0x10>
   c:	e2800001 	add	r0, r0, #1
  10:	e7d23000 	ldrb	r3, [r2, r0]
  14:	e3530000 	cmp	r3, #0
  18:	1afffffb 	bne	c <strlen+0xc>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000c4 	andeq	r0, r0, r4, asr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009d02 	andeq	r9, r0, r2, lsl #26
  10:	005a0c00 	subseq	r0, sl, r0, lsl #24
  14:	01500000 	cmpeq	r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00200000 	eoreq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	000e0400 	andeq	r0, lr, r0, lsl #8
  30:	d6020000 	strle	r0, [r2], -r0
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	00000090 	muleq	r0, r0, r0
  40:	84060101 	strhi	r0, [r6], #-257	@ 0xfffffeff
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	01460502 	cmpeq	r6, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	00005105 	andeq	r5, r0, r5, lsl #2
  54:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  58:	00000000 	andeq	r0, r0, r0
  5c:	15080101 	strne	r0, [r8, #-257]	@ 0xfffffeff
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00710702 	rsbseq	r0, r1, r2, lsl #14
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00002307 	andeq	r2, r0, r7, lsl #6
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	00000035 	andeq	r0, r0, r5, lsr r0
  78:	4c080101 	stcmi	1, cr0, [r8], {1}
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f0406 	rsbseq	r0, pc, r6, lsl #8
  88:	6a070000 	bvs	1c0090 <strlen+0x1c0090>
  8c:	03000000 	tsteq	r0, #0
  90:	002d0929 	eoreq	r0, sp, r9, lsr #18
  94:	00000000 	andeq	r0, r0, r0
  98:	00200000 	eoreq	r0, r0, r0
  9c:	9c010000 	stcls	0, cr0, [r1], {-0}
  a0:	01007008 	tsteq	r0, r8
  a4:	00841b03 	addeq	r1, r4, r3, lsl #22
  a8:	00100000 	andseq	r0, r0, r0
  ac:	000c0000 	andeq	r0, ip, r0
  b0:	72090000 	andvc	r0, r9, #0
  b4:	01007465 	tsteq	r0, r5, ror #8
  b8:	002d0c04 	eoreq	r0, sp, r4, lsl #24
  bc:	001f0000 	andseq	r0, pc, r0
  c0:	001b0000 	andseq	r0, fp, r0
  c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strlen+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <strlen+0xe83840>
  30:	0b390b3b 	bleq	e42d24 <strlen+0xe42d24>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <strlen+0x2c0084>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	3f012e07 	svccc	0x00012e07
  4c:	3a0e0319 	bcc	380cb8 <strlen+0x380cb8>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  58:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  5c:	7a184006 	bvc	61007c <strlen+0x61007c>
  60:	08000019 	stmdaeq	r0, {r0, r3, r4}
  64:	08030005 	stmdaeq	r3, {r0, r2}
  68:	0b3b0b3a 	bleq	ec2d58 <strlen+0xec2d58>
  6c:	13490b39 	cmpne	r9, #58368	@ 0xe400
  70:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  74:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
  78:	08030034 	stmdaeq	r3, {r2, r4, r5}
  7c:	0b3b0b3a 	bleq	ec2d6c <strlen+0xec2d6c>
  80:	13490b39 	cmpne	r9, #58368	@ 0xe400
  84:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  88:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000027 	andeq	r0, r0, r7, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01080004 	tsteq	r8, r4
  14:	20080450 	andcs	r0, r8, r0, asr r4
  18:	02005201 	andeq	r5, r0, #268435456	@ 0x10000000
  1c:	04000000 	streq	r0, [r0], #-0
  20:	30020c04 	andcc	r0, r2, r4, lsl #24
  24:	200c049f 	mulcs	ip, pc, r4	@ <UNPREDICTABLE>
  28:	Address 0x28 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000126 	andeq	r0, r0, r6, lsr #2
   4:	00e50003 	rsceq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	70412f00 	subvc	r2, r1, r0, lsl #30
  80:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  84:	6f697461 	svcvs	0x00697461
  88:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  8c:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  90:	6f6f5455 	svcvs	0x006f5455
  94:	6168636c 	cmnvs	r8, ip, ror #6
  98:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  9c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  a0:	316c6572 	smccc	50770	@ 0xc652
  a4:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  a8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  ac:	61652d65 	cmnvs	r5, r5, ror #26
  b0:	612f6962 			@ <UNDEFINED> instruction: 0x612f6962
  b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  c0:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  c4:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  c8:	74730000 	ldrbtvc	r0, [r3], #-0
  cc:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
  d0:	0100632e 	tsteq	r0, lr, lsr #6
  d4:	74730000 	ldrbtvc	r0, [r3], #-0
  d8:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  dc:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  e0:	74730000 	ldrbtvc	r0, [r3], #-0
  e4:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
  e8:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
  ec:	05000000 	streq	r0, [r0, #-0]
  f0:	0205001e 	andeq	r0, r5, #30
  f4:	00000000 	andeq	r0, r0, r0
  f8:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
  fc:	132f0605 			@ <UNDEFINED> instruction: 0x132f0605
 100:	01060e05 	tsteq	r6, r5, lsl #28
 104:	052e0505 	streq	r0, [lr, #-1285]!	@ 0xfffffafb
 108:	0402001b 	streq	r0, [r2], #-27	@ 0xffffffe5
 10c:	052e0603 	streq	r0, [lr, #-1539]!	@ 0xfffff9fd
 110:	04020013 	streq	r0, [r2], #-19	@ 0xffffffed
 114:	14052e01 	strne	r2, [r5], #-3585	@ 0xfffff1ff
 118:	01040200 	mrseq	r0, R12_usr
 11c:	13050106 	tstne	r5, #-2147483647	@ 0x80000001
 120:	01040200 	mrseq	r0, R12_usr
 124:	0006022e 	andeq	r0, r6, lr, lsr #4
 128:	Address 0x128 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	736e7500 	cmnvc	lr, #0, 10
  18:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  1c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  20:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  24:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  30:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  34:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  38:	6f6c2067 	svcvs	0x006c2067
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  50:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  54:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  58:	2f2e0074 	svccs	0x002e0074
  5c:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
  60:	7274732f 	rsbsvc	r7, r4, #-1140850688	@ 0xbc000000
  64:	2e6e656c 	cdpcs	5, 6, cr6, cr14, cr12, {3}
  68:	74730063 	ldrbtvc	r0, [r3], #-99	@ 0xffffff9d
  6c:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
  70:	6f687300 	svcvs	0x00687300
  74:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  78:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  7c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  80:	00746e69 	rsbseq	r6, r4, r9, ror #28
  84:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  88:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  8c:	00726168 	rsbseq	r6, r2, r8, ror #2
  90:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  94:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  98:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  9c:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  a0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  a4:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  a8:	20312e32 	eorscs	r2, r1, r2, lsr lr
  ac:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  b0:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
  b4:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  b8:	613d7570 	teqvs	sp, r0, ror r5
  bc:	31316d72 	teqcc	r1, r2, ror sp
  c0:	7a6a3637 	bvc	1a8d9a4 <strlen+0x1a8d9a4>
  c4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  cc:	613d656e 	teqvs	sp, lr, ror #10
  d0:	31316d72 	teqcc	r1, r2, ror sp
  d4:	7a6a3637 	bvc	1a8d9b8 <strlen+0x1a8d9b8>
  d8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  dc:	6f6e6d2d 	svcvs	0x006e6d2d
  e0:	616e752d 	cmnvs	lr, sp, lsr #10
  e4:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
  e8:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  ec:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  f0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  f4:	733d7074 	teqvc	sp, #116	@ 0x74
  f8:	2074666f 	rsbscs	r6, r4, pc, ror #12
  fc:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 100:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 104:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 108:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 10c:	616d2d20 	cmnvs	sp, r0, lsr #26
 110:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 114:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 118:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 11c:	6b36766d 	blvs	d9dad8 <strlen+0xd9dad8>
 120:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 124:	20626467 	rsbcs	r6, r2, r7, ror #8
 128:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 12c:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 130:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 134:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 138:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 13c:	61747365 	cmnvs	r4, r5, ror #6
 140:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 144:	68730067 	ldmdavs	r3!, {r0, r1, r2, r5, r6}^
 148:	2074726f 	rsbscs	r7, r4, pc, ror #4
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 154:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 158:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 15c:	442f7661 	strtmi	r7, [pc], #-1633	@ 164 <.debug_str+0x164>
 160:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 164:	73746e65 	cmnvc	r4, #1616	@ 0x650
 168:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 16c:	5f65646f 	svcpl	0x0065646f
 170:	6a6f7270 	bvs	1bdcb38 <strlen+0x1bdcb38>
 174:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 178:	3173632f 	cmncc	r3, pc, lsr #6
 17c:	2f653034 	svccs	0x00653034
 180:	7062696c 	rsbvc	r6, r2, ip, ror #18
 184:	Address 0x184 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strlen+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e3520000 	cmp	r2, #0
   4:	e2422001 	sub	r2, r2, #1
   8:	0a000005 	beq	24 <strncmp+0x24>
   c:	e4d03001 	ldrb	r3, [r0], #1
  10:	e4d1c001 	ldrb	ip, [r1], #1
  14:	e153000c 	cmp	r3, ip
  18:	0afffff8 	beq	0 <strncmp>
  1c:	e043000c 	sub	r0, r3, ip
  20:	e12fff1e 	bx	lr
  24:	e3a00000 	mov	r0, #0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009f06 	andeq	r9, r0, r6, lsl #30
  10:	004c0c00 	subeq	r0, ip, r0, lsl #24
  14:	01520000 	cmpeq	r2, r0
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003507 	andeq	r3, r0, r7, lsl #10
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000008a 	andeq	r0, r0, sl, lsl #1
  34:	69050407 	stmdbvs	r5, {r0, r1, r2, sl}
  38:	0800746e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  3c:	0000000e 	andeq	r0, r0, lr
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	007e0601 	rsbseq	r0, lr, r1, lsl #12
  4c:	02010000 	andeq	r0, r1, #0
  50:	00014805 	andeq	r4, r1, r5, lsl #16
  54:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  58:	00000062 	andeq	r0, r0, r2, rrx
  5c:	00050801 	andeq	r0, r5, r1, lsl #16
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00150801 	andseq	r0, r5, r1, lsl #16
  68:	63030000 	tstvs	r3, #0
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	006b0702 	rsbeq	r0, fp, r2, lsl #14
  74:	04010000 	streq	r0, [r1], #-0
  78:	00002307 	andeq	r2, r0, r7, lsl #6
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	0000005d 	andeq	r0, r0, sp, asr r0
  84:	00007d03 	andeq	r7, r0, r3, lsl #26
  88:	00840400 	addeq	r0, r4, r0, lsl #8
  8c:	97090000 	strls	r0, [r9, -r0]
  90:	03000000 	tsteq	r0, #0
  94:	0034062b 	eorseq	r0, r4, fp, lsr #12
  98:	00000000 	andeq	r0, r0, r0
  9c:	002c0000 	eoreq	r0, ip, r0
  a0:	9c010000 	stcls	0, cr0, [r1], {-0}
  a4:	000000ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
  a8:	31735f02 	cmncc	r3, r2, lsl #30
  ac:	00891900 	addeq	r1, r9, r0, lsl #18
  b0:	00100000 	andseq	r0, r0, r0
  b4:	000c0000 	andeq	r0, ip, r0
  b8:	5f020000 	svcpl	0x00020000
  bc:	2a003273 	bcs	ca90 <strncmp+0xca90>
  c0:	00000089 	andeq	r0, r0, r9, lsl #1
  c4:	0000002d 	andeq	r0, r0, sp, lsr #32
  c8:	00000029 	andeq	r0, r0, r9, lsr #32
  cc:	36006e02 	strcc	r6, [r0], -r2, lsl #28
  d0:	0000003b 	andeq	r0, r0, fp, lsr r0
  d4:	0000004c 	andeq	r0, r0, ip, asr #32
  d8:	00000046 	andeq	r0, r0, r6, asr #32
  dc:	00317305 	eorseq	r7, r1, r5, lsl #6
  e0:	0000ff1a 	andeq	pc, r0, sl, lsl pc	@ <UNPREDICTABLE>
  e4:	00006b00 	andeq	r6, r0, r0, lsl #22
  e8:	00006300 	andeq	r6, r0, r0, lsl #6
  ec:	32730500 	rsbscc	r0, r3, #0, 10
  f0:	00ff2c00 	rscseq	r2, pc, r0, lsl #24
  f4:	008d0000 	addeq	r0, sp, r0
  f8:	00870000 	addeq	r0, r7, r0
  fc:	04000000 	streq	r0, [r0], #-0
 100:	0000006a 	andeq	r0, r0, sl, rrx
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strncmp+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <strncmp+0x48500>
  14:	0b390421 	bleq	e410a0 <strncmp+0xe410a0>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  20:	00260300 	eoreq	r0, r6, r0, lsl #6
  24:	00001349 	andeq	r1, r0, r9, asr #6
  28:	0b000f04 	bleq	3c40 <strncmp+0x3c40>
  2c:	13490421 	cmpne	r9, #553648128	@ 0x21000000
  30:	34050000 	strcc	r0, [r5], #-0
  34:	3a080300 	bcc	200c3c <strncmp+0x200c3c>
  38:	213b0121 	teqcs	fp, r1, lsr #2
  3c:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
  40:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  44:	00001742 	andeq	r1, r0, r2, asr #14
  48:	25011106 	strcs	r1, [r1, #-262]	@ 0xfffffefa
  4c:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
  50:	550e1b0e 	strpl	r1, [lr, #-2830]	@ 0xfffff4f2
  54:	10011117 	andne	r1, r1, r7, lsl r1
  58:	07000017 	smladeq	r0, r7, r0, r0
  5c:	0b0b0024 	bleq	2c00f4 <strncmp+0x2c00f4>
  60:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  64:	16080000 	strne	r0, [r8], -r0
  68:	3a0e0300 	bcc	380c70 <strncmp+0x380c70>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	0013490b 	andseq	r4, r3, fp, lsl #18
  74:	012e0900 			@ <UNDEFINED> instruction: 0x012e0900
  78:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  7c:	0b3b0b3a 	bleq	ec2d6c <strncmp+0xec2d6c>
  80:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  84:	01111349 	tsteq	r1, r9, asr #6
  88:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  8c:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  90:	Address 0x90 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000a0 	andeq	r0, r0, r0, lsr #1
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00030300 	andeq	r0, r3, r0, lsl #6
  10:	00000006 	andeq	r0, r0, r6
  14:	00000400 	andeq	r0, r0, r0, lsl #8
  18:	00045001 	andeq	r5, r4, r1
  1c:	03a30a2c 			@ <UNDEFINED> instruction: 0x03a30a2c
  20:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  24:	9f00a82d 	svcls	0x0000a82d
  28:	03030000 	tsteq	r3, #0
  2c:	00000600 	andeq	r0, r0, r0, lsl #12
  30:	00040000 	andeq	r0, r4, r0
  34:	04510100 	ldrbeq	r0, [r1], #-256	@ 0xffffff00
  38:	a30a2c00 	tstge	sl, #0, 24
  3c:	2601a503 	strcs	sl, [r1], -r3, lsl #10
  40:	00a82da8 	adceq	r2, r8, r8, lsr #27
  44:	0300009f 	tsteq	r0, #159	@ 0x9f
  48:	00000003 	andeq	r0, r0, r3
  4c:	00000006 	andeq	r0, r0, r6
  50:	00000400 	andeq	r0, r0, r0, lsl #8
  54:	00045201 	andeq	r5, r4, r1, lsl #4
  58:	04520108 	ldrbeq	r0, [r2], #-264	@ 0xfffffef8
  5c:	72032c08 	andvc	r2, r3, #8, 24	@ 0x800
  60:	02009f01 	andeq	r9, r0, #1, 30
  64:	00000101 	andeq	r0, r0, r1, lsl #2
  68:	06000000 	streq	r0, [r0], -r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	010c0004 	tsteq	ip, r4
  74:	100c0450 	andne	r0, ip, r0, asr r4
  78:	9f017003 	svcls	0x00017003
  7c:	01201004 			@ <UNDEFINED> instruction: 0x01201004
  80:	28240450 	stmdacs	r4!, {r4, r6, sl}
  84:	02005001 	andeq	r5, r0, #1
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000600 	andeq	r0, r0, r0, lsl #12
  90:	00040000 	andeq	r0, r4, r0
  94:	04510110 	ldrbeq	r0, [r1], #-272	@ 0xfffffef0
  98:	71031410 	tstvc	r3, r0, lsl r4
  9c:	14049f01 	strne	r9, [r4], #-3841	@ 0xfffff0ff
  a0:	0051012c 	subseq	r0, r1, ip, lsr #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000122 	andeq	r0, r0, r2, lsr #2
   4:	00e60003 	rsceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  24:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  28:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	2f736e6f 	svccs	0x00736e6f
  30:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  34:	6f54554e 	svcvs	0x0054554e
  38:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  3c:	2f6e6961 	svccs	0x006e6961
  40:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  44:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  48:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  4c:	6f6e2d6d 	svcvs	0x006e2d6d
  50:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  54:	2f696261 	svccs	0x00696261
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  6c:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  70:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  74:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  78:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  7c:	70412f00 	subvc	r2, r1, r0, lsl #30
  80:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  84:	6f697461 	svcvs	0x00697461
  88:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  8c:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  90:	6f6f5455 	svcvs	0x006f5455
  94:	6168636c 	cmnvs	r8, ip, ror #6
  98:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  9c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  a0:	316c6572 	smccc	50770	@ 0xc652
  a4:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  a8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  ac:	61652d65 	cmnvs	r5, r5, ror #26
  b0:	612f6962 			@ <UNDEFINED> instruction: 0x612f6962
  b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  c0:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  c4:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  c8:	74730000 	ldrbtvc	r0, [r3], #-0
  cc:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	@ 0xfffffe38
  d0:	00632e70 	rsbeq	r2, r3, r0, ror lr
  d4:	73000001 	tstvc	r0, #1
  d8:	65646474 	strbvs	r6, [r4, #-1140]!	@ 0xfffffb8c
  dc:	00682e66 	rsbeq	r2, r8, r6, ror #28
  e0:	73000002 	tstvc	r0, #2
  e4:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
  e8:	00682e67 	rsbeq	r2, r8, r7, ror #28
  ec:	00000003 	andeq	r0, r0, r3
  f0:	05003905 	streq	r3, [r0, #-2309]	@ 0xfffff6fb
  f4:	00000002 	andeq	r0, r0, r2
  f8:	05051500 	streq	r1, [r5, #-1280]	@ 0xfffffb00
  fc:	0b051313 	bleq	144d50 <strncmp+0x144d50>
 100:	4a010601 	bmi	4190c <strncmp+0x4190c>
 104:	2f060905 	svccs	0x00060905
 108:	01060c05 	tsteq	r6, r5, lsl #24
 10c:	052e1305 	streq	r1, [lr, #-773]!	@ 0xfffffcfb
 110:	0d052e0b 	stceq	14, cr2, [r5, #-44]	@ 0xffffffd4
 114:	1b054b06 	blne	152d34 <strncmp+0x152d34>
 118:	052e0106 	streq	r0, [lr, #-262]!	@ 0xfffffefa
 11c:	0105300c 	tsteq	r5, ip
 120:	0002022f 	andeq	r0, r2, pc, lsr #4
 124:	Address 0x124 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	736e7500 	cmnvc	lr, #0, 10
  18:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  1c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  20:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  24:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  30:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  34:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  38:	6f6c2067 	svcvs	0x006c2067
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  50:	732f6362 			@ <UNDEFINED> instruction: 0x732f6362
  54:	636e7274 	cmnvs	lr, #116, 4	@ 0x40000007
  58:	632e706d 			@ <UNDEFINED> instruction: 0x632e706d
  5c:	61686300 	cmnvs	r8, r0, lsl #6
  60:	6f6c0072 	svcvs	0x006c0072
  64:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  68:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  6c:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  70:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  74:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  7c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  84:	61686320 	cmnvs	r8, r0, lsr #6
  88:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
  8c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  98:	636e7274 	cmnvs	lr, #116, 4	@ 0x40000007
  9c:	4700706d 	strmi	r7, [r0, -sp, rrx]
  a0:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  a4:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  a8:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  ac:	30322031 	eorscc	r2, r2, r1, lsr r0
  b0:	31313432 	teqcc	r1, r2, lsr r4
  b4:	2d203931 			@ <UNDEFINED> instruction: 0x2d203931
  b8:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  bc:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  c0:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  c4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  cc:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  d0:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  d4:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  d8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  dc:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  e0:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  e4:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  ec:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  f0:	20737365 	rsbscs	r7, r3, r5, ror #6
  f4:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  f8:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  fc:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 100:	616f6c66 	cmnvs	pc, r6, ror #24
 104:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 108:	6f733d69 	svcvs	0x00733d69
 10c:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 110:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 114:	616d2d20 	cmnvs	sp, r0, lsr #26
 118:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 11c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 120:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 124:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 128:	4f2d2062 	svcmi	0x002d2062
 12c:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 130:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 134:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 138:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 13c:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 140:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 144:	00676e69 	rsbeq	r6, r7, r9, ror #28
 148:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 14c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 150:	552f0074 	strpl	r0, [pc, #-116]!	@ e4 <.debug_str+0xe4>
 154:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
 158:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
 15c:	76616862 	strbtvc	r6, [r1], -r2, ror #16
 160:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
 164:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 168:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
 16c:	646f6373 	strbtvs	r6, [pc], #-883	@ 174 <.debug_str+0x174>
 170:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
 174:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
 178:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
 17c:	30343173 	eorscc	r3, r4, r3, ror r1
 180:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 184:	00697062 	rsbeq	r7, r9, r2, rrx

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strncmp+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached_helper>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e59f0010 	ldr	r0, [pc, #16]	@ 20 <asm_not_reached_helper+0x20>
   c:	ebfffffe 	bl	0 <printk>
  10:	e1a01004 	mov	r1, r4
  14:	e59f0008 	ldr	r0, [pc, #8]	@ 24 <asm_not_reached_helper+0x24>
  18:	ebfffffe 	bl	0 <printk>
  1c:	ebfffffe 	bl	0 <clean_reboot>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000034 	andeq	r0, r0, r4, lsr r0

00000028 <asm_not_implemented_helper>:
  28:	e92d4010 	push	{r4, lr}
  2c:	e1a04000 	mov	r4, r0
  30:	e59f0010 	ldr	r0, [pc, #16]	@ 48 <asm_not_implemented_helper+0x20>
  34:	ebfffffe 	bl	0 <printk>
  38:	e1a01004 	mov	r1, r4
  3c:	e59f0008 	ldr	r0, [pc, #8]	@ 4c <asm_not_implemented_helper+0x24>
  40:	ebfffffe 	bl	0 <printk>
  44:	ebfffffe 	bl	0 <clean_reboot>
  48:	00000068 	andeq	r0, r0, r8, rrx
  4c:	00000034 	andeq	r0, r0, r4, lsr r0

00000050 <asm_todo_helper>:
  50:	e92d4010 	push	{r4, lr}
  54:	e1a04001 	mov	r4, r1
  58:	e59f0018 	ldr	r0, [pc, #24]	@ 78 <asm_todo_helper+0x28>
  5c:	ebfffffe 	bl	0 <printk>
  60:	e59f0014 	ldr	r0, [pc, #20]	@ 7c <asm_todo_helper+0x2c>
  64:	ebfffffe 	bl	0 <printk>
  68:	e1a01004 	mov	r1, r4
  6c:	e59f000c 	ldr	r0, [pc, #12]	@ 80 <asm_todo_helper+0x30>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	00000094 	muleq	r0, r4, r0
  7c:	000000cc 	andeq	r0, r0, ip, asr #1
  80:	00000100 	andeq	r0, r0, r0, lsl #2

00000084 <asm_bad_exception_helper>:
  84:	e92d4010 	push	{r4, lr}
  88:	e1a02000 	mov	r2, r0
  8c:	e59f0004 	ldr	r0, [pc, #4]	@ 98 <asm_bad_exception_helper+0x14>
  90:	ebfffffe 	bl	0 <printk>
  94:	ebfffffe 	bl	0 <clean_reboot>
  98:	00000108 	andeq	r0, r0, r8, lsl #2

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4f525245 	svcmi	0x00525245
   4:	73253a52 			@ <UNDEFINED> instruction: 0x73253a52
   8:	6572203a 	ldrbvs	r2, [r2, #-58]!	@ 0xffffffc6
   c:	65686361 	strbvs	r6, [r8, #-865]!	@ 0xfffffc9f
  10:	75732064 	ldrbvc	r2, [r3, #-100]!	@ 0xffffff9c
  14:	736f7070 	cmnvc	pc, #112	@ 0x70
  18:	796c6465 	stmdbvc	ip!, {r0, r2, r5, r6, sl, sp, lr}^
  1c:	726e7520 	rsbvc	r7, lr, #32, 10	@ 0x8000000
  20:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  24:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
  28:	4d534120 	ldclmi	1, cr4, [r3, #-128]	@ 0xffffff80
  2c:	646f6320 	strbtvs	r6, [pc], #-800	@ 34 <.rodata.str1.4+0x34>
  30:	00000a65 	andeq	r0, r0, r5, ror #20
  34:	65735509 	ldrbvs	r5, [r3, #-1289]!	@ 0xfffffaf7
  38:	3d637020 	stclcc	0, cr7, [r3, #-128]!	@ 0xffffff80
  3c:	61207825 			@ <UNDEFINED> instruction: 0x61207825
  40:	2e20646e 	cdpcs	4, 2, cr6, cr0, cr14, {3}
  44:	7473696c 	ldrbtvc	r6, [r3], #-2412	@ 0xfffff694
  48:	6c696620 	stclvs	6, cr6, [r9], #-128	@ 0xffffff80
  4c:	6f742065 	svcvs	0x00742065
  50:	65657320 	strbvs	r7, [r5, #-800]!	@ 0xfffffce0
  54:	61687720 	cmnvs	r8, r0, lsr #14
  58:	61682074 	smcvs	33284	@ 0x8204
  5c:	6e657070 	mcrvs	0, 3, r7, cr5, cr0, {3}
  60:	0a216465 	beq	8591fc <asm_bad_exception_helper+0x859178>
  64:	00000000 	andeq	r0, r0, r0
  68:	4f525245 	svcmi	0x00525245
  6c:	73253a52 			@ <UNDEFINED> instruction: 0x73253a52
  70:	6f79203a 	svcvs	0x0079203a
  74:	756d2075 	strbvc	r2, [sp, #-117]!	@ 0xffffff8b
  78:	69207473 	stmdbvs	r0!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
  7c:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
  80:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  84:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
  88:	53412073 	cmppl	r1, #115	@ 0x73
  8c:	6f63204d 	svcvs	0x0063204d
  90:	000a6564 	andeq	r6, sl, r4, ror #10
  94:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  98:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  9c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  a0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  a4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  a8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  ac:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  b0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  b4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  b8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  bc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  c0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  c4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  c8:	0000000a 	andeq	r0, r0, sl
  cc:	4f525245 	svcmi	0x00525245
  d0:	4f543a52 	svcmi	0x00543a52
  d4:	203a4f44 	eorscs	r4, sl, r4, asr #30
  d8:	7473756d 	ldrbtvc	r7, [r3], #-1389	@ 0xfffffa93
  dc:	706d6920 	rsbvc	r6, sp, r0, lsr #18
  e0:	656d656c 	strbvs	r6, [sp, #-1388]!	@ 0xfffffa94
  e4:	7420746e 	strtvc	r7, [r0], #-1134	@ 0xfffffb92
  e8:	20736968 	rsbscs	r6, r3, r8, ror #18
  ec:	204d5341 	subcs	r5, sp, r1, asr #6
  f0:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  f4:	726f6620 	rsbvc	r6, pc, #32, 12	@ 0x2000000
  f8:	62616c20 	rsbvs	r6, r1, #32, 24	@ 0x2000
  fc:	00000a3a 	andeq	r0, r0, sl, lsr sl
 100:	25202020 	strcs	r2, [r0, #-32]!	@ 0xffffffe0
 104:	00000a73 	andeq	r0, r0, r3, ror sl
 108:	4f525245 	svcmi	0x00525245
 10c:	41423a52 	cmpmi	r2, r2, asr sl
 110:	58452044 	stmdapl	r5, {r2, r6, sp}^
 114:	54504543 	ldrbpl	r4, [r0], #-1347	@ 0xfffffabd
 118:	3a4e4f49 	bcc	1393e44 <asm_bad_exception_helper+0x1393dc0>
 11c:	203a7325 	eorscs	r7, sl, r5, lsr #6
 120:	253d6370 	ldrcs	r6, [sp, #-880]!	@ 0xfffffc90
 124:	Address 0x124 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000295 	muleq	r0, r5, r2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010a07 	andeq	r0, r1, r7, lsl #20
  10:	01b30c00 			@ <UNDEFINED> instruction: 0x01b30c00
  14:	01cd0000 	biceq	r0, sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	009c0000 	addseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00005807 	andeq	r5, r0, r7, lsl #16
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050408 	stmdbvs	r5, {r3, sl}
  38:	0200746e 	andeq	r7, r0, #1845493760	@ 0x6e000000
  3c:	00f70601 	rscseq	r0, r7, r1, lsl #12
  40:	02020000 	andeq	r0, r2, #0
  44:	0000aa05 	andeq	sl, r0, r5, lsl #20
  48:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  4c:	00000094 	muleq	r0, r4, r0
  50:	00050802 	andeq	r0, r5, r2, lsl #16
  54:	02000000 	andeq	r0, r0, #0
  58:	00780801 	rsbseq	r0, r8, r1, lsl #16
  5c:	02020000 	andeq	r0, r2, #0
  60:	0000e407 	andeq	lr, r0, r7, lsl #8
  64:	008b0900 	addeq	r0, fp, r0, lsl #18
  68:	34020000 	strcc	r0, [r2], #-0
  6c:	00007119 	andeq	r7, r0, r9, lsl r1
  70:	07040200 	streq	r0, [r4, -r0, lsl #4]
  74:	00000046 	andeq	r0, r0, r6, asr #32
  78:	86080102 	strhi	r0, [r8], -r2, lsl #2
  7c:	0a000000 	beq	84 <.debug_info+0x84>
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f040b 	rsbseq	r0, pc, fp, lsl #8
  88:	9d0c0000 	stcls	0, cr0, [ip, #-0]
  8c:	03000000 	tsteq	r0, #0
  90:	030d067a 	tsteq	sp, #127926272	@ 0x7a00000
  94:	04000001 	streq	r0, [r0], #-1
  98:	00340507 	eorseq	r0, r4, r7, lsl #10
  9c:	00a90000 	adceq	r0, r9, r0
  a0:	840e0000 	strhi	r0, [lr], #-0
  a4:	0f000000 	svceq	0x00000000
  a8:	00cb0600 	sbceq	r0, fp, r0, lsl #12
  ac:	841b0000 	ldrhi	r0, [fp], #-0
  b0:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00011d9c 	muleq	r1, ip, sp
  bc:	63700400 	cmnvs	r0, #0, 8
  c0:	65281b00 	strvs	r1, [r8, #-2816]!	@ 0xfffff500
  c4:	12000000 	andne	r0, r0, #0
  c8:	0c000000 	stceq	0, cr0, [r0], {-0}
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	0067736d 	rsbeq	r7, r7, sp, ror #6
  d4:	0084381b 	addeq	r3, r4, fp, lsl r8
  d8:	00350000 	eorseq	r0, r5, r0
  dc:	00310000 	eorseq	r0, r1, r0
  e0:	94030000 	strls	r0, [r3], #-0
  e4:	92000000 	andls	r0, r0, #0
  e8:	13000000 	tstne	r0, #0
  ec:	01000001 	tsteq	r0, r1
  f0:	03055001 	tsteq	r5, #1
  f4:	00000108 	andeq	r0, r0, r8, lsl #2
  f8:	09510101 	ldmdbeq	r1, {r0, r8}^
  fc:	01a503a3 			@ <UNDEFINED> instruction: 0x01a503a3
 100:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 104:	52010100 	andpl	r0, r1, #0, 2
 108:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 10c:	2da82600 	stccs	6, cr2, [r8]
 110:	050000a8 	streq	r0, [r0, #-168]	@ 0xffffff58
 114:	00000098 	muleq	r0, r8, r0
 118:	0000008a 	andeq	r0, r0, sl, lsl #1
 11c:	00360600 	eorseq	r0, r6, r0, lsl #12
 120:	50120000 	andspl	r0, r2, r0
 124:	34000000 	strcc	r0, [r0], #-0
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	0001ac9c 	muleq	r1, ip, ip
 130:	63700400 	cmnvs	r0, #0, 8
 134:	651f1200 	ldrvs	r1, [pc, #-512]	@ ffffff3c <asm_bad_exception_helper+0xfffffeb8>
 138:	51000000 	mrspl	r0, (UNDEF: 0)
 13c:	4d000000 	stcmi	0, cr0, [r0, #-0]
 140:	10000000 	andne	r0, r0, r0
 144:	0000006f 	andeq	r0, r0, pc, rrx
 148:	842f1201 	strthi	r1, [pc], #-513	@ 150 <.debug_info+0x150>
 14c:	6a000000 	bvs	154 <.debug_info+0x154>
 150:	66000000 	strvs	r0, [r0], -r0
 154:	03000000 	tsteq	r0, #0
 158:	00000060 	andeq	r0, r0, r0, rrx
 15c:	00000092 	muleq	r0, r2, r0
 160:	0000016e 	andeq	r0, r0, lr, ror #2
 164:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 168:	00009403 	andeq	r9, r0, r3, lsl #8
 16c:	68030000 	stmdavs	r3, {}	@ <UNPREDICTABLE>
 170:	92000000 	andls	r0, r0, #0
 174:	85000000 	strhi	r0, [r0, #-0]
 178:	01000001 	tsteq	r0, r1
 17c:	03055001 	tsteq	r5, #1
 180:	000000cc 	andeq	r0, r0, ip, asr #1
 184:	00740300 	rsbseq	r0, r4, r0, lsl #6
 188:	00920000 	addseq	r0, r2, r0
 18c:	01a20000 			@ <UNDEFINED> instruction: 0x01a20000
 190:	01010000 	mrseq	r0, (UNDEF: 1)
 194:	00030550 	andeq	r0, r3, r0, asr r5
 198:	01000001 	tsteq	r0, r1
 19c:	74025101 	strvc	r5, [r2], #-257	@ 0xfffffeff
 1a0:	78050000 	stmdavc	r5, {}	@ <UNPREDICTABLE>
 1a4:	8a000000 	bhi	1ac <.debug_info+0x1ac>
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00001b06 	andeq	r1, r0, r6, lsl #22
 1b0:	00280a00 	eoreq	r0, r8, r0, lsl #20
 1b4:	00280000 	eoreq	r0, r8, r0
 1b8:	9c010000 	stcls	0, cr0, [r1], {-0}
 1bc:	00000223 	andeq	r0, r0, r3, lsr #4
 1c0:	00637004 	rsbeq	r7, r3, r4
 1c4:	00652a0a 	rsbeq	r2, r5, sl, lsl #20
 1c8:	007a0000 	rsbseq	r0, sl, r0
 1cc:	00760000 	rsbseq	r0, r6, r0
 1d0:	6d040000 	stcvs	0, cr0, [r4, #-0]
 1d4:	0a006773 	beq	19fa8 <asm_bad_exception_helper+0x19f24>
 1d8:	0000843a 	andeq	r8, r0, sl, lsr r4
 1dc:	00008900 	andeq	r8, r0, r0, lsl #18
 1e0:	00008500 	andeq	r8, r0, r0, lsl #10
 1e4:	00380300 	eorseq	r0, r8, r0, lsl #6
 1e8:	00920000 	addseq	r0, r2, r0
 1ec:	01fc0000 	mvnseq	r0, r0
 1f0:	01010000 	mrseq	r0, (UNDEF: 1)
 1f4:	68030550 	stmdavs	r3, {r4, r6, r8, sl}
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	00004403 	andeq	r4, r0, r3, lsl #8
 200:	00009200 	andeq	r9, r0, r0, lsl #4
 204:	00021900 	andeq	r1, r2, r0, lsl #18
 208:	50010100 	andpl	r0, r1, r0, lsl #2
 20c:	00340305 	eorseq	r0, r4, r5, lsl #6
 210:	01010000 	mrseq	r0, (UNDEF: 1)
 214:	00740251 	rsbseq	r0, r4, r1, asr r2
 218:	00480500 	subeq	r0, r8, r0, lsl #10
 21c:	008a0000 	addeq	r0, sl, r0
 220:	11000000 	mrsne	r0, (UNDEF: 0)
 224:	000000b4 	strheq	r0, [r0], -r4
 228:	00060301 	andeq	r0, r6, r1, lsl #6
 22c:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 230:	01000000 	mrseq	r0, (UNDEF: 0)
 234:	6370049c 	cmnvs	r0, #156, 8	@ 0x9c000000
 238:	65260300 	strvs	r0, [r6, #-768]!	@ 0xfffffd00
 23c:	a1000000 	mrsge	r0, (UNDEF: 0)
 240:	9d000000 	stcls	0, cr0, [r0, #-0]
 244:	04000000 	streq	r0, [r0], #-0
 248:	0067736d 	rsbeq	r7, r7, sp, ror #6
 24c:	00843603 	addeq	r3, r4, r3, lsl #12
 250:	00b00000 	adcseq	r0, r0, r0
 254:	00ac0000 	adceq	r0, ip, r0
 258:	10030000 	andne	r0, r3, r0
 25c:	92000000 	andls	r0, r0, #0
 260:	71000000 	mrsvc	r0, (UNDEF: 0)
 264:	01000002 	tsteq	r0, r2
 268:	03055001 	tsteq	r5, #1
 26c:	00000000 	andeq	r0, r0, r0
 270:	001c0300 	andseq	r0, ip, r0, lsl #6
 274:	00920000 	addseq	r0, r2, r0
 278:	028e0000 	addeq	r0, lr, #0
 27c:	01010000 	mrseq	r0, (UNDEF: 1)
 280:	34030550 	strcc	r0, [r3], #-1360	@ 0xfffffab0
 284:	01000000 	mrseq	r0, (UNDEF: 0)
 288:	74025101 	strvc	r5, [r2], #-257	@ 0xfffffeff
 28c:	20050000 	andcs	r0, r5, r0
 290:	8a000000 	bhi	298 <.debug_info+0x298>
 294:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <asm_bad_exception_helper+0xf82bbc>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	7d014803 	stcvc	8, cr4, [r1, #-12]
  18:	01137f01 	tsteq	r3, r1, lsl #30
  1c:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  20:	08030005 	stmdaeq	r3, {r0, r2}
  24:	3b01213a 	blcc	48514 <asm_bad_exception_helper+0x48490>
  28:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  2c:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  30:	00001742 	andeq	r1, r0, r2, asr #14
  34:	7d004805 	stcvc	8, cr4, [r0, #-20]	@ 0xffffffec
  38:	00137f01 	andseq	r7, r3, r1, lsl #30
  3c:	012e0600 			@ <UNDEFINED> instruction: 0x012e0600
  40:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  44:	3b01213a 	blcc	48534 <asm_bad_exception_helper+0x484b0>
  48:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  4c:	01111927 	tsteq	r1, r7, lsr #18
  50:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  54:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  58:	11070000 	mrsne	r0, (UNDEF: 7)
  5c:	130e2501 	tstne	lr, #4194304	@ 0x400000
  60:	1b0e030b 	blne	380c94 <asm_bad_exception_helper+0x380c10>
  64:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  68:	00171006 	andseq	r1, r7, r6
  6c:	00240800 	eoreq	r0, r4, r0, lsl #16
  70:	0b3e0b0b 	bleq	f82ca4 <asm_bad_exception_helper+0xf82c20>
  74:	00000803 	andeq	r0, r0, r3, lsl #16
  78:	03001609 	tsteq	r0, #9437184	@ 0x900000
  7c:	3b0b3a0e 	blcc	2ce8bc <asm_bad_exception_helper+0x2ce838>
  80:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  84:	0a000013 	beq	d8 <.debug_abbrev+0xd8>
  88:	13490026 	cmpne	r9, #38	@ 0x26
  8c:	0f0b0000 	svceq	0x000b0000
  90:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  94:	0c000013 	stceq	0, cr0, [r0], {19}
  98:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  9c:	0b3a0e03 	bleq	e838b0 <asm_bad_exception_helper+0xe8382c>
  a0:	0b390b3b 	bleq	e42d94 <asm_bad_exception_helper+0xe42d10>
  a4:	01871927 	orreq	r1, r7, r7, lsr #18
  a8:	00193c19 	andseq	r3, r9, r9, lsl ip
  ac:	012e0d00 			@ <UNDEFINED> instruction: 0x012e0d00
  b0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  b4:	0b3b0b3a 	bleq	ec2da4 <asm_bad_exception_helper+0xec2d20>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	4900050e 	stmdbmi	r0, {r1, r2, r3, r8, sl}
  c8:	0f000013 	svceq	0x00000013
  cc:	00000018 	andeq	r0, r0, r8, lsl r0
  d0:	03000510 	tsteq	r0, #16, 10	@ 0x4000000
  d4:	3b0b3a0e 	blcc	2ce914 <asm_bad_exception_helper+0x2ce890>
  d8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  dc:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	3f012e11 	svccc	0x00012e11
  e8:	3a0e0319 	bcc	380d54 <asm_bad_exception_helper+0x380cd0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	1119270b 	tstne	r9, fp, lsl #14
  f4:	40061201 	andmi	r1, r6, r1, lsl #4
  f8:	00197a18 	andseq	r7, r9, r8, lsl sl
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000c0 	andeq	r0, r0, r0, asr #1
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	84040000 	strhi	r0, [r4], #-0
  14:	01019001 	tsteq	r1, r1
  18:	01900450 	orrseq	r0, r0, r0, asr r4
  1c:	52010193 	andpl	r0, r1, #-1073741788	@ 0xc0000024
  20:	9c019304 	stcls	3, cr9, [r1], {4}
  24:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  28:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  2c:	9f00a82d 	svcls	0x0000a82d
  30:	00000000 	andeq	r0, r0, r0
  34:	01840400 	orreq	r0, r4, r0, lsl #8
  38:	51010193 			@ <UNDEFINED> instruction: 0x51010193
  3c:	9c019304 	stcls	3, cr9, [r1], {4}
  40:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  44:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
  48:	9f00a82d 	svcls	0x0000a82d
  4c:	00000000 	andeq	r0, r0, r0
  50:	5c500400 	mrrcpl	4, 0, r0, r0, cr0	@ <UNPREDICTABLE>
  54:	5c045001 	stcpl	0, cr5, [r4], {1}
  58:	a30a0184 	tstge	sl, #132, 2	@ 0x21
  5c:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  60:	00a82da8 	adceq	r2, r8, r8, lsr #27
  64:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  68:	50040000 	andpl	r0, r4, r0
  6c:	0451015f 	ldrbeq	r0, [r1], #-351	@ 0xfffffea1
  70:	0101845f 	tsteq	r1, pc, asr r4
  74:	00000054 	andeq	r0, r0, r4, asr r0
  78:	28040000 	stmdacs	r4, {}	@ <UNPREDICTABLE>
  7c:	04500134 	ldrbeq	r0, [r0], #-308	@ 0xfffffecc
  80:	54015034 	strpl	r5, [r1], #-52	@ 0xffffffcc
  84:	00000000 	andeq	r0, r0, r0
  88:	37280400 	strcc	r0, [r8, -r0, lsl #8]!
  8c:	37045101 	strcc	r5, [r4, -r1, lsl #2]
  90:	03a30a50 			@ <UNDEFINED> instruction: 0x03a30a50
  94:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
  98:	9f00a82d 	svcls	0x0000a82d
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0c000400 	stceq	4, cr0, [r0], {-0}
  a4:	0c045001 	stceq	0, cr5, [r4], {1}
  a8:	00540128 	subseq	r0, r4, r8, lsr #2
  ac:	00000000 	andeq	r0, r0, r0
  b0:	010f0004 	tsteq	pc, r4
  b4:	280f0451 	stmdacs	pc, {r0, r4, r6, sl}	@ <UNPREDICTABLE>
  b8:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  bc:	2da82601 	stccs	6, cr2, [r8, #4]!
  c0:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000009c 	muleq	r0, ip, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000173 	andeq	r0, r0, r3, ror r1
   4:	01290003 			@ <UNDEFINED> instruction: 0x01290003
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	6c707041 	ldclvs	0, cr7, [r0], #-260	@ 0xfffffefc
  2c:	74616369 	strbtvc	r6, [r1], #-873	@ 0xfffffc97
  30:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
  34:	6d72412f 	ldclvs	1, cr4, [r2, #-188]!	@ 0xffffff44
  38:	54554e47 	ldrbpl	r4, [r5], #-3655	@ 0xfffff1b9
  3c:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  40:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  44:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  48:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
  4c:	612f316c 			@ <UNDEFINED> instruction: 0x612f316c
  50:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  54:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  58:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  5c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  60:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  64:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  68:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  6c:	61652d65 	cmnvs	r5, r5, ror #26
  70:	312f6962 			@ <UNDEFINED> instruction: 0x312f6962
  74:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  78:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  7c:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  80:	552f0065 	strpl	r0, [pc, #-101]!	@ 23 <.debug_line+0x23>
  84:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
  88:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
  8c:	76616862 	strbtvc	r6, [r1], -r2, ror #16
  90:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
  94:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  98:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
  9c:	646f6373 	strbtvs	r6, [pc], #-883	@ a4 <.debug_line+0xa4>
  a0:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
  a4:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
  a8:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
  ac:	30343173 	eorscc	r3, r4, r3, ror r1
  b0:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  b4:	2f697062 	svccs	0x00697062
  b8:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  bc:	00656475 	rsbeq	r6, r5, r5, ror r4
  c0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
  c4:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
  c8:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  cc:	442f7661 	strtmi	r7, [pc], #-1633	@ d4 <.debug_line+0xd4>
  d0:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
  d4:	73746e65 	cmnvc	r4, #1616	@ 0x650
  d8:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
  dc:	5f65646f 	svcpl	0x0065646f
  e0:	6a6f7270 	bvs	1bdcaa8 <asm_bad_exception_helper+0x1bdca24>
  e4:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
  e8:	3173632f 	cmncc	r3, pc, lsr #6
  ec:	2f653034 	svccs	0x00653034
  f0:	7062696c 	rsbvc	r6, r2, ip, ror #18
  f4:	696c2f69 	stmdbvs	ip!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
  f8:	00006362 	andeq	r6, r0, r2, ror #6
  fc:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	@ 0xfffffe7c
 100:	706c6568 	rsbvc	r6, ip, r8, ror #10
 104:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
 108:	00010063 	andeq	r0, r1, r3, rrx
 10c:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
 110:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	@ 0xfffffe5c
 114:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
 118:	00020068 	andeq	r0, r2, r8, rrx
 11c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 120:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
 124:	72700000 	rsbsvc	r0, r0, #0
 128:	6b746e69 	blvs	1d1bad4 <asm_bad_exception_helper+0x1d1ba50>
 12c:	0400682e 	streq	r6, [r0], #-2094	@ 0xfffff7d2
 130:	05000000 	streq	r0, [r0, #-0]
 134:	0205003b 	andeq	r0, r5, #59	@ 0x3b
 138:	00000000 	andeq	r0, r0, r0
 13c:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 140:	064b0605 	strbeq	r0, [fp], -r5, lsl #12
 144:	682f062e 	stmdavs	pc!, {r1, r2, r3, r5, r9, sl}	@ <UNPREDICTABLE>
 148:	06693f05 	strbteq	r3, [r9], -r5, lsl #30
 14c:	06050501 	streq	r0, [r5], -r1, lsl #10
 150:	062e064b 	strteq	r0, [lr], -fp, asr #12
 154:	3905682f 	stmdbcc	r5, {r0, r1, r2, r3, r5, fp, sp, lr}
 158:	0501066a 	streq	r0, [r1, #-1642]	@ 0xfffff996
 15c:	064b0605 	strbeq	r0, [fp], -r5, lsl #12
 160:	4b2f062e 	blmi	bc1a20 <asm_bad_exception_helper+0xbc199c>
 164:	853d0569 	ldrhi	r0, [sp, #-1385]!	@ 0xfffffa97
 168:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 16c:	2e064b06 	vmlacs.f64	d4, d6, d6
 170:	04022f06 	streq	r2, [r2], #-3846	@ 0xfffff0fa
 174:	Address 0x174 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6100746e 	tstvs	r0, lr, ror #8
  1c:	6e5f6d73 	mrcvs	13, 2, r6, cr15, cr3, {3}
  20:	695f746f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
  24:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
  28:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  2c:	685f6465 	ldmdavs	pc, {r0, r2, r5, r6, sl, sp, lr}^	@ <UNPREDICTABLE>
  30:	65706c65 	ldrbvs	r6, [r0, #-3173]!	@ 0xfffff39b
  34:	73610072 	cmnvc	r1, #114	@ 0x72
  38:	6f745f6d 	svcvs	0x00745f6d
  3c:	685f6f64 	ldmdavs	pc, {r2, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
  40:	65706c65 	ldrbvs	r6, [r0, #-3173]!	@ 0xfffff39b
  44:	6f6c0072 	svcvs	0x006c0072
  48:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  4c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  50:	2064656e 	rsbcs	r6, r4, lr, ror #10
  54:	00746e69 	rsbseq	r6, r4, r9, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  60:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  64:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  68:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  6c:	7400746e 	strvc	r7, [r0], #-1134	@ 0xfffffb92
  70:	5f6f646f 	svcpl	0x006f646f
  74:	0067736d 	rsbeq	r7, r7, sp, ror #6
  78:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  7c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  80:	61686320 	cmnvs	r8, r0, lsr #6
  84:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  88:	75007261 	strvc	r7, [r0, #-609]	@ 0xfffffd9f
  8c:	33746e69 	cmncc	r4, #1680	@ 0x690
  90:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  9c:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  a0:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
  a4:	6f6f6265 	svcvs	0x006f6265
  a8:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  ac:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	5f6d7361 	svcpl	0x006d7361
  b8:	5f746f6e 	svcpl	0x00746f6e
  bc:	63616572 	cmnvs	r1, #478150656	@ 0x1c800000
  c0:	5f646568 	svcpl	0x00646568
  c4:	706c6568 	rsbvc	r6, ip, r8, ror #10
  c8:	61007265 	tstvs	r0, r5, ror #4
  cc:	625f6d73 	subsvs	r6, pc, #7360	@ 0x1cc0
  d0:	655f6461 	ldrbvs	r6, [pc, #-1121]	@ fffffc77 <asm_bad_exception_helper+0xfffffbf3>
  d4:	70656378 	rsbvc	r6, r5, r8, ror r3
  d8:	6e6f6974 			@ <UNDEFINED> instruction: 0x6e6f6974
  dc:	6c65685f 	stclvs	8, cr6, [r5], #-380	@ 0xfffffe84
  e0:	00726570 	rsbseq	r6, r2, r0, ror r5
  e4:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  e8:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  ec:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  f0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  f4:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  f8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  fc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 100:	70007261 	andvc	r7, r0, r1, ror #4
 104:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 108:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
 10c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 110:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
 114:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
 118:	32303220 	eorscc	r3, r0, #32, 4
 11c:	31313134 	teqcc	r1, r4, lsr r1
 120:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
 124:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 128:	316d7261 	cmncc	sp, r1, ror #4
 12c:	6a363731 	bvs	d8ddf8 <asm_bad_exception_helper+0xd8dd74>
 130:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 134:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 138:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 13c:	316d7261 	cmncc	sp, r1, ror #4
 140:	6a363731 	bvs	d8de0c <asm_bad_exception_helper+0xd8dd88>
 144:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 148:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 14c:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 150:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 154:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 158:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 15c:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 160:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 164:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 168:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 16c:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 170:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 174:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 178:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 17c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 180:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 184:	613d6863 	teqvs	sp, r3, ror #16
 188:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 18c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 190:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 194:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 198:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 19c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1a0:	20393975 	eorscs	r3, r9, r5, ror r9
 1a4:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 1a8:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 1ac:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1b0:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 1b4:	6174732f 	cmnvs	r4, pc, lsr #6
 1b8:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
 1bc:	612f6372 			@ <UNDEFINED> instruction: 0x612f6372
 1c0:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
 1c4:	65706c65 	ldrbvs	r6, [r0, #-3173]!	@ 0xfffff39b
 1c8:	632e7372 			@ <UNDEFINED> instruction: 0x632e7372
 1cc:	73552f00 	cmpvc	r5, #0, 30
 1d0:	2f737265 	svccs	0x00737265
 1d4:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 1d8:	2f766168 	svccs	0x00766168
 1dc:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 1e0:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 1e4:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 1e8:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 1ec:	6f72705f 	svcvs	0x0072705f
 1f0:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 1f4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 1f8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 1fc:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 200:	Address 0x200 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000028 	andeq	r0, r0, r8, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000028 	andeq	r0, r0, r8, lsr #32
  34:	00000028 	andeq	r0, r0, r8, lsr #32
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000050 	andeq	r0, r0, r0, asr r0
  4c:	00000034 	andeq	r0, r0, r4, lsr r0
  50:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000084 	andeq	r0, r0, r4, lsl #1
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_bad_exception_helper+0x12cd7a8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <asm_bad_exception_helper+0x463ac>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


cache-support.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cache_flush_all>:
   0:	ee081f17 	mcr	15, 0, r1, cr8, cr7, {0}
   4:	e3a01000 	mov	r1, #0
   8:	ee071f1e 	mcr	15, 0, r1, cr7, cr14, {0}
   c:	ee071f9a 	mcr	15, 0, r1, cr7, cr10, {4}
  10:	ee071f15 	mcr	15, 0, r1, cr7, cr5, {0}
  14:	ee071f15 	mcr	15, 0, r1, cr7, cr5, {0}
  18:	ee071f15 	mcr	15, 0, r1, cr7, cr5, {0}
  1c:	ee071f15 	mcr	15, 0, r1, cr7, cr5, {0}
  20:	e320f000 	nop	{0}
  24:	e320f000 	nop	{0}
  28:	e320f000 	nop	{0}
  2c:	e320f000 	nop	{0}
  30:	e320f000 	nop	{0}
  34:	e320f000 	nop	{0}
  38:	e320f000 	nop	{0}
  3c:	e320f000 	nop	{0}
  40:	e320f000 	nop	{0}
  44:	e320f000 	nop	{0}
  48:	e320f000 	nop	{0}
  4c:	ee071f9a 	mcr	15, 0, r1, cr7, cr10, {4}
  50:	ee071fd5 	mcr	15, 0, r1, cr7, cr5, {6}
  54:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  58:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <cache_flush_all+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <caches_enable>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	@ 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <caches_disable>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	@ 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

00000020 <caches_is_enabled>:
  20:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  24:	e3130a01 	tst	r3, #4096	@ 0x1000
  28:	0a000003 	beq	3c <caches_is_enabled+0x1c>
  2c:	e3130b02 	tst	r3, #2048	@ 0x800
  30:	0a000003 	beq	44 <caches_is_enabled+0x24>
  34:	e3a00001 	mov	r0, #1
  38:	e12fff1e 	bx	lr
  3c:	e3a00000 	mov	r0, #0
  40:	e12fff1e 	bx	lr
  44:	e3a00000 	mov	r0, #0
  48:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000161 	andeq	r0, r0, r1, ror #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000f606 	andeq	pc, r0, r6, lsl #12
  10:	005b0c00 	subseq	r0, fp, r0, lsl #24
  14:	01a90000 			@ <UNDEFINED> instruction: 0x01a90000
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	c6060101 	strgt	r0, [r6], -r1, lsl #2
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	019f0502 	orrseq	r0, pc, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00008b05 	andeq	r8, r0, r5, lsl #22
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	6f080101 	svcvs	0x00080101
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00b30702 	adcseq	r0, r3, r2, lsl #14
  5c:	82080000 	andhi	r0, r8, #0
  60:	03000000 	tsteq	r0, #0
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00002807 	andeq	r2, r0, r7, lsl #16
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	0000003a 	andeq	r0, r0, sl, lsr r0
  78:	7d080101 	stcvc	1, cr0, [r8, #-4]
  7c:	03000000 	tsteq	r0, #0
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f0409 	rsbseq	r0, pc, r9, lsl #8
  88:	940a0000 	strls	r0, [sl], #-0
  8c:	04000000 	streq	r0, [r0], #-0
  90:	d20b067a 	andle	r0, fp, #127926272	@ 0x7a00000
  94:	05000000 	streq	r0, [r0, #-0]
  98:	00260507 	eoreq	r0, r6, r7, lsl #10
  9c:	00a90000 	adceq	r0, r9, r0
  a0:	840c0000 	strhi	r0, [ip], #-0
  a4:	0d000000 	stceq	0, cr0, [r0, #-0]
  a8:	00a10e00 	adceq	r0, r1, r0, lsl #28
  ac:	16010000 	strne	r0, [r1], -r0
  b0:	00002605 	andeq	r2, r0, r5, lsl #12
  b4:	00002000 	andeq	r2, r0, r0
  b8:	00002c00 	andeq	r2, r0, r0, lsl #24
  bc:	d49c0100 	ldrle	r0, [ip], #256	@ 0x100
  c0:	02000000 	andeq	r0, r0, #0
  c4:	2d170072 	ldccs	0, cr0, [r7, #-456]	@ 0xfffffe38
  c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  cc:	0c000000 	stceq	0, cr0, [r0], {-0}
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0000d904 	andeq	sp, r0, r4, lsl #18
  d8:	00100d00 	andseq	r0, r0, r0, lsl #26
  dc:	00100000 	andseq	r0, r0, r0
  e0:	9c010000 	stcls	0, cr0, [r1], {-0}
  e4:	000000f9 	strdeq	r0, [r0], -r9
  e8:	0e007202 	cdpeq	2, 0, cr7, cr0, cr2, {0}
  ec:	0000002d 	andeq	r0, r0, sp, lsr #32
  f0:	0000001d 	andeq	r0, r0, sp, lsl r0
  f4:	00000017 	andeq	r0, r0, r7, lsl r0
  f8:	00e80400 	rsceq	r0, r8, r0, lsl #8
  fc:	00040000 	andeq	r0, r4, r0
 100:	10000000 	andne	r0, r0, r0
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	00011e9c 	muleq	r1, ip, lr
 10c:	00720200 	rsbseq	r0, r2, r0, lsl #4
 110:	00002d05 	andeq	r2, r0, r5, lsl #26
 114:	00003e00 	andeq	r3, r0, r0, lsl #28
 118:	00003800 	andeq	r3, r0, r0, lsl #16
 11c:	510f0000 	mrspl	r0, CPSR
 120:	02000000 	andeq	r0, r0, #0
 124:	002d0120 	eoreq	r0, sp, r0, lsr #2
 128:	4f030000 	svcmi	0x00030000
 12c:	05000001 	streq	r0, [r0, #-1]
 130:	5e140078 	mrcpl	0, 0, r0, cr4, cr8, {3}
 134:	05000000 	streq	r0, [r0, #-0]
 138:	00746962 	rsbseq	r6, r4, r2, ror #18
 13c:	00002d20 	andeq	r2, r0, r0, lsr #26
 140:	001b1000 	andseq	r1, fp, r0
 144:	015f0000 	cmpeq	pc, r0
 148:	00510000 	subseq	r0, r1, r0
 14c:	11000000 	mrsne	r0, (UNDEF: 0)
 150:	0000007f 	andeq	r0, r0, pc, ror r0
 154:	0000015f 	andeq	r0, r0, pc, asr r1
 158:	00002d12 	andeq	r2, r0, r2, lsl sp
 15c:	03000900 	tsteq	r0, #0, 18
 160:	0000014f 	andeq	r0, r0, pc, asr #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <caches_is_enabled+0x8fec>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <caches_is_enabled+0x484e0>
  14:	0e21390b 			@ <UNDEFINED> instruction: 0x0e21390b
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  20:	00260300 	eoreq	r0, r6, r0, lsl #6
  24:	00001349 	andeq	r1, r0, r9, asr #6
  28:	3f012e04 	svccc	0x00012e04
  2c:	3a0e0319 	bcc	380c98 <caches_is_enabled+0x380c78>
  30:	0b3b0121 	bleq	ec04bc <caches_is_enabled+0xec049c>
  34:	27062139 	smladxcs	r6, r9, r1, r2
  38:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
  3c:	7a184006 	bvc	61005c <caches_is_enabled+0x61003c>
  40:	00130119 	andseq	r0, r3, r9, lsl r1
  44:	00050500 	andeq	r0, r5, r0, lsl #10
  48:	213a0803 	teqcs	sl, r3, lsl #16
  4c:	20213b02 	eorcs	r3, r1, r2, lsl #22
  50:	13490b39 	cmpne	r9, #58368	@ 0xe400
  54:	11060000 	mrsne	r0, (UNDEF: 6)
  58:	130e2501 	tstne	lr, #4194304	@ 0x400000
  5c:	1b0e030b 	blne	380c90 <caches_is_enabled+0x380c70>
  60:	1117550e 	tstne	r7, lr, lsl #10
  64:	00171001 	andseq	r1, r7, r1
  68:	00240700 	eoreq	r0, r4, r0, lsl #14
  6c:	0b3e0b0b 	bleq	f82ca0 <caches_is_enabled+0xf82c80>
  70:	00000803 	andeq	r0, r0, r3, lsl #16
  74:	03001608 	tsteq	r0, #8, 12	@ 0x800000
  78:	3b0b3a0e 	blcc	2ce8b8 <caches_is_enabled+0x2ce898>
  7c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  80:	09000013 	stmdbeq	r0, {r0, r1, r4}
  84:	0b0b000f 	bleq	2c00c8 <caches_is_enabled+0x2c00a8>
  88:	00001349 	andeq	r1, r0, r9, asr #6
  8c:	3f002e0a 	svccc	0x00002e0a
  90:	3a0e0319 	bcc	380cfc <caches_is_enabled+0x380cdc>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	8719270b 	ldrhi	r2, [r9, -fp, lsl #14]
  9c:	193c1901 	ldmdbne	ip!, {r0, r8, fp, ip}
  a0:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  a4:	03193f01 	tsteq	r9, #1, 30
  a8:	3b0b3a0e 	blcc	2ce8e8 <caches_is_enabled+0x2ce8c8>
  ac:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b0:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
  b4:	00130119 	andseq	r0, r3, r9, lsl r1
  b8:	00050c00 	andeq	r0, r5, r0, lsl #24
  bc:	00001349 	andeq	r1, r0, r9, asr #6
  c0:	0000180d 	andeq	r1, r0, sp, lsl #16
  c4:	012e0e00 			@ <UNDEFINED> instruction: 0x012e0e00
  c8:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  cc:	0b3b0b3a 	bleq	ec2dbc <caches_is_enabled+0xec2d9c>
  d0:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  d4:	01111349 	tsteq	r1, r9, asr #6
  d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  dc:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  e0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  e4:	3a0e0301 	bcc	380cf0 <caches_is_enabled+0x380cd0>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	010b2013 	tsteq	fp, r3, lsl r0
  f4:	10000013 	andne	r0, r0, r3, lsl r0
  f8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  fc:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 100:	00000e1c 	andeq	r0, r0, ip, lsl lr
 104:	49010111 	stmdbmi	r1, {r0, r4, r8}
 108:	00130113 	andseq	r0, r3, r3, lsl r1
 10c:	00211200 	eoreq	r1, r1, r0, lsl #4
 110:	0b2f1349 	bleq	bc4e3c <caches_is_enabled+0xbc4e1c>
 114:	Address 0x114 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000055 	andeq	r0, r0, r5, asr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	24080000 	strcs	r0, [r8], #-0
  10:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
  14:	00005301 	andeq	r5, r0, r1, lsl #6
  18:	00000101 	andeq	r0, r0, r1, lsl #2
  1c:	00140600 	andseq	r0, r4, r0, lsl #12
  20:	00040000 	andeq	r0, r4, r0
  24:	04530100 	ldrbeq	r0, [r3], #-256	@ 0xffffff00
  28:	73070400 	tstvc	r7, #0, 8
  2c:	efff0b00 	svc	0x00ff0b00
  30:	04049f1a 	streq	r9, [r4], #-3866	@ 0xfffff0e6
  34:	0053010c 	subseq	r0, r3, ip, lsl #2
  38:	00010100 	andeq	r0, r1, r0, lsl #2
  3c:	04060000 	streq	r0, [r6], #-0
  40:	04000000 	streq	r0, [r0], #-0
  44:	53010000 	tstpl	r1, #0
  48:	07040004 	streq	r0, [r4, -r4]
  4c:	000a0073 	andeq	r0, sl, r3, ror r0
  50:	049f2110 	ldreq	r2, [pc], #272	@ 58 <.debug_loclists+0x58>
  54:	53010c04 	tstpl	r1, #4, 24	@ 0x400
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000193 	muleq	r0, r3, r1
   4:	01340003 	teqeq	r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <caches_is_enabled+0xffffff7c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  60:	412f0063 			@ <UNDEFINED> instruction: 0x412f0063
  64:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
  68:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
  6c:	2f736e6f 	svccs	0x00736e6f
  70:	476d7241 	strbmi	r7, [sp, -r1, asr #4]!
  74:	6f54554e 	svcvs	0x0054554e
  78:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  7c:	2f6e6961 	svccs	0x006e6961
  80:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  84:	6c65722e 	stclvs	2, cr7, [r5], #-184	@ 0xffffff48
  88:	72612f31 	rsbvc	r2, r1, #49, 30	@ 0xc4
  8c:	6f6e2d6d 	svcvs	0x006e2d6d
  90:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  94:	2f696261 	svccs	0x00696261
  98:	2f62696c 	svccs	0x0062696c
  9c:	2f636367 	svccs	0x00636367
  a0:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  a4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  a8:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  ac:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  b0:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  b4:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  b8:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  bc:	73552f00 	cmpvc	r5, #0, 30
  c0:	2f737265 	svccs	0x00737265
  c4:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  c8:	2f766168 	svccs	0x00766168
  cc:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  d0:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  d4:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  d8:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  dc:	6f72705f 	svcvs	0x0072705f
  e0:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  e4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  e8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  ec:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  f0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  f4:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  f8:	00006564 	andeq	r6, r0, r4, ror #10
  fc:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
 100:	00632e65 	rsbeq	r2, r3, r5, ror #28
 104:	62000001 	andvs	r0, r0, #1
 108:	732d7469 			@ <UNDEFINED> instruction: 0x732d7469
 10c:	6f707075 	svcvs	0x00707075
 110:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
 114:	00000200 	andeq	r0, r0, r0, lsl #4
 118:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 11c:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
 120:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
 124:	00000300 	andeq	r0, r0, r0, lsl #6
 128:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
 12c:	00040068 	andeq	r0, r4, r8, rrx
 130:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 134:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 138:	00020068 	andeq	r0, r2, r8, rrx
 13c:	1a050000 	bne	140144 <caches_is_enabled+0x140124>
 140:	00020500 	andeq	r0, r2, r0, lsl #10
 144:	15000000 	strne	r0, [r0, #-0]
 148:	13130505 	tstne	r3, #20971520	@ 0x1400000
 14c:	132f0205 			@ <UNDEFINED> instruction: 0x132f0205
 150:	01060405 	tsteq	r6, r5, lsl #8
 154:	2f060505 	svccs	0x00060505
 158:	2f060105 	svccs	0x00060105
 15c:	31061b05 	tstcc	r6, r5, lsl #22
 160:	13130505 	tstne	r3, #20971520	@ 0x1400000
 164:	13300205 	teqne	r0, #1342177280	@ 0x50000000
 168:	01060405 	tsteq	r6, r5, lsl #8
 16c:	2f060505 	svccs	0x00060505
 170:	2f060105 	svccs	0x00060105
 174:	30061d05 	andcc	r1, r6, r5, lsl #26
 178:	13130505 	tstne	r3, #20971520	@ 0x1400000
 17c:	001b0530 	andseq	r0, fp, r0, lsr r5
 180:	06010402 	streq	r0, [r1], -r2, lsl #8
 184:	04020001 	streq	r0, [r2], #-1
 188:	02008203 	andeq	r8, r0, #805306368	@ 0x30000000
 18c:	054a0404 	strbeq	r0, [sl, #-1028]	@ 0xfffffbfc
 190:	02026701 	andeq	r6, r2, #262144	@ 0x40000
 194:	Address 0x194 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	74696200 	strbtvc	r6, [r9], #-512	@ 0xfffffe00
  54:	5f73695f 	svcpl	0x0073695f
  58:	2e006e6f 	cdpcs	14, 0, cr6, cr0, cr15, {3}
  5c:	6174732f 	cmnvs	r4, pc, lsr #6
  60:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  64:	632f6372 			@ <UNDEFINED> instruction: 0x632f6372
  68:	65686361 	strbvs	r6, [r8, #-865]!	@ 0xfffffc9f
  6c:	7500632e 	strvc	r6, [r0, #-814]	@ 0xfffffcd2
  70:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  74:	2064656e 	rsbcs	r6, r4, lr, ror #10
  78:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  7c:	61686300 	cmnvs	r8, r0, lsl #6
  80:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
  84:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
  88:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	00746e69 	rsbseq	r6, r4, r9, ror #28
  94:	61656c63 	cmnvs	r5, r3, ror #24
  98:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
  9c:	746f6f62 	strbtvc	r6, [pc], #-3938	@ a4 <.debug_str+0xa4>
  a0:	63616300 	cmnvs	r1, #0, 6
  a4:	5f736568 	svcpl	0x00736568
  a8:	655f7369 	ldrbvs	r7, [pc, #-873]	@ fffffd47 <caches_is_enabled+0xfffffd27>
  ac:	6c62616e 	stclvs	1, cr6, [r2], #-440	@ 0xfffffe48
  b0:	73006465 	tstvc	r0, #1694498816	@ 0x65000000
  b4:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  b8:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  bc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  c0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  c8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  cc:	61686320 	cmnvs	r8, r0, lsr #6
  d0:	72700072 	rsbsvc	r0, r0, #114	@ 0x72
  d4:	6b746e69 	blvs	1d1ba80 <caches_is_enabled+0x1d1ba60>
  d8:	63616300 	cmnvs	r1, #0, 6
  dc:	5f736568 	svcpl	0x00736568
  e0:	61736964 	cmnvs	r3, r4, ror #18
  e4:	00656c62 	rsbeq	r6, r5, r2, ror #24
  e8:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  ec:	655f7365 	ldrbvs	r7, [pc, #-869]	@ fffffd8f <caches_is_enabled+0xfffffd6f>
  f0:	6c62616e 	stclvs	1, cr6, [r2], #-440	@ 0xfffffe48
  f4:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
  f8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  fc:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
 100:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
 104:	32303220 	eorscc	r3, r0, #32, 4
 108:	31313134 	teqcc	r1, r4, lsr r1
 10c:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
 110:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 114:	316d7261 	cmncc	sp, r1, ror #4
 118:	6a363731 	bvs	d8dde4 <caches_is_enabled+0xd8ddc4>
 11c:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 120:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 124:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 128:	316d7261 	cmncc	sp, r1, ror #4
 12c:	6a363731 	bvs	d8ddf8 <caches_is_enabled+0xd8ddd8>
 130:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 134:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 138:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 13c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 140:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 144:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 148:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 14c:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 150:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 154:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 158:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 15c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 160:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 164:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 168:	206d7261 	rsbcs	r7, sp, r1, ror #4
 16c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 170:	613d6863 	teqvs	sp, r3, ror #16
 174:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 178:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 17c:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 180:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 184:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 188:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 18c:	20393975 	eorscs	r3, r9, r5, ror r9
 190:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 194:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 198:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 19c:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 1a0:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 1a4:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1a8:	73552f00 	cmpvc	r5, #0, 30
 1ac:	2f737265 	svccs	0x00737265
 1b0:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 1b4:	2f766168 	svccs	0x00766168
 1b8:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 1bc:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 1c0:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 1c4:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 1c8:	6f72705f 	svcvs	0x0072705f
 1cc:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 1d0:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 1d4:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 1d8:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 1dc:	Address 0x1dc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <caches_is_enabled+0x12cd80c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <caches_is_enabled+0x46410>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0010 	ldr	r0, [pc, #16]	@ 1c <clean_reboot+0x1c>
   8:	ebfffffe 	bl	0 <putk>
   c:	ebfffffe 	bl	0 <uart_flush_tx>
  10:	e3a0000a 	mov	r0, #10
  14:	ebfffffe 	bl	0 <delay_ms>
  18:	ebfffffe 	bl	0 <rpi_reboot>
  1c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	@ 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010e 	andeq	r0, r0, lr, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000d206 	andeq	sp, r0, r6, lsl #4
  10:	00810c00 	addeq	r0, r1, r0, lsl #24
  14:	01850000 	orreq	r0, r5, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00200000 	eoreq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	bd060101 	stclt	1, cr0, [r6, #-4]
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	017b0502 	cmneq	fp, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00006b05 	andeq	r6, r0, r5, lsl #22
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	44080101 	strmi	r0, [r8], #-257	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00aa0702 	adceq	r0, sl, r2, lsl #14
  5c:	62080000 	andvs	r0, r8, #0
  60:	02000000 	andeq	r0, r0, #0
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00001b07 	andeq	r1, r0, r7, lsl #22
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	0000002d 	andeq	r0, r0, sp, lsr #32
  78:	52080101 	andpl	r0, r8, #1073741824	@ 0x40000000
  7c:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f040a 	rsbseq	r0, pc, sl, lsl #8
  88:	570b0000 	strpl	r0, [fp, -r0]
  8c:	03000000 	tsteq	r0, #0
  90:	c90c0677 	stmdbgt	ip, {r0, r1, r2, r4, r5, r6, r9, sl}
  94:	03000000 	tsteq	r0, #0
  98:	00a40668 	adceq	r0, r4, r8, ror #12
  9c:	5e020000 	cdppl	0, 0, cr0, cr2, cr0, {0}
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00009c0d 	andeq	r9, r0, sp, lsl #24
  a8:	06570300 	ldrbeq	r0, [r7], -r0, lsl #6
  ac:	0001bb0e 	andeq	fp, r1, lr, lsl #22
  b0:	052e0300 	streq	r0, [lr, #-768]!	@ 0xfffffd00
  b4:	00000026 	andeq	r0, r0, r6, lsr #32
  b8:	000000c2 	andeq	r0, r0, r2, asr #1
  bc:	00008402 	andeq	r8, r0, r2, lsl #8
  c0:	740f0000 	strvc	r0, [pc], #-0	@ c8 <.debug_info+0xc8>
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	00000604 	andeq	r0, r0, r4, lsl #12
  cc:	00200000 	eoreq	r0, r0, r0
  d0:	9c010000 	stcls	0, cr0, [r1], {-0}
  d4:	00000c03 	andeq	r0, r0, r3, lsl #24
  d8:	0000ac00 	andeq	sl, r0, r0, lsl #24
  dc:	0000eb00 	andeq	lr, r0, r0, lsl #22
  e0:	50010400 	andpl	r0, r1, r0, lsl #8
  e4:	00000305 	andeq	r0, r0, r5, lsl #6
  e8:	05000000 	streq	r0, [r0, #-0]
  ec:	00000010 	andeq	r0, r0, r0, lsl r0
  f0:	000000a4 	andeq	r0, r0, r4, lsr #1
  f4:	00001803 	andeq	r1, r0, r3, lsl #16
  f8:	00009200 	andeq	r9, r0, r0, lsl #4
  fc:	00010700 	andeq	r0, r1, r0, lsl #14
 100:	50010400 	andpl	r0, r1, r0, lsl #8
 104:	05003a01 	streq	r3, [r0, #-2561]	@ 0xfffff5ff
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	0000008a 	andeq	r0, r0, sl, lsl #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <clean_reboot+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	13490005 	cmpne	r9, #5
  10:	48030000 	stmdami	r3, {}	@ <UNPREDICTABLE>
  14:	7f017d01 	svcvc	0x00017d01
  18:	00130113 	andseq	r0, r3, r3, lsl r1
  1c:	00490400 	subeq	r0, r9, r0, lsl #8
  20:	187e1802 	ldmdane	lr!, {r1, fp, ip}^
  24:	48050000 	stmdami	r5, {}	@ <UNPREDICTABLE>
  28:	7f017d00 	svcvc	0x00017d00
  2c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  30:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  34:	0e030b13 	vmoveq.32	d3[0], r0
  38:	01110e1b 	tsteq	r1, fp, lsl lr
  3c:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  40:	24070000 	strcs	r0, [r7], #-0
  44:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  48:	0008030b 	andeq	r0, r8, fp, lsl #6
  4c:	00160800 	andseq	r0, r6, r0, lsl #16
  50:	0b3a0e03 	bleq	e83864 <clean_reboot+0xe83864>
  54:	0b390b3b 	bleq	e42d48 <clean_reboot+0xe42d48>
  58:	00001349 	andeq	r1, r0, r9, asr #6
  5c:	49002609 	stmdbmi	r0, {r0, r3, r9, sl, sp}
  60:	0a000013 	beq	b4 <.debug_abbrev+0xb4>
  64:	0b0b000f 	bleq	2c00a8 <clean_reboot+0x2c00a8>
  68:	00001349 	andeq	r1, r0, r9, asr #6
  6c:	3f002e0b 	svccc	0x00002e0b
  70:	3a0e0319 	bcc	380cdc <clean_reboot+0x380cdc>
  74:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	8719270b 	ldrhi	r2, [r9, -fp, lsl #14]
  7c:	193c1901 	ldmdbne	ip!, {r0, r8, fp, ip}
  80:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  84:	03193f01 	tsteq	r9, #1, 30
  88:	3b0b3a0e 	blcc	2ce8c8 <clean_reboot+0x2ce8c8>
  8c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  90:	01193c19 	tsteq	r9, r9, lsl ip
  94:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  98:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  9c:	0b3a0e03 	bleq	e838b0 <clean_reboot+0xe838b0>
  a0:	0b390b3b 	bleq	e42d94 <clean_reboot+0xe42d94>
  a4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  a8:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  ac:	03193f01 	tsteq	r9, #1, 30
  b0:	3b0b3a0e 	blcc	2ce8f0 <clean_reboot+0x2ce8f0>
  b4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b8:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
  bc:	00130119 	andseq	r0, r3, r9, lsl r1
  c0:	012e0f00 			@ <UNDEFINED> instruction: 0x012e0f00
  c4:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  c8:	0b3b0b3a 	bleq	ec2db8 <clean_reboot+0xec2db8>
  cc:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  d0:	11190187 	tstne	r9, r7, lsl #3
  d4:	40061201 	andmi	r1, r6, r1, lsl #4
  d8:	00197a18 	andseq	r7, r9, r8, lsl sl
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fe 	strdeq	r0, [r0], -lr
   4:	00e30003 	rsceq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	6c707041 	ldclvs	0, cr7, [r0], #-260	@ 0xfffffefc
  2c:	74616369 	strbtvc	r6, [r1], #-873	@ 0xfffffc97
  30:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
  34:	6d72412f 	ldclvs	1, cr4, [r2, #-188]!	@ 0xffffff44
  38:	54554e47 	ldrbpl	r4, [r5], #-3655	@ 0xfffff1b9
  3c:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  40:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  44:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  48:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
  4c:	612f316c 			@ <UNDEFINED> instruction: 0x612f316c
  50:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  54:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  58:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  5c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  60:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  64:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  68:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  6c:	61652d65 	cmnvs	r5, r5, ror #26
  70:	312f6962 			@ <UNDEFINED> instruction: 0x312f6962
  74:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  78:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  7c:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  80:	552f0065 	strpl	r0, [pc, #-101]!	@ 23 <.debug_line+0x23>
  84:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
  88:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
  8c:	76616862 	strbtvc	r6, [r1], -r2, ror #16
  90:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
  94:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  98:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
  9c:	646f6373 	strbtvs	r6, [pc], #-883	@ a4 <.debug_line+0xa4>
  a0:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
  a4:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
  a8:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
  ac:	30343173 	eorscc	r3, r4, r3, ror r1
  b0:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  b4:	2f697062 	svccs	0x00697062
  b8:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  bc:	00656475 	rsbeq	r6, r5, r5, ror r4
  c0:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  c4:	722d6e61 	eorvc	r6, sp, #1552	@ 0x610
  c8:	6f6f6265 	svcvs	0x006f6265
  cc:	00632e74 	rsbeq	r2, r3, r4, ror lr
  d0:	73000001 	tstvc	r0, #1
  d4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  d8:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  dc:	00682e63 	rsbeq	r2, r8, r3, ror #28
  e0:	72000002 	andvc	r0, r0, #2
  e4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  e8:	00000300 	andeq	r0, r0, r0, lsl #6
  ec:	00190500 	andseq	r0, r9, r0, lsl #10
  f0:	00000205 	andeq	r0, r0, r5, lsl #4
  f4:	05150000 	ldreq	r0, [r5, #-0]
  f8:	2f4b2f05 	svccs	0x004b2f05
  fc:	0004024b 	andeq	r0, r4, fp, asr #4
 100:	Address 0x100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  2c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  30:	6f6c2067 	svcvs	0x006c2067
  34:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	61686320 	cmnvs	r8, r0, lsr #6
  50:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  54:	72007261 	andvc	r7, r0, #268435462	@ 0x10000006
  58:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
  5c:	6f6f6265 	svcvs	0x006f6265
  60:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  64:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
  68:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	61656c63 	cmnvs	r5, r3, ror #24
  78:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
  7c:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 84 <.debug_str+0x84>
  80:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  84:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  88:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  8c:	656c632f 	strbvs	r6, [ip, #-815]!	@ 0xfffffcd1
  90:	722d6e61 	eorvc	r6, sp, #1552	@ 0x610
  94:	6f6f6265 	svcvs	0x006f6265
  98:	00632e74 	rsbeq	r2, r3, r4, ror lr
  9c:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
  a0:	756c665f 	strbvc	r6, [ip, #-1631]!	@ 0xfffff9a1
  a4:	745f6873 	ldrbvc	r6, [pc], #-2163	@ ac <.debug_str+0xac>
  a8:	68730078 	ldmdavs	r3!, {r3, r4, r5, r6}^
  ac:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  bc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  c0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c4:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  c8:	6c656400 	stclvs	4, cr6, [r5], #-0
  cc:	6d5f7961 			@ <UNDEFINED> instruction: 0x6d5f7961
  d0:	4e470073 	mcrmi	0, 2, r0, cr7, cr3, {3}
  d4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  d8:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  dc:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  e0:	32303220 	eorscc	r3, r0, #32, 4
  e4:	31313134 	teqcc	r1, r4, lsr r1
  e8:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
  ec:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  f0:	316d7261 	cmncc	sp, r1, ror #4
  f4:	6a363731 	bvs	d8ddc0 <clean_reboot+0xd8ddc0>
  f8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  fc:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 100:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 104:	316d7261 	cmncc	sp, r1, ror #4
 108:	6a363731 	bvs	d8ddd4 <clean_reboot+0xd8ddd4>
 10c:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 110:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 114:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 118:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 11c:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 120:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 124:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 128:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 12c:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 130:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 134:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 138:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 13c:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 140:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 144:	206d7261 	rsbcs	r7, sp, r1, ror #4
 148:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 14c:	613d6863 	teqvs	sp, r3, ror #16
 150:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 154:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 158:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 15c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 160:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 164:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 168:	20393975 	eorscs	r3, r9, r5, ror r9
 16c:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 170:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 174:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 178:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 17c:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 180:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 184:	73552f00 	cmpvc	r5, #0, 30
 188:	2f737265 	svccs	0x00737265
 18c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 190:	2f766168 	svccs	0x00766168
 194:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 198:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 19c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 1a0:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 1a4:	6f72705f 	svcvs	0x0072705f
 1a8:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 1ac:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 1b0:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 1b4:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 1b8:	70006970 	andvc	r6, r0, r0, ror r9
 1bc:	006b7475 	rsbeq	r7, fp, r5, ror r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <clean_reboot+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <redzone_check>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e2501000 	subs	r1, r0, #0
   c:	0a000001 	beq	18 <redzone_check+0x18>
  10:	e59f0070 	ldr	r0, [pc, #112]	@ 88 <redzone_check+0x88>
  14:	ebfffffe 	bl	0 <printk>
  18:	e3a04000 	mov	r4, #0
  1c:	e1a05004 	mov	r5, r4
  20:	ea000000 	b	28 <redzone_check+0x28>
  24:	e2844001 	add	r4, r4, #1
  28:	e3540b01 	cmp	r4, #1024	@ 0x400
  2c:	2a000009 	bcs	58 <redzone_check+0x58>
  30:	e1a01104 	lsl	r1, r4, #2
  34:	e5913000 	ldr	r3, [r1]
  38:	e3530000 	cmp	r3, #0
  3c:	0afffff8 	beq	24 <redzone_check+0x24>
  40:	e2855001 	add	r5, r5, #1
  44:	e5912000 	ldr	r2, [r1]
  48:	e1a03005 	mov	r3, r5
  4c:	e59f0038 	ldr	r0, [pc, #56]	@ 8c <redzone_check+0x8c>
  50:	ebfffffe 	bl	0 <printk>
  54:	eafffff2 	b	24 <redzone_check+0x24>
  58:	e3550000 	cmp	r5, #0
  5c:	1a000002 	bne	6c <redzone_check+0x6c>
  60:	e3a00001 	mov	r0, #1
  64:	e28dd00c 	add	sp, sp, #12
  68:	e8bd8030 	pop	{r4, r5, pc}
  6c:	e58d5000 	str	r5, [sp]
  70:	e3a0301b 	mov	r3, #27
  74:	e59f2014 	ldr	r2, [pc, #20]	@ 90 <redzone_check+0x90>
  78:	e59f1014 	ldr	r1, [pc, #20]	@ 94 <redzone_check+0x94>
  7c:	e59f0014 	ldr	r0, [pc, #20]	@ 98 <redzone_check+0x98>
  80:	ebfffffe 	bl	0 <printk>
  84:	ebfffffe 	bl	0 <clean_reboot>
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000018 	andeq	r0, r0, r8, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000044 	andeq	r0, r0, r4, asr #32
  98:	0000008c 	andeq	r0, r0, ip, lsl #1

0000009c <redzone_init>:
  9c:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  a0:	e24dd00c 	sub	sp, sp, #12
  a4:	e3a02a01 	mov	r2, #4096	@ 0x1000
  a8:	e3a01000 	mov	r1, #0
  ac:	e1a00001 	mov	r0, r1
  b0:	ebfffffe 	bl	0 <memset>
  b4:	e3a00000 	mov	r0, #0
  b8:	ebffffd0 	bl	0 <redzone_check>
  bc:	e3500000 	cmp	r0, #0
  c0:	0a000001 	beq	cc <redzone_init+0x30>
  c4:	e28dd00c 	add	sp, sp, #12
  c8:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  cc:	e59f3018 	ldr	r3, [pc, #24]	@ ec <redzone_init+0x50>
  d0:	e58d3000 	str	r3, [sp]
  d4:	e3a03022 	mov	r3, #34	@ 0x22
  d8:	e59f2010 	ldr	r2, [pc, #16]	@ f0 <redzone_init+0x54>
  dc:	e59f1010 	ldr	r1, [pc, #16]	@ f4 <redzone_init+0x58>
  e0:	e59f0010 	ldr	r0, [pc, #16]	@ f8 <redzone_init+0x5c>
  e4:	ebfffffe 	bl	0 <printk>
  e8:	ebfffffe 	bl	0 <clean_reboot>
  ec:	000000ec 	andeq	r0, r0, ip, ror #1
  f0:	00000010 	andeq	r0, r0, r0, lsl r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
  f8:	000000bc 	strheq	r0, [r0], -ip

000000fc <program_end>:
  fc:	e59f0000 	ldr	r0, [pc]	@ 104 <program_end+0x8>
 100:	e12fff1e 	bx	lr
 104:	00000000 	andeq	r0, r0, r0

00000108 <_cstart>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f302c 	ldr	r3, [pc, #44]	@ 140 <_cstart+0x38>
 110:	ea000001 	b	11c <_cstart+0x14>
 114:	e3a02000 	mov	r2, #0
 118:	e4c32001 	strb	r2, [r3], #1
 11c:	e59f2020 	ldr	r2, [pc, #32]	@ 144 <_cstart+0x3c>
 120:	e1530002 	cmp	r3, r2
 124:	3afffffa 	bcc	114 <_cstart+0xc>
 128:	ebfffffe 	bl	0 <uart_init>
 12c:	e3a03001 	mov	r3, #1
 130:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
 134:	ebffffd8 	bl	9c <redzone_init>
 138:	ebfffffe 	bl	0 <notmain>
 13c:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	7a646572 	bvc	19195d0 <_cstart+0x19194c8>
   4:	20656e6f 	rsbcs	r6, r5, pc, ror #28
   8:	63656863 	cmnvs	r5, #6488064	@ 0x630000
   c:	676e696b 	strbvs	r6, [lr, -fp, ror #18]!
  10:	7325203a 			@ <UNDEFINED> instruction: 0x7325203a
  14:	0000000a 	andeq	r0, r0, sl
  18:	2d6e6f6e 	stclcs	15, cr6, [lr, #-440]!	@ 0xfffffe48
  1c:	6f72657a 	svcvs	0x0072657a
  20:	64657220 	strbtvs	r7, [r5], #-544	@ 0xfffffde0
  24:	656e6f7a 	strbvs	r6, [lr, #-3962]!	@ 0xfffff086
  28:	666f203a 			@ <UNDEFINED> instruction: 0x666f203a
  2c:	78253d66 	stmdavc	r5!, {r1, r2, r5, r6, r8, sl, fp, ip, sp}
  30:	6176202c 	cmnvs	r6, ip, lsr #32
  34:	78253d6c 	stmdavc	r5!, {r2, r3, r5, r6, r8, sl, fp, ip, sp}
  38:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  3c:	64253d6c 	strtvs	r3, [r5], #-3436	@ 0xfffff294
  40:	0000000a 	andeq	r0, r0, sl
  44:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
  48:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
  4c:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  50:	442f7661 	strtmi	r7, [pc], #-1633	@ 58 <.rodata.str1.4+0x58>
  54:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
  58:	73746e65 	cmnvc	r4, #1616	@ 0x650
  5c:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
  60:	5f65646f 	svcpl	0x0065646f
  64:	6a6f7270 	bvs	1bdca2c <_cstart+0x1bdc924>
  68:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
  6c:	3173632f 	cmncc	r3, pc, lsr #6
  70:	2f653034 	svccs	0x00653034
  74:	7062696c 	rsbvc	r6, r2, ip, ror #18
  78:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  7c:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  80:	65722f65 	ldrbvs	r2, [r2, #-3941]!	@ 0xfffff09b
  84:	6e6f7a64 	vnmulvs.f32	s15, s30, s9
  88:	00682e65 	rsbeq	r2, r8, r5, ror #28
  8c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  90:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  94:	3a73253a 	bcc	1cc9584 <_cstart+0x1cc947c>
  98:	723a6425 	eorsvc	r6, sl, #620756992	@ 0x25000000
  9c:	6f7a6465 	svcvs	0x007a6465
  a0:	203a656e 	eorscs	r6, sl, lr, ror #10
  a4:	61746f74 	cmnvs	r4, r4, ror pc
  a8:	6166206c 	cmnvs	r6, ip, rrx
  ac:	72756c69 	rsbsvc	r6, r5, #26880	@ 0x6900
  b0:	3d207365 	stccc	3, cr7, [r0, #-404]!	@ 0xfffffe6c
  b4:	0a0a6425 	beq	299150 <_cstart+0x299048>
  b8:	00000000 	andeq	r0, r0, r0
  bc:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  c0:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  c4:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  c8:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  cc:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  d0:	7341203a 	cmpvc	r1, #58	@ 0x3a
  d4:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  d8:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  dc:	60732560 	rsbsvs	r2, r3, r0, ror #10
  e0:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  e4:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  e8:	0000000a 	andeq	r0, r0, sl
  ec:	7a646572 	bvc	19196bc <_cstart+0x19195b4>
  f0:	5f656e6f 	svcpl	0x00656e6f
  f4:	63656863 	cmnvs	r5, #6488064	@ 0x630000
  f8:	2930286b 	ldmdbcs	r0!, {r0, r1, r3, r5, r6, fp, sp}
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	7a646572 	bvc	19195d0 <_cstart+0x19194c8>
   4:	5f656e6f 	svcpl	0x00656e6f
   8:	63656863 	cmnvs	r5, #6488064	@ 0x630000
   c:	0000006b 	andeq	r0, r0, fp, rrx

00000010 <__FUNCTION__.1>:
  10:	7a646572 	bvc	19195e0 <_cstart+0x19194d8>
  14:	5f656e6f 	svcpl	0x00656e6f
  18:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003b0 			@ <UNDEFINED> instruction: 0x000003b0
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00016110 	andeq	r6, r1, r0, lsl r1
  10:	000c0c00 	andeq	r0, ip, r0, lsl #24
  14:	00c10000 	sbceq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01480000 	mrseq	r0, (UNDEF: 72)
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00012807 	andeq	r2, r1, r7, lsl #16
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	0000011b 	andeq	r0, r0, fp, lsl r1
  34:	69050411 	stmdbvs	r5, {r0, r4, sl}
  38:	0600746e 	streq	r7, [r0], -lr, ror #8
  3c:	00000005 	andeq	r0, r0, r5
  40:	2d17d604 	ldccs	6, cr13, [r7, #-16]
  44:	02000000 	andeq	r0, r0, #0
  48:	02240601 	eoreq	r0, r4, #1048576	@ 0x100000
  4c:	02020000 	andeq	r0, r2, #0
  50:	0000f705 	andeq	pc, r0, r5, lsl #14
  54:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  58:	0000021b 	andeq	r0, r0, fp, lsl r2
  5c:	47050802 	strmi	r0, [r5, -r2, lsl #16]
  60:	06000001 	streq	r0, [r0], -r1
  64:	0000013f 	andeq	r0, r0, pc, lsr r1
  68:	6f182e05 	svcvs	0x00182e05
  6c:	02000000 	andeq	r0, r0, #0
  70:	00700801 	rsbseq	r0, r0, r1, lsl #16
  74:	02020000 	andeq	r0, r2, #0
  78:	00009d07 	andeq	r9, r0, r7, lsl #26
  7c:	00b00600 	adcseq	r0, r0, r0, lsl #12
  80:	34050000 	strcc	r0, [r5], #-0
  84:	00008e19 	andeq	r8, r0, r9, lsl lr
  88:	007d1200 	rsbseq	r1, sp, r0, lsl #4
  8c:	04020000 	streq	r0, [r2], #-0
  90:	00008b07 	andeq	r8, r0, r7, lsl #22
  94:	02041300 	andeq	r1, r4, #0, 6
  98:	00000801 	andeq	r0, r0, r1, lsl #16
  9c:	97070000 	strls	r0, [r7, -r0]
  a0:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  a4:	0000009e 	muleq	r0, lr, r0
  a8:	00007d09 	andeq	r7, r0, r9, lsl #26
  ac:	0000b300 	andeq	fp, r0, r0, lsl #6
  b0:	0a001400 	beq	50b8 <_cstart+0x4fb0>
  b4:	00000034 	andeq	r0, r0, r4, lsr r0
  b8:	0000a80b 	andeq	sl, r0, fp, lsl #16
  bc:	01550a00 	cmpeq	r5, r0, lsl #20
  c0:	a80c0000 	stmdage	ip, {}	@ <UNPREDICTABLE>
  c4:	0a000000 	beq	cc <.debug_info+0xcc>
  c8:	00000230 	andeq	r0, r0, r0, lsr r2
  cc:	0000a80f 	andeq	sl, r0, pc, lsl #16
  d0:	02071500 	andeq	r1, r7, #0, 10
  d4:	00000076 	andeq	r0, r0, r6, ror r0
  d8:	e7060b02 	str	r0, [r6, -r2, lsl #22]
  dc:	16000000 	strne	r0, [r0], -r0
  e0:	00000211 	andeq	r0, r0, r1, lsl r2
  e4:	0c001000 	stceq	0, cr1, [r0], {-0}
  e8:	0000020a 	andeq	r0, r0, sl, lsl #4
  ec:	34050707 	strcc	r0, [r5], #-1799	@ 0xfffff8f9
  f0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
  f4:	05000000 	streq	r0, [r0, #-0]
  f8:	000000a3 	andeq	r0, r0, r3, lsr #1
  fc:	210c0017 	tstcs	ip, r7, lsl r0
 100:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 104:	00950921 	addseq	r0, r5, r1, lsr #18
 108:	011e0000 	tsteq	lr, r0
 10c:	95050000 	strls	r0, [r5, #-0]
 110:	05000000 	streq	r0, [r0, #-0]
 114:	00000034 	andeq	r0, r0, r4, lsr r0
 118:	00003b05 	andeq	r3, r0, r5, lsl #22
 11c:	7e180000 	cdpvc	0, 1, cr0, cr8, cr0, {0}
 120:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
 124:	420b067a 	andmi	r0, fp, #127926272	@ 0x7a00000
 128:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
 12c:	580b06e6 	stmdapl	fp, {r1, r2, r5, r6, r7, r9, sl}
 130:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
 134:	b9190640 	ldmdblt	r9, {r6, r9, sl}
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	01080619 	tsteq	r8, r9, lsl r6
 140:	00400000 	subeq	r0, r0, r0
 144:	9c010000 	stcls	0, cr0, [r1], {-0}
 148:	000001b9 			@ <UNDEFINED> instruction: 0x000001b9
 14c:	0000420b 	andeq	r4, r0, fp, lsl #4
 150:	071a0100 	ldreq	r0, [sl, -r0, lsl #2]
 154:	7373620d 	cmnvc	r3, #-805306368	@ 0xd0000000
 158:	0f300100 	svceq	0x00300100
 15c:	000001b9 			@ <UNDEFINED> instruction: 0x000001b9
 160:	00000012 	andeq	r0, r0, r2, lsl r0
 164:	0000000c 	andeq	r0, r0, ip
 168:	00004a1a 	andeq	r4, r0, sl, lsl sl
 16c:	0f310100 	svceq	0x00310100
 170:	000001b9 			@ <UNDEFINED> instruction: 0x000001b9
 174:	00039e1b 	andeq	r9, r3, fp, lsl lr
 178:	00012c00 	andeq	r2, r1, r0, lsl #24
 17c:	012c0100 			@ <UNDEFINED> instruction: 0x012c0100
 180:	00080000 	andeq	r0, r8, r0
 184:	44010000 	strmi	r0, [r1], #-0
 188:	00019405 	andeq	r9, r1, r5, lsl #8
 18c:	03a71c00 			@ <UNDEFINED> instruction: 0x03a71c00
 190:	00010000 	andeq	r0, r1, r0
 194:	00012c03 	andeq	r2, r1, r3, lsl #24
 198:	00012e00 	andeq	r2, r1, r0, lsl #28
 19c:	01380300 	teqeq	r8, r0, lsl #6
 1a0:	01d40000 	bicseq	r0, r4, r0
 1a4:	3c030000 	stccc	0, cr0, [r3], {-0}
 1a8:	26000001 	strcs	r0, [r0], -r1
 1ac:	03000001 	tsteq	r0, #1
 1b0:	00000140 	andeq	r0, r0, r0, asr #2
 1b4:	0000011e 	andeq	r0, r0, lr, lsl r1
 1b8:	00630800 	rsbeq	r0, r3, r0, lsl #16
 1bc:	281d0000 	ldmdacs	sp, {}	@ <UNPREDICTABLE>
 1c0:	01000000 	mrseq	r0, (UNDEF: 0)
 1c4:	0095070e 	addseq	r0, r5, lr, lsl #14
 1c8:	00fc0000 	rscseq	r0, ip, r0
 1cc:	000c0000 	andeq	r0, ip, r0
 1d0:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d4:	00010e1e 	andeq	r0, r1, lr, lsl lr
 1d8:	14200200 	strtne	r0, [r0], #-512	@ 0xfffffe00
 1dc:	0000009c 	muleq	r0, ip, r0
 1e0:	00000060 	andeq	r0, r0, r0, rrx
 1e4:	026e9c01 	rsbeq	r9, lr, #256	@ 0x100
 1e8:	010e0000 	mrseq	r0, (UNDEF: 14)
 1ec:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
 1f0:	05000002 	streq	r0, [r0, #-2]
 1f4:	00001003 	andeq	r1, r0, r3
 1f8:	00b40400 	adcseq	r0, r4, r0, lsl #8
 1fc:	00fe0000 	rscseq	r0, lr, r0
 200:	02180000 	andseq	r0, r8, #0
 204:	01010000 	mrseq	r0, (UNDEF: 1)
 208:	01300150 	teqeq	r0, r0, asr r1
 20c:	30015101 	andcc	r5, r1, r1, lsl #2
 210:	03520101 	cmpeq	r2, #1073741824	@ 0x40000000
 214:	0010000a 	andseq	r0, r0, sl
 218:	0000bc04 	andeq	fp, r0, r4, lsl #24
 21c:	00028300 	andeq	r8, r2, r0, lsl #6
 220:	00022b00 	andeq	r2, r2, r0, lsl #22
 224:	50010100 	andpl	r0, r1, r0, lsl #2
 228:	04003001 	streq	r3, [r0], #-1
 22c:	000000e8 	andeq	r0, r0, r8, ror #1
 230:	000000e7 	andeq	r0, r0, r7, ror #1
 234:	00000264 	andeq	r0, r0, r4, ror #4
 238:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 23c:	0000bc03 	andeq	fp, r0, r3, lsl #24
 240:	51010100 	mrspl	r0, (UNDEF: 17)
 244:	00440305 	subeq	r0, r4, r5, lsl #6
 248:	01010000 	mrseq	r0, (UNDEF: 1)
 24c:	10030552 	andne	r0, r3, r2, asr r5
 250:	01000000 	mrseq	r0, (UNDEF: 0)
 254:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 258:	7d020122 	stcvc	1, cr0, [r2, #-136]	@ 0xffffff78
 25c:	ec030500 	stc	5, cr0, [r3], {-0}
 260:	00000000 	andeq	r0, r0, r0
 264:	0000ec03 	andeq	lr, r0, r3, lsl #24
 268:	00011e00 	andeq	r1, r1, r0, lsl #28
 26c:	9e090000 	cdpls	0, 0, cr0, cr9, cr0, {0}
 270:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
 274:	0f000002 	svceq	0x00000002
 278:	0000002d 	andeq	r0, r0, sp, lsr #32
 27c:	6e07000c 	cdpvs	0, 0, cr0, cr7, cr12, {0}
 280:	1f000002 	svcne	0x00000002
 284:	00000062 	andeq	r0, r0, r2, rrx
 288:	34130d02 	ldrcc	r0, [r3], #-3330	@ 0xfffff2fe
 28c:	00000000 	andeq	r0, r0, r0
 290:	9c000000 	stcls	0, cr0, [r0], {-0}
 294:	01000000 	mrseq	r0, (UNDEF: 0)
 298:	0003849c 	muleq	r3, ip, r4
 29c:	736d2000 	cmnvc	sp, #0
 2a0:	0d020067 	stceq	0, cr0, [r2, #-412]	@ 0xfffffe64
 2a4:	0000a32d 	andeq	sl, r0, sp, lsr #6
 2a8:	00003000 	andeq	r3, r0, r0
 2ac:	00002a00 	andeq	r2, r0, r0, lsl #20
 2b0:	7a722100 	bvc	1c886b8 <_cstart+0x1c885b0>
 2b4:	180e0200 	stmdane	lr, {r9}
 2b8:	00000384 	andeq	r0, r0, r4, lsl #7
 2bc:	00522200 	subseq	r2, r2, r0, lsl #4
 2c0:	13020000 	tstne	r2, #0
 2c4:	00002d0e 	andeq	r2, r0, lr, lsl #26
 2c8:	00004c00 	andeq	r4, r0, r0, lsl #24
 2cc:	00004a00 	andeq	r4, r0, r0, lsl #20
 2d0:	01010e00 	tsteq	r1, r0, lsl #28
 2d4:	03990000 	orrseq	r0, r9, #0
 2d8:	03050000 	tsteq	r5, #0
 2dc:	00000000 	andeq	r0, r0, r0
 2e0:	00002423 	andeq	r2, r0, r3, lsr #8
 2e4:	00003400 	andeq	r3, r0, r0, lsl #8
 2e8:	00032100 	andeq	r2, r3, r0, lsl #2
 2ec:	00690d00 	rsbeq	r0, r9, r0, lsl #26
 2f0:	2d121402 	ldccs	4, cr1, [r2, #-8]
 2f4:	55000000 	strpl	r0, [r0, #-0]
 2f8:	53000000 	tstpl	r0, #0
 2fc:	24000000 	strcs	r0, [r0], #-0
 300:	00000054 	andeq	r0, r0, r4, asr r0
 304:	000000e7 	andeq	r0, r0, r7, ror #1
 308:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 30c:	00001803 	andeq	r1, r0, r3, lsl #16
 310:	51010100 	mrspl	r0, (UNDEF: 17)
 314:	32007404 	andcc	r7, r0, #4, 8	@ 0x4000000
 318:	53010124 	tstpl	r1, #36, 2
 31c:	00007502 	andeq	r7, r0, r2, lsl #10
 320:	00180400 	andseq	r0, r8, r0, lsl #8
 324:	00e70000 	rsceq	r0, r7, r0
 328:	03450000 	cmpeq	r5, #0
 32c:	01010000 	mrseq	r0, (UNDEF: 1)
 330:	00030550 	andeq	r0, r3, r0, asr r5
 334:	01000000 	mrseq	r0, (UNDEF: 0)
 338:	a3095101 	tstge	r9, #1073741824	@ 0x40000000
 33c:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 340:	00a82da8 	adceq	r2, r8, r8, lsr #27
 344:	00840400 	addeq	r0, r4, r0, lsl #8
 348:	00e70000 	rsceq	r0, r7, r0
 34c:	037a0000 	cmneq	sl, #0
 350:	01010000 	mrseq	r0, (UNDEF: 1)
 354:	8c030550 	stchi	5, cr0, [r3], {80}	@ 0x50
 358:	01000000 	mrseq	r0, (UNDEF: 0)
 35c:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
 360:	00000044 	andeq	r0, r0, r4, asr #32
 364:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 368:	00000003 	andeq	r0, r0, r3
 36c:	53010100 	tstpl	r1, #0, 2
 370:	02014b01 	andeq	r4, r1, #1024	@ 0x400
 374:	7502007d 	strvc	r0, [r2, #-125]	@ 0xffffff83
 378:	88030000 	stmdahi	r3, {}	@ <UNPREDICTABLE>
 37c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 380:	00000001 	andeq	r0, r0, r1
 384:	00008908 	andeq	r8, r0, r8, lsl #18
 388:	009e0900 	addseq	r0, lr, r0, lsl #18
 38c:	03990000 	orrseq	r0, r9, #0
 390:	2d0f0000 	stccs	0, cr0, [pc, #-0]	@ 398 <.debug_info+0x398>
 394:	0d000000 	stceq	0, cr0, [r0, #-0]
 398:	03890700 	orreq	r0, r9, #0, 14
 39c:	3f250000 	svccc	0x00250000
 3a0:	03000002 	tsteq	r0, #2
 3a4:	26031407 	strcs	r1, [r3], -r7, lsl #8
 3a8:	03006e69 	tsteq	r0, #1680	@ 0x690
 3ac:	007d0e08 	rsbseq	r0, sp, r8, lsl #28
 3b0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <_cstart+0xf82b38>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	7d004803 	stcvc	8, cr4, [r0, #-12]
  18:	00137f01 	andseq	r7, r3, r1, lsl #30
  1c:	01480400 	cmpeq	r8, r0, lsl #8
  20:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  24:	00001301 	andeq	r1, r0, r1, lsl #6
  28:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  2c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  30:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  34:	0b3b0b3a 	bleq	ec2d24 <_cstart+0xec2c1c>
  38:	13490b39 	cmpne	r9, #58368	@ 0xe400
  3c:	26070000 	strcs	r0, [r7], -r0
  40:	00134900 	andseq	r4, r3, r0, lsl #18
  44:	000f0800 	andeq	r0, pc, r0, lsl #16
  48:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  4c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  50:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
  54:	00001301 	andeq	r1, r0, r1, lsl #6
  58:	0300340a 	tsteq	r0, #167772160	@ 0xa000000
  5c:	06213a0e 	strteq	r3, [r1], -lr, lsl #20
  60:	21390b3b 	teqcs	r9, fp, lsr fp
  64:	3f134912 	svccc	0x00134912
  68:	00193c19 	andseq	r3, r9, r9, lsl ip
  6c:	002e0b00 	eoreq	r0, lr, r0, lsl #22
  70:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <_cstart+0xec2c5c>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	3f012e0c 	svccc	0x00012e0c
  84:	3a0e0319 	bcc	380cf0 <_cstart+0x380be8>
  88:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  8c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  90:	01193c13 	tsteq	r9, r3, lsl ip
  94:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  98:	08030034 	stmdaeq	r3, {r2, r4, r5}
  9c:	0b3b0b3a 	bleq	ec2d8c <_cstart+0xec2c84>
  a0:	13490b39 	cmpne	r9, #58368	@ 0xe400
  a4:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  a8:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  ac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b0:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  b4:	00001802 	andeq	r1, r0, r2, lsl #16
  b8:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
  bc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  c0:	01111000 	tsteq	r1, r0
  c4:	0b130e25 	bleq	4c3960 <_cstart+0x4c3858>
  c8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  cc:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  d0:	00001710 	andeq	r1, r0, r0, lsl r7
  d4:	0b002411 	bleq	9120 <_cstart+0x9018>
  d8:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  dc:	12000008 	andne	r0, r0, #8
  e0:	13490035 	cmpne	r9, #53	@ 0x35
  e4:	0f130000 	svceq	0x00130000
  e8:	000b0b00 	andeq	r0, fp, r0, lsl #22
  ec:	00211400 	eoreq	r1, r1, r0, lsl #8
  f0:	04150000 	ldreq	r0, [r5], #-0
  f4:	0b0b3e01 	bleq	2cf900 <_cstart+0x2cf7f8>
  f8:	3a13490b 	bcc	4d252c <_cstart+0x4d2424>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0013010b 	andseq	r0, r3, fp, lsl #2
 104:	00281600 	eoreq	r1, r8, r0, lsl #12
 108:	051c0e03 	ldreq	r0, [ip, #-3587]	@ 0xfffff1fd
 10c:	18170000 	ldmdane	r7, {}	@ <UNPREDICTABLE>
 110:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 114:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 118:	0b3a0e03 	bleq	e8392c <_cstart+0xe83824>
 11c:	0b390b3b 	bleq	e42e10 <_cstart+0xe42d08>
 120:	01871927 	orreq	r1, r7, r7, lsr #18
 124:	00193c19 	andseq	r3, r9, r9, lsl ip
 128:	012e1900 			@ <UNDEFINED> instruction: 0x012e1900
 12c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 130:	0b3b0b3a 	bleq	ec2e20 <_cstart+0xec2d18>
 134:	01110b39 	tsteq	r1, r9, lsr fp
 138:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 13c:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
 140:	341a0000 	ldrcc	r0, [sl], #-0
 144:	3a0e0300 	bcc	380d4c <_cstart+0x380c44>
 148:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 14c:	0013490b 	andseq	r4, r3, fp, lsl #18
 150:	011d1b00 	tsteq	sp, r0, lsl #22
 154:	01521331 	cmpeq	r2, r1, lsr r3
 158:	110b42b8 			@ <UNDEFINED> instruction: 0x110b42b8
 15c:	58061201 	stmdapl	r6, {r0, r9, ip}
 160:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 164:	0013010b 	andseq	r0, r3, fp, lsl #2
 168:	00341c00 	eorseq	r1, r4, r0, lsl #24
 16c:	0b1c1331 	bleq	704e38 <_cstart+0x704d30>
 170:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 174:	03193f00 	tsteq	r9, #0, 30
 178:	3b0b3a0e 	blcc	2ce9b8 <_cstart+0x2ce8b0>
 17c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 180:	11134919 	tstne	r3, r9, lsl r9
 184:	40061201 	andmi	r1, r6, r1, lsl #4
 188:	00197a18 	andseq	r7, r9, r8, lsl sl
 18c:	012e1e00 			@ <UNDEFINED> instruction: 0x012e1e00
 190:	0b3a0e03 	bleq	e839a4 <_cstart+0xe8389c>
 194:	0b390b3b 	bleq	e42e88 <_cstart+0xe42d80>
 198:	01111927 	tsteq	r1, r7, lsr #18
 19c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 1a0:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
 1a4:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
 1a8:	3a0e0301 	bcc	380db4 <_cstart+0x380cac>
 1ac:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1b0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1b4:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
 1b8:	7a184006 	bvc	6101d8 <_cstart+0x6100d0>
 1bc:	00130119 	andseq	r0, r3, r9, lsl r1
 1c0:	00052000 	andeq	r2, r5, r0
 1c4:	0b3a0803 	bleq	e821d8 <_cstart+0xe820d0>
 1c8:	0b390b3b 	bleq	e42ebc <_cstart+0xe42db4>
 1cc:	17021349 	strne	r1, [r2, -r9, asr #6]
 1d0:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
 1d4:	00342100 	eorseq	r2, r4, r0, lsl #2
 1d8:	0b3a0803 	bleq	e821ec <_cstart+0xe820e4>
 1dc:	0b390b3b 	bleq	e42ed0 <_cstart+0xe42dc8>
 1e0:	0b1c1349 	bleq	704f0c <_cstart+0x704e04>
 1e4:	34220000 	strtcc	r0, [r2], #-0
 1e8:	3a0e0300 	bcc	380df0 <_cstart+0x380ce8>
 1ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1f0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 1f4:	1742b717 	smlaldne	fp, r2, r7, r7
 1f8:	0b230000 	bleq	8c0200 <_cstart+0x8c00f8>
 1fc:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
 200:	00130106 	andseq	r0, r3, r6, lsl #2
 204:	01482400 	cmpeq	r8, r0, lsl #8
 208:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
 20c:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
 210:	3a0e0301 	bcc	380e1c <_cstart+0x380d14>
 214:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 218:	2019270b 	andscs	r2, r9, fp, lsl #14
 21c:	2600000b 	strcs	r0, [r0], -fp
 220:	08030034 	stmdaeq	r3, {r2, r4, r5}
 224:	0b3b0b3a 	bleq	ec2f14 <_cstart+0xec2e0c>
 228:	13490b39 	cmpne	r9, #58368	@ 0xe400
 22c:	Address 0x22c is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000058 	andeq	r0, r0, r8, asr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010100 	andeq	r0, r1, r0, lsl #2
  10:	94040000 	strls	r0, [r4], #-0
  14:	01029402 	tsteq	r2, r2, lsl #8
  18:	02940453 	addseq	r0, r4, #1392508928	@ 0x53000000
  1c:	7303029c 	tstvc	r3, #156, 4	@ 0xc0000009
  20:	9c049f01 	stcls	15, cr9, [r4], {1}
  24:	0102ab02 	tsteq	r2, r2, lsl #22
  28:	00000053 	andeq	r0, r0, r3, asr r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	01140004 	tsteq	r4, r4
  34:	17140450 			@ <UNDEFINED> instruction: 0x17140450
  38:	17045101 	strne	r5, [r4, -r1, lsl #2]
  3c:	a30a019c 	tstge	sl, #156, 2	@ 0x27
  40:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  44:	00a82da8 	adceq	r2, r8, r8, lsr #27
  48:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  4c:	019c2404 	orrseq	r2, ip, r4, lsl #8
  50:	00005501 	andeq	r5, r0, r1, lsl #10
  54:	9c240400 	stcls	4, cr0, [r4], #-0
  58:	00540101 	subseq	r0, r4, r1, lsl #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000148 	andeq	r0, r0, r8, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000028c 	andeq	r0, r0, ip, lsl #5
   4:	01b20003 			@ <UNDEFINED> instruction: 0x01b20003
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <_cstart+0xfffffe94>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	70412f00 	subvc	r2, r1, r0, lsl #30
  68:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  6c:	6f697461 	svcvs	0x00697461
  70:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  74:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  78:	6f6f5455 	svcvs	0x006f5455
  7c:	6168636c 	cmnvs	r8, ip, ror #6
  80:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  84:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  88:	316c6572 	smccc	50770	@ 0xc652
  8c:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  90:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  94:	61652d65 	cmnvs	r5, r5, ror #26
  98:	6c2f6962 			@ <UNDEFINED> instruction: 0x6c2f6962
  9c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  a0:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  a4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  a8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  ac:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  b0:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  b4:	2f312e32 	svccs	0x00312e32
  b8:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  bc:	00656475 	rsbeq	r6, r5, r5, ror r4
  c0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
  c4:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
  c8:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  cc:	442f7661 	strtmi	r7, [pc], #-1633	@ d4 <.debug_line+0xd4>
  d0:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
  d4:	73746e65 	cmnvc	r4, #1616	@ 0x650
  d8:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
  dc:	5f65646f 	svcpl	0x0065646f
  e0:	6a6f7270 	bvs	1bdcaa8 <_cstart+0x1bdc9a0>
  e4:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
  e8:	3173632f 	cmncc	r3, pc, lsr #6
  ec:	2f653034 	svccs	0x00653034
  f0:	7062696c 	rsbvc	r6, r2, ip, ror #18
  f4:	696c2f69 	stmdbvs	ip!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
  f8:	2f006362 	svccs	0x00006362
  fc:	6c707041 	ldclvs	0, cr7, [r0], #-260	@ 0xfffffefc
 100:	74616369 	strbtvc	r6, [r1], #-873	@ 0xfffffc97
 104:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
 108:	6d72412f 	ldclvs	1, cr4, [r2, #-188]!	@ 0xffffff44
 10c:	54554e47 	ldrbpl	r4, [r5], #-3655	@ 0xfffff1b9
 110:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
 114:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
 118:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
 11c:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
 120:	612f316c 			@ <UNDEFINED> instruction: 0x612f316c
 124:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 128:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
 12c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 130:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
 134:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 138:	61652d65 	cmnvs	r5, r5, ror #26
 13c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
 140:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
 144:	00006564 	andeq	r6, r0, r4, ror #10
 148:	61747363 	cmnvs	r4, r3, ror #6
 14c:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
 150:	00000100 	andeq	r0, r0, r0, lsl #2
 154:	7a646572 	bvc	1919724 <_cstart+0x191961c>
 158:	2e656e6f 	cdpcs	14, 6, cr6, cr5, cr15, {3}
 15c:	00020068 	andeq	r0, r2, r8, rrx
 160:	63796300 	cmnvs	r9, #0, 6
 164:	632d656c 			@ <UNDEFINED> instruction: 0x632d656c
 168:	746e756f 	strbtvc	r7, [lr], #-1391	@ 0xfffffa91
 16c:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
 170:	74730000 	ldrbtvc	r0, [r3], #-0
 174:	66656464 	strbtvs	r6, [r5], -r4, ror #8
 178:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
 17c:	74730000 	ldrbtvc	r0, [r3], #-0
 180:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
 184:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
 188:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
 18c:	656d0000 	strbvs	r0, [sp, #-0]!
 190:	70616d6d 	rsbvc	r6, r1, sp, ror #26
 194:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
 198:	72700000 	rsbsvc	r0, r0, #0
 19c:	6b746e69 	blvs	1d1bb48 <_cstart+0x1d1ba40>
 1a0:	0400682e 	streq	r6, [r0], #-2094	@ 0xfffff7d2
 1a4:	74730000 	ldrbtvc	r0, [r3], #-0
 1a8:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
 1ac:	0500682e 	streq	r6, [r0, #-2094]	@ 0xfffff7d2
 1b0:	70720000 	rsbsvc	r0, r2, r0
 1b4:	00682e69 	rsbeq	r2, r8, r9, ror #28
 1b8:	00000002 	andeq	r0, r0, r2
 1bc:	32050204 	andcc	r0, r5, #4, 4	@ 0x40000000
 1c0:	00020500 	andeq	r0, r2, r0, lsl #10
 1c4:	03000000 	tsteq	r0, #0
 1c8:	0106010c 	tsteq	r6, ip, lsl #2
 1cc:	4b060505 	blmi	1815e8 <_cstart+0x1814e0>
 1d0:	06070514 			@ <UNDEFINED> instruction: 0x06070514
 1d4:	06090501 	streq	r0, [r9], -r1, lsl #10
 1d8:	052e064b 	streq	r0, [lr, #-1611]!	@ 0xfffff9b5
 1dc:	2b052a32 	blcs	14aaac <_cstart+0x14a9a4>
 1e0:	02040200 	andeq	r0, r4, #0, 4
 1e4:	1b056d06 	blne	15b604 <_cstart+0x15b4fc>
 1e8:	01040200 	mrseq	r0, R12_usr
 1ec:	4b09052e 	blmi	2416ac <_cstart+0x2415a4>
 1f0:	01060e05 	tsteq	r6, r5, lsl #28
 1f4:	054a0b05 	strbeq	r0, [sl, #-2821]	@ 0xfffff4fb
 1f8:	054b060d 	strbeq	r0, [fp, #-1549]	@ 0xfffff9f3
 1fc:	05010612 	streq	r0, [r1, #-1554]	@ 0xfffff9ee
 200:	062f060d 	strteq	r0, [pc], -sp, lsl #12
 204:	0605059e 			@ <UNDEFINED> instruction: 0x0605059e
 208:	06070515 			@ <UNDEFINED> instruction: 0x06070515
 20c:	06090501 	streq	r0, [r9], -r1, lsl #10
 210:	1405054b 	strne	r0, [r5], #-1355	@ 0xfffffab5
 214:	13060105 	tstne	r6, #1073741825	@ 0x40000001
 218:	63060905 	tstvs	r6, #81920	@ 0x14000
 21c:	04020001 	streq	r0, [r2], #-1
 220:	2705ba01 	strcs	fp, [r5, -r1, lsl #20]
 224:	4b0505bf 	blmi	141928 <_cstart+0x141820>
 228:	02000183 	andeq	r0, r0, #-1073741792	@ 0xc0000020
 22c:	4a060104 	bmi	180644 <_cstart+0x18053c>
 230:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 234:	04020005 	streq	r0, [r2], #-5
 238:	00490601 	subeq	r0, r9, r1, lsl #12
 23c:	d6010402 	strle	r0, [r1], -r2, lsl #8
 240:	19050104 	stmdbne	r5, {r2, r8}
 244:	059e6c03 	ldreq	r6, [lr, #3075]	@ 0xc03
 248:	01051305 	tsteq	r5, r5, lsl #6
 24c:	10051306 	andne	r1, r5, r6, lsl #6
 250:	66090306 	strvs	r0, [r9], -r6, lsl #6
 254:	052f0205 	streq	r0, [pc, #-517]!	@ 57 <.debug_line+0x57>
 258:	01150305 	tsteq	r5, r5, lsl #6
 25c:	05131313 	ldreq	r1, [r3, #-787]	@ 0xfffffced
 260:	0510060f 	ldreq	r0, [r0, #-1551]	@ 0xfffff9f1
 264:	0905300a 	stmdbeq	r5, {r1, r3, ip, sp}
 268:	10052f06 	andne	r2, r5, r6, lsl #30
 26c:	49060106 	stmdbmi	r6, {r1, r2, r8}
 270:	03680505 	cmneq	r8, #20971520	@ 0x1400000
 274:	04350109 	ldrteq	r0, [r5], #-265	@ 0xfffffef7
 278:	03140503 	tsteq	r4, #12582912	@ 0xc00000
 27c:	05050143 	streq	r0, [r5, #-323]	@ 0xfffffebd
 280:	01041313 	tsteq	r4, r3, lsl r3
 284:	314a3f03 	cmpcc	sl, r3, lsl #30
 288:	02310205 	eorseq	r0, r1, #1342177280	@ 0x50000000
 28c:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
   4:	7a697300 	bvc	1a5cc0c <_cstart+0x1a5cb04>
   8:	00745f65 	rsbseq	r5, r4, r5, ror #30
   c:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
  10:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  14:	2f637273 	svccs	0x00637273
  18:	61747363 	cmnvs	r4, r3, ror #6
  1c:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
  20:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  24:	00746573 	rsbseq	r6, r4, r3, ror r5
  28:	676f7270 			@ <UNDEFINED> instruction: 0x676f7270
  2c:	5f6d6172 	svcpl	0x006d6172
  30:	00646e65 	rsbeq	r6, r4, r5, ror #28
  34:	73625f5f 	cmnvc	r2, #380	@ 0x17c
  38:	74735f73 	ldrbtvc	r5, [r3], #-3955	@ 0xfffff08d
  3c:	5f747261 	svcpl	0x00747261
  40:	6f6e005f 	svcvs	0x006e005f
  44:	69616d74 	stmdbvs	r1!, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
  48:	7362006e 	cmnvc	r2, #110	@ 0x6e
  4c:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  50:	666e0064 	strbtvs	r0, [lr], -r4, rrx
  54:	006c6961 	rsbeq	r6, ip, r1, ror #18
  58:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
  5c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  60:	65720074 	ldrbvs	r0, [r2, #-116]!	@ 0xffffff8c
  64:	6e6f7a64 	vnmulvs.f32	s15, s30, s9
  68:	68635f65 	stmdavs	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
  6c:	006b6365 	rsbeq	r6, fp, r5, ror #6
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  78:	61686320 	cmnvs	r8, r0, lsr #6
  7c:	6c630072 	stclvs	0, cr0, [r3], #-456	@ 0xfffffe38
  80:	5f6e6165 	svcpl	0x006e6165
  84:	6f626572 	svcvs	0x00626572
  88:	6c00746f 	stcvs	4, cr7, [r0], {111}	@ 0x6f
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  94:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  98:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  9c:	6f687300 	svcvs	0x00687300
  a0:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  a4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b0:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
  b4:	745f3233 	ldrbvc	r3, [pc], #-563	@ bc <.debug_str+0xbc>
  b8:	73635f00 	cmnvc	r3, #0, 30
  bc:	74726174 	ldrbtvc	r6, [r2], #-372	@ 0xfffffe8c
  c0:	73552f00 	cmpvc	r5, #0, 30
  c4:	2f737265 	svccs	0x00737265
  c8:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  cc:	2f766168 	svccs	0x00766168
  d0:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  d4:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  d8:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  dc:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  e0:	6f72705f 	svcvs	0x0072705f
  e4:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  e8:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  ec:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  f0:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  f4:	73006970 	tstvc	r0, #112, 18	@ 0x1c0000
  f8:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 100:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 104:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
 108:	5f4e4f49 	svcpl	0x004e4f49
 10c:	6572005f 	ldrbvs	r0, [r2, #-95]!	@ 0xffffffa1
 110:	6e6f7a64 	vnmulvs.f32	s15, s30, s9
 114:	6e695f65 	cdpvs	15, 6, cr5, cr9, cr5, {3}
 118:	75007469 	strvc	r7, [r0, #-1129]	@ 0xfffffb97
 11c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 120:	2064656e 	rsbcs	r6, r4, lr, ror #10
 124:	00746e69 	rsbseq	r6, r4, r9, ror #28
 128:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 12c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 130:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 134:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 138:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 13c:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
 140:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 144:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
 148:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 14c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 150:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 154:	625f5f00 	subsvs	r5, pc, #0, 30
 158:	655f7373 	ldrbvs	r7, [pc, #-883]	@ fffffded <_cstart+0xfffffce5>
 15c:	5f5f646e 	svcpl	0x005f646e
 160:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
 164:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 168:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
 16c:	20312e32 	eorscs	r2, r1, r2, lsr lr
 170:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
 174:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
 178:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
 17c:	613d7570 	teqvs	sp, r0, ror r5
 180:	31316d72 	teqcc	r1, r2, ror sp
 184:	7a6a3637 	bvc	1a8da68 <_cstart+0x1a8d960>
 188:	20732d66 	rsbscs	r2, r3, r6, ror #26
 18c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 190:	613d656e 	teqvs	sp, lr, ror #10
 194:	31316d72 	teqcc	r1, r2, ror sp
 198:	7a6a3637 	bvc	1a8da7c <_cstart+0x1a8d974>
 19c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1a0:	6f6e6d2d 	svcvs	0x006e6d2d
 1a4:	616e752d 	cmnvs	lr, sp, lsr #10
 1a8:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
 1ac:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 1b0:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 1b4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 1b8:	733d7074 	teqvc	sp, #116	@ 0x74
 1bc:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1c0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 1c4:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 1c8:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 1cc:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1d0:	616d2d20 	cmnvs	sp, r0, lsr #26
 1d4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 1d8:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 1dc:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 1e0:	6b36766d 	blvs	d9db9c <_cstart+0xd9da94>
 1e4:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 1e8:	20626467 	rsbcs	r6, r2, r7, ror #8
 1ec:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1f0:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 1f4:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 1f8:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 1fc:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 200:	61747365 	cmnvs	r4, r5, ror #6
 204:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 208:	72700067 	rsbsvc	r0, r0, #103	@ 0x67
 20c:	6b746e69 	blvs	1d1bbb8 <_cstart+0x1d1bab0>
 210:	5f5a5200 	svcpl	0x005a5200
 214:	5459424e 	ldrbpl	r4, [r9], #-590	@ 0xfffffdb2
 218:	6c005345 	stcvs	3, cr5, [r0], {69}	@ 0x45
 21c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 220:	00746e69 	rsbseq	r6, r4, r9, ror #28
 224:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 228:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 22c:	00726168 	rsbseq	r6, r2, r8, ror #2
 230:	65685f5f 	strbvs	r5, [r8, #-3935]!	@ 0xfffff0a1
 234:	735f7061 	cmpvc	pc, #97	@ 0x61
 238:	74726174 	ldrbtvc	r6, [r2], #-372	@ 0xfffffe8c
 23c:	63005f5f 	tstvs	r0, #380	@ 0x17c
 240:	656c6379 	strbvs	r6, [ip, #-889]!	@ 0xfffffc87
 244:	746e635f 	strbtvc	r6, [lr], #-863	@ 0xfffffca1
 248:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 24c:	Address 0x24c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	0000009c 	muleq	r0, ip, r0
  20:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  24:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  28:	180e4201 	stmdane	lr, {r0, r9, lr}
  2c:	0c0e0a70 			@ <UNDEFINED> instruction: 0x0c0e0a70
  30:	00000b42 	andeq	r0, r0, r2, asr #22
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000009c 	muleq	r0, ip, r0
  40:	00000060 	andeq	r0, r0, r0, rrx
  44:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  48:	100e4201 	andne	r4, lr, r1, lsl #4
  4c:	040e0a52 	streq	r0, [lr], #-2642	@ 0xfffff5ae
  50:	00000b42 	andeq	r0, r0, r2, asr #22
  54:	0000000c 	andeq	r0, r0, ip
  58:	00000000 	andeq	r0, r0, r0
  5c:	000000fc 	strdeq	r0, [r0], -ip
  60:	0000000c 	andeq	r0, r0, ip
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000108 	andeq	r0, r0, r8, lsl #2
  70:	00000040 	andeq	r0, r0, r0, asr #32
  74:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd724>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <_cstart+0x46328>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03003 	mov	r3, #3
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <data_abort_vector+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <data_abort_vector+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <data_abort_vector+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
  28:	00000000 	andeq	r0, r0, r0
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <data_abort_vector+0x1cc9524>
  38:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  3c:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  40:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  44:	74616420 	strbtvc	r6, [r1], #-1056	@ 0xfffffbe0
  48:	62612061 	rsbvs	r2, r1, #97	@ 0x61
  4c:	3a74726f 	bcc	1d1ca10 <data_abort_vector+0x1d1ca10>
  50:	3d637020 	stclcc	0, cr7, [r3, #-128]!	@ 0xffffff80
  54:	0a0a7825 	beq	29e0f0 <data_abort_vector+0x29e0f0>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			@ <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012d 	andeq	r0, r0, sp, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000db04 	andeq	sp, r0, r4, lsl #22
  10:	00510c00 	subseq	r0, r1, r0, lsl #24
  14:	018e0000 	orreq	r0, lr, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003a07 	andeq	r3, r0, r7, lsl #20
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00b60601 	adcseq	r0, r6, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00018405 	andeq	r8, r1, r5, lsl #8
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	0000008d 	andeq	r0, r0, sp, lsl #1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	007a0801 	rsbseq	r0, sl, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	0000a307 	andeq	sl, r0, r7, lsl #6
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	88080101 	stmdahi	r8, {r0, r8}
  70:	03000000 	tsteq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	96070000 	strls	r0, [r7], -r0
  80:	02000000 	andeq	r0, r0, #0
  84:	c208067a 	andgt	r0, r8, #127926272	@ 0x7a00000
  88:	03000000 	tsteq	r0, #0
  8c:	00340507 	eorseq	r0, r4, r7, lsl #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00c90b00 	sbceq	r0, r9, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003000 	andeq	r3, r0, r0
  ac:	1b9c0100 	blne	fe7004b4 <data_abort_vector+0xfe7004b4>
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2102 	eoreq	r2, sp, r2, lsl #2
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <data_abort_vector+0x3400cc>
  c8:	2b000000 	blcs	d0 <.debug_info+0xd0>
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00200e00 	eoreq	r0, r0, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01110000 	tsteq	r1, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	2c030550 	stccs	5, cr0, [r3], {80}	@ 0x50
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	tstpl	r1, #0, 4
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	a309007d 	tstge	r9, #125	@ 0x7d
 108:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 10c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 110:	00240f00 	eoreq	r0, r4, r0, lsl #30
 114:	007e0000 	rsbseq	r0, lr, r0
 118:	10000000 	andne	r0, r0, r0
 11c:	00000073 	andeq	r0, r0, r3, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	00002d11 	andeq	r2, r0, r1, lsl sp
 128:	03001100 	tsteq	r0, #0, 2
 12c:	0000011b 	andeq	r0, r0, fp, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <data_abort_vector+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <data_abort_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <data_abort_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	cmpne	r9, #5
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <data_abort_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <data_abort_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <data_abort_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450011c 	ldrbeq	r0, [r0], #-284	@ 0xfffffee4
  18:	91021f1c 	tstls	r2, ip, lsl pc
  1c:	301f0468 	andscc	r0, pc, r8, ror #8
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f1 	strdeq	r0, [r0], -r1
   4:	00cd0003 	sbceq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <data_abort_vector+0xffffff9c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	73552f00 	cmpvc	r5, #0, 30
  68:	2f737265 	svccs	0x00737265
  6c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  70:	2f766168 	svccs	0x00766168
  74:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  78:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  7c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  80:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  84:	6f72705f 	svcvs	0x0072705f
  88:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  8c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  90:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  98:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  b0:	7461642d 	strbtvc	r6, [r1], #-1069	@ 0xfffffbd3
  b4:	62612d61 	rsbvs	r2, r1, #6208	@ 0x1840
  b8:	2e74726f 	cdpcs	2, 7, cr7, cr4, cr15, {3}
  bc:	00010063 	andeq	r0, r1, r3, rrx
  c0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c4:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  c8:	72700000 	rsbsvc	r0, r0, #0
  cc:	6b746e69 	blvs	1d1ba78 <data_abort_vector+0x1d1ba78>
  d0:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
  d4:	05000000 	streq	r0, [r0, #-0]
  d8:	02050025 	andeq	r0, r5, #37	@ 0x25
  dc:	00000000 	andeq	r0, r0, r0
  e0:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
  e4:	014b0605 	cmpeq	fp, r5, lsl #12
  e8:	02009e06 	andeq	r9, r0, #6, 28	@ 0x60
  ec:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
  f0:	01000802 	tsteq	r0, r2, lsl #16
  f4:	Address 0xf4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  54:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  58:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  5c:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  60:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  64:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  68:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  6c:	7461642d 	strbtvc	r6, [r1], #-1069	@ 0xfffffbd3
  70:	62612d61 	rsbvs	r2, r1, #6208	@ 0x1840
  74:	2e74726f 	cdpcs	2, 7, cr7, cr4, cr15, {3}
  78:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  7c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  80:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  84:	00726168 	rsbseq	r6, r2, r8, ror #2
  88:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  8c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  90:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  94:	6c630074 	stclvs	0, cr0, [r3], #-464	@ 0xfffffe30
  98:	5f6e6165 	svcpl	0x006e6165
  9c:	6f626572 	svcvs	0x00626572
  a0:	7300746f 	tstvc	r0, #1862270976	@ 0x6f000000
  a4:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  a8:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  ac:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  b0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  b8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  bc:	61686320 	cmnvs	r8, r0, lsr #6
  c0:	72700072 	rsbsvc	r0, r0, #114	@ 0x72
  c4:	6b746e69 	blvs	1d1ba70 <data_abort_vector+0x1d1ba70>
  c8:	74616400 	strbtvc	r6, [r1], #-1024	@ 0xfffffc00
  cc:	62615f61 	rsbvs	r5, r1, #388	@ 0x184
  d0:	5f74726f 	svcpl	0x0074726f
  d4:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
  d8:	4700726f 	strmi	r7, [r0, -pc, ror #4]
  dc:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  e0:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  e4:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  e8:	30322031 	eorscc	r2, r2, r1, lsr r0
  ec:	31313432 	teqcc	r1, r2, lsr r4
  f0:	2d203931 			@ <UNDEFINED> instruction: 0x2d203931
  f4:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  f8:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  fc:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 100:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 104:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 108:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
 10c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 110:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 114:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 118:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 11c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
 120:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 124:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 128:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
 12c:	20737365 	rsbscs	r7, r3, r5, ror #6
 130:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
 134:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 138:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 13c:	616f6c66 	cmnvs	pc, r6, ror #24
 140:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 144:	6f733d69 	svcvs	0x00733d69
 148:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 14c:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 150:	616d2d20 	cmnvs	sp, r0, lsr #26
 154:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 158:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 15c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 160:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 164:	4f2d2062 	svcmi	0x002d2062
 168:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 16c:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 170:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 174:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 178:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 17c:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 180:	00676e69 	rsbeq	r6, r7, r9, ror #28
 184:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 188:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 18c:	552f0074 	strpl	r0, [pc, #-116]!	@ 120 <.debug_str+0x120>
 190:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
 194:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
 198:	76616862 	strbtvc	r6, [r1], -r2, ror #16
 19c:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
 1a0:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 1a4:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
 1a8:	646f6373 	strbtvs	r6, [pc], #-883	@ 1b0 <.debug_str+0x1b0>
 1ac:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
 1b0:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
 1b4:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
 1b8:	30343173 	eorscc	r3, r4, r3, ror r1
 1bc:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 1c0:	00697062 	rsbeq	r7, r9, r2, rrx

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <data_abort_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03003 	mov	r3, #3
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <fast_interrupt_vector+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <fast_interrupt_vector+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <fast_interrupt_vector+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	00000024 	andeq	r0, r0, r4, lsr #32

00000030 <fiq_vector>:
  30:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12
  38:	e58d0000 	str	r0, [sp]
  3c:	e3a03006 	mov	r3, #6
  40:	e59f200c 	ldr	r2, [pc, #12]	@ 54 <fiq_vector+0x24>
  44:	e59f100c 	ldr	r1, [pc, #12]	@ 58 <fiq_vector+0x28>
  48:	e59f000c 	ldr	r0, [pc, #12]	@ 5c <fiq_vector+0x2c>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fiq_vector+0x1cc94ec>
  30:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  34:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  38:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  3c:	73616620 	cmnvc	r1, #32, 12	@ 0x2000000
  40:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  44:	72726574 	rsbsvc	r6, r2, #116, 10	@ 0x1d000000
  48:	3a747075 	bcc	1d1c224 <fiq_vector+0x1d1c1f4>
  4c:	3d637020 	stclcc	0, cr7, [r3, #-128]!	@ 0xffffff80
  50:	0a0a7825 	beq	29e0ec <fiq_vector+0x29e0bc>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.1>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
   c:	765f7470 			@ <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	00000072 	andeq	r0, r0, r2, ror r0

00000018 <__FUNCTION__.0>:
  18:	5f716966 	svcpl	0x00716966
  1c:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
  20:	Address 0x20 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001ba 			@ <UNDEFINED> instruction: 0x000001ba
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000ce0b 	andeq	ip, r0, fp, lsl #28
  10:	00280c00 	eoreq	r0, r8, r0, lsl #24
  14:	01810000 	orreq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00600000 	rsbeq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00005d07 	andeq	r5, r0, r7, lsl #26
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	6905040c 	stmdbvs	r5, {r2, r3, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00bb0601 	adcseq	r0, fp, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00017705 	andeq	r7, r1, r5, lsl #14
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000087 	andeq	r0, r0, r7, lsl #1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00740801 	rsbseq	r0, r4, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	0000a807 	andeq	sl, r0, r7, lsl #16
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	0000004b 	andeq	r0, r0, fp, asr #32
  6c:	82080101 	andhi	r0, r8, #1073741824	@ 0x40000000
  70:	03000000 	tsteq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	0073040d 	rsbseq	r0, r3, sp, lsl #8
  7c:	900e0000 	andls	r0, lr, r0
  80:	02000000 	andeq	r0, r0, #0
  84:	c70f067a 	smlsdxgt	pc, sl, r6, r0	@ <UNPREDICTABLE>
  88:	03000000 	tsteq	r0, #0
  8c:	00340507 	eorseq	r0, r4, r7, lsl #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78100000 	ldmdavc	r0, {}	@ <UNPREDICTABLE>
  98:	11000000 	mrsne	r0, (UNDEF: 0)
  9c:	009d0400 	addseq	r0, sp, r0, lsl #8
  a0:	30050000 	andcc	r0, r5, r0
  a4:	30000000 	andcc	r0, r0, r0
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	0001189c 	muleq	r1, ip, r8
  b0:	63700500 	cmnvs	r0, #0, 10
  b4:	2d1a0500 	ldccs	5, cr0, [sl, #-0]
  b8:	12000000 	andne	r0, r0, #0
  bc:	0c000000 	stceq	0, cr0, [r0], {-0}
  c0:	06000000 	streq	r0, [r0], -r0
  c4:	0000001b 	andeq	r0, r0, fp, lsl r0
  c8:	00000128 	andeq	r0, r0, r8, lsr #2
  cc:	00180305 	andseq	r0, r8, r5, lsl #6
  d0:	50070000 	andpl	r0, r7, r0
  d4:	86000000 	strhi	r0, [r0], -r0
  d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  dc:	02000001 	andeq	r0, r0, #1
  e0:	03055001 	tsteq	r5, #1
  e4:	00000024 	andeq	r0, r0, r4, lsr #32
  e8:	05510102 	ldrbeq	r0, [r1, #-258]	@ 0xfffffefe
  ec:	00000003 	andeq	r0, r0, r3
  f0:	52010200 	andpl	r0, r1, #0, 4
  f4:	00180305 	andseq	r0, r8, r5, lsl #6
  f8:	01020000 	mrseq	r0, (UNDEF: 2)
  fc:	02360153 	eorseq	r0, r6, #-1073741804	@ 0xc0000014
 100:	09007d02 	stmdbeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 104:	00a503a3 	adceq	r0, r5, r3, lsr #7
 108:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 10c:	54080000 	strpl	r0, [r8], #-0
 110:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
 114:	00000000 	andeq	r0, r0, r0
 118:	00007309 	andeq	r7, r0, r9, lsl #6
 11c:	00012800 	andeq	r2, r1, r0, lsl #16
 120:	002d0a00 	eoreq	r0, sp, r0, lsl #20
 124:	000a0000 	andeq	r0, sl, r0
 128:	00011803 	andeq	r1, r1, r3, lsl #16
 12c:	01b70400 			@ <UNDEFINED> instruction: 0x01b70400
 130:	00020000 	andeq	r0, r2, r0
 134:	30000000 	andcc	r0, r0, r0
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	0001a89c 	muleq	r1, ip, r8
 140:	63700500 	cmnvs	r0, #0, 10
 144:	2d250200 	stccs	2, cr0, [r5, #-0]
 148:	32000000 	andcc	r0, r0, #0
 14c:	2c000000 	stccs	0, cr0, [r0], {-0}
 150:	06000000 	streq	r0, [r0], -r0
 154:	0000001b 	andeq	r0, r0, fp, lsl r0
 158:	000001b8 			@ <UNDEFINED> instruction: 0x000001b8
 15c:	00000305 	andeq	r0, r0, r5, lsl #6
 160:	20070000 	andcs	r0, r7, r0
 164:	86000000 	strhi	r0, [r0], -r0
 168:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
 16c:	02000001 	andeq	r0, r0, #1
 170:	03055001 	tsteq	r5, #1
 174:	00000024 	andeq	r0, r0, r4, lsr #32
 178:	05510102 	ldrbeq	r0, [r1, #-258]	@ 0xfffffefe
 17c:	00000003 	andeq	r0, r0, r3
 180:	52010200 	andpl	r0, r1, #0, 4
 184:	00000305 	andeq	r0, r0, r5, lsl #6
 188:	01020000 	mrseq	r0, (UNDEF: 2)
 18c:	02330153 	eorseq	r0, r3, #-1073741804	@ 0xc0000014
 190:	09007d02 	stmdbeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 194:	00a503a3 	adceq	r0, r5, r3, lsr #7
 198:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 19c:	24080000 	strcs	r0, [r8], #-0
 1a0:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	00007309 	andeq	r7, r0, r9, lsl #6
 1ac:	0001b800 	andeq	fp, r1, r0, lsl #16
 1b0:	002d0a00 	eoreq	r0, sp, r0, lsl #20
 1b4:	00150000 	andseq	r0, r5, r0
 1b8:	0001a803 	andeq	sl, r1, r3, lsl #16
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <fiq_vector+0x8fdc>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  20:	213a0e03 	teqcs	sl, r3, lsl #28
  24:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  28:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
  2c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  30:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  34:	00001301 	andeq	r1, r0, r1, lsl #6
  38:	03000505 	tsteq	r0, #20971520	@ 0x1400000
  3c:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  40:	0b390b3b 	bleq	e42d34 <fiq_vector+0xe42d04>
  44:	17021349 	strne	r1, [r2, -r9, asr #6]
  48:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  4c:	00340600 	eorseq	r0, r4, r0, lsl #12
  50:	13490e03 	cmpne	r9, #3, 28	@ 0x30
  54:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  58:	48070000 	stmdami	r7, {}	@ <UNPREDICTABLE>
  5c:	7f017d01 	svcvc	0x00017d01
  60:	00130113 	andseq	r0, r3, r3, lsl r1
  64:	00480800 	subeq	r0, r8, r0, lsl #16
  68:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  6c:	01090000 	mrseq	r0, (UNDEF: 9)
  70:	01134901 	tsteq	r3, r1, lsl #18
  74:	0a000013 	beq	c8 <.debug_abbrev+0xc8>
  78:	13490021 	cmpne	r9, #33	@ 0x21
  7c:	00000b2f 	andeq	r0, r0, pc, lsr #22
  80:	2501110b 	strcs	r1, [r1, #-267]	@ 0xfffffef5
  84:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
  88:	110e1b0e 	tstne	lr, lr, lsl #22
  8c:	10061201 	andne	r1, r6, r1, lsl #4
  90:	0c000017 	stceq	0, cr0, [r0], {23}
  94:	0b0b0024 	bleq	2c012c <fiq_vector+0x2c00fc>
  98:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  9c:	0f0d0000 	svceq	0x000d0000
  a0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  a4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  ac:	0b3a0e03 	bleq	e838c0 <fiq_vector+0xe83890>
  b0:	0b390b3b 	bleq	e42da4 <fiq_vector+0xe42d74>
  b4:	01871927 	orreq	r1, r7, r7, lsr #18
  b8:	00193c19 	andseq	r3, r9, r9, lsl ip
  bc:	012e0f00 			@ <UNDEFINED> instruction: 0x012e0f00
  c0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  c4:	0b3b0b3a 	bleq	ec2db4 <fiq_vector+0xec2d84>
  c8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  cc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49000510 	stmdbmi	r0, {r4, r8, sl}
  d8:	11000013 	tstne	r0, r3, lsl r0
  dc:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000048 	andeq	r0, r0, r8, asr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	30040000 	andcc	r0, r4, r0
  14:	0450014c 	ldrbeq	r0, [r0], #-332	@ 0xfffffeb4
  18:	91024f4c 	tstls	r2, ip, asr #30
  1c:	604f0468 	subvs	r0, pc, r8, ror #8
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1
  2c:	00000000 	andeq	r0, r0, r0
  30:	00040000 	andeq	r0, r4, r0
  34:	0450011c 	ldrbeq	r0, [r0], #-284	@ 0xfffffee4
  38:	91021f1c 	tstls	r2, ip, lsl pc
  3c:	301f0468 	andscc	r0, pc, r8, ror #8
  40:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  44:	2da82600 	stccs	6, cr2, [r8]
  48:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fd 	strdeq	r0, [r0], -sp
   4:	00c70003 	sbceq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <fiq_vector+0xffffff6c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	73552f00 	cmpvc	r5, #0, 30
  68:	2f737265 	svccs	0x00737265
  6c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  70:	2f766168 	svccs	0x00766168
  74:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  78:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  7c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  80:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  84:	6f72705f 	svcvs	0x0072705f
  88:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  8c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  90:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  98:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  b0:	7361662d 	cmnvc	r1, #47185920	@ 0x2d00000
  b4:	00632e74 	rsbeq	r2, r3, r4, ror lr
  b8:	72000001 	andvc	r0, r0, #1
  bc:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  c0:	00000200 	andeq	r0, r0, r0, lsl #4
  c4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  c8:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
  cc:	00000300 	andeq	r0, r0, r0, lsl #6
  d0:	00290500 	eoreq	r0, r9, r0, lsl #10
  d4:	00000205 	andeq	r0, r0, r5, lsl #4
  d8:	06130000 	ldreq	r0, [r3], -r0
  dc:	06050501 	streq	r0, [r5], -r1, lsl #10
  e0:	9e06014b 	cdpls	1, 0, cr0, cr6, cr11, {2}
  e4:	01040200 	mrseq	r0, R12_usr
  e8:	1e052e06 	cdpne	14, 0, cr2, cr5, cr6, {0}
  ec:	05010684 	streq	r0, [r1, #-1668]	@ 0xfffff97c
  f0:	014b0605 	cmpeq	fp, r5, lsl #12
  f4:	02009e06 	andeq	r9, r0, #6, 28	@ 0x60
  f8:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
  fc:	01000802 	tsteq	r0, r2, lsl #16
 100:	Address 0x100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
  2c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  30:	2f637273 	svccs	0x00637273
  34:	61666564 	cmnvs	r6, r4, ror #10
  38:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  3c:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  40:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  44:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
  48:	6c00632e 	stcvs	3, cr6, [r0], {46}	@ 0x2e
  4c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  58:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  5c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  60:	6f6c2067 	svcvs	0x006c2067
  64:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  68:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  6c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  7c:	61686320 	cmnvs	r8, r0, lsr #6
  80:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  84:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	61656c63 	cmnvs	r5, r3, ror #24
  94:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
  98:	746f6f62 	strbtvc	r6, [pc], #-3938	@ a0 <.debug_str+0xa0>
  9c:	71696600 	cmnvc	r9, r0, lsl #12
  a0:	6365765f 	cmnvs	r5, #99614720	@ 0x5f00000
  a4:	00726f74 	rsbseq	r6, r2, r4, ror pc
  a8:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  ac:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  b0:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  bc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  c0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  c4:	70007261 	andvc	r7, r0, r1, ror #4
  c8:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
  cc:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
  d0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  d4:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  d8:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  dc:	32303220 	eorscc	r3, r0, #32, 4
  e0:	31313134 	teqcc	r1, r4, lsr r1
  e4:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
  e8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  ec:	316d7261 	cmncc	sp, r1, ror #4
  f0:	6a363731 	bvs	d8ddbc <fiq_vector+0xd8dd8c>
  f4:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  f8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  fc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 100:	316d7261 	cmncc	sp, r1, ror #4
 104:	6a363731 	bvs	d8ddd0 <fiq_vector+0xd8dda0>
 108:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 10c:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 110:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 114:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 118:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 11c:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 120:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 124:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 128:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 12c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 130:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 134:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 138:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 13c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 140:	206d7261 	rsbcs	r7, sp, r1, ror #4
 144:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 148:	613d6863 	teqvs	sp, r3, ror #16
 14c:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 150:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 154:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 158:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 15c:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 160:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 164:	20393975 	eorscs	r3, r9, r5, ror r9
 168:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 16c:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 170:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 174:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 178:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 17c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 180:	73552f00 	cmpvc	r5, #0, 30
 184:	2f737265 	svccs	0x00737265
 188:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 18c:	2f766168 	svccs	0x00766168
 190:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 194:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 198:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 19c:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 1a0:	6f72705f 	svcvs	0x0072705f
 1a4:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 1a8:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 1ac:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 1b0:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 1b4:	66006970 			@ <UNDEFINED> instruction: 0x66006970
 1b8:	5f747361 	svcpl	0x00747361
 1bc:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
 1c0:	70757272 	rsbsvc	r7, r5, r2, ror r2
 1c4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
 1c8:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fiq_vector+0x12cd7fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fiq_vector+0x46400>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03003 	mov	r3, #3
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <int_vector+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <int_vector+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <int_vector+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <int_vector+0x1cc951c>
  30:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  34:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  38:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  40:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
  44:	203a7470 	eorscs	r7, sl, r0, ror r4
  48:	253d6370 	ldrcs	r6, [sp, #-880]!	@ 0xfffffc90
  4c:	000a0a78 	andeq	r0, sl, r8, ror sl

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
   8:	Address 0x8 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012d 	andeq	r0, r0, sp, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000cd04 	andeq	ip, r0, r4, lsl #26
  10:	00510c00 	subseq	r0, r1, r0, lsl #24
  14:	01800000 	orreq	r0, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003a07 	andeq	r3, r0, r7, lsl #20
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00af0601 	adceq	r0, pc, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00017605 	andeq	r7, r1, r5, lsl #12
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000086 	andeq	r0, r0, r6, lsl #1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00730801 	rsbseq	r0, r3, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00009c07 	andeq	r9, r0, r7, lsl #24
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	81080101 	tsthi	r8, r1, lsl #2
  70:	03000000 	tsteq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	8f070000 	svchi	0x00070000
  80:	02000000 	andeq	r0, r0, #0
  84:	c608067a 			@ <UNDEFINED> instruction: 0xc608067a
  88:	03000000 	tsteq	r0, #0
  8c:	00340507 	eorseq	r0, r4, r7, lsl #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00bb0b00 	adcseq	r0, fp, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003000 	andeq	r3, r0, r0
  ac:	1b9c0100 	blne	fe7004b4 <int_vector+0xfe7004b4>
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1a02 	eoreq	r1, sp, r2, lsl #20
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <int_vector+0x3400cc>
  c8:	2b000000 	blcs	d0 <.debug_info+0xd0>
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00200e00 	eoreq	r0, r0, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01110000 	tsteq	r1, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	@ 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	tstpl	r1, #0, 4
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	a309007d 	tstge	r9, #125	@ 0x7d
 108:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 10c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 110:	00240f00 	eoreq	r0, r4, r0, lsl #30
 114:	007e0000 	rsbseq	r0, lr, r0
 118:	10000000 	andne	r0, r0, r0
 11c:	00000073 	andeq	r0, r0, r3, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	00002d11 	andeq	r2, r0, r1, lsl sp
 128:	03000a00 	tsteq	r0, #0, 20
 12c:	0000011b 	andeq	r0, r0, fp, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <int_vector+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <int_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <int_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	cmpne	r9, #5
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <int_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <int_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <int_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450011c 	ldrbeq	r0, [r0], #-284	@ 0xfffffee4
  18:	91021f1c 	tstls	r2, ip, lsl pc
  1c:	301f0468 	andscc	r0, pc, r8, ror #8
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ea 	andeq	r0, r0, sl, ror #1
   4:	00c60003 	sbceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <int_vector+0xffffff9c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	73552f00 	cmpvc	r5, #0, 30
  68:	2f737265 	svccs	0x00737265
  6c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  70:	2f766168 	svccs	0x00766168
  74:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  78:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  7c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  80:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  84:	6f72705f 	svcvs	0x0072705f
  88:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  8c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  90:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  98:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  b0:	746e692d 	strbtvc	r6, [lr], #-2349	@ 0xfffff6d3
  b4:	0100632e 	tsteq	r0, lr, lsr #6
  b8:	70720000 	rsbsvc	r0, r2, r0
  bc:	00682e69 	rsbeq	r2, r8, r9, ror #28
  c0:	70000002 	andvc	r0, r0, r2
  c4:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
  c8:	00682e6b 	rsbeq	r2, r8, fp, ror #28
  cc:	00000003 	andeq	r0, r0, r3
  d0:	05001e05 	streq	r1, [r0, #-3589]	@ 0xfffff1fb
  d4:	00000002 	andeq	r0, r0, r2
  d8:	01061300 	mrseq	r1, LR_und
  dc:	4b060505 	blmi	1814f8 <int_vector+0x1814f8>
  e0:	009e0601 	addseq	r0, lr, r1, lsl #12
  e4:	06010402 	streq	r0, [r1], -r2, lsl #8
  e8:	0008022e 	andeq	r0, r8, lr, lsr #4
  ec:	Address 0xec is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  54:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  58:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  5c:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  60:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  64:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  68:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  6c:	746e692d 	strbtvc	r6, [lr], #-2349	@ 0xfffff6d3
  70:	7500632e 	strvc	r6, [r0, #-814]	@ 0xfffffcd2
  74:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  78:	2064656e 	rsbcs	r6, r4, lr, ror #10
  7c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  80:	61686300 	cmnvs	r8, r0, lsl #6
  84:	6f6c0072 	svcvs	0x006c0072
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	6300746e 	tstvs	r0, #1845493760	@ 0x6e000000
  90:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  94:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  98:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  9c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  a0:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  a4:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  a8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  ac:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  b0:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  b4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  b8:	69007261 	stmdbvs	r0, {r0, r5, r6, r9, ip, sp, lr}
  bc:	765f746e 	ldrbvc	r7, [pc], -lr, ror #8
  c0:	6f746365 	svcvs	0x00746365
  c4:	72700072 	rsbsvc	r0, r0, #114	@ 0x72
  c8:	6b746e69 	blvs	1d1ba74 <int_vector+0x1d1ba74>
  cc:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  d0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d4:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  d8:	20312e32 	eorscs	r2, r1, r2, lsr lr
  dc:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  e0:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
  e4:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  e8:	613d7570 	teqvs	sp, r0, ror r5
  ec:	31316d72 	teqcc	r1, r2, ror sp
  f0:	7a6a3637 	bvc	1a8d9d4 <int_vector+0x1a8d9d4>
  f4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  f8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  fc:	613d656e 	teqvs	sp, lr, ror #10
 100:	31316d72 	teqcc	r1, r2, ror sp
 104:	7a6a3637 	bvc	1a8d9e8 <int_vector+0x1a8d9e8>
 108:	20732d66 	rsbscs	r2, r3, r6, ror #26
 10c:	6f6e6d2d 	svcvs	0x006e6d2d
 110:	616e752d 	cmnvs	lr, sp, lsr #10
 114:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
 118:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 11c:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 120:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 124:	733d7074 	teqvc	sp, #116	@ 0x74
 128:	2074666f 	rsbscs	r6, r4, pc, ror #12
 12c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 130:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 134:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 138:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 13c:	616d2d20 	cmnvs	sp, r0, lsr #26
 140:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 144:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 148:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 14c:	6b36766d 	blvs	d9db08 <int_vector+0xd9db08>
 150:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 154:	20626467 	rsbcs	r6, r2, r7, ror #8
 158:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 15c:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 160:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 164:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 168:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 16c:	61747365 	cmnvs	r4, r5, ror #6
 170:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 174:	68730067 	ldmdavs	r3!, {r0, r1, r2, r5, r6}^
 178:	2074726f 	rsbscs	r7, r4, pc, ror #4
 17c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 180:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 184:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 188:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 18c:	442f7661 	strtmi	r7, [pc], #-1633	@ 194 <.debug_str+0x194>
 190:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 194:	73746e65 	cmnvc	r4, #1616	@ 0x650
 198:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 19c:	5f65646f 	svcpl	0x0065646f
 1a0:	6a6f7270 	bvs	1bdcb68 <int_vector+0x1bdcb68>
 1a4:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 1a8:	3173632f 	cmncc	r3, pc, lsr #6
 1ac:	2f653034 	svccs	0x00653034
 1b0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1b4:	Address 0x1b4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <interrupt_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03003 	mov	r3, #3
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <interrupt_vector+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <interrupt_vector+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <interrupt_vector+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
  20:	70757272 	rsbsvc	r7, r5, r2, ror r2
  24:	00632e74 	rsbeq	r2, r3, r4, ror lr
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <interrupt_vector+0x1cc9520>
  34:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  38:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  3c:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  40:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  44:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
  48:	203a7470 	eorscs	r7, sl, r0, ror r4
  4c:	253d6370 	ldrcs	r6, [sp, #-880]!	@ 0xfffffc90
  50:	000a0a78 	andeq	r0, sl, r8, ror sl

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
   4:	70757272 	rsbsvc	r7, r5, r2, ror r2
   8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
   c:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012d 	andeq	r0, r0, sp, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000d904 	andeq	sp, r0, r4, lsl #18
  10:	008b0c00 	addeq	r0, fp, r0, lsl #24
  14:	018c0000 	orreq	r0, ip, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00004b07 	andeq	r4, r0, r7, lsl #22
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00c60601 	sbceq	r0, r6, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00018205 	andeq	r8, r1, r5, lsl #4
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000075 	andeq	r0, r0, r5, ror r0
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00620801 	rsbeq	r0, r2, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	0000b307 	andeq	fp, r0, r7, lsl #6
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000039 	andeq	r0, r0, r9, lsr r0
  6c:	70080101 	andvc	r0, r8, r1, lsl #2
  70:	03000000 	tsteq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	7e070000 	cdpvc	0, 0, cr0, cr7, cr0, {0}
  80:	02000000 	andeq	r0, r0, #0
  84:	d208067a 	andle	r0, r8, #127926272	@ 0x7a00000
  88:	03000000 	tsteq	r0, #0
  8c:	00340507 	eorseq	r0, r4, r7, lsl #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00280b00 	eoreq	r0, r8, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003000 	andeq	r3, r0, r0
  ac:	1b9c0100 	blne	fe7004b4 <interrupt_vector+0xfe7004b4>
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2002 	eoreq	r2, sp, r2
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <interrupt_vector+0x3400cc>
  c8:	2b000000 	blcs	d0 <.debug_info+0xd0>
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00200e00 	eoreq	r0, r0, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01110000 	tsteq	r1, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	tstpl	r1, #0, 4
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	a309007d 	tstge	r9, #125	@ 0x7d
 108:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 10c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 110:	00240f00 	eoreq	r0, r4, r0, lsl #30
 114:	007e0000 	rsbseq	r0, lr, r0
 118:	10000000 	andne	r0, r0, r0
 11c:	00000073 	andeq	r0, r0, r3, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	00002d11 	andeq	r2, r0, r1, lsl sp
 128:	03001000 	tsteq	r0, #0
 12c:	0000011b 	andeq	r0, r0, fp, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <interrupt_vector+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <interrupt_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <interrupt_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	cmpne	r9, #5
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <interrupt_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <interrupt_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <interrupt_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450011c 	ldrbeq	r0, [r0], #-284	@ 0xfffffee4
  18:	91021f1c 	tstls	r2, ip, lsl pc
  1c:	301f0468 	andscc	r0, pc, r8, ror #8
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
   4:	00cc0003 	sbceq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <interrupt_vector+0xffffff9c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	73552f00 	cmpvc	r5, #0, 30
  68:	2f737265 	svccs	0x00737265
  6c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  70:	2f766168 	svccs	0x00766168
  74:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  78:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  7c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  80:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  84:	6f72705f 	svcvs	0x0072705f
  88:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  8c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  90:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  98:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  b0:	746e692d 	strbtvc	r6, [lr], #-2349	@ 0xfffff6d3
  b4:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
  b8:	632e7470 			@ <UNDEFINED> instruction: 0x632e7470
  bc:	00000100 	andeq	r0, r0, r0, lsl #2
  c0:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  c4:	00020068 	andeq	r0, r2, r8, rrx
  c8:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  cc:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  d0:	00030068 	andeq	r0, r3, r8, rrx
  d4:	24050000 	strcs	r0, [r5], #-0
  d8:	00020500 	andeq	r0, r2, r0, lsl #10
  dc:	13000000 	tstne	r0, #0
  e0:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  e4:	06014b06 	streq	r4, [r1], -r6, lsl #22
  e8:	0402009e 	streq	r0, [r2], #-158	@ 0xffffff62
  ec:	022e0601 	eoreq	r0, lr, #1048576	@ 0x100000
  f0:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
  2c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  30:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
  34:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  4c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  50:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  54:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  58:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  5c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  60:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  64:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  68:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  6c:	00726168 	rsbseq	r6, r2, r8, ror #2
  70:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  7c:	6c630074 	stclvs	0, cr0, [r3], #-464	@ 0xfffffe30
  80:	5f6e6165 	svcpl	0x006e6165
  84:	6f626572 	svcvs	0x00626572
  88:	2e00746f 	cdpcs	4, 0, cr7, cr0, cr15, {3}
  8c:	6174732f 	cmnvs	r4, pc, lsr #6
  90:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  94:	642f6372 	strtvs	r6, [pc], #-882	@ 9c <.debug_str+0x9c>
  98:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  9c:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  a0:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  a4:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
  a8:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  ac:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  b0:	7300632e 	tstvc	r0, #-1207959552	@ 0xb8000000
  b4:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  b8:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  bc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  c0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  c8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  cc:	61686320 	cmnvs	r8, r0, lsr #6
  d0:	72700072 	rsbsvc	r0, r0, #114	@ 0x72
  d4:	6b746e69 	blvs	1d1ba80 <interrupt_vector+0x1d1ba80>
  d8:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  dc:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  e0:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  e4:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e8:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  ec:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
  f0:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  f4:	613d7570 	teqvs	sp, r0, ror r5
  f8:	31316d72 	teqcc	r1, r2, ror sp
  fc:	7a6a3637 	bvc	1a8d9e0 <interrupt_vector+0x1a8d9e0>
 100:	20732d66 	rsbscs	r2, r3, r6, ror #26
 104:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 108:	613d656e 	teqvs	sp, lr, ror #10
 10c:	31316d72 	teqcc	r1, r2, ror sp
 110:	7a6a3637 	bvc	1a8d9f4 <interrupt_vector+0x1a8d9f4>
 114:	20732d66 	rsbscs	r2, r3, r6, ror #26
 118:	6f6e6d2d 	svcvs	0x006e6d2d
 11c:	616e752d 	cmnvs	lr, sp, lsr #10
 120:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
 124:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 128:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 12c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 130:	733d7074 	teqvc	sp, #116	@ 0x74
 134:	2074666f 	rsbscs	r6, r4, pc, ror #12
 138:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 13c:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 140:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 144:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 148:	616d2d20 	cmnvs	sp, r0, lsr #26
 14c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 150:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 154:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 158:	6b36766d 	blvs	d9db14 <interrupt_vector+0xd9db14>
 15c:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 160:	20626467 	rsbcs	r6, r2, r7, ror #8
 164:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 168:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 16c:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 170:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 174:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 178:	61747365 	cmnvs	r4, r5, ror #6
 17c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 180:	68730067 	ldmdavs	r3!, {r0, r1, r2, r5, r6}^
 184:	2074726f 	rsbscs	r7, r4, pc, ror #4
 188:	00746e69 	rsbseq	r6, r4, r9, ror #28
 18c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 190:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 194:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 198:	442f7661 	strtmi	r7, [pc], #-1633	@ 1a0 <.debug_str+0x1a0>
 19c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 1a0:	73746e65 	cmnvc	r4, #1616	@ 0x650
 1a4:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 1a8:	5f65646f 	svcpl	0x0065646f
 1ac:	6a6f7270 	bvs	1bdcb74 <interrupt_vector+0x1bdcb74>
 1b0:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 1b4:	3173632f 	cmncc	r3, pc, lsr #6
 1b8:	2f653034 	svccs	0x00653034
 1bc:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1c0:	Address 0x1c0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <interrupt_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03003 	mov	r3, #3
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <prefetch_abort_vector+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <prefetch_abort_vector+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <prefetch_abort_vector+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	66657270 			@ <UNDEFINED> instruction: 0x66657270
  20:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  38:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  3c:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  40:	65727020 	ldrbvs	r7, [r2, #-32]!	@ 0xffffffe0
  44:	63746566 	cmnvs	r4, #427819008	@ 0x19800000
  48:	62612068 	rsbvs	r2, r1, #104	@ 0x68
  4c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  50:	253d6370 	ldrcs	r6, [sp, #-880]!	@ 0xfffffc90
  54:	000a0a78 	andeq	r0, sl, r8, ror sl

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	66657270 			@ <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			@ <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x14 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012d 	andeq	r0, r0, sp, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000dd04 	andeq	sp, r0, r4, lsl #26
  10:	00510c00 	subseq	r0, r1, r0, lsl #24
  14:	01900000 	orrseq	r0, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003a07 	andeq	r3, r0, r7, lsl #20
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00ca0601 	sbceq	r0, sl, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00018605 	andeq	r8, r1, r5, lsl #12
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	0000008b 	andeq	r0, r0, fp, lsl #1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00780801 	rsbseq	r0, r8, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	0000b707 	andeq	fp, r0, r7, lsl #14
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	86080101 	strhi	r0, [r8], -r1, lsl #2
  70:	03000000 	tsteq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	94070000 	strls	r0, [r7], #-0
  80:	02000000 	andeq	r0, r0, #0
  84:	d608067a 			@ <UNDEFINED> instruction: 0xd608067a
  88:	03000000 	tsteq	r0, #0
  8c:	00340507 	eorseq	r0, r4, r7, lsl #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00a10b00 	adceq	r0, r1, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003000 	andeq	r3, r0, r0
  ac:	1b9c0100 	blne	fe7004b4 <prefetch_abort_vector+0xfe7004b4>
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2502 	eoreq	r2, sp, r2, lsl #10
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <prefetch_abort_vector+0x3400cc>
  c8:	2b000000 	blcs	d0 <.debug_info+0xd0>
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00200e00 	eoreq	r0, r0, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01110000 	tsteq	r1, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	tstpl	r1, #0, 4
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	a309007d 	tstge	r9, #125	@ 0x7d
 108:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 10c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 110:	00240f00 	eoreq	r0, r4, r0, lsl #30
 114:	007e0000 	rsbseq	r0, lr, r0
 118:	10000000 	andne	r0, r0, r0
 11c:	00000073 	andeq	r0, r0, r3, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	00002d11 	andeq	r2, r0, r1, lsl sp
 128:	03001500 	tsteq	r0, #0, 10
 12c:	0000011b 	andeq	r0, r0, fp, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <prefetch_abort_vector+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <prefetch_abort_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <prefetch_abort_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	cmpne	r9, #5
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <prefetch_abort_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <prefetch_abort_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <prefetch_abort_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450011c 	ldrbeq	r0, [r0], #-284	@ 0xfffffee4
  18:	91021f1c 	tstls	r2, ip, lsl pc
  1c:	301f0468 	andscc	r0, pc, r8, ror #8
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ef 	andeq	r0, r0, pc, ror #1
   4:	00cb0003 	sbceq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <prefetch_abort_vector+0xffffff9c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	73552f00 	cmpvc	r5, #0, 30
  68:	2f737265 	svccs	0x00737265
  6c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  70:	2f766168 	svccs	0x00766168
  74:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  78:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  7c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  80:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  84:	6f72705f 	svcvs	0x0072705f
  88:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  8c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  90:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  98:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  b0:	6572702d 	ldrbvs	r7, [r2, #-45]!	@ 0xffffffd3
  b4:	63746566 	cmnvs	r4, #427819008	@ 0x19800000
  b8:	00632e68 	rsbeq	r2, r3, r8, ror #28
  bc:	72000001 	andvc	r0, r0, #1
  c0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  c4:	00000200 	andeq	r0, r0, r0, lsl #4
  c8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  cc:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
  d0:	00000300 	andeq	r0, r0, r0, lsl #6
  d4:	00290500 	eoreq	r0, r9, r0, lsl #10
  d8:	00000205 	andeq	r0, r0, r5, lsl #4
  dc:	06130000 	ldreq	r0, [r3], -r0
  e0:	06050501 	streq	r0, [r5], -r1, lsl #10
  e4:	9e06014b 	cdpls	1, 0, cr0, cr6, cr11, {2}
  e8:	01040200 	mrseq	r0, R12_usr
  ec:	08022e06 	stmdaeq	r2, {r1, r2, r9, sl, fp, sp}
  f0:	Address 0xf0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  54:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  58:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  5c:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  60:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  64:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  68:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  6c:	6572702d 	ldrbvs	r7, [r2, #-45]!	@ 0xffffffd3
  70:	63746566 	cmnvs	r4, #427819008	@ 0x19800000
  74:	00632e68 	rsbeq	r2, r3, r8, ror #28
  78:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  7c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  80:	61686320 	cmnvs	r8, r0, lsr #6
  84:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  88:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	00746e69 	rsbseq	r6, r4, r9, ror #28
  94:	61656c63 	cmnvs	r5, r3, ror #24
  98:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
  9c:	746f6f62 	strbtvc	r6, [pc], #-3938	@ a4 <.debug_str+0xa4>
  a0:	65727000 	ldrbvs	r7, [r2, #-0]!
  a4:	63746566 	cmnvs	r4, #427819008	@ 0x19800000
  a8:	62615f68 	rsbvs	r5, r1, #104, 30	@ 0x1a0
  ac:	5f74726f 	svcpl	0x0074726f
  b0:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
  b4:	7300726f 	tstvc	r0, #-268435450	@ 0xf0000006
  b8:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  bc:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  c0:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  c4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  cc:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  d0:	61686320 	cmnvs	r8, r0, lsr #6
  d4:	72700072 	rsbsvc	r0, r0, #114	@ 0x72
  d8:	6b746e69 	blvs	1d1ba84 <prefetch_abort_vector+0x1d1ba84>
  dc:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  e0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  e4:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  e8:	20312e32 	eorscs	r2, r1, r2, lsr lr
  ec:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  f0:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
  f4:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  f8:	613d7570 	teqvs	sp, r0, ror r5
  fc:	31316d72 	teqcc	r1, r2, ror sp
 100:	7a6a3637 	bvc	1a8d9e4 <prefetch_abort_vector+0x1a8d9e4>
 104:	20732d66 	rsbscs	r2, r3, r6, ror #26
 108:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 10c:	613d656e 	teqvs	sp, lr, ror #10
 110:	31316d72 	teqcc	r1, r2, ror sp
 114:	7a6a3637 	bvc	1a8d9f8 <prefetch_abort_vector+0x1a8d9f8>
 118:	20732d66 	rsbscs	r2, r3, r6, ror #26
 11c:	6f6e6d2d 	svcvs	0x006e6d2d
 120:	616e752d 	cmnvs	lr, sp, lsr #10
 124:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
 128:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 12c:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 130:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 134:	733d7074 	teqvc	sp, #116	@ 0x74
 138:	2074666f 	rsbscs	r6, r4, pc, ror #12
 13c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 140:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 144:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 148:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 14c:	616d2d20 	cmnvs	sp, r0, lsr #26
 150:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 154:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 158:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 15c:	6b36766d 	blvs	d9db18 <prefetch_abort_vector+0xd9db18>
 160:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 164:	20626467 	rsbcs	r6, r2, r7, ror #8
 168:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 16c:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 170:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 174:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 178:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 17c:	61747365 	cmnvs	r4, r5, ror #6
 180:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 184:	68730067 	ldmdavs	r3!, {r0, r1, r2, r5, r6}^
 188:	2074726f 	rsbscs	r7, r4, pc, ror #4
 18c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 190:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 194:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 198:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 19c:	442f7661 	strtmi	r7, [pc], #-1633	@ 1a4 <.debug_str+0x1a4>
 1a0:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 1a4:	73746e65 	cmnvc	r4, #1616	@ 0x650
 1a8:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 1ac:	5f65646f 	svcpl	0x0065646f
 1b0:	6a6f7270 	bvs	1bdcb78 <prefetch_abort_vector+0x1bdcb78>
 1b4:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 1b8:	3173632f 	cmncc	r3, pc, lsr #6
 1bc:	2f653034 	svccs	0x00653034
 1c0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1c4:	Address 0x1c4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <prefetch_abort_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03003 	mov	r3, #3
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <reset_vector+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <reset_vector+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <reset_vector+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
  20:	00632e74 	rsbeq	r2, r3, r4, ror lr
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  34:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  38:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  3c:	73657220 	cmnvc	r5, #32, 4
  40:	65207465 	strvs	r7, [r0, #-1125]!	@ 0xfffffb9b
  44:	70656378 	rsbvc	r6, r5, r8, ror r3
  48:	6e6f6974 			@ <UNDEFINED> instruction: 0x6e6f6974
  4c:	6370203a 	cmnvs	r0, #58	@ 0x3a
  50:	0a78253d 	beq	1e0954c <reset_vector+0x1e0954c>
  54:	Address 0x54 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012d 	andeq	r0, r0, sp, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000d104 	andeq	sp, r0, r4, lsl #2
  10:	005e0c00 	subseq	r0, lr, r0, lsl #24
  14:	01840000 	orreq	r0, r4, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00004707 	andeq	r4, r0, r7, lsl #14
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00be0601 	adcseq	r0, lr, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00017a05 	andeq	r7, r1, r5, lsl #20
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000095 	muleq	r0, r5, r0
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00820801 	addeq	r0, r2, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	0000ab07 	andeq	sl, r0, r7, lsl #22
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000035 	andeq	r0, r0, r5, lsr r0
  6c:	90080101 	andls	r0, r8, r1, lsl #2
  70:	03000000 	tsteq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	9e070000 	cdpls	0, 0, cr0, cr7, cr0, {0}
  80:	02000000 	andeq	r0, r0, #0
  84:	ca08067a 	bgt	201a74 <reset_vector+0x201a74>
  88:	03000000 	tsteq	r0, #0
  8c:	00340507 	eorseq	r0, r4, r7, lsl #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	001b0b00 	andseq	r0, fp, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003000 	andeq	r3, r0, r0
  ac:	1b9c0100 	blne	fe7004b4 <reset_vector+0xfe7004b4>
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1c02 	eoreq	r1, sp, r2, lsl #24
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	280d0000 	stmdacs	sp, {}	@ <UNPREDICTABLE>
  c8:	2b000000 	blcs	d0 <.debug_info+0xd0>
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00200e00 	eoreq	r0, r0, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01110000 	tsteq	r1, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	@ 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	tstpl	r1, #0, 4
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	a309007d 	tstge	r9, #125	@ 0x7d
 108:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 10c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 110:	00240f00 	eoreq	r0, r4, r0, lsl #30
 114:	007e0000 	rsbseq	r0, lr, r0
 118:	10000000 	andne	r0, r0, r0
 11c:	00000073 	andeq	r0, r0, r3, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	00002d11 	andeq	r2, r0, r1, lsl sp
 128:	03000c00 	tsteq	r0, #0, 24
 12c:	0000011b 	andeq	r0, r0, fp, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <reset_vector+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <reset_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <reset_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	cmpne	r9, #5
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <reset_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <reset_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <reset_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450011c 	ldrbeq	r0, [r0], #-284	@ 0xfffffee4
  18:	91021f1c 	tstls	r2, ip, lsl pc
  1c:	301f0468 	andscc	r0, pc, r8, ror #8
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ec 	andeq	r0, r0, ip, ror #1
   4:	00c80003 	sbceq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <reset_vector+0xffffff9c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	73552f00 	cmpvc	r5, #0, 30
  68:	2f737265 	svccs	0x00737265
  6c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  70:	2f766168 	svccs	0x00766168
  74:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  78:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  7c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  80:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  84:	6f72705f 	svcvs	0x0072705f
  88:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  8c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  90:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  98:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  b0:	7365722d 	cmnvc	r5, #-805306366	@ 0xd0000002
  b4:	632e7465 			@ <UNDEFINED> instruction: 0x632e7465
  b8:	00000100 	andeq	r0, r0, r0, lsl #2
  bc:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  c0:	00020068 	andeq	r0, r2, r8, rrx
  c4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  c8:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  cc:	00030068 	andeq	r0, r3, r8, rrx
  d0:	20050000 	andcs	r0, r5, r0
  d4:	00020500 	andeq	r0, r2, r0, lsl #10
  d8:	13000000 	tstne	r0, #0
  dc:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  e0:	06014b06 	streq	r4, [r1], -r6, lsl #22
  e4:	0402009e 	streq	r0, [r2], #-158	@ 0xffffff62
  e8:	022e0601 	eoreq	r0, lr, #1048576	@ 0x100000
  ec:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7200746e 	andvc	r7, r0, #1845493760	@ 0x6e000000
  1c:	74657365 	strbtvc	r7, [r5], #-869	@ 0xfffffc9b
  20:	6365765f 	cmnvs	r5, #99614720	@ 0x5f00000
  24:	00726f74 	rsbseq	r6, r2, r4, ror pc
  28:	55465f5f 	strbpl	r5, [r6, #-3935]	@ 0xfffff0a1
  2c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  30:	5f5f4e4f 	svcpl	0x005f4e4f
  34:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  38:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  3c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  40:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  44:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  48:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	2f2e0074 	svccs	0x002e0074
  60:	66617473 			@ <UNDEFINED> instruction: 0x66617473
  64:	72732d66 	rsbsvc	r2, r3, #6528	@ 0x1980
  68:	65642f63 	strbvs	r2, [r4, #-3939]!	@ 0xfffff09d
  6c:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  70:	61682d74 	smcvs	33492	@ 0x82d4
  74:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  78:	65722d72 	ldrbvs	r2, [r2, #-3442]!	@ 0xfffff28e
  7c:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  80:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  84:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  88:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  8c:	00726168 	rsbseq	r6, r2, r8, ror #2
  90:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  98:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  9c:	6c630074 	stclvs	0, cr0, [r3], #-464	@ 0xfffffe30
  a0:	5f6e6165 	svcpl	0x006e6165
  a4:	6f626572 	svcvs	0x00626572
  a8:	7300746f 	tstvc	r0, #1862270976	@ 0x6f000000
  ac:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  b0:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  b4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  b8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  bc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  c0:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  c4:	61686320 	cmnvs	r8, r0, lsr #6
  c8:	72700072 	rsbsvc	r0, r0, #114	@ 0x72
  cc:	6b746e69 	blvs	1d1ba78 <reset_vector+0x1d1ba78>
  d0:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  d4:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d8:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  dc:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e0:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  e4:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
  e8:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  ec:	613d7570 	teqvs	sp, r0, ror r5
  f0:	31316d72 	teqcc	r1, r2, ror sp
  f4:	7a6a3637 	bvc	1a8d9d8 <reset_vector+0x1a8d9d8>
  f8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  fc:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 100:	613d656e 	teqvs	sp, lr, ror #10
 104:	31316d72 	teqcc	r1, r2, ror sp
 108:	7a6a3637 	bvc	1a8d9ec <reset_vector+0x1a8d9ec>
 10c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 110:	6f6e6d2d 	svcvs	0x006e6d2d
 114:	616e752d 	cmnvs	lr, sp, lsr #10
 118:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
 11c:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 120:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 124:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 128:	733d7074 	teqvc	sp, #116	@ 0x74
 12c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 130:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 134:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 138:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 13c:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 140:	616d2d20 	cmnvs	sp, r0, lsr #26
 144:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 148:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 14c:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 150:	6b36766d 	blvs	d9db0c <reset_vector+0xd9db0c>
 154:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 158:	20626467 	rsbcs	r6, r2, r7, ror #8
 15c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 160:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 164:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 168:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 16c:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 170:	61747365 	cmnvs	r4, r5, ror #6
 174:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 178:	68730067 	ldmdavs	r3!, {r0, r1, r2, r5, r6}^
 17c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 180:	00746e69 	rsbseq	r6, r4, r9, ror #28
 184:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 188:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 18c:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 190:	442f7661 	strtmi	r7, [pc], #-1633	@ 198 <.debug_str+0x198>
 194:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 198:	73746e65 	cmnvc	r4, #1616	@ 0x650
 19c:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 1a0:	5f65646f 	svcpl	0x0065646f
 1a4:	6a6f7270 	bvs	1bdcb6c <reset_vector+0x1bdcb6c>
 1a8:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 1ac:	3173632f 	cmncc	r3, pc, lsr #6
 1b0:	2f653034 	svccs	0x00653034
 1b4:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1b8:	Address 0x1b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reset_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03003 	mov	r3, #3
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <syscall_vector+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <syscall_vector+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <syscall_vector+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <syscall_vector+0x1cc951c>
  30:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  34:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  38:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  3c:	73797320 	cmnvc	r9, #32, 6	@ 0x80000000
  40:	206d6574 	rsbcs	r6, sp, r4, ror r5
  44:	6c6c6163 	stclvs	1, cr6, [ip], #-396	@ 0xfffffe74
  48:	6370203a 	cmnvs	r0, #58	@ 0x3a
  4c:	0a78253d 	beq	1e09548 <syscall_vector+0x1e09548>
  50:	Address 0x50 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	63737973 	cmnvs	r3, #1884160	@ 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
   c:	Address 0xc is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012d 	andeq	r0, r0, sp, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000d104 	andeq	sp, r0, r4, lsl #2
  10:	00890c00 	addeq	r0, r9, r0, lsl #24
  14:	01840000 	orreq	r0, r4, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00004907 	andeq	r4, r0, r7, lsl #18
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00be0601 	adcseq	r0, lr, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00017a05 	andeq	r7, r1, r5, lsl #20
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000073 	andeq	r0, r0, r3, ror r0
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00600801 	rsbeq	r0, r0, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	0000ab07 	andeq	sl, r0, r7, lsl #22
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000037 	andeq	r0, r0, r7, lsr r0
  6c:	6e080101 	cdpvs	1, 0, cr0, cr8, cr1, {0}
  70:	03000000 	tsteq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	7c070000 	stcvc	0, cr0, [r7], {-0}
  80:	02000000 	andeq	r0, r0, #0
  84:	ca08067a 	bgt	201a74 <syscall_vector+0x201a74>
  88:	03000000 	tsteq	r0, #0
  8c:	00340507 	eorseq	r0, r4, r7, lsl #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	001b0b00 	andseq	r0, fp, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003000 	andeq	r3, r0, r0
  ac:	1b9c0100 	blne	fe7004b4 <syscall_vector+0xfe7004b4>
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1e02 	eoreq	r1, sp, r2, lsl #28
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	2a0d0000 	bcs	3400cc <syscall_vector+0x3400cc>
  c8:	2b000000 	blcs	d0 <.debug_info+0xd0>
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00200e00 	eoreq	r0, r0, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01110000 	tsteq	r1, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	@ 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	tstpl	r1, #0, 4
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	a309007d 	tstge	r9, #125	@ 0x7d
 108:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 10c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 110:	00240f00 	eoreq	r0, r4, r0, lsl #30
 114:	007e0000 	rsbseq	r0, lr, r0
 118:	10000000 	andne	r0, r0, r0
 11c:	00000073 	andeq	r0, r0, r3, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	00002d11 	andeq	r2, r0, r1, lsl sp
 128:	03000e00 	tsteq	r0, #0, 28
 12c:	0000011b 	andeq	r0, r0, fp, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <syscall_vector+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <syscall_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <syscall_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	cmpne	r9, #5
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <syscall_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <syscall_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <syscall_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450011c 	ldrbeq	r0, [r0], #-284	@ 0xfffffee4
  18:	91021f1c 	tstls	r2, ip, lsl pc
  1c:	301f0468 	andscc	r0, pc, r8, ror #8
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ea 	andeq	r0, r0, sl, ror #1
   4:	00c60003 	sbceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <syscall_vector+0xffffff9c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	73552f00 	cmpvc	r5, #0, 30
  68:	2f737265 	svccs	0x00737265
  6c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  70:	2f766168 	svccs	0x00766168
  74:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  78:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  7c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  80:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  84:	6f72705f 	svcvs	0x0072705f
  88:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  8c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  90:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  98:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  b0:	6977732d 	ldmdbvs	r7!, {r0, r2, r3, r5, r8, r9, ip, sp, lr}^
  b4:	0100632e 	tsteq	r0, lr, lsr #6
  b8:	70720000 	rsbsvc	r0, r2, r0
  bc:	00682e69 	rsbeq	r2, r8, r9, ror #28
  c0:	70000002 	andvc	r0, r0, r2
  c4:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
  c8:	00682e6b 	rsbeq	r2, r8, fp, ror #28
  cc:	00000003 	andeq	r0, r0, r3
  d0:	05002205 	streq	r2, [r0, #-517]	@ 0xfffffdfb
  d4:	00000002 	andeq	r0, r0, r2
  d8:	01061300 	mrseq	r1, LR_und
  dc:	4b060505 	blmi	1814f8 <syscall_vector+0x1814f8>
  e0:	009e0601 	addseq	r0, lr, r1, lsl #12
  e4:	06010402 	streq	r0, [r1], -r2, lsl #8
  e8:	0008022e 	andeq	r0, r8, lr, lsr #4
  ec:	Address 0xec is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  1c:	61637379 	smcvs	14137	@ 0x3739
  20:	765f6c6c 	ldrbvc	r6, [pc], -ip, ror #24
  24:	6f746365 	svcvs	0x00746365
  28:	5f5f0072 	svcpl	0x005f0072
  2c:	434e5546 	cmpmi	lr, #293601280	@ 0x11800000
  30:	4e4f4954 			@ <UNDEFINED> instruction: 0x4e4f4954
  34:	6c005f5f 	stcvs	15, cr5, [r0], {95}	@ 0x5f
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  48:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  4c:	6f6c2067 	svcvs	0x006c2067
  50:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  54:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  58:	2064656e 	rsbcs	r6, r4, lr, ror #10
  5c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  60:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  64:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  68:	61686320 	cmnvs	r8, r0, lsr #6
  6c:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  70:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	61656c63 	cmnvs	r5, r3, ror #24
  80:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
  84:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 8c <.debug_str+0x8c>
  88:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  8c:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  90:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  94:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  98:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  9c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  a0:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  a4:	6977732d 	ldmdbvs	r7!, {r0, r2, r3, r5, r8, r9, ip, sp, lr}^
  a8:	7300632e 	tstvc	r0, #-1207959552	@ 0xb8000000
  ac:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  b0:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  b4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  b8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  bc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  c0:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  c4:	61686320 	cmnvs	r8, r0, lsr #6
  c8:	72700072 	rsbsvc	r0, r0, #114	@ 0x72
  cc:	6b746e69 	blvs	1d1ba78 <syscall_vector+0x1d1ba78>
  d0:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  d4:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d8:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  dc:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e0:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  e4:	39313131 	ldmdbcc	r1!, {r0, r4, r5, r8, ip, sp}
  e8:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  ec:	613d7570 	teqvs	sp, r0, ror r5
  f0:	31316d72 	teqcc	r1, r2, ror sp
  f4:	7a6a3637 	bvc	1a8d9d8 <syscall_vector+0x1a8d9d8>
  f8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  fc:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 100:	613d656e 	teqvs	sp, lr, ror #10
 104:	31316d72 	teqcc	r1, r2, ror sp
 108:	7a6a3637 	bvc	1a8d9ec <syscall_vector+0x1a8d9ec>
 10c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 110:	6f6e6d2d 	svcvs	0x006e6d2d
 114:	616e752d 	cmnvs	lr, sp, lsr #10
 118:	6e67696c 			@ <UNDEFINED> instruction: 0x6e67696c
 11c:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 120:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 124:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 128:	733d7074 	teqvc	sp, #116	@ 0x74
 12c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 130:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 134:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 138:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 13c:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 140:	616d2d20 	cmnvs	sp, r0, lsr #26
 144:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 148:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 14c:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 150:	6b36766d 	blvs	d9db0c <syscall_vector+0xd9db0c>
 154:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 158:	20626467 	rsbcs	r6, r2, r7, ror #8
 15c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 160:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 164:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 168:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 16c:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 170:	61747365 	cmnvs	r4, r5, ror #6
 174:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 178:	68730067 	ldmdavs	r3!, {r0, r1, r2, r5, r6}^
 17c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 180:	00746e69 	rsbseq	r6, r4, r9, ror #28
 184:	6573552f 	ldrbvs	r5, [r3, #-1327]!	@ 0xfffffad1
 188:	732f7372 			@ <UNDEFINED> instruction: 0x732f7372
 18c:	68626d61 	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 190:	442f7661 	strtmi	r7, [pc], #-1633	@ 198 <.debug_str+0x198>
 194:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	@ 0xfffffe44
 198:	73746e65 	cmnvc	r4, #1616	@ 0x650
 19c:	6373762f 	cmnvs	r3, #49283072	@ 0x2f00000
 1a0:	5f65646f 	svcpl	0x0065646f
 1a4:	6a6f7270 	bvs	1bdcb6c <syscall_vector+0x1bdcb6c>
 1a8:	73746365 	cmnvc	r4, #-1811939327	@ 0x94000001
 1ac:	3173632f 	cmncc	r3, pc, lsr #6
 1b0:	2f653034 	svccs	0x00653034
 1b4:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1b8:	Address 0x1b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <syscall_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03003 	mov	r3, #3
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <undefined_instruction_vector+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <undefined_instruction_vector+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <undefined_instruction_vector+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	@ 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	@ 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			@ <UNDEFINED> instruction: 0x632e7473
  2c:	00000000 	andeq	r0, r0, r0
  30:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  34:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  38:	3a73253a 	bcc	1cc9528 <undefined_instruction_vector+0x1cc9528>
  3c:	753a6425 	ldrvc	r6, [sl, #-1061]!	@ 0xfffffbdb
  40:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  44:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  48:	646e7520 	strbtvs	r7, [lr], #-1312	@ 0xfffffae0
  4c:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	2074736e 	rsbscs	r7, r4, lr, ror #6
  58:	65637865 	strbvs	r7, [r3, #-2149]!	@ 0xfffff79b
  5c:	6f697470 	svcvs	0x00697470
  60:	70203a6e 	eorvc	r3, r0, lr, ror #20
  64:	78253d63 	stmdavc	r5!, {r0, r1, r5, r6, r8, sl, fp, ip, sp}
  68:	Address 0x68 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	@ 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	@ 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	@ 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	@ 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012d 	andeq	r0, r0, sp, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000ea04 	andeq	lr, r0, r4, lsl #20
  10:	00970c00 	addseq	r0, r7, r0, lsl #24
  14:	019d0000 	orrseq	r0, sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003a07 	andeq	r3, r0, r7, lsl #20
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00d70601 	sbcseq	r0, r7, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00019305 	andeq	r9, r1, r5, lsl #6
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000081 	andeq	r0, r0, r1, lsl #1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	006e0801 	rsbeq	r0, lr, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	0000c407 	andeq	ip, r0, r7, lsl #8
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	7c080101 	stcvc	1, cr0, [r8], {1}
  70:	03000000 	tsteq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	8a070000 	bhi	1c0084 <undefined_instruction_vector+0x1c0084>
  80:	02000000 	andeq	r0, r0, #0
  84:	e308067a 	tst	r8, #127926272	@ 0x7a00000
  88:	03000000 	tsteq	r0, #0
  8c:	00340507 	eorseq	r0, r4, r7, lsl #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00510b00 	subseq	r0, r1, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003000 	andeq	r3, r0, r0
  ac:	1b9c0100 	blne	fe7004b4 <undefined_instruction_vector+0xfe7004b4>
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2c02 	eoreq	r2, sp, r2, lsl #24
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <undefined_instruction_vector+0x3400cc>
  c8:	2b000000 	blcs	d0 <.debug_info+0xd0>
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00200e00 	eoreq	r0, r0, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01110000 	tsteq	r1, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	30030550 	andcc	r0, r3, r0, asr r5
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	tstpl	r1, #0, 4
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	a309007d 	tstge	r9, #125	@ 0x7d
 108:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 10c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 110:	00240f00 	eoreq	r0, r4, r0, lsl #30
 114:	007e0000 	rsbseq	r0, lr, r0
 118:	10000000 	andne	r0, r0, r0
 11c:	00000073 	andeq	r0, r0, r3, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	00002d11 	andeq	r2, r0, r1, lsl sp
 128:	03001c00 	tsteq	r0, #0, 24
 12c:	0000011b 	andeq	r0, r0, fp, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <undefined_instruction_vector+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <undefined_instruction_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <undefined_instruction_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	cmpne	r9, #5
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <undefined_instruction_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <undefined_instruction_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <undefined_instruction_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	tstne	r1, #-67108863	@ 0xfc000001
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	cmpne	r9, #1073741824	@ 0x40000000
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450011c 	ldrbeq	r0, [r0], #-284	@ 0xfffffee4
  18:	91021f1c 	tstls	r2, ip, lsl pc
  1c:	301f0468 	andscc	r0, pc, r8, ror #8
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f5 	strdeq	r0, [r0], -r5
   4:	00d10003 	sbcseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <undefined_instruction_vector+0xffffff9c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	73552f00 	cmpvc	r5, #0, 30
  68:	2f737265 	svccs	0x00737265
  6c:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
  70:	2f766168 	svccs	0x00766168
  74:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
  78:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  7c:	73762f73 	cmnvc	r6, #460	@ 0x1cc
  80:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  84:	6f72705f 	svcvs	0x0072705f
  88:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
  8c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  90:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  98:	6c2f6970 			@ <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  b0:	646e752d 	strbtvs	r7, [lr], #-1325	@ 0xfffffad3
  b4:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
  b8:	692d6465 	pushvs	{r0, r2, r5, r6, sl, sp, lr}
  bc:	2e74736e 	cdpcs	3, 7, cr7, cr4, cr14, {3}
  c0:	00010063 	andeq	r0, r1, r3, rrx
  c4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c8:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  cc:	72700000 	rsbsvc	r0, r0, #0
  d0:	6b746e69 	blvs	1d1ba7c <undefined_instruction_vector+0x1d1ba7c>
  d4:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
  d8:	05000000 	streq	r0, [r0, #-0]
  dc:	02050030 	andeq	r0, r5, #48	@ 0x30
  e0:	00000000 	andeq	r0, r0, r0
  e4:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
  e8:	014b0605 	cmpeq	fp, r5, lsl #12
  ec:	02009e06 	andeq	r9, r0, #6, 28	@ 0x60
  f0:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
  f4:	01000802 	tsteq	r0, r2, lsl #16
  f8:	Address 0xf8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	646e7500 	strbtvs	r7, [lr], #-1280	@ 0xfffffb00
  54:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
  58:	695f6465 	ldmdbvs	pc, {r0, r2, r5, r6, sl, sp, lr}^	@ <UNPREDICTABLE>
  5c:	7274736e 	rsbsvc	r7, r4, #-1207959551	@ 0xb8000001
  60:	69746375 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
  64:	765f6e6f 	ldrbvc	r6, [pc], -pc, ror #28
  68:	6f746365 	svcvs	0x00746365
  6c:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
  70:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  74:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  78:	00726168 	rsbseq	r6, r2, r8, ror #2
  7c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  88:	6c630074 	stclvs	0, cr0, [r3], #-464	@ 0xfffffe30
  8c:	5f6e6165 	svcpl	0x006e6165
  90:	6f626572 	svcvs	0x00626572
  94:	2e00746f 	cdpcs	4, 0, cr7, cr0, cr15, {3}
  98:	6174732f 	cmnvs	r4, pc, lsr #6
  9c:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  a0:	642f6372 	strtvs	r6, [pc], #-882	@ a8 <.debug_str+0xa8>
  a4:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  a8:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  ac:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  b0:	752d7265 	strvc	r7, [sp, #-613]!	@ 0xfffffd9b
  b4:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
  b8:	64656e69 	strbtvs	r6, [r5], #-3689	@ 0xfffff197
  bc:	736e692d 	cmnvc	lr, #737280	@ 0xb4000
  c0:	00632e74 	rsbeq	r2, r3, r4, ror lr
  c4:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  c8:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  cc:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  d8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  dc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  e0:	70007261 	andvc	r7, r0, r1, ror #4
  e4:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
  e8:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
  ec:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  f0:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  f4:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  f8:	32303220 	eorscc	r3, r0, #32, 4
  fc:	31313134 	teqcc	r1, r4, lsr r1
 100:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
 104:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 108:	316d7261 	cmncc	sp, r1, ror #4
 10c:	6a363731 	bvs	d8ddd8 <undefined_instruction_vector+0xd8ddd8>
 110:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 114:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 118:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 11c:	316d7261 	cmncc	sp, r1, ror #4
 120:	6a363731 	bvs	d8ddec <undefined_instruction_vector+0xd8ddec>
 124:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 128:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 12c:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 130:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 134:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 138:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 13c:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 140:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 144:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 148:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 14c:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 150:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 154:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 158:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 15c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 160:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 164:	613d6863 	teqvs	sp, r3, ror #16
 168:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 16c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 170:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 174:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 178:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 17c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 180:	20393975 	eorscs	r3, r9, r5, ror r9
 184:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 188:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 18c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 190:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 194:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 198:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 19c:	73552f00 	cmpvc	r5, #0, 30
 1a0:	2f737265 	svccs	0x00737265
 1a4:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 1a8:	2f766168 	svccs	0x00766168
 1ac:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 1b0:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 1b4:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 1b8:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 1bc:	6f72705f 	svcvs	0x0072705f
 1c0:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 1c4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 1c8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 1cc:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 1d0:	Address 0x1d0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <undefined_instruction_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	ea000001 	b	c <delay_cycles+0xc>
   4:	e2811000 	add	r1, r1, #0
   8:	e1a00003 	mov	r0, r3
   c:	e2403001 	sub	r3, r0, #1
  10:	e3500000 	cmp	r0, #0
  14:	1afffffa 	bne	4 <delay_cycles+0x4>
  18:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000b702 	andeq	fp, r0, r2, lsl #14
  10:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
  14:	016a0000 	cmneq	sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	001c0000 	andseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	ab060101 	blge	180440 <delay_cycles+0x180440>
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	01600502 	cmneq	r0, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00006005 	andeq	r6, r0, r5
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	44080101 	strmi	r0, [r8], #-257	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00980702 	addseq	r0, r8, r2, lsl #14
  5c:	57040000 	strpl	r0, [r4, -r0]
  60:	02000000 	andeq	r0, r0, #0
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00001b07 	andeq	r1, r0, r7, lsl #22
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	0000002d 	andeq	r0, r0, sp, lsr #32
  78:	52080101 	andpl	r0, r8, #1073741824	@ 0x40000000
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	0000006f 	andeq	r0, r0, pc, rrx
  84:	00060501 	andeq	r0, r6, r1, lsl #10
  88:	1c000000 	stcne	0, cr0, [r0], {-0}
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	0069069c 			@ <UNDEFINED> instruction: 0x0069069c
  94:	05010000 	streq	r0, [r1, #-0]
  98:	00005e1c 	andeq	r5, r0, ip, lsl lr
  9c:	00001400 	andeq	r1, r0, r0, lsl #8
  a0:	00000c00 	andeq	r0, r0, r0, lsl #24
  a4:	Address 0xa4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <delay_cycles+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <delay_cycles+0xe83840>
  30:	0b390b3b 	bleq	e42d24 <delay_cycles+0xe42d24>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	3f012e05 	svccc	0x00012e05
  3c:	3a0e0319 	bcc	380ca8 <delay_cycles+0x380ca8>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	1119270b 	tstne	r9, fp, lsl #14
  48:	40061201 	andmi	r1, r6, r1, lsl #4
  4c:	00197a18 	andseq	r7, r9, r8, lsl sl
  50:	00050600 	andeq	r0, r5, r0, lsl #12
  54:	0b3a0e03 	bleq	e83868 <delay_cycles+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <delay_cycles+0xe42d4c>
  5c:	17021349 	strne	r1, [r2, -r9, asr #6]
  60:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000025 	andeq	r0, r0, r5, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01040004 	tsteq	r4, r4
  18:	0c040450 	stceq	4, cr0, [r4], {80}	@ 0x50
  1c:	0c045301 	stceq	3, cr5, [r4], {1}
  20:	04500110 	ldrbeq	r0, [r0], #-272	@ 0xfffffef0
  24:	53011c10 	tstpl	r1, #16, 24	@ 0x1000
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000cc 	andeq	r0, r0, ip, asr #1
   4:	009d0003 	addseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	6c707041 	ldclvs	0, cr7, [r0], #-260	@ 0xfffffefc
  2c:	74616369 	strbtvc	r6, [r1], #-873	@ 0xfffffc97
  30:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
  34:	6d72412f 	ldclvs	1, cr4, [r2, #-188]!	@ 0xffffff44
  38:	54554e47 	ldrbpl	r4, [r5], #-3655	@ 0xfffff1b9
  3c:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  40:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  44:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  48:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
  4c:	612f316c 			@ <UNDEFINED> instruction: 0x612f316c
  50:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  54:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  58:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  5c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  60:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  64:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  68:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  6c:	61652d65 	cmnvs	r5, r5, ror #26
  70:	312f6962 			@ <UNDEFINED> instruction: 0x312f6962
  74:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  78:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  7c:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  80:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  84:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  88:	79636e2d 	stmdbvc	r3!, {r0, r2, r3, r5, r9, sl, fp, sp, lr}^
  8c:	73656c63 	cmnvc	r5, #25344	@ 0x6300
  90:	0100632e 	tsteq	r0, lr, lsr #6
  94:	74730000 	ldrbtvc	r0, [r3], #-0
  98:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  9c:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  a0:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  a4:	05000000 	streq	r0, [r0, #-0]
  a8:	02050023 	andeq	r0, r5, #35	@ 0x23
  ac:	00000000 	andeq	r0, r0, r0
  b0:	14050516 	strne	r0, [r5], #-1302	@ 0xfffffaea
  b4:	01060a05 	tsteq	r6, r5, lsl #20
  b8:	2f060905 	svccs	0x00060905
  bc:	2d061005 	stccs	0, cr1, [r6, #-20]	@ 0xffffffec
  c0:	2e061305 	cdpcs	3, 0, cr1, cr6, cr5, {0}
  c4:	01061005 	tsteq	r6, r5
  c8:	022e1305 	eoreq	r1, lr, #335544320	@ 0x14000000
  cc:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  2c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  30:	6f6c2067 	svcvs	0x006c2067
  34:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	61686320 	cmnvs	r8, r0, lsr #6
  50:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  54:	75007261 	strvc	r7, [r0, #-609]	@ 0xfffffd9f
  58:	33746e69 	cmncc	r4, #1680	@ 0x690
  5c:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  60:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  64:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  68:	63697400 	cmnvs	r9, #0, 8
  6c:	6400736b 	strvs	r7, [r0], #-875	@ 0xfffffc95
  70:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  74:	6379635f 	cmnvs	r9, #2080374785	@ 0x7c000001
  78:	0073656c 	rsbseq	r6, r3, ip, ror #10
  7c:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
  80:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  84:	2f637273 	svccs	0x00637273
  88:	616c6564 	cmnvs	ip, r4, ror #10
  8c:	636e2d79 	cmnvs	lr, #7744	@ 0x1e40
  90:	656c6379 	strbvs	r6, [ip, #-889]!	@ 0xfffffc87
  94:	00632e73 	rsbeq	r2, r3, r3, ror lr
  98:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  9c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  a0:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  a4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a8:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  ac:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  b0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  b4:	47007261 	strmi	r7, [r0, -r1, ror #4]
  b8:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  bc:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  c0:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  c4:	30322031 	eorscc	r2, r2, r1, lsr r0
  c8:	31313432 	teqcc	r1, r2, lsr r4
  cc:	2d203931 			@ <UNDEFINED> instruction: 0x2d203931
  d0:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  d4:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  d8:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  dc:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  e0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  e4:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  e8:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  ec:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  f0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  f4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  f8:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  fc:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 104:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
 108:	20737365 	rsbscs	r7, r3, r5, ror #6
 10c:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
 110:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 114:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 118:	616f6c66 	cmnvs	pc, r6, ror #24
 11c:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 120:	6f733d69 	svcvs	0x00733d69
 124:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 128:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 12c:	616d2d20 	cmnvs	sp, r0, lsr #26
 130:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 134:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 138:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 13c:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 140:	4f2d2062 	svcmi	0x002d2062
 144:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 148:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 14c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 150:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 154:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 158:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 15c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 160:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 164:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 168:	552f0074 	strpl	r0, [pc, #-116]!	@ fc <.debug_str+0xfc>
 16c:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
 170:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
 174:	76616862 	strbtvc	r6, [r1], -r2, ror #16
 178:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
 17c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 180:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
 184:	646f6373 	strbtvs	r6, [pc], #-883	@ 18c <.debug_str+0x18c>
 188:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
 18c:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
 190:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
 194:	30343173 	eorscc	r3, r4, r3, ror r1
 198:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 19c:	00697062 	rsbeq	r7, r9, r2, rrx

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_cycles+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


enable-disable.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128	@ 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128	@ 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <disable_interrupts+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


hw-uart-disable:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <hw_uart_disable>:
  20:	e92d4010 	push	{r4, lr}
  24:	ebfffffe 	bl	0 <uart_flush_tx>
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e3e01001 	mvn	r1, #1
  30:	e59f0008 	ldr	r0, [pc, #8]	@ 40 <hw_uart_disable+0x20>
  34:	ebfffff1 	bl	0 <and_in32>
  38:	ebfffffe 	bl	0 <dev_barrier>
  3c:	e8bd8010 	pop	{r4, pc}
  40:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000192 	muleq	r0, r2, r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000f609 	andeq	pc, r0, r9, lsl #12
  10:	006c0c00 	rsbeq	r0, ip, r0, lsl #24
  14:	01a90000 			@ <UNDEFINED> instruction: 0x01a90000
  18:	00000000 	andeq	r0, r0, r0
  1c:	00440000 	subeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	040a0000 	streq	r0, [sl], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	e1060101 	tst	r6, r1, lsl #2
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	019f0502 	orrseq	r0, pc, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	0000b105 	andeq	fp, r0, r5, lsl #2
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	95080101 	strls	r0, [r8, #-257]	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00ce0702 	sbceq	r0, lr, r2, lsl #14
  5c:	a80b0000 	stmdage	fp, {}	@ <UNPREDICTABLE>
  60:	03000000 	tsteq	r0, #0
  64:	006f1934 	rsbeq	r1, pc, r4, lsr r9	@ <UNPREDICTABLE>
  68:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	00430704 	subeq	r0, r3, r4, lsl #14
  74:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  78:	00005507 	andeq	r5, r0, r7, lsl #10
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	000000a3 	andeq	r0, r0, r3, lsr #1
  84:	0000370d 	andeq	r3, r0, sp, lsl #14
  88:	21040100 	mrscs	r0, (UNDEF: 20)
  8c:	00000099 	muleq	r0, r9, r0
  90:	20215004 	eorcs	r5, r1, r4
  94:	00006a03 	andeq	r6, r0, r3, lsl #20
  98:	00940600 	addseq	r0, r4, r0, lsl #12
  9c:	8f0e0000 	svchi	0x000e0000
  a0:	02000000 	andeq	r0, r0, #0
  a4:	00b506aa 	adcseq	r0, r5, sl, lsr #13
  a8:	b5040000 	strlt	r0, [r4, #-0]
  ac:	04000000 	streq	r0, [r0], #-0
  b0:	0000002d 	andeq	r0, r0, sp, lsr #32
  b4:	00ba0300 	adcseq	r0, sl, r0, lsl #6
  b8:	060f0000 	streq	r0, [pc], -r0
  bc:	000000ba 	strheq	r0, [r0], -sl
  c0:	0000ba10 	andeq	fp, r0, r0, lsl sl
  c4:	0aae0200 	beq	feb808cc <hw_uart_disable+0xfeb808ac>
  c8:	0000002d 	andeq	r0, r0, sp, lsr #32
  cc:	000000d6 	ldrdeq	r0, [r0], -r6
  d0:	0000d604 	andeq	sp, r0, r4, lsl #12
  d4:	bb030000 	bllt	c00dc <hw_uart_disable+0xc00bc>
  d8:	07000000 	streq	r0, [r0, -r0]
  dc:	0000002b 	andeq	r0, r0, fp, lsr #32
  e0:	00c00788 	sbceq	r0, r0, r8, lsl #15
  e4:	11570000 	cmpne	r7, r0
  e8:	0000001b 	andeq	r0, r0, fp, lsl r0
  ec:	20060b01 	andcs	r0, r6, r1, lsl #22
  f0:	24000000 	strcs	r0, [r0], #-0
  f4:	01000000 	mrseq	r0, (UNDEF: 0)
  f8:	0001369c 	muleq	r1, ip, r6
  fc:	00280500 	eoreq	r0, r8, r0, lsl #10
 100:	00e10000 	rsceq	r0, r1, r0
 104:	2c050000 	stccs	0, cr0, [r5], {-0}
 108:	db000000 	blle	110 <.debug_info+0x110>
 10c:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 110:	00000038 	andeq	r0, r0, r8, lsr r0
 114:	00000136 	andeq	r0, r0, r6, lsr r1
 118:	0000012c 	andeq	r0, r0, ip, lsr #2
 11c:	05500102 	ldrbeq	r0, [r0, #-258]	@ 0xfffffefe
 120:	2150040c 	cmpcs	r0, ip, lsl #8
 124:	51010220 	tstpl	r1, r0, lsr #4
 128:	00fe0902 	rscseq	r0, lr, r2, lsl #18
 12c:	00003c05 	andeq	r3, r0, r5, lsl #24
 130:	0000db00 	andeq	sp, r0, r0, lsl #22
 134:	ed120000 	ldc	0, cr0, [r2, #-0]
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	00000d07 	andeq	r0, r0, r7, lsl #26
 140:	00200000 	eoreq	r0, r0, r0
 144:	9c010000 	stcls	0, cr0, [r1], {-0}
 148:	00008a13 	andeq	r8, r0, r3, lsl sl
 14c:	25070100 	strcs	r0, [r7, #-256]	@ 0xffffff00
 150:	000000b5 	strheq	r0, [r0], -r5
 154:	00000010 	andeq	r0, r0, r0, lsl r0
 158:	0000000c 	andeq	r0, r0, ip
 15c:	6c617614 	stclvs	6, cr7, [r1], #-80	@ 0xffffffb0
 160:	34070100 	strcc	r0, [r7], #-256	@ 0xffffff00
 164:	0000002d 	andeq	r0, r0, sp, lsr #32
 168:	0000001f 	andeq	r0, r0, pc, lsl r0
 16c:	0000001b 	andeq	r0, r0, fp, lsl r0
 170:	00001008 	andeq	r1, r0, r8
 174:	0000c000 	andeq	ip, r0, r0
 178:	00018400 	andeq	r8, r1, r0, lsl #8
 17c:	50010200 	andpl	r0, r1, r0, lsl #4
 180:	00007402 	andeq	r7, r0, r2, lsl #8
 184:	00001c15 	andeq	r1, r0, r5, lsl ip
 188:	00009e00 	andeq	r9, r0, r0, lsl #28
 18c:	50010200 	andpl	r0, r1, r0, lsl #4
 190:	00007402 	andeq	r7, r0, r2, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <hw_uart_disable+0x8fec>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	0b000f03 	bleq	3c28 <hw_uart_disable+0x3c08>
  18:	13490421 	cmpne	r9, #553648128	@ 0x21000000
  1c:	05040000 	streq	r0, [r4, #-0]
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00480500 	subeq	r0, r8, r0, lsl #10
  28:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  2c:	26060000 	strcs	r0, [r6], -r0
  30:	00134900 	andseq	r4, r3, r0, lsl #18
  34:	002e0700 	eoreq	r0, lr, r0, lsl #14
  38:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  3c:	3b02213a 	blcc	8852c <hw_uart_disable+0x8850c>
  40:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  44:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  48:	48080000 	stmdami	r8, {}	@ <UNPREDICTABLE>
  4c:	7f017d01 	svcvc	0x00017d01
  50:	00130113 	andseq	r0, r3, r3, lsl r1
  54:	01110900 	tsteq	r1, r0, lsl #18
  58:	0b130e25 	bleq	4c38f4 <hw_uart_disable+0x4c38d4>
  5c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  60:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  64:	00001710 	andeq	r1, r0, r0, lsl r7
  68:	0b00240a 	bleq	9098 <hw_uart_disable+0x9078>
  6c:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  70:	0b000008 	bleq	98 <.debug_abbrev+0x98>
  74:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  78:	0b3b0b3a 	bleq	ec2d68 <hw_uart_disable+0xec2d48>
  7c:	13490b39 	cmpne	r9, #58368	@ 0xe400
  80:	350c0000 	strcc	r0, [ip, #-0]
  84:	00134900 	andseq	r4, r3, r0, lsl #18
  88:	00340d00 	eorseq	r0, r4, r0, lsl #26
  8c:	0b3a0e03 	bleq	e838a0 <hw_uart_disable+0xe83880>
  90:	0b390b3b 	bleq	e42d84 <hw_uart_disable+0xe42d64>
  94:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  98:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <hw_uart_disable+0x2ce8c0>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	01193c19 	tsteq	r9, r9, lsl ip
  ac:	0f000013 	svceq	0x00000013
  b0:	00000035 	andeq	r0, r0, r5, lsr r0
  b4:	3f012e10 	svccc	0x00012e10
  b8:	3a0e0319 	bcc	380d24 <hw_uart_disable+0x380d04>
  bc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  c4:	01193c13 	tsteq	r9, r3, lsl ip
  c8:	11000013 	tstne	r0, r3, lsl r0
  cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  d0:	0b3a0e03 	bleq	e838e4 <hw_uart_disable+0xe838c4>
  d4:	0b390b3b 	bleq	e42dc8 <hw_uart_disable+0xe42da8>
  d8:	01111927 	tsteq	r1, r7, lsr #18
  dc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  e0:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  e4:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
  e8:	3a0e0301 	bcc	380cf4 <hw_uart_disable+0x380cd4>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	1119270b 	tstne	r9, fp, lsl #14
  f4:	40061201 	andmi	r1, r6, r1, lsl #4
  f8:	00197a18 	andseq	r7, r9, r8, lsl sl
  fc:	00051300 	andeq	r1, r5, r0, lsl #6
 100:	0b3a0e03 	bleq	e83914 <hw_uart_disable+0xe838f4>
 104:	0b390b3b 	bleq	e42df8 <hw_uart_disable+0xe42dd8>
 108:	17021349 	strne	r1, [r2, -r9, asr #6]
 10c:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
 110:	00051400 	andeq	r1, r5, r0, lsl #8
 114:	0b3a0803 	bleq	e82128 <hw_uart_disable+0xe82108>
 118:	0b390b3b 	bleq	e42e0c <hw_uart_disable+0xe42dec>
 11c:	17021349 	strne	r1, [r2, -r9, asr #6]
 120:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
 124:	01481500 	cmpeq	r8, r0, lsl #10
 128:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
 12c:	Address 0x12c is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000026 	andeq	r0, r0, r6, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	010f0004 	tsteq	pc, r4
  14:	200f0450 	andcs	r0, pc, r0, asr r4	@ <UNPREDICTABLE>
  18:	00005401 	andeq	r5, r0, r1, lsl #8
  1c:	04000000 	streq	r0, [r0], #-0
  20:	51010f00 	tstpl	r1, r0, lsl #30
  24:	01200f04 			@ <UNDEFINED> instruction: 0x01200f04
  28:	Address 0x28 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000044 	andeq	r0, r0, r4, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000011d 	andeq	r0, r0, sp, lsl r1
   4:	00e60003 	rsceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <hw_uart_disable+0xffffff7c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	70412f00 	subvc	r2, r1, r0, lsl #30
  68:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  6c:	6f697461 	svcvs	0x00697461
  70:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  74:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  78:	6f6f5455 	svcvs	0x006f5455
  7c:	6168636c 	cmnvs	r8, ip, ror #6
  80:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  84:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  88:	316c6572 	smccc	50770	@ 0xc652
  8c:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  90:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  94:	61652d65 	cmnvs	r5, r5, ror #26
  98:	6c2f6962 			@ <UNDEFINED> instruction: 0x6c2f6962
  9c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  a0:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  a4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  a8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  ac:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  b0:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  b4:	2f312e32 	svccs	0x00312e32
  b8:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  bc:	00656475 	rsbeq	r6, r5, r5, ror r4
  c0:	2d776800 	ldclcs	8, cr6, [r7, #-0]
  c4:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
  c8:	7369642d 	cmnvc	r9, #754974720	@ 0x2d000000
  cc:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
  d0:	0100632e 	tsteq	r0, lr, lsr #6
  d4:	70720000 	rsbsvc	r0, r2, r0
  d8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  dc:	73000002 	tstvc	r0, #2
  e0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  e4:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  e8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  ec:	00000003 	andeq	r0, r0, r3
  f0:	05003905 	streq	r3, [r0, #-2309]	@ 0xfffff6fb
  f4:	00000002 	andeq	r0, r0, r2
  f8:	01061800 	tsteq	r6, r0, lsl #16
  fc:	67060505 	strvs	r0, [r6, -r5, lsl #10]
 100:	01061105 	tsteq	r6, r5, lsl #2
 104:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
 108:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 10c:	1c056701 	stcne	7, cr6, [r5], {1}
 110:	05053006 	streq	r3, [r5, #-6]
 114:	672f2f2f 	strvs	r2, [pc, -pc, lsr #30]!
 118:	2f060105 	svccs	0x00060105
 11c:	01000402 	tsteq	r0, r2, lsl #8
 120:	Address 0x120 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6800746e 	stmdavs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  1c:	61755f77 	cmnvs	r5, r7, ror pc
  20:	645f7472 	ldrbvs	r7, [pc], #-1138	@ 28 <.debug_str+0x28>
  24:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
  28:	6400656c 	strvs	r6, [r0], #-1388	@ 0xfffffa94
  2c:	625f7665 	subsvs	r7, pc, #105906176	@ 0x6500000
  30:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
  34:	61007265 	tstvs	r0, r5, ror #4
  38:	655f7875 	ldrbvs	r7, [pc, #-2165]	@ fffff7cb <hw_uart_disable+0xfffff7ab>
  3c:	6c62616e 	stclvs	1, cr6, [r2], #-440	@ 0xfffffe48
  40:	6c007365 	stcvs	3, cr7, [r0], {101}	@ 0x65
  44:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  48:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  4c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  50:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  54:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  58:	6f6c2067 	svcvs	0x006c2067
  5c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
  70:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  74:	2f637273 	svccs	0x00637273
  78:	752d7768 	strvc	r7, [sp, #-1896]!	@ 0xfffff898
  7c:	2d747261 	ldclcs	2, cr7, [r4, #-388]!	@ 0xfffffe7c
  80:	61736964 	cmnvs	r3, r4, ror #18
  84:	2e656c62 	cdpcs	12, 6, cr6, cr5, cr2, {3}
  88:	64610063 	strbtvs	r0, [r1], #-99	@ 0xffffff9d
  8c:	70007264 	andvc	r7, r0, r4, ror #4
  90:	32337475 	eorscc	r7, r3, #1962934272	@ 0x75000000
  94:	736e7500 	cmnvc	lr, #0, 10
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  9c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  a0:	63007261 	tstvs	r0, #268435462	@ 0x10000006
  a4:	00726168 	rsbseq	r6, r2, r8, ror #2
  a8:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
  ac:	745f3233 	ldrbvc	r3, [pc], #-563	@ b4 <.debug_str+0xb4>
  b0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  b8:	65670074 	strbvs	r0, [r7, #-116]!	@ 0xffffff8c
  bc:	00323374 	eorseq	r3, r2, r4, ror r3
  c0:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
  c4:	756c665f 	strbvc	r6, [ip, #-1631]!	@ 0xfffff9a1
  c8:	745f6873 	ldrbvc	r6, [pc], #-2163	@ d0 <.debug_str+0xd0>
  cc:	68730078 	ldmdavs	r3!, {r3, r4, r5, r6}^
  d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  d8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  dc:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  e0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  e4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e8:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  ec:	646e6100 	strbtvs	r6, [lr], #-256	@ 0xffffff00
  f0:	336e695f 	cmncc	lr, #1556480	@ 0x17c000
  f4:	4e470032 	mcrmi	0, 2, r0, cr7, cr2, {1}
  f8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  fc:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
 100:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
 104:	32303220 	eorscc	r3, r0, #32, 4
 108:	31313134 	teqcc	r1, r4, lsr r1
 10c:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
 110:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 114:	316d7261 	cmncc	sp, r1, ror #4
 118:	6a363731 	bvs	d8dde4 <hw_uart_disable+0xd8ddc4>
 11c:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 120:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 124:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 128:	316d7261 	cmncc	sp, r1, ror #4
 12c:	6a363731 	bvs	d8ddf8 <hw_uart_disable+0xd8ddd8>
 130:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 134:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 138:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 13c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 140:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 144:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 148:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 14c:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 150:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 154:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 158:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 15c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 160:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 164:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 168:	206d7261 	rsbcs	r7, sp, r1, ror #4
 16c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 170:	613d6863 	teqvs	sp, r3, ror #16
 174:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 178:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 17c:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 180:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 184:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 188:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 18c:	20393975 	eorscs	r3, r9, r5, ror r9
 190:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 194:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 198:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 19c:	7300676e 	tstvc	r0, #28835840	@ 0x1b80000
 1a0:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 1a4:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1a8:	73552f00 	cmpvc	r5, #0, 30
 1ac:	2f737265 	svccs	0x00737265
 1b0:	626d6173 	rsbvs	r6, sp, #-1073741796	@ 0xc000001c
 1b4:	2f766168 	svccs	0x00766168
 1b8:	75636f44 	strbvc	r6, [r3, #-3908]!	@ 0xfffff0bc
 1bc:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 1c0:	73762f73 	cmnvc	r6, #460	@ 0x1cc
 1c4:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 1c8:	6f72705f 	svcvs	0x0072705f
 1cc:	7463656a 	strbtvc	r6, [r3], #-1386	@ 0xfffffa96
 1d0:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 1d4:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 1d8:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 1dc:	Address 0x1dc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000024 	andeq	r0, r0, r4, lsr #32
  3c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <hw_uart_disable+0x12cd80c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <hw_uart_disable+0x46410>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


put-get8.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <PUT8>:
   0:	e5c01000 	strb	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <GET8>:
   8:	e5d00000 	ldrb	r0, [r0]
   c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <GET8+0x168d824>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e3a0000a 	mov	r0, #10
   8:	ebfffffe 	bl	0 <delay_ms>
   c:	e59f1014 	ldr	r1, [pc, #20]	@ 28 <rpi_reboot+0x28>
  10:	e59f0014 	ldr	r0, [pc, #20]	@ 2c <rpi_reboot+0x2c>
  14:	ebfffffe 	bl	0 <PUT32>
  18:	e59f1010 	ldr	r1, [pc, #16]	@ 30 <rpi_reboot+0x30>
  1c:	e59f0010 	ldr	r0, [pc, #16]	@ 34 <rpi_reboot+0x34>
  20:	ebfffffe 	bl	0 <PUT32>
  24:	eafffffe 	b	24 <rpi_reboot+0x24>
  28:	5a000001 	bpl	34 <rpi_reboot+0x34>
  2c:	20100024 	andscs	r0, r0, r4, lsr #32
  30:	5a000020 	bpl	b8 <rpi_reboot+0xb8>
  34:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013f 	andeq	r0, r0, pc, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000cf07 	andeq	ip, r0, r7, lsl #30
  10:	01c00c00 	biceq	r0, r0, r0, lsl #24
  14:	018a0000 	orreq	r0, sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00380000 	eorseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04080000 	streq	r0, [r8], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	00260900 	eoreq	r0, r6, r0, lsl #18
  30:	04010000 	streq	r0, [r1], #-0
  34:	00000e07 	andeq	r0, r0, r7, lsl #28
  38:	06010100 	streq	r0, [r1], -r0, lsl #2
  3c:	000000ba 	strheq	r0, [r0], -sl
  40:	78050201 	stmdavc	r5, {r0, r9}
  44:	01000001 	tsteq	r0, r1
  48:	009e0504 	addseq	r0, lr, r4, lsl #10
  4c:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  50:	00000005 	andeq	r0, r0, r5
  54:	08010100 	stmdaeq	r1, {r8}
  58:	00000074 	andeq	r0, r0, r4, ror r0
  5c:	a7070201 	strge	r0, [r7, -r1, lsl #4]
  60:	0a000000 	beq	68 <.debug_info+0x68>
  64:	0000001b 	andeq	r0, r0, fp, lsl r0
  68:	6f193403 	svcvs	0x00193403
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	00240704 	eoreq	r0, r4, r4, lsl #14
  74:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  78:	00004f07 	andeq	r4, r0, r7, lsl #30
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	00000082 	andeq	r0, r0, r2, lsl #1
  84:	00006e05 	andeq	r6, r0, r5, lsl #28
  88:	0099a900 	addseq	sl, r9, r0, lsl #18
  8c:	32030000 	andcc	r0, r3, #0
  90:	03000000 	tsteq	r0, #0
  94:	00000032 	andeq	r0, r0, r2, lsr r0
  98:	00c60500 	sbceq	r0, r6, r0, lsl #10
  9c:	a9680000 	stmdbge	r8!, {}^	@ <UNPREDICTABLE>
  a0:	03000000 	tsteq	r0, #0
  a4:	00000063 	andeq	r0, r0, r3, rrx
  a8:	00870b00 	addeq	r0, r7, r0, lsl #22
  ac:	04010000 	streq	r0, [r1], #-0
  b0:	00000006 	andeq	r0, r0, r6
  b4:	00003800 	andeq	r3, r0, r0, lsl #16
  b8:	049c0100 	ldreq	r0, [ip], #256	@ 0x100
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
  c0:	00002d09 	andeq	r2, r0, r9, lsl #26
  c4:	10001c00 	andne	r1, r0, r0, lsl #24
  c8:	00660420 	rsbeq	r0, r6, r0, lsr #8
  cc:	2d0a0000 	stccs	0, cr0, [sl, #-0]
  d0:	24000000 	strcs	r0, [r0], #-0
  d4:	04201000 	strteq	r1, [r0], #-0
  d8:	00000092 	muleq	r0, r2, r0
  dc:	00002d0b 	andeq	r2, r0, fp, lsl #26
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00360c5a 	eorseq	r0, r6, sl, asr ip
  e8:	0c010000 	stceq	0, cr0, [r1], {-0}
  ec:	00002d0f 	andeq	r2, r0, pc, lsl #26
  f0:	0c062000 	stceq	0, cr2, [r6], {-0}
  f4:	99000000 	stmdbls	r0, {}	@ <UNPREDICTABLE>
  f8:	05000000 	streq	r0, [r0, #-0]
  fc:	02000001 	andeq	r0, r0, #1
 100:	3a015001 	bcc	5410c <rpi_reboot+0x5410c>
 104:	00180600 	andseq	r0, r8, r0, lsl #12
 108:	00840000 	addeq	r0, r4, r0
 10c:	01250000 			@ <UNDEFINED> instruction: 0x01250000
 110:	01020000 	mrseq	r0, (UNDEF: 2)
 114:	240c0550 	strcs	r0, [ip], #-1360	@ 0xfffffab0
 118:	02201000 	eoreq	r1, r0, #0
 11c:	0c055101 	stceq	1, cr5, [r5], {1}
 120:	5a000001 	bpl	12c <.debug_info+0x12c>
 124:	00240d00 	eoreq	r0, r4, r0, lsl #26
 128:	00840000 	addeq	r0, r4, r0
 12c:	01020000 	mrseq	r0, (UNDEF: 2)
 130:	1c0c0550 	stcne	5, cr0, [ip], {80}	@ 0x50
 134:	02201000 	eoreq	r1, r0, #0
 138:	0c055101 	stceq	1, cr5, [r5], {1}
 13c:	5a000020 	bpl	1c4 <rpi_reboot+0x1c4>
 140:	Address 0x140 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <rpi_reboot+0x900c>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49000503 	stmdbmi	r0, {r0, r1, r8, sl}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  20:	3b01213a 	blcc	48510 <rpi_reboot+0x48510>
  24:	0f21390b 	svceq	0x0021390b
  28:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  2c:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
  30:	03193f01 	tsteq	r9, #1, 30
  34:	02213a0e 	eoreq	r3, r1, #57344	@ 0xe000
  38:	21390b3b 	teqcs	r9, fp, lsr fp
  3c:	3c192706 	ldccc	7, cr2, [r9], {6}
  40:	00130119 	andseq	r0, r3, r9, lsl r1
  44:	01480600 	cmpeq	r8, r0, lsl #12
  48:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  4c:	00001301 	andeq	r1, r0, r1, lsl #6
  50:	25011107 	strcs	r1, [r1, #-263]	@ 0xfffffef9
  54:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
  58:	110e1b0e 	tstne	lr, lr, lsl #22
  5c:	10061201 	andne	r1, r6, r1, lsl #4
  60:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
  64:	0b0b0024 	bleq	2c00fc <rpi_reboot+0x2c00fc>
  68:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  6c:	26090000 	strcs	r0, [r9], -r0
  70:	00134900 	andseq	r4, r3, r0, lsl #18
  74:	00160a00 	andseq	r0, r6, r0, lsl #20
  78:	0b3a0e03 	bleq	e8388c <rpi_reboot+0xe8388c>
  7c:	0b390b3b 	bleq	e42d70 <rpi_reboot+0xe42d70>
  80:	00001349 	andeq	r1, r0, r9, asr #6
  84:	3f012e0b 	svccc	0x00012e0b
  88:	3a0e0319 	bcc	380cf4 <rpi_reboot+0x380cf4>
  8c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  90:	8719270b 	ldrhi	r2, [r9, -fp, lsl #14]
  94:	01111901 	tsteq	r1, r1, lsl #18
  98:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  9c:	0000197a 	andeq	r1, r0, sl, ror r9
  a0:	0300340c 	tsteq	r0, #12, 8	@ 0xc000000
  a4:	3b0b3a0e 	blcc	2ce8e4 <rpi_reboot+0x2ce8e4>
  a8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ac:	000b1c13 	andeq	r1, fp, r3, lsl ip
  b0:	01480d00 	cmpeq	r8, r0, lsl #26
  b4:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  b8:	Address 0xb8 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
   4:	00dd0003 	sbcseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  2c:	61732f73 	cmnvs	r3, r3, ror pc
  30:	6168626d 	cmnvs	r8, sp, ror #4
  34:	6f442f76 	svcvs	0x00442f76
  38:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  3c:	2f73746e 	svccs	0x0073746e
  40:	6f637376 	svcvs	0x00637376
  44:	705f6564 	subsvc	r6, pc, r4, ror #10
  48:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  4c:	2f737463 	svccs	0x00737463
  50:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  54:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff9c <rpi_reboot+0xffffff9c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  60:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  64:	70412f00 	subvc	r2, r1, r0, lsl #30
  68:	63696c70 	cmnvs	r9, #112, 24	@ 0x7000
  6c:	6f697461 	svcvs	0x00697461
  70:	412f736e 			@ <UNDEFINED> instruction: 0x412f736e
  74:	4e476d72 	mcrmi	13, 2, r6, cr7, cr2, {3}
  78:	6f6f5455 	svcvs	0x006f5455
  7c:	6168636c 	cmnvs	r8, ip, ror #6
  80:	312f6e69 			@ <UNDEFINED> instruction: 0x312f6e69
  84:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  88:	316c6572 	smccc	50770	@ 0xc652
  8c:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  90:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  94:	61652d65 	cmnvs	r5, r5, ror #26
  98:	6c2f6962 			@ <UNDEFINED> instruction: 0x6c2f6962
  9c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  a0:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  a4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  a8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  ac:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  b0:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  b4:	2f312e32 	svccs	0x00312e32
  b8:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  bc:	00656475 	rsbeq	r6, r5, r5, ror r4
  c0:	62657200 	rsbvs	r7, r5, #0, 4
  c4:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
  c8:	00010063 	andeq	r0, r1, r3, rrx
  cc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  d0:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  d4:	74730000 	ldrbtvc	r0, [r3], #-0
  d8:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  dc:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  e0:	0300682e 	tsteq	r0, #3014656	@ 0x2e0000
  e4:	05000000 	streq	r0, [r0, #-0]
  e8:	02050017 	andeq	r0, r5, #23
  ec:	00000000 	andeq	r0, r0, r0
  f0:	30050515 	andcc	r0, r5, r5, lsl r5
  f4:	1313134d 	tstne	r3, #872415233	@ 0x34000001
  f8:	05676715 	strbeq	r6, [r7, #-1813]!	@ 0xfffff8eb
  fc:	0a02010a 	beq	8052c <rpi_reboot+0x8052c>
 100:	Address 0x100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
  1c:	33746e69 	cmncc	r4, #1680	@ 0x690
  20:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  24:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  28:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  30:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  34:	4d500074 	ldclmi	0, cr0, [r0, #-464]	@ 0xfffffe30
  38:	5453525f 	ldrbpl	r5, [r3], #-607	@ 0xfffffda1
  3c:	52575f43 	subspl	r5, r7, #268	@ 0x10c
  40:	5f474643 	svcpl	0x00474643
  44:	4c4c5546 	mcrrmi	5, 4, r5, ip, cr6
  48:	5345525f 	cmppl	r5, #-268435451	@ 0xf0000005
  4c:	6c005445 	stcvs	4, cr5, [r0], {69}	@ 0x45
  50:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  54:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  58:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	4d500074 	ldclmi	0, cr0, [r0, #-464]	@ 0xfffffe30
  68:	4f44575f 	svcmi	0x0044575f
  6c:	55500047 	ldrbpl	r0, [r0, #-71]	@ 0xffffffb9
  70:	00323354 	eorseq	r3, r2, r4, asr r3
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  7c:	61686320 	cmnvs	r8, r0, lsr #6
  80:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  84:	72007261 	andvc	r7, r0, #268435462	@ 0x10000006
  88:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
  8c:	6f6f6265 	svcvs	0x006f6265
  90:	4d500074 	ldclmi	0, cr0, [r0, #-464]	@ 0xfffffe30
  94:	5341505f 	cmppl	r1, #95	@ 0x5f
  98:	524f5753 	subpl	r5, pc, #21757952	@ 0x14c0000
  9c:	6f6c0044 	svcvs	0x006c0044
  a0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a4:	7300746e 	tstvc	r0, #1845493760	@ 0x6e000000
  a8:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  ac:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  b0:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  b4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  bc:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  c0:	61686320 	cmnvs	r8, r0, lsr #6
  c4:	65640072 	strbvs	r0, [r4, #-114]!	@ 0xffffff8e
  c8:	5f79616c 	svcpl	0x0079616c
  cc:	4700736d 	strmi	r7, [r0, -sp, ror #6]
  d0:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  d4:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  d8:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  dc:	30322031 	eorscc	r2, r2, r1, lsr r0
  e0:	31313432 	teqcc	r1, r2, lsr r4
  e4:	2d203931 			@ <UNDEFINED> instruction: 0x2d203931
  e8:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  ec:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  f0:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  f4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  f8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  fc:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
 100:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 104:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 108:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 10c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 110:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
 114:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 118:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 11c:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
 120:	20737365 	rsbscs	r7, r3, r5, ror #6
 124:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
 128:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 12c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 130:	616f6c66 	cmnvs	pc, r6, ror #24
 134:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 138:	6f733d69 	svcvs	0x00733d69
 13c:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 140:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 144:	616d2d20 	cmnvs	sp, r0, lsr #26
 148:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 14c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 150:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 154:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 158:	4f2d2062 	svcmi	0x002d2062
 15c:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 160:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 164:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 168:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 16c:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 170:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 174:	00676e69 	rsbeq	r6, r7, r9, ror #28
 178:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 17c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 180:	4d500074 	ldclmi	0, cr0, [r0, #-464]	@ 0xfffffe30
 184:	5453525f 	ldrbpl	r5, [r3], #-607	@ 0xfffffda1
 188:	552f0043 	strpl	r0, [pc, #-67]!	@ 14d <.debug_str+0x14d>
 18c:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
 190:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
 194:	76616862 	strbtvc	r6, [r1], -r2, ror #16
 198:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
 19c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 1a0:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
 1a4:	646f6373 	strbtvs	r6, [pc], #-883	@ 1ac <.debug_str+0x1ac>
 1a8:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
 1ac:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
 1b0:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
 1b4:	30343173 	eorscc	r3, r4, r3, ror r1
 1b8:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 1bc:	00697062 	rsbeq	r7, r9, r2, rrx
 1c0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
 1c4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
 1c8:	2f637273 	svccs	0x00637273
 1cc:	6f626572 	svcvs	0x00626572
 1d0:	632e746f 			@ <UNDEFINED> instruction: 0x632e746f
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reboot+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


rpi-wait.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_wait>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000035 	andeq	r0, r0, r5, lsr r0
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005601 	andeq	r5, r0, r1, lsl #12
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	00170000 	andseq	r0, r7, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	4d020000 	stcmi	0, cr0, [r2, #-0]
  28:	01000000 	mrseq	r0, (UNDEF: 0)
  2c:	00000602 	andeq	r0, r0, r2, lsl #12
  30:	00040000 	andeq	r0, r4, r0
  34:	9c010000 	stcls	0, cr0, [r1], {-0}
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <rpi_wait+0xe8382c>
  1c:	0b390b3b 	bleq	e42d10 <rpi_wait+0xe42d10>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	0000197a 	andeq	r1, r0, sl, ror r9
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000045 	andeq	r0, r0, r5, asr #32
   4:	002d0003 	eoreq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	2d697072 	stclcs	0, cr7, [r9, #-456]!	@ 0xfffffe38
  2c:	74696177 	strbtvc	r6, [r9], #-375	@ 0xfffffe89
  30:	0100632e 	tsteq	r0, lr, lsr #6
  34:	05000000 	streq	r0, [r0, #-0]
  38:	02050015 	andeq	r0, r5, #21
  3c:	00000000 	andeq	r0, r0, r0
  40:	01170513 	tsteq	r7, r3, lsl r5
  44:	01000202 	tsteq	r0, r2, lsl #4
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	2d697072 	stclcs	0, cr7, [r9, #-456]!	@ 0xfffffe38
  10:	74696177 	strbtvc	r6, [r9], #-375	@ 0xfffffe89
  14:	2f00632e 	svccs	0x0000632e
  18:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
  1c:	61732f73 	cmnvs	r3, r3, ror pc
  20:	6168626d 	cmnvs	r8, sp, ror #4
  24:	6f442f76 	svcvs	0x00442f76
  28:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
  2c:	2f73746e 	svccs	0x0073746e
  30:	6f637376 	svcvs	0x00637376
  34:	705f6564 	subsvc	r6, pc, r4, ror #10
  38:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
  3c:	2f737463 	svccs	0x00737463
  40:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  44:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ ffffff8c <rpi_wait+0xffffff8c>
  48:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  4c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  50:	6961775f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  54:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  58:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  5c:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  60:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  64:	32303220 	eorscc	r3, r0, #32, 4
  68:	31313134 	teqcc	r1, r4, lsr r1
  6c:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
  70:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  74:	316d7261 	cmncc	sp, r1, ror #4
  78:	6a363731 	bvs	d8dd44 <rpi_wait+0xd8dd44>
  7c:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  80:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  84:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  88:	316d7261 	cmncc	sp, r1, ror #4
  8c:	6a363731 	bvs	d8dd58 <rpi_wait+0xd8dd58>
  90:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  94:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  98:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  9c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  a0:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  a4:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  a8:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  ac:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  b0:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  b4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  b8:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  bc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  c0:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  c4:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  c8:	206d7261 	rsbcs	r7, sp, r1, ror #4
  cc:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  d0:	613d6863 	teqvs	sp, r3, ror #16
  d4:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
  d8:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  dc:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
  e0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  e4:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
  e8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  ec:	20393975 	eorscs	r3, r9, r5, ror r9
  f0:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
  f4:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
  f8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  fc:	Address 0xfc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_wait+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_wait+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	@ 10 <timer_get_usec_raw+0x10>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e8bd8010 	pop	{r4, pc}
  10:	20003004 	andcs	r3, r0, r4

00000014 <timer_get_usec>:
  14:	e92d4010 	push	{r4, lr}
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	ebfffffe 	bl	0 <timer_get_usec_raw>
  20:	e1a04000 	mov	r4, r0
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e1a00004 	mov	r0, r4
  2c:	e8bd8010 	pop	{r4, pc}

00000030 <delay_us>:
  30:	e92d4070 	push	{r4, r5, r6, lr}
  34:	e1a05000 	mov	r5, r0
  38:	ebfffffe 	bl	14 <timer_get_usec>
  3c:	e1a04000 	mov	r4, r0
  40:	ebfffffe 	bl	14 <timer_get_usec>
  44:	e0400004 	sub	r0, r0, r4
  48:	e1500005 	cmp	r0, r5
  4c:	3afffffb 	bcc	40 <delay_us+0x10>
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <delay_ms>:
  54:	e92d4010 	push	{r4, lr}
  58:	e0603280 	rsb	r3, r0, r0, lsl #5
  5c:	e0800103 	add	r0, r0, r3, lsl #2
  60:	e1a00180 	lsl	r0, r0, #3
  64:	ebfffffe 	bl	30 <delay_us>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <delay_sec>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	54 <delay_ms>
  80:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000225 	andeq	r0, r0, r5, lsr #4
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000d808 	andeq	sp, r0, r8, lsl #16
  10:	01c10c00 	biceq	r0, r1, r0, lsl #24
  14:	018b0000 	orreq	r0, fp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00840000 	addeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003907 	andeq	r3, r0, r7, lsl #18
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050409 	stmdbvs	r5, {r0, r3, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	00b40601 	adcseq	r0, r4, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00018105 	andeq	r8, r1, r5, lsl #2
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000089 	andeq	r0, r0, r9, lsl #1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	006d0801 	rsbeq	r0, sp, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	0000a107 	andeq	sl, r0, r7, lsl #2
  64:	00800a00 	addeq	r0, r0, r0, lsl #20
  68:	34020000 	strcc	r0, [r2], #-0
  6c:	00007119 	andeq	r7, r0, r9, lsl r1
  70:	07040100 	streq	r0, [r4, -r0, lsl #2]
  74:	00000027 	andeq	r0, r0, r7, lsr #32
  78:	7b080101 	blvc	200484 <delay_sec+0x200418>
  7c:	0b000000 	bleq	84 <.debug_info+0x84>
  80:	0000001b 	andeq	r0, r0, fp, lsl r0
  84:	0c068803 	stceq	8, cr8, [r6], {3}
  88:	00000092 	muleq	r0, r2, r0
  8c:	2d0aad03 	stccs	13, cr10, [sl, #-12]
  90:	9d000000 	stcls	0, cr0, [r0, #-0]
  94:	0d000000 	stceq	0, cr0, [r0, #-0]
  98:	0000002d 	andeq	r0, r0, sp, lsr #32
  9c:	00630300 	rsbeq	r0, r3, r0, lsl #6
  a0:	6c210000 	stcvs	0, cr0, [r1], #-0
  a4:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	0000f69c 	muleq	r0, ip, r6
  b0:	65730400 	ldrbvs	r0, [r3, #-1024]!	@ 0xfffffc00
  b4:	19210063 	stmdbne	r1!, {r0, r1, r5, r6}
  b8:	00000065 	andeq	r0, r0, r5, rrx
  bc:	00000010 	andeq	r0, r0, r0, lsl r0
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	00008005 	andeq	r8, r0, r5
  c8:	0000f600 	andeq	pc, r0, r0, lsl #12
  cc:	50010600 	andpl	r0, r1, r0, lsl #12
  d0:	a503a323 	strge	sl, [r3, #-803]	@ 0xfffffcdd
  d4:	2da82600 	stccs	6, cr2, [r8]
  d8:	243500a8 	ldrtcs	r0, [r5], #-168	@ 0xffffff58
  dc:	00a503a3 	adceq	r0, r5, r3, lsr #7
  e0:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  e4:	24321c00 	ldrtcs	r1, [r2], #-3072	@ 0xfffff400
  e8:	00a503a3 	adceq	r0, r5, r3, lsr #7
  ec:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  f0:	24332200 	ldrtcs	r2, [r3], #-512	@ 0xfffffe00
  f4:	c0030000 	andgt	r0, r3, r0
  f8:	1c000000 	stcne	0, cr0, [r0], {-0}
  fc:	00000054 	andeq	r0, r0, r4, asr r0
 100:	00000018 	andeq	r0, r0, r8, lsl r0
 104:	014e9c01 	cmpeq	lr, r1, lsl #24
 108:	6d040000 	stcvs	0, cr0, [r4, #-0]
 10c:	181c0073 	ldmdane	ip, {r0, r1, r4, r5, r6}
 110:	00000065 	andeq	r0, r0, r5, rrx
 114:	00000029 	andeq	r0, r0, r9, lsr #32
 118:	00000025 	andeq	r0, r0, r5, lsr #32
 11c:	00006805 	andeq	r6, r0, r5, lsl #16
 120:	00014e00 	andeq	r4, r1, r0, lsl #28
 124:	50010600 	andpl	r0, r1, r0, lsl #12
 128:	a503a323 	strge	sl, [r3, #-803]	@ 0xfffffcdd
 12c:	2da82600 	stccs	6, cr2, [r8]
 130:	243500a8 	ldrtcs	r0, [r5], #-168	@ 0xffffff58
 134:	00a503a3 	adceq	r0, r5, r3, lsr #7
 138:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 13c:	24321c00 	ldrtcs	r1, [r2], #-3072	@ 0xfffff400
 140:	00a503a3 	adceq	r0, r5, r3, lsr #7
 144:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 148:	24332200 	ldrtcs	r2, [r3], #-512	@ 0xfffffe00
 14c:	98030000 	stmdals	r3, {}	@ <UNPREDICTABLE>
 150:	12000000 	andne	r0, r0, #0
 154:	00000030 	andeq	r0, r0, r0, lsr r0
 158:	00000024 	andeq	r0, r0, r4, lsr #32
 15c:	01b79c01 			@ <UNDEFINED> instruction: 0x01b79c01
 160:	75040000 	strvc	r0, [r4, #-0]
 164:	18120073 	ldmdane	r2, {r0, r1, r4, r5, r6}
 168:	00000065 	andeq	r0, r0, r5, rrx
 16c:	00000041 	andeq	r0, r0, r1, asr #32
 170:	0000003d 	andeq	r0, r0, sp, lsr r0
 174:	13007307 	tstne	r0, #469762048	@ 0x1c000000
 178:	0000650e 	andeq	r6, r0, lr, lsl #10
 17c:	00004e00 	andeq	r4, r0, r0, lsl #28
 180:	00004c00 	andeq	r4, r0, r0, lsl #24
 184:	00400e00 	subeq	r0, r0, r0, lsl #28
 188:	00140000 	andseq	r0, r4, r0
 18c:	01ad0000 			@ <UNDEFINED> instruction: 0x01ad0000
 190:	65070000 	strvs	r0, [r7, #-0]
 194:	65121500 	ldrvs	r1, [r2, #-1280]	@ 0xfffffb00
 198:	56000000 	strpl	r0, [r0], -r0
 19c:	54000000 	strpl	r0, [r0], #-0
 1a0:	02000000 	andeq	r0, r0, #0
 1a4:	00000044 	andeq	r0, r0, r4, asr #32
 1a8:	000001b7 			@ <UNDEFINED> instruction: 0x000001b7
 1ac:	003c0200 	eorseq	r0, ip, r0, lsl #4
 1b0:	01b70000 			@ <UNDEFINED> instruction: 0x01b70000
 1b4:	0f000000 	svceq	0x00000000
 1b8:	000000c9 	andeq	r0, r0, r9, asr #1
 1bc:	650a0b01 	strvs	r0, [sl, #-2817]	@ 0xfffff4ff
 1c0:	14000000 	strne	r0, [r0], #-0
 1c4:	1c000000 	stcne	0, cr0, [r0], {-0}
 1c8:	01000000 	mrseq	r0, (UNDEF: 0)
 1cc:	0001fe9c 	muleq	r1, ip, lr
 1d0:	00750700 	rsbseq	r0, r5, r0, lsl #14
 1d4:	00650e0d 	rsbeq	r0, r5, sp, lsl #28
 1d8:	00600000 	rsbeq	r0, r0, r0
 1dc:	005c0000 	subseq	r0, ip, r0
 1e0:	1c020000 	stcne	0, cr0, [r2], {-0}
 1e4:	7f000000 	svcvc	0x00000000
 1e8:	02000000 	andeq	r0, r0, #0
 1ec:	00000020 	andeq	r0, r0, r0, lsr #32
 1f0:	000001fe 	strdeq	r0, [r0], -lr
 1f4:	00002802 	andeq	r2, r0, r2, lsl #16
 1f8:	00007f00 	andeq	r7, r0, r0, lsl #30
 1fc:	50100000 	andspl	r0, r0, r0
 200:	01000000 	mrseq	r0, (UNDEF: 0)
 204:	00650a04 	rsbeq	r0, r5, r4, lsl #20
 208:	00000000 	andeq	r0, r0, r0
 20c:	00140000 	andseq	r0, r4, r0
 210:	9c010000 	stcls	0, cr0, [r1], {-0}
 214:	00000c05 	andeq	r0, r0, r5, lsl #24
 218:	00008700 	andeq	r8, r0, r0, lsl #14
 21c:	50010600 	andpl	r0, r1, r0, lsl #12
 220:	30040c05 	andcc	r0, r4, r5, lsl #24
 224:	00002000 	andeq	r2, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <delay_sec+0x8fa0>
   4:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
   8:	0200000e 	andeq	r0, r0, #14
   c:	017d0048 	cmneq	sp, r8, asr #32
  10:	0000137f 	andeq	r1, r0, pc, ror r3
  14:	3f012e03 	svccc	0x00012e03
  18:	3a0e0319 	bcc	380c84 <delay_sec+0x380c18>
  1c:	0b3b0121 	bleq	ec04a8 <delay_sec+0xec043c>
  20:	27062139 	smladxcs	r6, r9, r1, r2
  24:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
  28:	7a184006 	bvc	610048 <delay_sec+0x60ffdc>
  2c:	00130119 	andseq	r0, r3, r9, lsl r1
  30:	00050400 	andeq	r0, r5, r0, lsl #8
  34:	213a0803 	teqcs	sl, r3, lsl #16
  38:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  3c:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  40:	1742b717 	smlaldne	fp, r2, r7, r7
  44:	48050000 	stmdami	r5, {}	@ <UNPREDICTABLE>
  48:	7f017d01 	svcvc	0x00017d01
  4c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  50:	18020049 	stmdane	r2, {r0, r3, r6}
  54:	0000187e 	andeq	r1, r0, lr, ror r8
  58:	03003407 	tsteq	r0, #117440512	@ 0x7000000
  5c:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  60:	0b390b3b 	bleq	e42d54 <delay_sec+0xe42ce8>
  64:	17021349 	strne	r1, [r2, -r9, asr #6]
  68:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  6c:	01110800 	tsteq	r1, r0, lsl #16
  70:	0b130e25 	bleq	4c390c <delay_sec+0x4c38a0>
  74:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  78:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  7c:	00001710 	andeq	r1, r0, r0, lsl r7
  80:	0b002409 	bleq	90ac <delay_sec+0x9040>
  84:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  88:	0a000008 	beq	b0 <.debug_abbrev+0xb0>
  8c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  90:	0b3b0b3a 	bleq	ec2d80 <delay_sec+0xec2d14>
  94:	13490b39 	cmpne	r9, #58368	@ 0xe400
  98:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  9c:	03193f00 	tsteq	r9, #0, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <delay_sec+0x2ce874>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	00193c19 	andseq	r3, r9, r9, lsl ip
  ac:	012e0c00 			@ <UNDEFINED> instruction: 0x012e0c00
  b0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  b4:	0b3b0b3a 	bleq	ec2da4 <delay_sec+0xec2d38>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	4900050d 	stmdbmi	r0, {r0, r2, r3, r8, sl}
  c8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  cc:	0111010b 	tsteq	r1, fp, lsl #2
  d0:	13010612 	tstne	r1, #18874368	@ 0x1200000
  d4:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  d8:	03193f01 	tsteq	r9, #1, 30
  dc:	3b0b3a0e 	blcc	2ce91c <delay_sec+0x2ce8b0>
  e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e4:	11134919 	tstne	r3, r9, lsl r9
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	01197a18 	tsteq	r9, r8, lsl sl
  f0:	10000013 	andne	r0, r0, r3, lsl r0
  f4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  f8:	0b3a0e03 	bleq	e8390c <delay_sec+0xe838a0>
  fc:	0b390b3b 	bleq	e42df0 <delay_sec+0xe42d84>
 100:	13491927 	cmpne	r9, #638976	@ 0x9c000
 104:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 108:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 10c:	Address 0x10c is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000067 	andeq	r0, r0, r7, rrx
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01786c04 	cmneq	r8, r4, lsl #24
  14:	84780450 	ldrbthi	r0, [r8], #-1104	@ 0xfffffbb0
  18:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  1c:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  20:	9f00a82d 	svcls	0x0000a82d
  24:	00000000 	andeq	r0, r0, r0
  28:	60540400 	subsvs	r0, r4, r0, lsl #8
  2c:	60045001 	andvs	r5, r4, r1
  30:	03a30a6c 			@ <UNDEFINED> instruction: 0x03a30a6c
  34:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  38:	9f00a82d 	svcls	0x0000a82d
  3c:	00000000 	andeq	r0, r0, r0
  40:	3b300400 	blcc	c01048 <delay_sec+0xc00fdc>
  44:	3b045001 	blcc	114050 <delay_sec+0x113fe4>
  48:	00550154 	subseq	r0, r5, r4, asr r1
  4c:	40040000 	andmi	r0, r4, r0
  50:	00540154 	subseq	r0, r4, r4, asr r1
  54:	44040000 	strmi	r0, [r4], #-0
  58:	00500148 	subseq	r0, r0, r8, asr #2
  5c:	00000000 	andeq	r0, r0, r0
  60:	01272404 			@ <UNDEFINED> instruction: 0x01272404
  64:	30270450 	eorcc	r0, r7, r0, asr r4
  68:	Address 0x68 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000153 	andeq	r0, r0, r3, asr r1
   4:	00dc0003 	sbcseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	6c707041 	ldclvs	0, cr7, [r0], #-260	@ 0xfffffefc
  2c:	74616369 	strbtvc	r6, [r1], #-873	@ 0xfffffc97
  30:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
  34:	6d72412f 	ldclvs	1, cr4, [r2, #-188]!	@ 0xffffff44
  38:	54554e47 	ldrbpl	r4, [r5], #-3655	@ 0xfffff1b9
  3c:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  40:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  44:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  48:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
  4c:	612f316c 			@ <UNDEFINED> instruction: 0x612f316c
  50:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  54:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  58:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  5c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  60:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  64:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  68:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  6c:	61652d65 	cmnvs	r5, r5, ror #26
  70:	312f6962 			@ <UNDEFINED> instruction: 0x312f6962
  74:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  78:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  7c:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  80:	552f0065 	strpl	r0, [pc, #-101]!	@ 23 <.debug_line+0x23>
  84:	73726573 	cmnvc	r2, #482344960	@ 0x1cc00000
  88:	6d61732f 	stclvs	3, cr7, [r1, #-188]!	@ 0xffffff44
  8c:	76616862 	strbtvc	r6, [r1], -r2, ror #16
  90:	636f442f 	cmnvs	pc, #788529152	@ 0x2f000000
  94:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  98:	762f7374 			@ <UNDEFINED> instruction: 0x762f7374
  9c:	646f6373 	strbtvs	r6, [pc], #-883	@ a4 <.debug_line+0xa4>
  a0:	72705f65 	rsbsvc	r5, r0, #404	@ 0x194
  a4:	63656a6f 	cmnvs	r5, #454656	@ 0x6f000
  a8:	632f7374 			@ <UNDEFINED> instruction: 0x632f7374
  ac:	30343173 	eorscc	r3, r4, r3, ror r1
  b0:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  b4:	2f697062 	svccs	0x00697062
  b8:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  bc:	00656475 	rsbeq	r6, r5, r5, ror r4
  c0:	6d697400 	stclvs	4, cr7, [r9, #-0]
  c4:	632e7265 			@ <UNDEFINED> instruction: 0x632e7265
  c8:	00000100 	andeq	r0, r0, r0, lsl #2
  cc:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  d0:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  d4:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  d8:	00000200 	andeq	r0, r0, r0, lsl #4
  dc:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  e0:	00030068 	andeq	r0, r3, r8, rrx
  e4:	23050000 	tstcs	r5, #0
  e8:	00020500 	andeq	r0, r2, r0, lsl #10
  ec:	15000000 	strne	r0, [r0, #-0]
  f0:	052f0505 	streq	r0, [pc, #-1285]!	@ fffffbf3 <delay_sec+0xfffffb87>
  f4:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
  f8:	1f054b01 	svcne	0x00054b01
  fc:	05054f06 	streq	r4, [r5, #-3846]	@ 0xfffff0fa
 100:	12052f2f 	andne	r2, r5, #47, 30	@ 0xbc
 104:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 108:	052f4b06 	streq	r4, [pc, #-2822]!	@ fffff60a <delay_sec+0xfffff59e>
 10c:	05130601 	ldreq	r0, [r3, #-1537]	@ 0xfffff9ff
 110:	064c061c 			@ <UNDEFINED> instruction: 0x064c061c
 114:	06050501 	streq	r0, [r5], -r1, lsl #10
 118:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 11c:	05052e01 	streq	r2, [r5, #-3585]	@ 0xfffff1ff
 120:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 124:	06160513 			@ <UNDEFINED> instruction: 0x06160513
 128:	06090501 	streq	r0, [r9], -r1, lsl #10
 12c:	0610052f 	ldreq	r0, [r0], -pc, lsr #10
 130:	2e0c0501 	cdpcs	5, 0, cr0, cr12, cr1, {0}
 134:	6c061c05 	stcvs	12, cr1, [r6], {5}
 138:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 13c:	4a062f06 	bmi	18bd5c <delay_sec+0x18bcf0>
 140:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 144:	0631061e 			@ <UNDEFINED> instruction: 0x0631061e
 148:	06050501 	streq	r0, [r5], -r1, lsl #10
 14c:	054a062f 	strbeq	r0, [sl, #-1583]	@ 0xfffff9d1
 150:	02024b01 	andeq	r4, r2, #1024	@ 0x400
 154:	Address 0x154 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6400746e 	strvs	r7, [r0], #-1134	@ 0xfffffb92
  1c:	625f7665 	subsvs	r7, pc, #105906176	@ 0x6500000
  20:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
  24:	6c007265 	stcvs	2, cr7, [r0], {101}	@ 0x65
  28:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  2c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  30:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  34:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6f6c2067 	svcvs	0x006c2067
  40:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  44:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  48:	2064656e 	rsbcs	r6, r4, lr, ror #10
  4c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  50:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
  54:	65675f72 	strbvs	r5, [r7, #-3954]!	@ 0xfffff08e
  58:	73755f74 	cmnvc	r5, #116, 30	@ 0x1d0
  5c:	725f6365 	subsvc	r6, pc, #-1811939327	@ 0x94000001
  60:	64007761 	strvs	r7, [r0], #-1889	@ 0xfffff89f
  64:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  68:	6365735f 	cmnvs	r5, #2080374785	@ 0x7c000001
  6c:	736e7500 	cmnvc	lr, #0, 10
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  74:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  78:	63007261 	tstvs	r0, #268435462	@ 0x10000006
  7c:	00726168 	rsbseq	r6, r2, r8, ror #2
  80:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
  84:	745f3233 	ldrbvc	r3, [pc], #-563	@ 8c <.debug_str+0x8c>
  88:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  8c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  90:	45470074 	strbmi	r0, [r7, #-116]	@ 0xffffff8c
  94:	00323354 	eorseq	r3, r2, r4, asr r3
  98:	616c6564 	cmnvs	ip, r4, ror #10
  9c:	73755f79 	cmnvc	r5, #484	@ 0x1e4
  a0:	6f687300 	svcvs	0x00687300
  a4:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  a8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  ac:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  b8:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  bc:	00726168 	rsbseq	r6, r2, r8, ror #2
  c0:	616c6564 	cmnvs	ip, r4, ror #10
  c4:	736d5f79 	cmnvc	sp, #484	@ 0x1e4
  c8:	6d697400 	stclvs	4, cr7, [r9, #-0]
  cc:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
  d0:	755f7465 	ldrbvc	r7, [pc, #-1125]	@ fffffc73 <delay_sec+0xfffffc07>
  d4:	00636573 	rsbeq	r6, r3, r3, ror r5
  d8:	20554e47 	subscs	r4, r5, r7, asr #28
  dc:	20393943 	eorscs	r3, r9, r3, asr #18
  e0:	322e3431 	eorcc	r3, lr, #822083584	@ 0x31000000
  e4:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  e8:	31343230 	teqcc	r4, r0, lsr r2
  ec:	20393131 	eorscs	r3, r9, r1, lsr r1
  f0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  f4:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  f8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  fc:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 100:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 104:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 108:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 10c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 110:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 114:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 118:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ ffffff6c <delay_sec+0xffffff00>
 11c:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 124:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 128:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 12c:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 130:	6f733d70 	svcvs	0x00733d70
 134:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 138:	6f6c666d 	svcvs	0x006c666d
 13c:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 140:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 144:	2074666f 	rsbscs	r6, r4, pc, ror #12
 148:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 14c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 150:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 154:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 158:	7a6b3676 	bvc	1acdb38 <delay_sec+0x1acdacc>
 15c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 160:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 164:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 168:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 16c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 170:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 174:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 178:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 17c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 180:	6f687300 	svcvs	0x00687300
 184:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 188:	2f00746e 	svccs	0x0000746e
 18c:	72657355 	rsbvc	r7, r5, #1409286145	@ 0x54000001
 190:	61732f73 	cmnvs	r3, r3, ror pc
 194:	6168626d 	cmnvs	r8, sp, ror #4
 198:	6f442f76 	svcvs	0x00442f76
 19c:	656d7563 	strbvs	r7, [sp, #-1379]!	@ 0xfffffa9d
 1a0:	2f73746e 	svccs	0x0073746e
 1a4:	6f637376 	svcvs	0x00637376
 1a8:	705f6564 	subsvc	r6, pc, r4, ror #10
 1ac:	656a6f72 	strbvs	r6, [sl, #-3954]!	@ 0xfffff08e
 1b0:	2f737463 	svccs	0x00737463
 1b4:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 1b8:	6c2f6530 	stcvs	5, cr6, [pc], #-192	@ 100 <.debug_str+0x100>
 1bc:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1c0:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
 1c4:	66666174 			@ <UNDEFINED> instruction: 0x66666174
 1c8:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
 1cc:	6d69742f 	stclvs	4, cr7, [r9, #-188]!	@ 0xffffff44
 1d0:	632e7265 			@ <UNDEFINED> instruction: 0x632e7265
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	47206d72 			@ <UNDEFINED> instruction: 0x47206d72
   c:	5420554e 	strtpl	r5, [r0], #-1358	@ 0xfffffab2
  10:	636c6f6f 	cmnvs	ip, #444	@ 0x1bc
  14:	6e696168 	cdpvs	1, 6, cr6, cr9, cr8, {3}
  18:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  1c:	65522e32 	ldrbvs	r2, [r2, #-3634]	@ 0xfffff1ce
  20:	2820316c 	stmdacs	r0!, {r2, r3, r5, r6, r8, ip, sp}
  24:	6c697542 	stclvs	5, cr7, [r9], #-264	@ 0xfffffef8
  28:	72612064 	rsbvc	r2, r1, #100	@ 0x64
  2c:	34312d6d 	ldrtcc	r2, [r1], #-3437	@ 0xfffff293
  30:	2932352e 	ldmdbcs	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	31313134 	teqcc	r1, r4, lsr r1
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000006c 	andeq	r0, r0, ip, rrx
  80:	00000018 	andeq	r0, r0, r8, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7c0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_sec+0x463c4>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


unhandled-excep:     file format elf32-littlearm


Disassembly of section .text:

00000000 <unhandled_reset>:
   0:	e24ee004 	sub	lr, lr, #4
   4:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
   8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
   c:	e1a0000e 	mov	r0, lr
  10:	ebfffffe 	bl	0 <reset_vector>
  14:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  18:	e1b0f00e 	movs	pc, lr

0000001c <unhandled_undefined_instruction>:
  1c:	e24ee004 	sub	lr, lr, #4
  20:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  24:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  28:	e1a0000e 	mov	r0, lr
  2c:	ebfffffe 	bl	0 <undefined_instruction_vector>
  30:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  34:	e1b0f00e 	movs	pc, lr

00000038 <unhandled_prefetch_abort>:
  38:	e24ee004 	sub	lr, lr, #4
  3c:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  40:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  44:	e1a0000e 	mov	r0, lr
  48:	ebfffffe 	bl	0 <prefetch_abort_vector>
  4c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  50:	e1b0f00e 	movs	pc, lr

00000054 <unhandled_data_abort>:
  54:	e24ee008 	sub	lr, lr, #8
  58:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  5c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  60:	e1a0000e 	mov	r0, lr
  64:	ebfffffe 	bl	0 <data_abort_vector>
  68:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  6c:	e1b0f00e 	movs	pc, lr

00000070 <unhandled_interrupt>:
  70:	e24ee004 	sub	lr, lr, #4
  74:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <int_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <unhandled_swi>:
  8c:	e24ee004 	sub	lr, lr, #4
  90:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  94:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  98:	e1a0000e 	mov	r0, lr
  9c:	ebfffffe 	bl	0 <syscall_vector>
  a0:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a4:	e1b0f00e 	movs	pc, lr

000000a8 <unhandled_fiq>:
  a8:	e24ee004 	sub	lr, lr, #4
  ac:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  b0:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  b4:	e1a0000e 	mov	r0, lr
  b8:	ebfffffe 	bl	0 <fiq_vector>
  bc:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  c0:	e1b0f00e 	movs	pc, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <unhandled_fiq+0x168d784>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19
   4:	e3800080 	orr	r0, r0, #128	@ 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	e3a0d302 	mov	sp, #134217728	@ 0x8000000
  18:	e3a0b000 	mov	fp, #0
  1c:	ebfffffe 	bl	0 <_cstart>
  20:	ebfffffe 	bl	0 <rpi_reboot>

00000024 <PUT32>:
  24:	e5801000 	str	r1, [r0]
  28:	e12fff1e 	bx	lr

0000002c <GET32>:
  2c:	e5900000 	ldr	r0, [r0]
  30:	e12fff1e 	bx	lr

00000034 <BRANCHTO>:
  34:	e12fff10 	bx	r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <BRANCHTO+0x168d7f8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e350001f 	cmp	r0, #31
   c:	8a000020 	bhi	94 <gpio_set_pud+0x94>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3
  1c:	8a000024 	bhi	b4 <gpio_set_pud+0xb4>
  20:	e3510002 	cmp	r1, #2
  24:	8a00002a 	bhi	d4 <gpio_set_pud+0xd4>
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e59f60b8 	ldr	r6, [pc, #184]	@ ec <gpio_set_pud+0xec>
  30:	e1a01004 	mov	r1, r4
  34:	e1a00006 	mov	r0, r6
  38:	ebfffffe 	bl	0 <PUT32>
  3c:	e3a00096 	mov	r0, #150	@ 0x96
  40:	ebfffffe 	bl	0 <delay_us>
  44:	e59f40a4 	ldr	r4, [pc, #164]	@ f0 <gpio_set_pud+0xf0>
  48:	e3a01001 	mov	r1, #1
  4c:	e1a01511 	lsl	r1, r1, r5
  50:	e1a00004 	mov	r0, r4
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e3a00096 	mov	r0, #150	@ 0x96
  5c:	ebfffffe 	bl	0 <delay_us>
  60:	e3a01000 	mov	r1, #0
  64:	e1a00006 	mov	r0, r6
  68:	ebfffffe 	bl	0 <PUT32>
  6c:	e3a00096 	mov	r0, #150	@ 0x96
  70:	ebfffffe 	bl	0 <delay_us>
  74:	e3a01000 	mov	r1, #0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <PUT32>
  80:	e3a00096 	mov	r0, #150	@ 0x96
  84:	ebfffffe 	bl	0 <delay_us>
  88:	ebfffffe 	bl	0 <dev_barrier>
  8c:	e28dd008 	add	sp, sp, #8
  90:	e8bd8070 	pop	{r4, r5, r6, pc}
  94:	e59f3058 	ldr	r3, [pc, #88]	@ f4 <gpio_set_pud+0xf4>
  98:	e58d3000 	str	r3, [sp]
  9c:	e3a03012 	mov	r3, #18
  a0:	e59f2050 	ldr	r2, [pc, #80]	@ f8 <gpio_set_pud+0xf8>
  a4:	e59f1050 	ldr	r1, [pc, #80]	@ fc <gpio_set_pud+0xfc>
  a8:	e59f0050 	ldr	r0, [pc, #80]	@ 100 <gpio_set_pud+0x100>
  ac:	ebfffffe 	bl	0 <printk>
  b0:	ebfffffe 	bl	0 <clean_reboot>
  b4:	e59f3048 	ldr	r3, [pc, #72]	@ 104 <gpio_set_pud+0x104>
  b8:	e58d3000 	str	r3, [sp]
  bc:	e3a03013 	mov	r3, #19
  c0:	e59f2030 	ldr	r2, [pc, #48]	@ f8 <gpio_set_pud+0xf8>
  c4:	e59f1030 	ldr	r1, [pc, #48]	@ fc <gpio_set_pud+0xfc>
  c8:	e59f0038 	ldr	r0, [pc, #56]	@ 108 <gpio_set_pud+0x108>
  cc:	ebfffffe 	bl	0 <printk>
  d0:	ebfffffe 	bl	0 <clean_reboot>
  d4:	e3a03018 	mov	r3, #24
  d8:	e59f2018 	ldr	r2, [pc, #24]	@ f8 <gpio_set_pud+0xf8>
  dc:	e59f1018 	ldr	r1, [pc, #24]	@ fc <gpio_set_pud+0xfc>
  e0:	e59f0024 	ldr	r0, [pc, #36]	@ 10c <gpio_set_pud+0x10c>
  e4:	ebfffffe 	bl	0 <printk>
  e8:	ebfffffe 	bl	0 <clean_reboot>
  ec:	20200094 	mlacs	r0, r4, r0, r0
  f0:	20200098 	mlacs	r0, r8, r0, r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
	...
 100:	0000000c 	andeq	r0, r0, ip
 104:	00000088 	andeq	r0, r0, r8, lsl #1
 108:	00000050 	andeq	r0, r0, r0, asr r0
 10c:	00000090 	muleq	r0, r0, r0

00000110 <gpio_set_pullup>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01002 	mov	r1, #2
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_set_pulldown>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01001 	mov	r1, #1
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_pud_off>:
 130:	e92d4010 	push	{r4, lr}
 134:	e3a01000 	mov	r1, #0
 138:	ebfffffe 	bl	0 <gpio_set_pud>
 13c:	e8bd8010 	pop	{r4, pc}

00000140 <gpio_get_pud>:
 140:	e92d4010 	push	{r4, lr}
 144:	e59f0008 	ldr	r0, [pc, #8]	@ 154 <gpio_get_pud+0x14>
 148:	ebfffffe 	bl	0 <GET32>
 14c:	e2000003 	and	r0, r0, #3
 150:	e8bd8010 	pop	{r4, pc}
 154:	20200094 	mlacs	r0, r4, r0, r0

00000158 <gpio_is_pullup>:
 158:	e92d4010 	push	{r4, lr}
 15c:	ebfffffe 	bl	140 <gpio_get_pud>
 160:	e3500002 	cmp	r0, #2
 164:	13a00000 	movne	r0, #0
 168:	03a00001 	moveq	r0, #1
 16c:	e8bd8010 	pop	{r4, pc}

00000170 <gpio_is_pulldown>:
 170:	e92d4010 	push	{r4, lr}
 174:	ebfffffe 	bl	140 <gpio_get_pud>
 178:	e3500001 	cmp	r0, #1
 17c:	13a00000 	movne	r0, #0
 180:	03a00001 	moveq	r0, #1
 184:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	@ 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  10:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  14:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  18:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  1c:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  20:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
  24:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
  28:	73256020 			@ <UNDEFINED> instruction: 0x73256020
  2c:	61662060 	cmnvs	r6, r0, rrx
  30:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
  34:	6e69703a 	mcrvs	0, 3, r7, cr9, cr10, {1}
  38:	6f6f7420 	svcvs	0x006f7420
  3c:	72616c20 	rsbvc	r6, r1, #32, 24	@ 0x2000
  40:	000a6567 	andeq	r6, sl, r7, ror #10
  44:	206e6970 	rsbcs	r6, lr, r0, ror r9
  48:	3233203c 	eorscc	r2, r3, #60	@ 0x3c
  4c:	00000000 	andeq	r0, r0, r0
  50:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  54:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  58:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  5c:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  60:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  64:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
  68:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
  6c:	73256020 			@ <UNDEFINED> instruction: 0x73256020
  70:	61662060 	cmnvs	r6, r0, rrx
  74:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
  78:	6475703a 	ldrbtvs	r7, [r5], #-58	@ 0xffffffc6
  7c:	6f6f7420 	svcvs	0x006f7420
  80:	72616c20 	rsbvc	r6, r1, #32, 24	@ 0x2000
  84:	000a6567 	andeq	r6, sl, r7, ror #10
  88:	20647570 	rsbcs	r7, r4, r0, ror r5
  8c:	0034203c 	eorseq	r2, r4, ip, lsr r0
  90:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  94:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  98:	3a73253a 	bcc	1cc9588 <gpio_is_pulldown+0x1cc9418>
  9c:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  a0:	0a746168 	beq	1d18648 <gpio_is_pulldown+0x1d184d8>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000045a 	andeq	r0, r0, sl, asr r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000194 	muleq	r0, r4, r1
  10:	0000eb0c 	andeq	lr, r0, ip, lsl #22
  14:	00000c00 	andeq	r0, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00018800 	andeq	r8, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	c7070403 	strgt	r0, [r7, -r3, lsl #8]
  30:	03000000 	tsteq	r0, #0
  34:	01880601 	orreq	r0, r8, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00016805 	andeq	r6, r1, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	0000017f 	andeq	r0, r0, pc, ror r1
  48:	36050803 	strcc	r0, [r5], -r3, lsl #16
  4c:	03000001 	tsteq	r0, #1
  50:	00530801 	subseq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00007d07 	andeq	r7, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000006b 	andeq	r0, r0, fp, rrx
  64:	d4070803 	strle	r0, [r7], #-2051	@ 0xfffff7fd
  68:	03000000 	tsteq	r0, #0
  6c:	01440801 	cmpeq	r4, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_is_pulldown+0xfff08>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000110 	andeq	r0, r0, r0, lsl r1
  7c:	2c110501 	ldccs	5, cr0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000061 	andeq	r0, r0, r1, rrx
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	004f0107 	subeq	r0, pc, r7, lsl #2
  94:	3c010000 	stccc	0, cr0, [r1], {-0}
  98:	0000aa06 	andeq	sl, r0, r6, lsl #20
  9c:	02470700 	subeq	r0, r7, #0, 14
  a0:	07020000 	streq	r0, [r2, -r0]
  a4:	0000015a 	andeq	r0, r0, sl, asr r1
  a8:	49080001 	stmdbmi	r8, {r0}
  ac:	01000001 	tsteq	r0, r1
  b0:	00250541 	eoreq	r0, r5, r1, asr #10
  b4:	01700000 	cmneq	r0, r0
  b8:	00180000 	andseq	r0, r8, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	000000ea 	andeq	r0, r0, sl, ror #1
  c4:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
  c8:	1f410100 	svcne	0x00410100
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0001780a 	andeq	r7, r1, sl, lsl #16
  dc:	00012a00 	andeq	r2, r1, r0, lsl #20
  e0:	50010b00 	andpl	r0, r1, r0, lsl #22
  e4:	5001f303 	andpl	pc, r1, r3, lsl #6
  e8:	90080000 	andls	r0, r8, r0
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	0025053e 	eoreq	r0, r5, lr, lsr r5
  f4:	01580000 	cmpeq	r8, r0
  f8:	00180000 	andseq	r0, r8, r0
  fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 100:	0000012a 	andeq	r0, r0, sl, lsr #2
 104:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 108:	1d3e0100 	ldcne	1, cr0, [lr, #-0]
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	00000029 	andeq	r0, r0, r9, lsr #32
 114:	00000025 	andeq	r0, r0, r5, lsr #32
 118:	0001600a 	andeq	r6, r1, sl
 11c:	00012a00 	andeq	r2, r1, r0, lsl #20
 120:	50010b00 	andpl	r0, r1, r0, lsl #22
 124:	5001f303 	andpl	pc, r1, r3, lsl #6
 128:	f6080000 			@ <UNDEFINED> instruction: 0xf6080000
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	00250538 	eoreq	r0, r5, r8, lsr r5
 134:	01400000 	mrseq	r0, (UNDEF: 64)
 138:	00180000 	andseq	r0, r8, r0
 13c:	9c010000 	stcls	0, cr0, [r1], {-0}
 140:	0000016c 	andeq	r0, r0, ip, ror #2
 144:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 148:	1b380100 	blne	e00550 <gpio_is_pulldown+0xe003e0>
 14c:	0000002c 	andeq	r0, r0, ip, lsr #32
 150:	0000004e 	andeq	r0, r0, lr, asr #32
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	00014c0a 	andeq	r4, r1, sl, lsl #24
 15c:	00041500 	andeq	r1, r4, r0, lsl #10
 160:	50010b00 	andpl	r0, r1, r0, lsl #22
 164:	00940c05 	addseq	r0, r4, r5, lsl #24
 168:	00002020 	andeq	r2, r0, r0, lsr #32
 16c:	0000400c 	andeq	r4, r0, ip
 170:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 174:	00000130 	andeq	r0, r0, r0, lsr r1
 178:	00000010 	andeq	r0, r0, r0, lsl r0
 17c:	01ad9c01 			@ <UNDEFINED> instruction: 0x01ad9c01
 180:	70090000 	andvc	r0, r9, r0
 184:	01006e69 	tsteq	r0, r9, ror #28
 188:	002c1c36 	eoreq	r1, ip, r6, lsr ip
 18c:	00730000 	rsbseq	r0, r3, r0
 190:	006f0000 	rsbeq	r0, pc, r0
 194:	3c0a0000 	stccc	0, cr0, [sl], {-0}
 198:	2f000001 	svccs	0x00000001
 19c:	0b000002 	bleq	1ac <.debug_info+0x1ac>
 1a0:	f3035001 	vhadd.u8	d5, d3, d1
 1a4:	010b5001 	tsteq	fp, r1
 1a8:	00300151 	eorseq	r0, r0, r1, asr r1
 1ac:	009f0c00 	addseq	r0, pc, r0, lsl #24
 1b0:	35010000 	strcc	r0, [r1, #-0]
 1b4:	00012006 	andeq	r2, r1, r6
 1b8:	00001000 	andeq	r1, r0, r0
 1bc:	ee9c0100 	cdp	1, 9, cr0, cr12, cr0, {0}
 1c0:	09000001 	stmdbeq	r0, {r0}
 1c4:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1c8:	2c213501 	stccs	5, cr3, [r1], #-4
 1cc:	98000000 	stmdals	r0, {}	@ <UNPREDICTABLE>
 1d0:	94000000 	strls	r0, [r0], #-0
 1d4:	0a000000 	beq	1dc <.debug_info+0x1dc>
 1d8:	0000012c 	andeq	r0, r0, ip, lsr #2
 1dc:	0000022f 	andeq	r0, r0, pc, lsr #4
 1e0:	0350010b 	cmpeq	r0, #-1073741822	@ 0xc0000002
 1e4:	0b5001f3 	bleq	14009b8 <gpio_is_pulldown+0x1400848>
 1e8:	31015101 	tstcc	r1, r1, lsl #2
 1ec:	190c0000 	stmdbne	ip, {}	@ <UNPREDICTABLE>
 1f0:	01000001 	tsteq	r0, r1
 1f4:	01100634 	tsteq	r0, r4, lsr r6
 1f8:	00100000 	andseq	r0, r0, r0
 1fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 200:	0000022f 	andeq	r0, r0, pc, lsr #4
 204:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 208:	1f340100 	svcne	0x00340100
 20c:	0000002c 	andeq	r0, r0, ip, lsr #32
 210:	000000bd 	strheq	r0, [r0], -sp
 214:	000000b9 	strheq	r0, [r0], -r9
 218:	00011c0a 	andeq	r1, r1, sl, lsl #24
 21c:	00022f00 	andeq	r2, r2, r0, lsl #30
 220:	50010b00 	andpl	r0, r1, r0, lsl #22
 224:	5001f303 	andpl	pc, r1, r3, lsl #6
 228:	0151010b 	cmpeq	r1, fp, lsl #2
 22c:	0c000032 	stceq	0, cr0, [r0], {50}	@ 0x32
 230:	00000103 	andeq	r0, r0, r3, lsl #2
 234:	00061101 	andeq	r1, r6, r1, lsl #2
 238:	10000000 	andne	r0, r0, r0
 23c:	01000001 	tsteq	r0, r1
 240:	0004009c 	muleq	r4, ip, r0
 244:	69700900 	ldmdbvs	r0!, {r8, fp}^
 248:	1101006e 	tstne	r1, lr, rrx
 24c:	00002c1c 	andeq	r2, r0, ip, lsl ip
 250:	0000ee00 	andeq	lr, r0, r0, lsl #28
 254:	0000de00 	andeq	sp, r0, r0, lsl #28
 258:	75700900 	ldrbvc	r0, [r0, #-2304]!	@ 0xfffff700
 25c:	11010064 	tstne	r1, r4, rrx
 260:	00002c2a 	andeq	r2, r0, sl, lsr #24
 264:	00016300 	andeq	r6, r1, r0, lsl #6
 268:	00015100 	andeq	r5, r1, r0, lsl #2
 26c:	00b10d00 	adcseq	r0, r1, r0, lsl #26
 270:	04100000 	ldreq	r0, [r0], #-0
 274:	03050000 	tsteq	r5, #0
 278:	00000000 	andeq	r0, r0, r0
 27c:	00002c0e 	andeq	r2, r0, lr, lsl #24
 280:	00042100 	andeq	r2, r4, r0, lsl #2
 284:	003c0f00 	eorseq	r0, ip, r0, lsl #30
 288:	042d0000 	strteq	r0, [sp], #-0
 28c:	029f0000 	addseq	r0, pc, #0
 290:	010b0000 	mrseq	r0, (UNDEF: 11)
 294:	00760250 	rsbseq	r0, r6, r0, asr r2
 298:	0251010b 	subseq	r0, r1, #-1073741822	@ 0xc0000002
 29c:	0f000074 	svceq	0x00000074
 2a0:	00000044 	andeq	r0, r0, r4, asr #32
 2a4:	00000439 	andeq	r0, r0, r9, lsr r4
 2a8:	000002b3 			@ <UNDEFINED> instruction: 0x000002b3
 2ac:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2b0:	0f009608 	svceq	0x00009608
 2b4:	00000058 	andeq	r0, r0, r8, asr r0
 2b8:	0000042d 	andeq	r0, r0, sp, lsr #8
 2bc:	000002cf 	andeq	r0, r0, pc, asr #5
 2c0:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2c4:	010b0074 	tsteq	fp, r4, ror r0
 2c8:	75310451 	ldrvc	r0, [r1, #-1105]!	@ 0xfffffbaf
 2cc:	0f002400 	svceq	0x00002400
 2d0:	00000060 	andeq	r0, r0, r0, rrx
 2d4:	00000439 	andeq	r0, r0, r9, lsr r4
 2d8:	000002e3 	andeq	r0, r0, r3, ror #5
 2dc:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2e0:	0f009608 	svceq	0x00009608
 2e4:	0000006c 	andeq	r0, r0, ip, rrx
 2e8:	0000042d 	andeq	r0, r0, sp, lsr #8
 2ec:	000002fc 	strdeq	r0, [r0], -ip
 2f0:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2f4:	010b0076 	tsteq	fp, r6, ror r0
 2f8:	00300151 	eorseq	r0, r0, r1, asr r1
 2fc:	0000740f 	andeq	r7, r0, pc, lsl #8
 300:	00043900 	andeq	r3, r4, r0, lsl #18
 304:	00031000 	andeq	r1, r3, r0
 308:	50010b00 	andpl	r0, r1, r0, lsl #22
 30c:	00960802 	addseq	r0, r6, r2, lsl #16
 310:	0000800f 	andeq	r8, r0, pc
 314:	00042d00 	andeq	r2, r4, r0, lsl #26
 318:	00032900 	andeq	r2, r3, r0, lsl #18
 31c:	50010b00 	andpl	r0, r1, r0, lsl #22
 320:	0b007402 	bleq	1d330 <gpio_is_pulldown+0x1d1c0>
 324:	30015101 	andcc	r5, r1, r1, lsl #2
 328:	00880f00 	addeq	r0, r8, r0, lsl #30
 32c:	04390000 	ldrteq	r0, [r9], #-0
 330:	033d0000 	teqeq	sp, #0
 334:	010b0000 	mrseq	r0, (UNDEF: 11)
 338:	96080250 			@ <UNDEFINED> instruction: 0x96080250
 33c:	008c0e00 	addeq	r0, ip, r0, lsl #28
 340:	04210000 	strteq	r0, [r1], #-0
 344:	b00f0000 	andlt	r0, pc, r0
 348:	45000000 	strmi	r0, [r0, #-0]
 34c:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
 350:	0b000003 	bleq	364 <.debug_info+0x364>
 354:	03055001 	tsteq	r5, #1
 358:	0000000c 	andeq	r0, r0, ip
 35c:	0551010b 	ldrbeq	r0, [r1, #-267]	@ 0xfffffef5
 360:	00000003 	andeq	r0, r0, r3
 364:	52010b00 	andpl	r0, r1, #0, 22
 368:	00000305 	andeq	r0, r0, r5, lsl #6
 36c:	010b0000 	mrseq	r0, (UNDEF: 11)
 370:	0b420153 	bleq	10808c4 <gpio_is_pulldown+0x1080754>
 374:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 378:	00004403 	andeq	r4, r0, r3, lsl #8
 37c:	b40e0000 	strlt	r0, [lr], #-0
 380:	51000000 	mrspl	r0, (UNDEF: 0)
 384:	0f000004 	svceq	0x00000004
 388:	000000d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 38c:	00000445 	andeq	r0, r0, r5, asr #8
 390:	000003bf 			@ <UNDEFINED> instruction: 0x000003bf
 394:	0550010b 	ldrbeq	r0, [r0, #-267]	@ 0xfffffef5
 398:	00005003 	andeq	r5, r0, r3
 39c:	51010b00 	tstpl	r1, r0, lsl #22
 3a0:	00000305 	andeq	r0, r0, r5, lsl #6
 3a4:	010b0000 	mrseq	r0, (UNDEF: 11)
 3a8:	00030552 	andeq	r0, r3, r2, asr r5
 3ac:	0b000000 	bleq	3b4 <.debug_info+0x3b4>
 3b0:	43015301 	tstmi	r1, #67108864	@ 0x4000000
 3b4:	007d020b 	rsbseq	r0, sp, fp, lsl #4
 3b8:	00880305 	addeq	r0, r8, r5, lsl #6
 3bc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 3c0:	000000d4 	ldrdeq	r0, [r0], -r4
 3c4:	00000451 	andeq	r0, r0, r1, asr r4
 3c8:	0000e80f 	andeq	lr, r0, pc, lsl #16
 3cc:	00044500 	andeq	r4, r4, r0, lsl #10
 3d0:	0003f600 	andeq	pc, r3, r0, lsl #12
 3d4:	50010b00 	andpl	r0, r1, r0, lsl #22
 3d8:	00900305 	addseq	r0, r0, r5, lsl #6
 3dc:	010b0000 	mrseq	r0, (UNDEF: 11)
 3e0:	00030551 	andeq	r0, r3, r1, asr r5
 3e4:	0b000000 	bleq	3ec <.debug_info+0x3ec>
 3e8:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	0153010b 	cmpeq	r3, fp, lsl #2
 3f4:	ec0e0048 	stc	0, cr0, [lr], {72}	@ 0x48
 3f8:	51000000 	mrspl	r0, (UNDEF: 0)
 3fc:	00000004 	andeq	r0, r0, r4
 400:	00007210 	andeq	r7, r0, r0, lsl r2
 404:	00041000 	andeq	r1, r4, r0
 408:	002c1100 	eoreq	r1, ip, r0, lsl #2
 40c:	000c0000 	andeq	r0, ip, r0
 410:	00040004 	andeq	r0, r4, r4
 414:	004d1200 	subeq	r1, sp, r0, lsl #4
 418:	004d0000 	subeq	r0, sp, r0
 41c:	ac020000 	stcge	0, cr0, [r2], {-0}
 420:	0000120a 	andeq	r1, r0, sl, lsl #4
 424:	00000000 	andeq	r0, r0, r0
 428:	88020000 	stmdahi	r2, {}	@ <UNPREDICTABLE>
 42c:	01791206 	cmneq	r9, r6, lsl #4
 430:	01790000 	cmneq	r9, r0
 434:	a8020000 	stmdage	r2, {}	@ <UNPREDICTABLE>
 438:	00be1206 	adcseq	r1, lr, r6, lsl #4
 43c:	00be0000 	adcseq	r0, lr, r0
 440:	65020000 	strvs	r0, [r2, #-0]
 444:	01721206 	cmneq	r2, r6, lsl #4
 448:	01720000 	cmneq	r2, r0
 44c:	31020000 	mrscc	r0, (UNDEF: 2)
 450:	01291205 			@ <UNDEFINED> instruction: 0x01291205
 454:	01290000 			@ <UNDEFINED> instruction: 0x01290000
 458:	7a020000 	bvc	80460 <gpio_is_pulldown+0x802f0>
 45c:	Address 0x45c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_is_pulldown+0x2bff3c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	tsteq	r0, #83886080	@ 0x5000000
  34:	3b0b3a0e 	blcc	2ce874 <gpio_is_pulldown+0x2ce704>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_is_pulldown+0xf802e8>
  44:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_is_pulldown+0xec2bc8>
  4c:	13010b39 	tstne	r1, #58368	@ 0xe400
  50:	28070000 	stmdacs	r7, {}	@ <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  60:	0b3a0e03 	bleq	e83874 <gpio_is_pulldown+0xe83704>
  64:	0b390b3b 	bleq	e42d58 <gpio_is_pulldown+0xe42be8>
  68:	13491927 	cmpne	r9, #638976	@ 0x9c000
  6c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  70:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  74:	00130119 	andseq	r0, r3, r9, lsl r1
  78:	00050900 	andeq	r0, r5, r0, lsl #18
  7c:	0b3a0803 	bleq	e82090 <gpio_is_pulldown+0xe81f20>
  80:	0b390b3b 	bleq	e42d74 <gpio_is_pulldown+0xe42c04>
  84:	17021349 	strne	r1, [r2, -r9, asr #6]
  88:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  8c:	82890a00 	addhi	r0, r9, #0, 20
  90:	01110101 	tsteq	r1, r1, lsl #2
  94:	00001331 	andeq	r1, r0, r1, lsr r3
  98:	01828a0b 	orreq	r8, r2, fp, lsl #20
  9c:	91180200 	tstls	r8, r0, lsl #4
  a0:	00001842 	andeq	r1, r0, r2, asr #16
  a4:	3f012e0c 	svccc	0x00012e0c
  a8:	3a0e0319 	bcc	380d14 <gpio_is_pulldown+0x380ba4>
  ac:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b0:	1119270b 	tstne	r9, fp, lsl #14
  b4:	40061201 	andmi	r1, r6, r1, lsl #4
  b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  bc:	00001301 	andeq	r1, r0, r1, lsl #6
  c0:	0300340d 	tsteq	r0, #218103808	@ 0xd000000
  c4:	3413490e 	ldrcc	r4, [r3], #-2318	@ 0xfffff6f2
  c8:	00180219 	andseq	r0, r8, r9, lsl r2
  cc:	82890e00 	addhi	r0, r9, #0, 28
  d0:	01110001 	tsteq	r1, r1
  d4:	00001331 	andeq	r1, r0, r1, lsr r3
  d8:	0182890f 	orreq	r8, r2, pc, lsl #18
  dc:	31011101 	tstcc	r1, r1, lsl #2
  e0:	00130113 	andseq	r0, r3, r3, lsl r1
  e4:	01011000 	mrseq	r1, (UNDEF: 1)
  e8:	13011349 	tstne	r1, #603979777	@ 0x24000001
  ec:	21110000 	tstcs	r1, r0
  f0:	2f134900 	svccs	0x00134900
  f4:	1200000b 	andne	r0, r0, #11
  f8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  fc:	0e6e193c 			@ <UNDEFINED> instruction: 0x0e6e193c
 100:	0b3a0e03 	bleq	e83914 <gpio_is_pulldown+0xe837a4>
 104:	0b390b3b 	bleq	e42df8 <gpio_is_pulldown+0xe42c88>
 108:	Address 0x108 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000170 	andeq	r0, r0, r0, ror r1
   8:	00000177 	andeq	r0, r0, r7, ror r1
   c:	77500001 	ldrbvc	r0, [r0, -r1]
  10:	88000001 	stmdahi	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  28:	00015800 	andeq	r5, r1, r0, lsl #16
  2c:	00015f00 	andeq	r5, r1, r0, lsl #30
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000015f 	andeq	r0, r0, pc, asr r1
  38:	00000170 	andeq	r0, r0, r0, ror r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01400000 	mrseq	r0, (UNDEF: 64)
  50:	01480000 	mrseq	r0, (UNDEF: 72)
  54:	00010000 	andeq	r0, r1, r0
  58:	00014850 	andeq	r4, r1, r0, asr r8
  5c:	00015800 	andeq	r5, r1, r0, lsl #16
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  70:	30000000 	andcc	r0, r0, r0
  74:	3b000001 	blcc	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	013b5000 	teqeq	fp, r0
  80:	01400000 	mrseq	r0, (UNDEF: 64)
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  98:	00000120 	andeq	r0, r0, r0, lsr #2
  9c:	0000012b 	andeq	r0, r0, fp, lsr #2
  a0:	2b500001 	blcs	14000ac <gpio_is_pulldown+0x13fff3c>
  a4:	30000001 	andcc	r0, r0, r1
  a8:	04000001 	streq	r0, [r0], #-1
  ac:	5001f300 	andpl	pc, r1, r0, lsl #6
  b0:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  bc:	00011000 	andeq	r1, r1, r0
  c0:	00011b00 	andeq	r1, r1, r0, lsl #22
  c4:	50000100 	andpl	r0, r0, r0, lsl #2
  c8:	0000011b 	andeq	r0, r0, fp, lsl r1
  cc:	00000120 	andeq	r0, r0, r0, lsr #2
  d0:	01f30004 	mvnseq	r0, r4
  d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  f0:	002b0000 	eoreq	r0, fp, r0
  f4:	00010000 	andeq	r0, r1, r0
  f8:	00002b50 	andeq	r2, r0, r0, asr fp
  fc:	00009400 	andeq	r9, r0, r0, lsl #8
 100:	55000100 	strpl	r0, [r0, #-256]	@ 0xffffff00
 104:	00000094 	muleq	r0, r4, r0
 108:	000000ac 	andeq	r0, r0, ip, lsr #1
 10c:	ac500001 	mrrcge	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
 110:	b4000000 	strlt	r0, [r0], #-0
 114:	04000000 	streq	r0, [r0], #-0
 118:	5001f300 	andpl	pc, r1, r0, lsl #6
 11c:	0000b49f 	muleq	r0, pc, r4	@ <UNPREDICTABLE>
 120:	0000cc00 	andeq	ip, r0, r0, lsl #24
 124:	50000100 	andpl	r0, r0, r0, lsl #2
 128:	000000cc 	andeq	r0, r0, ip, asr #1
 12c:	000000d4 	ldrdeq	r0, [r0], -r4
 130:	d4550001 	ldrble	r0, [r5], #-1
 134:	e4000000 	str	r0, [r0], #-0
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	00e45000 	rsceq	r5, r4, r0
 140:	01100000 	tsteq	r0, r0
 144:	00010000 	andeq	r0, r1, r0
 148:	00000055 	andeq	r0, r0, r5, asr r0
	...
 164:	2b000000 	blcs	16c <.debug_loc+0x16c>
 168:	01000000 	mrseq	r0, (UNDEF: 0)
 16c:	002b5100 	eoreq	r5, fp, r0, lsl #2
 170:	00480000 	subeq	r0, r8, r0
 174:	00010000 	andeq	r0, r1, r0
 178:	00004854 	andeq	r4, r0, r4, asr r8
 17c:	00009400 	andeq	r9, r0, r0, lsl #8
 180:	f3000400 	vshl.u8	d0, d0, d0
 184:	949f5101 	ldrls	r5, [pc], #257	@ 18c <.debug_loc+0x18c>
 188:	a8000000 	stmdage	r0, {}	@ <UNPREDICTABLE>
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	00a85100 	adceq	r5, r8, r0, lsl #2
 194:	00b40000 	adcseq	r0, r4, r0
 198:	00040000 	andeq	r0, r4, r0
 19c:	9f5101f3 	svcls	0x005101f3
 1a0:	000000b4 	strheq	r0, [r0], -r4
 1a4:	000000c8 	andeq	r0, r0, r8, asr #1
 1a8:	c8510001 	ldmdagt	r1, {r0}^
 1ac:	d4000000 	strle	r0, [r0], #-0
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	00d45400 	sbcseq	r5, r4, r0, lsl #8
 1b8:	00e00000 	rsceq	r0, r0, r0
 1bc:	00010000 	andeq	r0, r1, r0
 1c0:	0000e051 	andeq	lr, r0, r1, asr r0
 1c4:	00011000 	andeq	r1, r1, r0
 1c8:	54000100 	strpl	r0, [r0], #-256	@ 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000188 	andeq	r0, r0, r8, lsl #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000143 	andeq	r0, r0, r3, asr #2
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7735322d 	ldrvc	r3, [r5, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47	@ 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	@ 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	tstne	r2, #33554432	@ 0x2000000
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	05144a01 	ldreq	r4, [r4, #-2561]	@ 0xfffff5ff
  88:	05051309 	streq	r1, [r5, #-777]	@ 0xfffffcf7
  8c:	06070513 			@ <UNDEFINED> instruction: 0x06070513
  90:	06090501 	streq	r0, [r9], -r1, lsl #10
  94:	1405054b 	strne	r0, [r5], #-1355	@ 0xfffffab5
  98:	064e8431 			@ <UNDEFINED> instruction: 0x064e8431
  9c:	4e84062e 	cdpmi	6, 8, cr0, cr4, cr14, {1}
  a0:	4c674e67 	stclmi	14, cr4, [r7], #-412	@ 0xfffffe64
  a4:	2f060105 	svccs	0x00060105
  a8:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
  ac:	03060104 	tsteq	r6, #4, 2
  b0:	02004a60 	andeq	r4, r0, #96, 20	@ 0x60000
  b4:	9e060104 	cdpls	1, 0, cr0, cr6, cr4, {0}
  b8:	01040200 	mrseq	r0, R12_usr
  bc:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
  c0:	002e0601 	eoreq	r0, lr, r1, lsl #12
  c4:	2f010402 	svccs	0x00010402
  c8:	01040200 	mrseq	r0, R12_usr
  cc:	02009e06 	andeq	r9, r0, #6, 28	@ 0x60
  d0:	002e0104 	eoreq	r0, lr, r4, lsl #2
  d4:	06010402 	streq	r0, [r1], -r2, lsl #8
  d8:	3309052e 	tstcc	r9, #192937984	@ 0xb800000
  dc:	2e660601 	cdpcs	6, 6, cr0, cr6, cr1, {0}
  e0:	24052e06 	strcs	r2, [r5], #-3590	@ 0xfffff1fa
  e4:	3c081c03 	stccc	12, cr1, [r8], {3}
  e8:	26050106 	strcs	r0, [r5], -r6, lsl #2
  ec:	3f052e06 	svccc	0x00052e06
  f0:	26054a06 	strcs	r4, [r5], -r6, lsl #20
  f4:	01062f06 	tsteq	r6, r6, lsl #30
  f8:	2e062805 	cdpcs	8, 0, cr2, cr6, cr5, {0}
  fc:	4a064105 	bmi	190518 <gpio_is_pulldown+0x1903a8>
 100:	2f062105 	svccs	0x00062105
 104:	23050106 	tstcs	r5, #-2147483647	@ 0x80000001
 108:	3c052e06 	stccc	14, cr2, [r5], {6}
 10c:	20054a06 	andcs	r4, r5, r6, lsl #20
 110:	01063006 	tsteq	r6, r6
 114:	2f060505 	svccs	0x00060505
 118:	01060d05 	tsteq	r6, r5, lsl #26
 11c:	2f01052e 	svccs	0x0001052e
 120:	6a062205 	bvs	18893c <gpio_is_pulldown+0x1887cc>
 124:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 128:	0c052f06 	stceq	15, cr2, [r5], {6}
 12c:	01050106 	tsteq	r5, r6, lsl #2
 130:	0624052f 	strteq	r0, [r4], -pc, lsr #10
 134:	05010683 	streq	r0, [r1, #-1667]	@ 0xfffff97d
 138:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb3b <gpio_is_pulldown+0xfffff9cb>
 13c:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 140:	08022f01 	stmdaeq	r2, {r0, r8, r9, sl, fp, sp}
 144:	Address 0x144 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	@ 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffff58 <gpio_is_pulldown+0xfffffde8>
  10:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
  14:	72656c67 	rsbvc	r6, r5, #26368	@ 0x6700
  18:	616c632f 	cmnvs	ip, pc, lsr #6
  1c:	632f7373 			@ <UNDEFINED> instruction: 0x632f7373
  20:	30343173 	eorscc	r3, r4, r3, ror r1
  24:	35322d65 	ldrcc	r2, [r2, #-3429]!	@ 0xfffff29b
  28:	2f6e6977 	svccs	0x006e6977
  2c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  30:	74732f69 	ldrbtvc	r2, [r3], #-3945	@ 0xfffff097
  34:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  38:	76697270 			@ <UNDEFINED> instruction: 0x76697270
  3c:	00657461 	rsbeq	r7, r5, r1, ror #8
  40:	6f697067 	svcvs	0x00697067
  44:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
  48:	66666f5f 	uqsaxvs	r6, r6, pc	@ <UNPREDICTABLE>
  4c:	54454700 	strbpl	r4, [r5], #-1792	@ 0xfffff900
  50:	75003233 	strvc	r3, [r0, #-563]	@ 0xfffffdcd
  54:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  58:	2064656e 	rsbcs	r6, r4, lr, ror #10
  5c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  60:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  64:	6c635f6f 	stclvs	15, cr5, [r3], #-444	@ 0xfffffe44
  68:	6c00306b 	stcvs	0, cr3, [r0], {107}	@ 0x6b
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  7c:	6f687300 	svcvs	0x00687300
  80:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	6f697067 	svcvs	0x00697067
  94:	5f73695f 	svcpl	0x0073695f
  98:	6c6c7570 	stclvs	5, cr7, [ip], #-448	@ 0xfffffe40
  9c:	67007075 	smlsdxvs	r0, r5, r0, r7
  a0:	5f6f6970 	svcpl	0x006f6970
  a4:	5f746573 	svcpl	0x00746573
  a8:	6c6c7570 	stclvs	5, cr7, [ip], #-448	@ 0xfffffe40
  ac:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
  b0:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  b4:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
  b8:	5f4e4f49 	svcpl	0x004e4f49
  bc:	6564005f 	strbvs	r0, [r4, #-95]!	@ 0xffffffa1
  c0:	5f79616c 	svcpl	0x0079616c
  c4:	75007375 	strvc	r7, [r0, #-885]	@ 0xfffffc8b
  c8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  dc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  e0:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  e4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  ec:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  f0:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  f4:	70670063 	rsbvc	r0, r7, r3, rrx
  f8:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
  fc:	705f7465 	subsvc	r7, pc, r5, ror #8
 100:	67006475 	smlsdxvs	r0, r5, r4, r6
 104:	5f6f6970 	svcpl	0x006f6970
 108:	5f746573 	svcpl	0x00746573
 10c:	00647570 	rsbeq	r7, r4, r0, ror r5
 110:	6f697067 	svcvs	0x00697067
 114:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
 118:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 11c:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
 120:	75705f74 	ldrbvc	r5, [r0, #-3956]!	@ 0xfffff08c
 124:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
 128:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
 12c:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
 130:	6f6f6265 	svcvs	0x006f6265
 134:	6f6c0074 	svcvs	0x006c0074
 138:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 13c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 140:	00746e69 	rsbseq	r6, r4, r9, ror #28
 144:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 148:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 14c:	73695f6f 	cmnvc	r9, #444	@ 0x1bc
 150:	6c75705f 	ldclvs	0, cr7, [r5], #-380	@ 0xfffffe84
 154:	776f646c 	strbvc	r6, [pc, -ip, ror #8]!
 158:	5047006e 	subpl	r0, r7, lr, rrx
 15c:	505f4f49 	subspl	r4, pc, r9, asr #30
 160:	444c4c55 	strbmi	r4, [ip], #-3157	@ 0xfffff3ab
 164:	004e574f 	subeq	r5, lr, pc, asr #14
 168:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 16c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 170:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 174:	6b746e69 	blvs	1d1bb20 <gpio_is_pulldown+0x1d1b9b0>
 178:	54555000 	ldrbpl	r5, [r5], #-0
 17c:	6c003233 	stcvs	2, cr3, [r0], {51}	@ 0x33
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 18c:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 190:	00726168 	rsbseq	r6, r2, r8, ror #2
 194:	20554e47 	subscs	r4, r5, r7, asr #28
 198:	20393943 	eorscs	r3, r9, r3, asr #18
 19c:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
 1a0:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
 1a4:	30313230 	eorscc	r3, r1, r0, lsr r2
 1a8:	20343238 	eorscs	r3, r4, r8, lsr r2
 1ac:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
 1b0:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
 1b4:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	@ 0xffffff5c
 1b8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 1bc:	316d7261 	cmncc	sp, r1, ror #4
 1c0:	6a363731 	bvs	d8de8c <gpio_is_pulldown+0xd8dd1c>
 1c4:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1c8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 1cc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 1d0:	316d7261 	cmncc	sp, r1, ror #4
 1d4:	6a363731 	bvs	d8dea0 <gpio_is_pulldown+0xd8dd30>
 1d8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1dc:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 1e0:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 1e4:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 1e8:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 1ec:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 1f0:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 1f4:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 1f8:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1fc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 200:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 204:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 208:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 20c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 210:	206d7261 	rsbcs	r7, sp, r1, ror #4
 214:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 218:	613d6863 	teqvs	sp, r3, ror #16
 21c:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 220:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 224:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 228:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 22c:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 230:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 234:	20393975 	eorscs	r3, r9, r5, ror r9
 238:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 23c:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 240:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 244:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 248:	5f4f4950 	svcpl	0x004f4950
 24c:	4c4c5550 	mcrrmi	5, 5, r5, ip, cr0
 250:	Address 0x250 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <gpio_is_pulldown+0xfffffd60>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  1c:	00000110 	andeq	r0, r0, r0, lsl r1
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	4402180e 	strmi	r1, [r2], #-2062	@ 0xfffff7f2
  30:	42100e0a 	andsmi	r0, r0, #10, 28	@ 0xa0
  34:	0000000b 	andeq	r0, r0, fp
  38:	00000014 	andeq	r0, r0, r4, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000110 	andeq	r0, r0, r0, lsl r1
  44:	00000010 	andeq	r0, r0, r0, lsl r0
  48:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000120 	andeq	r0, r0, r0, lsr #2
  5c:	00000010 	andeq	r0, r0, r0, lsl r0
  60:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  64:	00018e02 	andeq	r8, r1, r2, lsl #28
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000130 	andeq	r0, r0, r0, lsr r1
  74:	00000010 	andeq	r0, r0, r0, lsl r0
  78:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  7c:	00018e02 	andeq	r8, r1, r2, lsl #28
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	00000140 	andeq	r0, r0, r0, asr #2
  8c:	00000018 	andeq	r0, r0, r8, lsl r0
  90:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00000158 	andeq	r0, r0, r8, asr r1
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	00000014 	andeq	r0, r0, r4, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000170 	andeq	r0, r0, r0, ror r1
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_is_pulldown+0x12cd6bc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_is_pulldown+0x462c0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text.gpio_int_set:

00000000 <gpio_int_set>:
   0:	e351001f 	cmp	r1, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05000 	mov	r5, r0
  10:	e1a04001 	mov	r4, r1
  14:	ebfffffe 	bl	0 <dev_barrier>
  18:	e3a01001 	mov	r1, #1
  1c:	e1a04411 	lsl	r4, r1, r4
  20:	e1a00005 	mov	r0, r5
  24:	ebfffffe 	bl	0 <GET32>
  28:	e1841000 	orr	r1, r4, r0
  2c:	e1a00005 	mov	r0, r5
  30:	ebfffffe 	bl	0 <PUT32>
  34:	ebfffffe 	bl	0 <dev_barrier>
  38:	e3a01802 	mov	r1, #131072	@ 0x20000
  3c:	e59f0008 	ldr	r0, [pc, #8]	@ 4c <gpio_int_set+0x4c>
  40:	ebfffffe 	bl	0 <PUT32>
  44:	ebfffffe 	bl	0 <dev_barrier>
  48:	e8bd8070 	pop	{r4, r5, r6, pc}
  4c:	2000b214 	andcs	fp, r0, r4, lsl r2

Disassembly of section .text.gpio_has_interrupt:

00000000 <gpio_has_interrupt>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f000c 	ldr	r0, [pc, #12]	@ 18 <gpio_has_interrupt+0x18>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e1a008a0 	lsr	r0, r0, #17
  10:	e2000001 	and	r0, r0, #1
  14:	e8bd8010 	pop	{r4, pc}
  18:	2000b208 	andcs	fp, r0, r8, lsl #4

Disassembly of section .text.gpio_int_rising_edge:

00000000 <gpio_int_rising_edge>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e1a01000 	mov	r1, r0
  10:	e59f0004 	ldr	r0, [pc, #4]	@ 1c <gpio_int_rising_edge+0x1c>
  14:	ebfffffe 	bl	0 <gpio_int_rising_edge>
  18:	e8bd8010 	pop	{r4, pc}
  1c:	2020004c 	eorcs	r0, r0, ip, asr #32

Disassembly of section .text.gpio_int_falling_edge:

00000000 <gpio_int_falling_edge>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e1a01000 	mov	r1, r0
  10:	e59f0004 	ldr	r0, [pc, #4]	@ 1c <gpio_int_falling_edge+0x1c>
  14:	ebfffffe 	bl	0 <gpio_int_falling_edge>
  18:	e8bd8010 	pop	{r4, pc}
  1c:	20200058 	eorcs	r0, r0, r8, asr r0

Disassembly of section .rodata.gpio_int_async_falling_edge.str1.4:

00000000 <.rodata.gpio_int_async_falling_edge.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	@ 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <gpio_enable_hi_int+0x1cc9504>
  18:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  1c:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
  20:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  24:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
  28:	75662073 	strbvc	r2, [r6, #-115]!	@ 0xffffff8d
  2c:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  30:	0a216e6f 	beq	85b9f4 <gpio_enable_hi_int+0x85b9f4>
  34:	Address 0x34 is out of bounds.


Disassembly of section .text.gpio_int_async_falling_edge:

00000000 <gpio_int_async_falling_edge>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e3a0305a 	mov	r3, #90	@ 0x5a
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <gpio_int_async_falling_edge+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <gpio_int_async_falling_edge+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <gpio_int_async_falling_edge+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000000c 	andeq	r0, r0, ip

Disassembly of section .text.gpio_int_async_rising_edge:

00000000 <gpio_int_async_rising_edge>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e3a03060 	mov	r3, #96	@ 0x60
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <gpio_int_async_rising_edge+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <gpio_int_async_rising_edge+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <gpio_int_async_rising_edge+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.gpio_enable_hi_int.str1.4:

00000000 <.rodata.gpio_enable_hi_int.str1.4>:
   0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
   4:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
   8:	3a73253a 	bcc	1cc94f8 <gpio_enable_hi_int+0x1cc94f8>
   c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  10:	6c61766e 	stclvs	6, cr7, [r1], #-440	@ 0xfffffe48
  14:	70206469 	eorvc	r6, r0, r9, ror #8
  18:	203a6e69 	eorscs	r6, sl, r9, ror #28
  1c:	0a0a6425 	beq	2990b8 <gpio_enable_hi_int+0x2990b8>
	...

Disassembly of section .text.gpio_enable_hi_int:

00000000 <gpio_enable_hi_int>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e1a01000 	mov	r1, r0
   c:	e2403001 	sub	r3, r0, #1
  10:	e353001e 	cmp	r3, #30
  14:	8a000003 	bhi	28 <gpio_enable_hi_int+0x28>
  18:	e59f0024 	ldr	r0, [pc, #36]	@ 44 <gpio_enable_hi_int+0x44>
  1c:	ebfffffe 	bl	0 <gpio_enable_hi_int>
  20:	e28dd00c 	add	sp, sp, #12
  24:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  28:	e58d0000 	str	r0, [sp]
  2c:	e3a03068 	mov	r3, #104	@ 0x68
  30:	e59f2010 	ldr	r2, [pc, #16]	@ 48 <gpio_enable_hi_int+0x48>
  34:	e59f1010 	ldr	r1, [pc, #16]	@ 4c <gpio_enable_hi_int+0x4c>
  38:	e59f0010 	ldr	r0, [pc, #16]	@ 50 <gpio_enable_hi_int+0x50>
  3c:	ebfffffe 	bl	0 <printk>
  40:	ebfffffe 	bl	0 <clean_reboot>
  44:	20200064 	eorcs	r0, r0, r4, rrx
	...

Disassembly of section .text.gpio_enable_lo_int:

00000000 <gpio_enable_lo_int>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e1a01000 	mov	r1, r0
   c:	e2403001 	sub	r3, r0, #1
  10:	e353001e 	cmp	r3, #30
  14:	8a000003 	bhi	28 <gpio_enable_lo_int+0x28>
  18:	e59f0024 	ldr	r0, [pc, #36]	@ 44 <gpio_enable_lo_int+0x44>
  1c:	ebfffffe 	bl	0 <gpio_enable_lo_int>
  20:	e28dd00c 	add	sp, sp, #12
  24:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  28:	e58d0000 	str	r0, [sp]
  2c:	e3a0306e 	mov	r3, #110	@ 0x6e
  30:	e59f2010 	ldr	r2, [pc, #16]	@ 48 <gpio_enable_lo_int+0x48>
  34:	e59f1010 	ldr	r1, [pc, #16]	@ 4c <gpio_enable_lo_int+0x4c>
  38:	e59f0010 	ldr	r0, [pc, #16]	@ 50 <gpio_enable_lo_int+0x50>
  3c:	ebfffffe 	bl	0 <printk>
  40:	ebfffffe 	bl	0 <clean_reboot>
  44:	20200070 	eorcs	r0, r0, r0, ror r0
	...

Disassembly of section .text.gpio_event_detected:

00000000 <gpio_event_detected>:
   0:	e350001f 	cmp	r0, #31
   4:	9a000001 	bls	10 <gpio_event_detected+0x10>
   8:	e3a00000 	mov	r0, #0
   c:	e12fff1e 	bx	lr
  10:	e92d4010 	push	{r4, lr}
  14:	e1a04000 	mov	r4, r0
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	e59f0014 	ldr	r0, [pc, #20]	@ 38 <gpio_event_detected+0x38>
  20:	ebfffffe 	bl	0 <GET32>
  24:	e1a00430 	lsr	r0, r0, r4
  28:	e2004001 	and	r4, r0, #1
  2c:	ebfffffe 	bl	0 <dev_barrier>
  30:	e1a00004 	mov	r0, r4
  34:	e8bd8010 	pop	{r4, pc}
  38:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .text.gpio_event_clear:

00000000 <gpio_event_clear>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e1a04000 	mov	r4, r0
  10:	ebfffffe 	bl	0 <dev_barrier>
  14:	e3a01001 	mov	r1, #1
  18:	e1a01411 	lsl	r1, r1, r4
  1c:	e59f0008 	ldr	r0, [pc, #8]	@ 2c <gpio_event_clear+0x2c>
  20:	ebfffffe 	bl	0 <PUT32>
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e8bd8010 	pop	{r4, pc}
  2c:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .text.using_staff_gpio_int:

00000000 <using_staff_gpio_int>:
   0:	e12fff1e 	bx	lr

Disassembly of section .rodata.__FUNCTION__.0:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	616e655f 	cmnvs	lr, pc, asr r5
   8:	5f656c62 	svcpl	0x00656c62
   c:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
  10:	Address 0x10 is out of bounds.


Disassembly of section .rodata.__FUNCTION__.1:

00000000 <__FUNCTION__.1>:
   0:	6f697067 	svcvs	0x00697067
   4:	616e655f 	cmnvs	lr, pc, asr r5
   8:	5f656c62 	svcpl	0x00656c62
   c:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	@ <UNPREDICTABLE>
  10:	Address 0x10 is out of bounds.


Disassembly of section .rodata.__FUNCTION__.2:

00000000 <__FUNCTION__.2>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
   8:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
   c:	725f636e 	subsvc	r6, pc, #-1207959551	@ 0xb8000001
  10:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  14:	64655f67 	strbtvs	r5, [r5], #-3943	@ 0xfffff099
  18:	Address 0x18 is out of bounds.


Disassembly of section .rodata.__FUNCTION__.3:

00000000 <__FUNCTION__.3>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
   8:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
   c:	665f636e 	ldrbvs	r6, [pc], -lr, ror #6
  10:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
  14:	655f676e 	ldrbvs	r6, [pc, #-1902]	@ fffff8ae <__FUNCTION__.3+0xfffff8ae>
  18:	00656764 	rsbeq	r6, r5, r4, ror #14

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000006c7 	andeq	r0, r0, r7, asr #13
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000019e 	muleq	r0, lr, r1
  10:	0003da0c 	andeq	sp, r3, ip, lsl #20
  14:	0002d300 	andeq	sp, r2, r0, lsl #6
	...
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	93070403 	tstls	r7, #50331648	@ 0x3000000
  30:	03000002 	tsteq	r0, #2
  34:	03a70601 			@ <UNDEFINED> instruction: 0x03a70601
  38:	02030000 	andeq	r0, r3, #0
  3c:	00034005 	andeq	r4, r3, r5
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	0000036b 	andeq	r0, r0, fp, ror #6
  48:	07050803 	streq	r0, [r5, -r3, lsl #16]
  4c:	03000003 	tsteq	r0, #3
  50:	00eb0801 	rsceq	r0, fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004e07 	andeq	r4, r0, r7, lsl #28
  5c:	03620400 	cmneq	r2, #0, 8
  60:	34050000 	strcc	r0, [r5], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000122 	andeq	r0, r0, r2, lsr #2
  70:	a0070803 	andge	r0, r7, r3, lsl #16
  74:	03000002 	tsteq	r0, #2
  78:	000e0801 	andeq	r0, lr, r1, lsl #16
  7c:	77050000 	strvc	r0, [r5, -r0]
  80:	06000000 	streq	r0, [r0], -r0
  84:	004f0107 	subeq	r0, pc, r7, lsl #2
  88:	43030000 	tstmi	r3, #0
  8c:	0000aa06 	andeq	sl, r0, r6, lsl #20
  90:	00260700 	eoreq	r0, r6, r0, lsl #14
  94:	07310000 	ldreq	r0, [r1, -r0]!
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	003a0732 	eorseq	r0, sl, r2, lsr r7
  a0:	07330000 	ldreq	r0, [r3, -r0]!
  a4:	00000044 	andeq	r0, r0, r4, asr #32
  a8:	07060034 	smladxeq	r6, r4, r0, r0
  ac:	00002c04 	andeq	r2, r0, r4, lsl #24
  b0:	06140400 	ldreq	r0, [r4], -r0, lsl #8
  b4:	0000011c 	andeq	r0, r0, ip, lsl r1
  b8:	00040008 	andeq	r0, r4, r8
  bc:	00b20000 	adcseq	r0, r2, r0
  c0:	00870820 	addeq	r0, r7, r0, lsr #16
  c4:	b2000000 	andlt	r0, r0, #0
  c8:	32082000 	andcc	r2, r8, #0
  cc:	04000003 	streq	r0, [r0], #-3
  d0:	082000b2 	stmdaeq	r0!, {r1, r4, r5, r7}
  d4:	00000000 	andeq	r0, r0, r0
  d8:	2000b208 	andcs	fp, r0, r8, lsl #4
  dc:	00006108 	andeq	r6, r0, r8, lsl #2
  e0:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  e4:	00cf0820 	sbceq	r0, pc, r0, lsr #16
  e8:	b2100000 	andslt	r0, r0, #0
  ec:	dd082000 	stcle	0, cr2, [r8, #-0]
  f0:	14000000 	strne	r0, [r0], #-0
  f4:	082000b2 	stmdaeq	r0!, {r1, r4, r5, r7}
  f8:	00000162 	andeq	r0, r0, r2, ror #2
  fc:	2000b218 	andcs	fp, r0, r8, lsl r2
 100:	00038908 	andeq	r8, r3, r8, lsl #18
 104:	00b21c00 	adcseq	r1, r2, r0, lsl #24
 108:	03980820 	orrseq	r0, r8, #32, 16	@ 0x200000
 10c:	b2200000 	eorlt	r0, r0, #0
 110:	13082000 	tstne	r8, #0
 114:	24000000 	strcs	r0, [r0], #-0
 118:	002000b2 	strheq	r0, [r0], -r2	@ <UNPREDICTABLE>
 11c:	2c040706 	stccs	7, cr0, [r4], {6}
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	01610605 	cmneq	r1, r5, lsl #12
 128:	28080000 	stmdacs	r8, {}	@ <UNPREDICTABLE>
 12c:	00000003 	andeq	r0, r0, r3
 130:	08202000 	stmdaeq	r0!, {sp}
 134:	00000315 	andeq	r0, r0, r5, lsl r3
 138:	20200040 	eorcs	r0, r0, r0, asr #32
 13c:	00018d08 	andeq	r8, r1, r8, lsl #26
 140:	20004c00 	andcs	r4, r0, r0, lsl #24
 144:	03b30820 			@ <UNDEFINED> instruction: 0x03b30820
 148:	00580000 	subseq	r0, r8, r0
 14c:	51082020 	tstpl	r8, r0, lsr #32
 150:	64000003 	strvs	r0, [r0], #-3
 154:	08202000 	stmdaeq	r0!, {sp}
 158:	000003c5 	andeq	r0, r0, r5, asr #7
 15c:	20200070 	eorcs	r0, r0, r0, ror r0
 160:	00990900 	addseq	r0, r9, r0, lsl #18
 164:	88010000 	stmdahi	r1, {}	@ <UNPREDICTABLE>
 168:	00000006 	andeq	r0, r0, r6
 16c:	00000400 	andeq	r0, r0, r0, lsl #8
 170:	0a9c0100 	beq	fe700578 <gpio_enable_hi_int+0xfe700578>
 174:	00000282 	andeq	r0, r0, r2, lsl #5
 178:	00068001 	andeq	r8, r6, r1
 17c:	30000000 	andcc	r0, r0, r0
 180:	01000000 	mrseq	r0, (UNDEF: 0)
 184:	0001cf9c 	muleq	r1, ip, pc	@ <UNPREDICTABLE>
 188:	69700b00 	ldmdbvs	r0!, {r8, r9, fp}^
 18c:	8001006e 	andhi	r0, r1, lr, rrx
 190:	00002c20 	andeq	r2, r0, r0, lsr #24
 194:	00000400 	andeq	r0, r0, r0, lsl #8
 198:	00000000 	andeq	r0, r0, r0
 19c:	00140c00 	andseq	r0, r4, r0, lsl #24
 1a0:	068e0000 	streq	r0, [lr], r0
 1a4:	240d0000 	strcs	r0, [sp], #-0
 1a8:	9a000000 	bls	1b0 <.debug_info+0x1b0>
 1ac:	c5000006 	strgt	r0, [r0, #-6]
 1b0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1b4:	0c055001 	stceq	0, cr5, [r5], {1}
 1b8:	20200040 	eorcs	r0, r0, r0, asr #32
 1bc:	0451010e 	ldrbeq	r0, [r1], #-270	@ 0xfffffef2
 1c0:	24007431 	strcs	r7, [r0], #-1073	@ 0xfffffbcf
 1c4:	00280c00 	eoreq	r0, r8, r0, lsl #24
 1c8:	068e0000 	streq	r0, [lr], r0
 1cc:	0f000000 	svceq	0x00000000
 1d0:	0000006d 	andeq	r0, r0, sp, rrx
 1d4:	25057601 	strcs	r7, [r5, #-1537]	@ 0xfffff9ff
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	3c000000 	stccc	0, cr0, [r0], {-0}
 1e0:	01000000 	mrseq	r0, (UNDEF: 0)
 1e4:	0002399c 	muleq	r2, ip, r9
 1e8:	69700b00 	ldmdbvs	r0!, {r8, r9, fp}^
 1ec:	7601006e 	strvc	r0, [r1], -lr, rrx
 1f0:	00002c22 	andeq	r2, r0, r2, lsr #24
 1f4:	00002c00 	andeq	r2, r0, r0, lsl #24
 1f8:	00002200 	andeq	r2, r0, r0, lsl #4
 1fc:	00721000 	rsbseq	r1, r2, r0
 200:	2c0e7a01 			@ <UNDEFINED> instruction: 0x2c0e7a01
 204:	73000000 	tstvc	r0, #0
 208:	71000000 	mrsvc	r0, (UNDEF: 0)
 20c:	0c000000 	stceq	0, cr0, [r0], {-0}
 210:	0000001c 	andeq	r0, r0, ip, lsl r0
 214:	0000068e 	andeq	r0, r0, lr, lsl #13
 218:	0000240d 	andeq	r2, r0, sp, lsl #8
 21c:	0006a600 	andeq	sl, r6, r0, lsl #12
 220:	00022f00 	andeq	r2, r2, r0, lsl #30
 224:	50010e00 	andpl	r0, r1, r0, lsl #28
 228:	00400c05 	subeq	r0, r0, r5, lsl #24
 22c:	0c002020 	stceq	0, cr2, [r0], {32}
 230:	00000030 	andeq	r0, r0, r0, lsr r0
 234:	0000068e 	andeq	r0, r0, lr, lsl #13
 238:	01340a00 	teqeq	r4, r0, lsl #20
 23c:	6c010000 	stcvs	0, cr0, [r1], {-0}
 240:	00000006 	andeq	r0, r0, r6
 244:	00005400 	andeq	r5, r0, r0, lsl #8
 248:	d19c0100 	orrsle	r0, ip, r0, lsl #2
 24c:	0b000002 	bleq	25c <.debug_info+0x25c>
 250:	006e6970 	rsbeq	r6, lr, r0, ror r9
 254:	2c226c01 	stccs	12, cr6, [r2], #-4
 258:	92000000 	andls	r0, r0, #0
 25c:	86000000 	strhi	r0, [r0], -r0
 260:	11000000 	mrsne	r0, (UNDEF: 0)
 264:	00000275 	andeq	r0, r0, r5, ror r2
 268:	000002e1 	andeq	r0, r0, r1, ror #5
 26c:	00000305 	andeq	r0, r0, r5, lsl #6
 270:	200d0000 	andcs	r0, sp, r0
 274:	72000000 	andvc	r0, r0, #0
 278:	90000005 	andls	r0, r0, r5
 27c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 280:	0c055001 	stceq	0, cr5, [r5], {1}
 284:	20200070 	eorcs	r0, r0, r0, ror r0
 288:	0351010e 	cmpeq	r1, #-2147483645	@ 0x80000003
 28c:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 290:	0000400d 	andeq	r4, r0, sp
 294:	0006b200 	andeq	fp, r6, r0, lsl #4
 298:	0002c700 	andeq	ip, r2, r0, lsl #14
 29c:	50010e00 	andpl	r0, r1, r0, lsl #28
 2a0:	00000305 	andeq	r0, r0, r5, lsl #6
 2a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 2a8:	00030551 	andeq	r0, r3, r1, asr r5
 2ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 2b0:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	0253010e 	subseq	r0, r3, #-2147483645	@ 0x80000003
 2bc:	020e6e08 	andeq	r6, lr, #8, 28	@ 0x80
 2c0:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 2c4:	0c005001 	stceq	0, cr5, [r0], {1}
 2c8:	00000044 	andeq	r0, r0, r4, asr #32
 2cc:	000006be 			@ <UNDEFINED> instruction: 0x000006be
 2d0:	007e1200 	rsbseq	r1, lr, r0, lsl #4
 2d4:	02e10000 	rsceq	r0, r1, #0
 2d8:	2c130000 	ldccs	0, cr0, [r3], {-0}
 2dc:	12000000 	andne	r0, r0, #0
 2e0:	02d10500 	sbcseq	r0, r1, #0, 10
 2e4:	b70a0000 	strlt	r0, [sl, -r0]
 2e8:	01000002 	tsteq	r0, r2
 2ec:	00000666 	andeq	r0, r0, r6, ror #12
 2f0:	00540000 	subseq	r0, r4, r0
 2f4:	9c010000 	stcls	0, cr0, [r1], {-0}
 2f8:	0000037e 	andeq	r0, r0, lr, ror r3
 2fc:	6e69700b 	cdpvs	0, 6, cr7, cr9, cr11, {0}
 300:	22660100 	rsbcs	r0, r6, #0, 2
 304:	0000002c 	andeq	r0, r0, ip, lsr #32
 308:	000000ef 	andeq	r0, r0, pc, ror #1
 30c:	000000e3 	andeq	r0, r0, r3, ror #1
 310:	00027511 	andeq	r7, r2, r1, lsl r5
 314:	0002e100 	andeq	lr, r2, r0, lsl #2
 318:	00030500 	andeq	r0, r3, r0, lsl #10
 31c:	0d000000 	stceq	0, cr0, [r0, #-0]
 320:	00000020 	andeq	r0, r0, r0, lsr #32
 324:	00000572 	andeq	r0, r0, r2, ror r5
 328:	0000033d 	andeq	r0, r0, sp, lsr r3
 32c:	0550010e 	ldrbeq	r0, [r0, #-270]	@ 0xfffffef2
 330:	2000640c 	andcs	r6, r0, ip, lsl #8
 334:	51010e20 	tstpl	r1, r0, lsr #28
 338:	5001f303 	andpl	pc, r1, r3, lsl #6
 33c:	00400d00 	subeq	r0, r0, r0, lsl #26
 340:	06b20000 	ldrteq	r0, [r2], r0
 344:	03740000 	cmneq	r4, #0
 348:	010e0000 	mrseq	r0, (UNDEF: 14)
 34c:	00030550 	andeq	r0, r3, r0, asr r5
 350:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 354:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
 358:	00000000 	andeq	r0, r0, r0
 35c:	0552010e 	ldrbeq	r0, [r2, #-270]	@ 0xfffffef2
 360:	00000003 	andeq	r0, r0, r3
 364:	53010e00 	tstpl	r1, #0, 28
 368:	0e680802 	cdpeq	8, 6, cr0, cr8, cr2, {0}
 36c:	03007d02 	tsteq	r0, #2, 26	@ 0x80
 370:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 374:	0000440c 	andeq	r4, r0, ip, lsl #8
 378:	0006be00 	andeq	fp, r6, r0, lsl #28
 37c:	e50a0000 	str	r0, [sl, #-0]
 380:	01000003 	tsteq	r0, r3
 384:	0000065d 	andeq	r0, r0, sp, asr r6
 388:	00300000 	eorseq	r0, r0, r0
 38c:	9c010000 	stcls	0, cr0, [r1], {-0}
 390:	000003f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 394:	6e69700b 	cdpvs	0, 6, cr7, cr9, cr11, {0}
 398:	2a5d0100 	bcs	17407a0 <gpio_enable_hi_int+0x17407a0>
 39c:	0000002c 	andeq	r0, r0, ip, lsr #32
 3a0:	00000144 	andeq	r0, r0, r4, asr #2
 3a4:	00000140 	andeq	r0, r0, r0, asr #2
 3a8:	00027511 	andeq	r7, r2, r1, lsl r5
 3ac:	00040000 	andeq	r0, r4, r0
 3b0:	00030500 	andeq	r0, r3, r0, lsl #10
 3b4:	0d000000 	stceq	0, cr0, [r0, #-0]
 3b8:	00000020 	andeq	r0, r0, r0, lsr #32
 3bc:	000006b2 			@ <UNDEFINED> instruction: 0x000006b2
 3c0:	000003e6 	andeq	r0, r0, r6, ror #7
 3c4:	0550010e 	ldrbeq	r0, [r0, #-270]	@ 0xfffffef2
 3c8:	00000c03 	andeq	r0, r0, r3, lsl #24
 3cc:	51010e00 	tstpl	r1, r0, lsl #28
 3d0:	00000305 	andeq	r0, r0, r5, lsl #6
 3d4:	010e0000 	mrseq	r0, (UNDEF: 14)
 3d8:	00030552 	andeq	r0, r3, r2, asr r5
 3dc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 3e0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 3e4:	240c0060 	strcs	r0, [ip], #-96	@ 0xffffffa0
 3e8:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
 3ec:	00000006 	andeq	r0, r0, r6
 3f0:	00007e12 	andeq	r7, r0, r2, lsl lr
 3f4:	00040000 	andeq	r0, r4, r0
 3f8:	002c1300 	eoreq	r1, ip, r0, lsl #6
 3fc:	001a0000 	andseq	r0, sl, r0
 400:	0003f005 	andeq	pc, r3, r5
 404:	01060a00 	tsteq	r6, r0, lsl #20
 408:	57010000 	strpl	r0, [r1, -r0]
 40c:	00000006 	andeq	r0, r0, r6
 410:	00003000 	andeq	r3, r0, r0
 414:	779c0100 	ldrvc	r0, [ip, r0, lsl #2]
 418:	0b000004 	bleq	430 <.debug_info+0x430>
 41c:	006e6970 	rsbeq	r6, lr, r0, ror r9
 420:	2c2b5701 	stccs	7, cr5, [fp], #-4
 424:	69000000 	stmdbvs	r0, {}	@ <UNPREDICTABLE>
 428:	65000001 	strvs	r0, [r0, #-1]
 42c:	11000001 	tstne	r0, r1
 430:	00000275 	andeq	r0, r0, r5, ror r2
 434:	00000487 	andeq	r0, r0, r7, lsl #9
 438:	00000305 	andeq	r0, r0, r5, lsl #6
 43c:	200d0000 	andcs	r0, sp, r0
 440:	b2000000 	andlt	r0, r0, #0
 444:	6d000006 	stcvs	0, cr0, [r0, #-24]	@ 0xffffffe8
 448:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
 44c:	03055001 	tsteq	r5, #1
 450:	0000000c 	andeq	r0, r0, ip
 454:	0551010e 	ldrbeq	r0, [r1, #-270]	@ 0xfffffef2
 458:	00000003 	andeq	r0, r0, r3
 45c:	52010e00 	andpl	r0, r1, #0, 28
 460:	00000305 	andeq	r0, r0, r5, lsl #6
 464:	010e0000 	mrseq	r0, (UNDEF: 14)
 468:	5a080253 	bpl	200dbc <gpio_enable_hi_int+0x200dbc>
 46c:	00240c00 	eoreq	r0, r4, r0, lsl #24
 470:	06be0000 	ldrteq	r0, [lr], r0
 474:	12000000 	andne	r0, r0, #0
 478:	0000007e 	andeq	r0, r0, lr, ror r0
 47c:	00000487 	andeq	r0, r0, r7, lsl #9
 480:	00002c13 	andeq	r2, r0, r3, lsl ip
 484:	05001b00 	streq	r1, [r0, #-2816]	@ 0xfffff500
 488:	00000477 	andeq	r0, r0, r7, ror r4
 48c:	00014c0a 	andeq	r4, r1, sl, lsl #24
 490:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
 494:	00000000 	andeq	r0, r0, r0
 498:	00000020 	andeq	r0, r0, r0, lsr #32
 49c:	04d19c01 	ldrbeq	r9, [r1], #3073	@ 0xc01
 4a0:	700b0000 	andvc	r0, fp, r0
 4a4:	01006e69 	tsteq	r0, r9, ror #28
 4a8:	002c2550 	eoreq	r2, ip, r0, asr r5
 4ac:	01900000 	orrseq	r0, r0, r0
 4b0:	018a0000 	orreq	r0, sl, r0
 4b4:	18140000 	ldmdane	r4, {}	@ <UNPREDICTABLE>
 4b8:	72000000 	andvc	r0, r0, #0
 4bc:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
 4c0:	0c055001 	stceq	0, cr5, [r5], {1}
 4c4:	20200058 	eorcs	r0, r0, r8, asr r0
 4c8:	0351010e 	cmpeq	r1, #-2147483645	@ 0x80000003
 4cc:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 4d0:	03740a00 	cmneq	r4, #0, 20
 4d4:	45010000 	strmi	r0, [r1, #-0]
 4d8:	00000006 	andeq	r0, r0, r6
 4dc:	00002000 	andeq	r2, r0, r0
 4e0:	169c0100 	ldrne	r0, [ip], r0, lsl #2
 4e4:	0b000005 	bleq	500 <.debug_info+0x500>
 4e8:	006e6970 	rsbeq	r6, lr, r0, ror r9
 4ec:	2c244501 	stccs	5, cr4, [r4], #-4
 4f0:	c2000000 	andgt	r0, r0, #0
 4f4:	bc000001 	stclt	0, cr0, [r0], {1}
 4f8:	14000001 	strne	r0, [r0], #-1
 4fc:	00000018 	andeq	r0, r0, r8, lsl r0
 500:	00000572 	andeq	r0, r0, r2, ror r5
 504:	0550010e 	ldrbeq	r0, [r0, #-270]	@ 0xfffffef2
 508:	20004c0c 	andcs	r4, r0, ip, lsl #24
 50c:	51010e20 	tstpl	r1, r0, lsr #28
 510:	5001f303 	andpl	pc, r1, r3, lsl #6
 514:	b60f0000 	strlt	r0, [pc], -r0
 518:	01000000 	mrseq	r0, (UNDEF: 0)
 51c:	00250538 	eoreq	r0, r5, r8, lsr r5
 520:	00000000 	andeq	r0, r0, r0
 524:	001c0000 	andseq	r0, ip, r0
 528:	9c010000 	stcls	0, cr0, [r1], {-0}
 52c:	00000572 	andeq	r0, r0, r2, ror r5
 530:	0002ca15 	andeq	ip, r2, r5, lsl sl
 534:	0e3a0100 	cdpeq	1, 3, cr0, cr10, cr0, {0}
 538:	0000002c 	andeq	r0, r0, ip, lsr #32
 53c:	00ae1631 	adceq	r1, lr, r1, lsr r6
 540:	3b010000 	blcc	40548 <gpio_enable_hi_int+0x40548>
 544:	00002c0e 	andeq	r2, r0, lr, lsl #24
 548:	0001f000 	andeq	pc, r1, r0
 54c:	0001ee00 	andeq	lr, r1, r0, lsl #28
 550:	666f1700 	strbtvs	r1, [pc], -r0, lsl #14
 554:	3c010066 	stccc	0, cr0, [r1], {102}	@ 0x66
 558:	00002c0e 	andeq	r2, r0, lr, lsl #24
 55c:	0c141100 	ldceq	1, cr1, [r4], {-0}
 560:	a6000000 	strge	r0, [r0], -r0
 564:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
 568:	0c055001 	stceq	0, cr5, [r5], {1}
 56c:	2000b208 	andcs	fp, r0, r8, lsl #4
 570:	800a0000 	andhi	r0, sl, r0
 574:	01000001 	tsteq	r0, r1
 578:	00000620 	andeq	r0, r0, r0, lsr #12
 57c:	00500000 	subseq	r0, r0, r0
 580:	9c010000 	stcls	0, cr0, [r1], {-0}
 584:	0000065c 	andeq	r0, r0, ip, asr r6
 588:	00014718 	andeq	r4, r1, r8, lsl r7
 58c:	1c200100 	stcne	1, cr0, [r0], #-0
 590:	0000002c 	andeq	r0, r0, ip, lsr #32
 594:	00000207 	andeq	r0, r0, r7, lsl #4
 598:	00000203 	andeq	r0, r0, r3, lsl #4
 59c:	6e69700b 	cdpvs	0, 6, cr7, cr9, cr11, {0}
 5a0:	2b200100 	blcs	8009a8 <gpio_enable_hi_int+0x8009a8>
 5a4:	0000002c 	andeq	r0, r0, ip, lsr #32
 5a8:	0000022b 	andeq	r0, r0, fp, lsr #4
 5ac:	00000225 	andeq	r0, r0, r5, lsr #4
 5b0:	66666f17 	uqadd16vs	r6, r6, r7
 5b4:	0e2b0100 	cdpeq	1, 2, cr0, cr11, cr0, {0}
 5b8:	0000002c 	andeq	r0, r0, ip, lsr #32
 5bc:	065c1911 			@ <UNDEFINED> instruction: 0x065c1911
 5c0:	00200000 	eoreq	r0, r0, r0
 5c4:	20000000 	andcs	r0, r0, r0
 5c8:	14000000 	strne	r0, [r0], #-0
 5cc:	01000000 	mrseq	r0, (UNDEF: 0)
 5d0:	06220525 	strteq	r0, [r2], -r5, lsr #10
 5d4:	791a0000 	ldmdbvc	sl, {}	@ <UNPREDICTABLE>
 5d8:	59000006 	stmdbpl	r0, {r1, r2}
 5dc:	57000002 	strpl	r0, [r0, -r2]
 5e0:	1a000002 	bne	5f0 <.debug_info+0x5f0>
 5e4:	0000066d 	andeq	r0, r0, sp, ror #12
 5e8:	0000026e 	andeq	r0, r0, lr, ror #4
 5ec:	0000026c 	andeq	r0, r0, ip, ror #4
 5f0:	0006831b 	andeq	r8, r6, fp, lsl r3
 5f4:	00028700 	andeq	r8, r2, r0, lsl #14
 5f8:	00028100 	andeq	r8, r2, r0, lsl #2
 5fc:	00280d00 	eoreq	r0, r8, r0, lsl #26
 600:	06a60000 	strteq	r0, [r6], r0
 604:	06110000 	ldreq	r0, [r1], -r0
 608:	010e0000 	mrseq	r0, (UNDEF: 14)
 60c:	00750250 	rsbseq	r0, r5, r0, asr r2
 610:	00341400 	eorseq	r1, r4, r0, lsl #8
 614:	069a0000 	ldreq	r0, [sl], r0
 618:	010e0000 	mrseq	r0, (UNDEF: 14)
 61c:	00750250 	rsbseq	r0, r5, r0, asr r2
 620:	180c0000 	stmdane	ip, {}	@ <UNPREDICTABLE>
 624:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
 628:	0c000006 	stceq	0, cr0, [r0], {6}
 62c:	00000038 	andeq	r0, r0, r8, lsr r0
 630:	0000068e 	andeq	r0, r0, lr, lsl #13
 634:	0000440d 	andeq	r4, r0, sp, lsl #8
 638:	00069a00 	andeq	r9, r6, r0, lsl #20
 63c:	00065200 	andeq	r5, r6, r0, lsl #4
 640:	50010e00 	andpl	r0, r1, r0, lsl #28
 644:	b2140c05 	andslt	r0, r4, #1280	@ 0x500
 648:	010e2000 	mrseq	r2, (UNDEF: 14)
 64c:	3d400351 	stclcc	3, cr0, [r0, #-324]	@ 0xfffffebc
 650:	480c0024 	stmdami	ip, {r2, r5}
 654:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
 658:	00000006 	andeq	r0, r0, r6
 65c:	0003d51c 	andeq	sp, r3, ip, lsl r5
 660:	01ae0200 			@ <UNDEFINED> instruction: 0x01ae0200
 664:	0000005d 	andeq	r0, r0, sp, asr r0
 668:	00068e03 	andeq	r8, r6, r3, lsl #28
 66c:	01471d00 	cmpeq	r7, r0, lsl #26
 670:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
 674:	00005d0f 	andeq	r5, r0, pc, lsl #26
 678:	00781e00 	rsbseq	r1, r8, r0, lsl #28
 67c:	5d1eae02 	ldcpl	14, cr10, [lr, #-8]
 680:	1f000000 	svcne	0x00000000
 684:	af020076 	svcge	0x00020076
 688:	00005d0e 	andeq	r5, r0, lr, lsl #26
 68c:	74200000 	strtvc	r0, [r0], #-0
 690:	74000001 	strvc	r0, [r0], #-1
 694:	02000001 	andeq	r0, r0, #1
 698:	81200681 	smlawbhi	r0, r1, r6, r0
 69c:	81000000 	mrshi	r0, (UNDEF: 0)
 6a0:	02000000 	andeq	r0, r0, #0
 6a4:	c92006a1 	stmdbgt	r0!, {r0, r5, r7, r9, sl}
 6a8:	c9000000 	stmdbgt	r0, {}	@ <UNPREDICTABLE>
 6ac:	02000000 	andeq	r0, r0, #0
 6b0:	4a200aa5 	bmi	80314c <gpio_enable_hi_int+0x80314c>
 6b4:	4a000003 	bmi	6c8 <.debug_info+0x6c8>
 6b8:	02000003 	andeq	r0, r0, #3
 6bc:	f920052e 			@ <UNDEFINED> instruction: 0xf920052e
 6c0:	f9000000 			@ <UNDEFINED> instruction: 0xf9000000
 6c4:	02000000 	andeq	r0, r0, #0
 6c8:	Address 0x6c8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	@ 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_enable_hi_int+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <gpio_enable_hi_int+0xe83840>
  30:	0b390b3b 	bleq	e42d24 <gpio_enable_hi_int+0xe42d24>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_enable_hi_int+0xf80458>
  44:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_enable_hi_int+0xec2d38>
  4c:	13010b39 	tstne	r1, #58368	@ 0xe400
  50:	28070000 	stmdacs	r7, {}	@ <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  60:	0000061c 	andeq	r0, r0, ip, lsl r6
  64:	3f002e09 	svccc	0x00002e09
  68:	3a0e0319 	bcc	380cd4 <gpio_enable_hi_int+0x380cd4>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	1119270b 	tstne	r9, fp, lsl #14
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <gpio_enable_hi_int+0x2ce8c4>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	tstne	r1, #1081344	@ 0x108000
  98:	050b0000 	streq	r0, [fp, #-0]
  9c:	3a080300 	bcc	200ca4 <gpio_enable_hi_int+0x200ca4>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a8:	1742b717 	smlaldne	fp, r2, r7, r7
  ac:	890c0000 	stmdbhi	ip, {}	@ <UNPREDICTABLE>
  b0:	11000182 	smlabbne	r0, r2, r1, r0
  b4:	00133101 	andseq	r3, r3, r1, lsl #2
  b8:	82890d00 	addhi	r0, r9, #0, 26
  bc:	01110101 	tsteq	r1, r1, lsl #2
  c0:	13011331 	tstne	r1, #-1006632960	@ 0xc4000000
  c4:	8a0e0000 	bhi	3800cc <gpio_enable_hi_int+0x3800cc>
  c8:	02000182 	andeq	r0, r0, #-2147483616	@ 0x80000020
  cc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
  d0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  d4:	03193f01 	tsteq	r9, #1, 30
  d8:	3b0b3a0e 	blcc	2ce918 <gpio_enable_hi_int+0x2ce918>
  dc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e0:	11134919 	tstne	r3, r9, lsl r9
  e4:	40061201 	andmi	r1, r6, r1, lsl #4
  e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  ec:	00001301 	andeq	r1, r0, r1, lsl #6
  f0:	03003410 	tsteq	r0, #16, 8	@ 0x10000000
  f4:	3b0b3a08 	blcc	2ce91c <gpio_enable_hi_int+0x2ce91c>
  f8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  fc:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 100:	00001742 	andeq	r1, r0, r2, asr #14
 104:	03003411 	tsteq	r0, #285212672	@ 0x11000000
 108:	3413490e 	ldrcc	r4, [r3], #-2318	@ 0xfffff6f2
 10c:	00180219 	andseq	r0, r8, r9, lsl r2
 110:	01011200 	mrseq	r1, R9_usr
 114:	13011349 	tstne	r1, #603979777	@ 0x24000001
 118:	21130000 	tstcs	r3, r0
 11c:	2f134900 	svccs	0x00134900
 120:	1400000b 	strne	r0, [r0], #-11
 124:	01018289 	smlabbeq	r1, r9, r2, r8
 128:	13310111 	teqne	r1, #1073741828	@ 0x40000004
 12c:	34150000 	ldrcc	r0, [r5], #-0
 130:	3a0e0300 	bcc	380d38 <gpio_enable_hi_int+0x380d38>
 134:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 138:	1c13490b 			@ <UNDEFINED> instruction: 0x1c13490b
 13c:	1600000b 	strne	r0, [r0], -fp
 140:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 144:	0b3b0b3a 	bleq	ec2e34 <gpio_enable_hi_int+0xec2e34>
 148:	13490b39 	cmpne	r9, #58368	@ 0xe400
 14c:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 150:	17000017 	smladne	r0, r7, r0, r0
 154:	08030034 	stmdaeq	r3, {r2, r4, r5}
 158:	0b3b0b3a 	bleq	ec2e48 <gpio_enable_hi_int+0xec2e48>
 15c:	13490b39 	cmpne	r9, #58368	@ 0xe400
 160:	00000b1c 	andeq	r0, r0, ip, lsl fp
 164:	03000518 	tsteq	r0, #24, 10	@ 0x6000000
 168:	3b0b3a0e 	blcc	2ce9a8 <gpio_enable_hi_int+0x2ce9a8>
 16c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 170:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 174:	00001742 	andeq	r1, r0, r2, asr #14
 178:	31011d19 	tstcc	r1, r9, lsl sp
 17c:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 180:	01110b42 	tsteq	r1, r2, asr #22
 184:	0b580612 	bleq	16019d4 <gpio_enable_hi_int+0x16019d4>
 188:	0b570b59 	bleq	15c2ef4 <gpio_enable_hi_int+0x15c2ef4>
 18c:	00001301 	andeq	r1, r0, r1, lsl #6
 190:	3100051a 	tstcc	r0, sl, lsl r5
 194:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 198:	00001742 	andeq	r1, r0, r2, asr #14
 19c:	3100341b 	tstcc	r0, fp, lsl r4
 1a0:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 1a4:	00001742 	andeq	r1, r0, r2, asr #14
 1a8:	03012e1c 	tsteq	r1, #28, 28	@ 0x1c0
 1ac:	3b0b3a0e 	blcc	2ce9ec <gpio_enable_hi_int+0x2ce9ec>
 1b0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1b4:	20134919 	andscs	r4, r3, r9, lsl r9
 1b8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1bc:	00051d00 	andeq	r1, r5, r0, lsl #26
 1c0:	0b3a0e03 	bleq	e839d4 <gpio_enable_hi_int+0xe839d4>
 1c4:	0b390b3b 	bleq	e42eb8 <gpio_enable_hi_int+0xe42eb8>
 1c8:	00001349 	andeq	r1, r0, r9, asr #6
 1cc:	0300051e 	tsteq	r0, #125829120	@ 0x7800000
 1d0:	3b0b3a08 	blcc	2ce9f8 <gpio_enable_hi_int+0x2ce9f8>
 1d4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1d8:	1f000013 	svcne	0x00000013
 1dc:	08030034 	stmdaeq	r3, {r2, r4, r5}
 1e0:	0b3b0b3a 	bleq	ec2ed0 <gpio_enable_hi_int+0xec2ed0>
 1e4:	13490b39 	cmpne	r9, #58368	@ 0xe400
 1e8:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 1ec:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 1f0:	030e6e19 	tsteq	lr, #400	@ 0x190
 1f4:	3b0b3a0e 	blcc	2cea34 <gpio_enable_hi_int+0x2cea34>
 1f8:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000013 	andeq	r0, r0, r3, lsl r0
   c:	13500001 	cmpne	r0, #1
  10:	30000000 	andcc	r0, r0, r0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  30:	0000000c 	andeq	r0, r0, ip
  34:	0c500001 	mrrceq	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
  38:	10000000 	andne	r0, r0, r0
  3c:	04000000 	streq	r0, [r0], #-0
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0000109f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  48:	00001b00 	andeq	r1, r0, r0, lsl #22
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	0000001b 	andeq	r0, r0, fp, lsl r0
  54:	0000002c 	andeq	r0, r0, ip, lsr #32
  58:	2c540001 	mrrccs	0, 0, r0, r4, cr1
  5c:	3c000000 	stccc	0, cr0, [r0], {-0}
  60:	04000000 	streq	r0, [r0], #-0
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  6c:	00000000 	andeq	r0, r0, r0
  70:	2c000000 	stccs	0, cr0, [r0], {-0}
  74:	3c000000 	stccc	0, cr0, [r0], {-0}
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  94:	001c0000 	andseq	r0, ip, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00001c50 	andeq	r1, r0, r0, asr ip
  a0:	00001f00 	andeq	r1, r0, r0, lsl #30
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	0000001f 	andeq	r0, r0, pc, lsl r0
  ac:	00000028 	andeq	r0, r0, r8, lsr #32
  b0:	01f30004 	mvnseq	r0, r4
  b4:	00289f50 	eoreq	r9, r8, r0, asr pc
  b8:	003c0000 	eorseq	r0, ip, r0
  bc:	00010000 	andeq	r0, r1, r0
  c0:	00003c50 	andeq	r3, r0, r0, asr ip
  c4:	00003f00 	andeq	r3, r0, r0, lsl #30
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	00003f68 	andeq	r3, r0, r8, ror #30
  d0:	00005400 	andeq	r5, r0, r0, lsl #8
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  f0:	1c000000 	stcne	0, cr0, [r0], {-0}
  f4:	01000000 	mrseq	r0, (UNDEF: 0)
  f8:	001c5000 	andseq	r5, ip, r0
  fc:	001f0000 	andseq	r0, pc, r0
 100:	00010000 	andeq	r0, r1, r0
 104:	00001f51 	andeq	r1, r0, r1, asr pc
 108:	00002800 	andeq	r2, r0, r0, lsl #16
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	289f5001 	ldmcs	pc, {r0, ip, lr}	@ <UNPREDICTABLE>
 114:	3c000000 	stccc	0, cr0, [r0], {-0}
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	003c5000 	eorseq	r5, ip, r0
 120:	003f0000 	eorseq	r0, pc, r0
 124:	00020000 	andeq	r0, r2, r0
 128:	003f6891 	mlaseq	pc, r1, r8, r6	@ <UNPREDICTABLE>
 12c:	00540000 	subseq	r0, r4, r0
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
 150:	30000000 	andcc	r0, r0, r0
 154:	04000000 	streq	r0, [r0], #-0
 158:	5001f300 	andpl	pc, r1, r0, lsl #6
 15c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 16c:	00001c00 	andeq	r1, r0, r0, lsl #24
 170:	50000100 	andpl	r0, r0, r0, lsl #2
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	00000030 	andeq	r0, r0, r0, lsr r0
 17c:	01f30004 	mvnseq	r0, r4
 180:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 194:	00000014 	andeq	r0, r0, r4, lsl r0
 198:	14500001 	ldrbne	r0, [r0], #-1
 19c:	17000000 	strne	r0, [r0, -r0]
 1a0:	01000000 	mrseq	r0, (UNDEF: 0)
 1a4:	00175100 	andseq	r5, r7, r0, lsl #2
 1a8:	00200000 	eoreq	r0, r0, r0
 1ac:	00040000 	andeq	r0, r4, r0
 1b0:	9f5001f3 	svcls	0x005001f3
	...
 1c4:	00140000 	andseq	r0, r4, r0
 1c8:	00010000 	andeq	r0, r1, r0
 1cc:	00001450 	andeq	r1, r0, r0, asr r4
 1d0:	00001700 	andeq	r1, r0, r0, lsl #14
 1d4:	51000100 	mrspl	r0, (UNDEF: 16)
 1d8:	00000017 	andeq	r0, r0, r7, lsl r0
 1dc:	00000020 	andeq	r0, r0, r0, lsr #32
 1e0:	01f30004 	mvnseq	r0, r4
 1e4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 1f0:	0000000c 	andeq	r0, r0, ip
 1f4:	00000010 	andeq	r0, r0, r0, lsl r0
 1f8:	00500001 	subseq	r0, r0, r1
	...
 208:	17000000 	strne	r0, [r0, -r0]
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	00175000 	andseq	r5, r7, r0
 214:	00500000 	subseq	r0, r0, r0
 218:	00010000 	andeq	r0, r1, r0
 21c:	00000055 	andeq	r0, r0, r5, asr r0
	...
 22c:	17000000 	strne	r0, [r0, -r0]
 230:	01000000 	mrseq	r0, (UNDEF: 0)
 234:	00175100 	andseq	r5, r7, r0, lsl #2
 238:	00200000 	eoreq	r0, r0, r0
 23c:	00010000 	andeq	r0, r1, r0
 240:	00002054 	andeq	r2, r0, r4, asr r0
 244:	00005000 	andeq	r5, r0, r0
 248:	f3000400 	vshl.u8	d0, d0, d0
 24c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 258:	00002001 	andeq	r2, r0, r1
 25c:	00003400 	andeq	r3, r0, r0, lsl #8
 260:	54000100 	strpl	r0, [r0], #-256	@ 0xffffff00
	...
 26c:	00200100 	eoreq	r0, r0, r0, lsl #2
 270:	00340000 	eorseq	r0, r4, r0
 274:	00010000 	andeq	r0, r1, r0
 278:	00000055 	andeq	r0, r0, r5, asr r0
 27c:	00000000 	andeq	r0, r0, r0
 280:	01010000 	mrseq	r0, (UNDEF: 1)
 284:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 288:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 28c:	01000000 	mrseq	r0, (UNDEF: 0)
 290:	00285000 	eoreq	r5, r8, r0
 294:	002c0000 	eoreq	r0, ip, r0
 298:	00060000 	andeq	r0, r6, r0
 29c:	00700074 	rsbseq	r0, r0, r4, ror r0
 2a0:	002c9f21 	eoreq	r9, ip, r1, lsr #30
 2a4:	00330000 	eorseq	r0, r3, r0
 2a8:	00010000 	andeq	r0, r1, r0
 2ac:	00000051 	andeq	r0, r0, r1, asr r0
 2b0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000006c 	andeq	r0, r0, ip, rrx
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000050 	andeq	r0, r0, r0, asr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000020 	andeq	r0, r0, r0, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000030 	andeq	r0, r0, r0, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000054 	andeq	r0, r0, r4, asr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000054 	andeq	r0, r0, r4, asr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000003c 	andeq	r0, r0, ip, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000030 	andeq	r0, r0, r0, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000050 	andeq	r0, r0, r0, asr r0
   8:	00000000 	andeq	r0, r0, r0
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000020 	andeq	r0, r0, r0, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000030 	andeq	r0, r0, r0, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000054 	andeq	r0, r0, r4, asr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000054 	andeq	r0, r0, r4, asr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000003c 	andeq	r0, r0, ip, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000030 	andeq	r0, r0, r0, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002c4 	andeq	r0, r0, r4, asr #5
   4:	00d60003 	sbcseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	@ ffffffeb <gpio_enable_hi_int+0xffffffeb>
  4c:	732f7273 			@ <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	@ 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  58:	6d72612d 	ldclvs	1, cr6, [r2, #-180]!	@ 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			@ <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	@ 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  98:	70670000 	rsbvc	r0, r7, r0
  9c:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  a0:	632e746e 			@ <UNDEFINED> instruction: 0x632e746e
  a4:	00000000 	andeq	r0, r0, r0
  a8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  ac:	00010068 	andeq	r0, r1, r8, rrx
  b0:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  b4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  b8:	72000001 	andvc	r0, r0, #1
  bc:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  c0:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  c4:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  c8:	00682e73 	rsbeq	r2, r8, r3, ror lr
  cc:	73000001 	tstvc	r0, #1
  d0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  d4:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  d8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  dc:	00000002 	andeq	r0, r0, r2
  e0:	05003005 	streq	r3, [r0, #-5]
  e4:	00000002 	andeq	r0, r0, r2
  e8:	011f0300 	tsteq	pc, r0, lsl #6
  ec:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
  f0:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
  f4:	05054930 	streq	r4, [r5, #-2352]	@ 0xfffff6d0
  f8:	052f6a06 	streq	r6, [pc, #-2566]!	@ fffff6fa <gpio_enable_hi_int+0xfffff6fa>
  fc:	04010612 	streq	r0, [r1], #-1554	@ 0xfffff9ee
 100:	06010502 	streq	r0, [r1], -r2, lsl #10
 104:	4a018903 	bmi	62518 <gpio_enable_hi_int+0x62518>
 108:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 10c:	05010612 	streq	r0, [r1, #-1554]	@ 0xfffff9ee
 110:	134b0605 	cmpne	fp, #5242880	@ 0x500000
 114:	4b062e06 	blmi	18b934 <gpio_enable_hi_int+0x18b934>
 118:	01040106 	tsteq	r4, r6, lsl #2
 11c:	7ef40306 	cdpvc	3, 15, cr0, cr4, cr6, {0}
 120:	69133301 	ldmdbvs	r3, {r0, r8, r9, ip, sp}
 124:	2f060105 	svccs	0x00060105
 128:	01000402 	tsteq	r0, r2, lsl #8
 12c:	001e0501 	andseq	r0, lr, r1, lsl #10
 130:	00000205 	andeq	r0, r0, r5, lsl #4
 134:	37030000 	strcc	r0, [r3, -r0]
 138:	30050501 	andcc	r0, r5, r1, lsl #10
 13c:	06180513 			@ <UNDEFINED> instruction: 0x06180513
 140:	06050501 	streq	r0, [r5], -r1, lsl #10
 144:	1505134b 	strne	r1, [r5, #-843]	@ 0xfffffcb5
 148:	01050106 	tsteq	r5, r6, lsl #2
 14c:	0006022f 	andeq	r0, r6, pc, lsr #4
 150:	29050101 	stmdbcs	r5, {r0, r8}
 154:	00020500 	andeq	r0, r2, r0, lsl #10
 158:	03000000 	tsteq	r0, #0
 15c:	050100c4 	streq	r0, [r1, #-196]	@ 0xffffff3c
 160:	07051305 	streq	r1, [r5, -r5, lsl #6]
 164:	29050106 	stmdbcs	r5, {r1, r2, r8}
 168:	06050549 	streq	r0, [r5], -r9, asr #10
 16c:	054a0631 	strbeq	r0, [sl, #-1585]	@ 0xfffff9cf
 170:	04022f01 	streq	r2, [r2], #-3841	@ 0xfffff0ff
 174:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
 178:	0205002a 	andeq	r0, r5, #42	@ 0x2a
 17c:	00000000 	andeq	r0, r0, r0
 180:	0100cf03 	tsteq	r0, r3, lsl #30
 184:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 188:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
 18c:	0505492a 	streq	r4, [r5, #-2346]	@ 0xfffff6d6
 190:	4a063106 	bmi	18c5b0 <gpio_enable_hi_int+0x18c5b0>
 194:	022f0105 	eoreq	r0, pc, #1073741825	@ 0x40000001
 198:	01010004 	tsteq	r1, r4
 19c:	05003005 	streq	r3, [r0, #-5]
 1a0:	00000002 	andeq	r0, r0, r2
 1a4:	00d60300 	sbcseq	r0, r6, r0, lsl #6
 1a8:	13050501 	tstne	r5, #4194304	@ 0x400000
 1ac:	01060705 	tsteq	r6, r5, lsl #14
 1b0:	05493005 	strbeq	r3, [r9, #-5]
 1b4:	01310605 	teqeq	r1, r5, lsl #12
 1b8:	2e068206 	cdpcs	2, 0, cr8, cr6, cr6, {0}
 1bc:	01000802 	tsteq	r0, r2, lsl #16
 1c0:	002f0501 	eoreq	r0, pc, r1, lsl #10
 1c4:	00000205 	andeq	r0, r0, r5, lsl #4
 1c8:	dc030000 	stcle	0, cr0, [r3], {-0}
 1cc:	05050100 	streq	r0, [r5, #-256]	@ 0xffffff00
 1d0:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 1d4:	492f0501 	stmdbmi	pc!, {r0, r8, sl}	@ <UNPREDICTABLE>
 1d8:	31060505 	tstcc	r6, r5, lsl #10
 1dc:	06820601 	streq	r0, [r2], r1, lsl #12
 1e0:	0008022e 	andeq	r0, r8, lr, lsr #4
 1e4:	27050101 	strcs	r0, [r5, -r1, lsl #2]
 1e8:	00020500 	andeq	r0, r2, r0, lsl #10
 1ec:	03000000 	tsteq	r0, #0
 1f0:	060100e5 	streq	r0, [r1], -r5, ror #1
 1f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1f8:	060d0567 	streq	r0, [sp], -r7, ror #10
 1fc:	2e070501 	cdpcs	5, 0, cr0, cr7, cr1, {0}
 200:	4b060905 	blmi	18261c <gpio_enable_hi_int+0x18261c>
 204:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 208:	2f01052e 	svccs	0x0001052e
 20c:	48060905 	stmdami	r6, {r0, r2, r8, fp}
 210:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 214:	000a022e 	andeq	r0, sl, lr, lsr #4
 218:	27050101 	strcs	r0, [r5, -r1, lsl #2]
 21c:	00020500 	andeq	r0, r2, r0, lsl #10
 220:	03000000 	tsteq	r0, #0
 224:	060100eb 	streq	r0, [r1], -fp, ror #1
 228:	06050501 	streq	r0, [r5], -r1, lsl #10
 22c:	060d0567 	streq	r0, [sp], -r7, ror #10
 230:	2e070501 	cdpcs	5, 0, cr0, cr7, cr1, {0}
 234:	4b060905 	blmi	182650 <gpio_enable_hi_int+0x182650>
 238:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 23c:	2f01052e 	svccs	0x0001052e
 240:	48060905 	stmdami	r6, {r0, r2, r8, fp}
 244:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 248:	000a022e 	andeq	r0, sl, lr, lsr #4
 24c:	27050101 	strcs	r0, [r5, -r1, lsl #2]
 250:	00020500 	andeq	r0, r2, r0, lsl #10
 254:	03000000 	tsteq	r0, #0
 258:	050100f5 	streq	r0, [r1, #-245]	@ 0xffffff0b
 25c:	07051305 	streq	r1, [r5, -r5, lsl #6]
 260:	10050106 	andne	r0, r5, r6, lsl #2
 264:	3301054b 	tstcc	r1, #314572800	@ 0x12c00000
 268:	79032705 	stmdbvc	r3, {r0, r2, r8, r9, sl, sp}
 26c:	0605052e 	streq	r0, [r5], -lr, lsr #10
 270:	13052f4d 	tstne	r5, #308	@ 0x134
 274:	2d050106 	stccs	1, cr0, [r5, #-24]	@ 0xffffffe8
 278:	2e0e054a 	cdpcs	5, 0, cr0, cr14, cr10, {2}
 27c:	2f060505 	svccs	0x00060505
 280:	060c052f 	streq	r0, [ip], -pc, lsr #10
 284:	2f010501 	svccs	0x00010501
 288:	01000402 	tsteq	r0, r2, lsl #8
 28c:	00250501 	eoreq	r0, r5, r1, lsl #10
 290:	00000205 	andeq	r0, r0, r5, lsl #4
 294:	ff030000 			@ <UNDEFINED> instruction: 0xff030000
 298:	05050100 	streq	r0, [r5, #-256]	@ 0xffffff00
 29c:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 2a0:	49250501 	stmdbmi	r5!, {r0, r8, sl}
 2a4:	4d060505 	stcmi	5, cr0, [r6, #-20]	@ 0xffffffec
 2a8:	0105832f 	tsteq	r5, pc, lsr #6
 2ac:	04022f06 	streq	r2, [r2], #-3846	@ 0xfffff0fa
 2b0:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
 2b4:	02050020 	andeq	r0, r5, #32
 2b8:	00000000 	andeq	r0, r0, r0
 2bc:	01018703 	tsteq	r1, r3, lsl #14
 2c0:	02012105 	andeq	r2, r1, #1073741825	@ 0x40000001
 2c4:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
   8:	5f676e69 	svcpl	0x00676e69
   c:	68630032 	stmdavs	r3!, {r1, r4, r5}^
  10:	44007261 	strmi	r7, [r0], #-609	@ 0xfffffd9f
  14:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
  18:	425f656c 	subsmi	r6, pc, #108, 10	@ 0x1b000000
  1c:	63697361 	cmnvs	r9, #-2080374783	@ 0x84000001
  20:	5152495f 	cmppl	r2, pc, asr r9
  24:	50470073 	subpl	r0, r7, r3, ror r0
  28:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	@ <UNPREDICTABLE>
  2c:	0030544e 	eorseq	r5, r0, lr, asr #8
  30:	4f495047 	svcmi	0x00495047
  34:	544e495f 	strbpl	r4, [lr], #-2399	@ 0xfffff6a1
  38:	50470031 	subpl	r0, r7, r1, lsr r0
  3c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	@ <UNPREDICTABLE>
  40:	0032544e 	eorseq	r5, r2, lr, asr #8
  44:	4f495047 	svcmi	0x00495047
  48:	544e495f 	strbpl	r4, [lr], #-2399	@ 0xfffff6a1
  4c:	68730033 	ldmdavs	r3!, {r0, r1, r4, r5}^
  50:	2074726f 	rsbscs	r7, r4, pc, ror #4
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  60:	51494600 	cmppl	r9, r0, lsl #12
  64:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  68:	6c6f7274 	stclvs	2, cr7, [pc], #-464	@ fffffea0 <gpio_enable_hi_int+0xfffffea0>
  6c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  70:	76655f6f 	strbtvc	r5, [r5], -pc, ror #30
  74:	5f746e65 	svcpl	0x00746e65
  78:	65746564 	ldrbvs	r6, [r4, #-1380]!	@ 0xfffffa9c
  7c:	64657463 	strbtvs	r7, [r5], #-1123	@ 0xfffffb9d
  80:	54555000 	ldrbpl	r5, [r5], #-0
  84:	49003233 	stmdbmi	r0, {r0, r1, r4, r5, r9, ip, sp}
  88:	625f5152 	subsvs	r5, pc, #-2147483628	@ 0x80000014
  8c:	63697361 	cmnvs	r9, #-2080374783	@ 0x84000001
  90:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  94:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  98:	69737500 	ldmdbvs	r3!, {r8, sl, ip, sp, lr}^
  9c:	735f676e 	cmpvc	pc, #28835840	@ 0x1b80000
  a0:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  a4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
  a8:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  ac:	65700074 	ldrbvs	r0, [r0, #-116]!	@ 0xffffff8c
  b0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  b4:	70670067 	rsbvc	r0, r7, r7, rrx
  b8:	685f6f69 	ldmdavs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
  bc:	695f7361 	ldmdbvs	pc, {r0, r5, r6, r8, r9, ip, sp, lr}^	@ <UNPREDICTABLE>
  c0:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  c4:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  c8:	54454700 	strbpl	r4, [r5], #-1792	@ 0xfffff900
  cc:	45003233 	strmi	r3, [r0, #-563]	@ 0xfffffdcd
  d0:	6c62616e 	stclvs	1, cr6, [r2], #-440	@ 0xfffffe48
  d4:	52495f65 	subpl	r5, r9, #404	@ 0x194
  d8:	315f7351 	cmpcc	pc, r1, asr r3	@ <UNPREDICTABLE>
  dc:	616e4500 	cmnvs	lr, r0, lsl #10
  e0:	5f656c62 	svcpl	0x00656c62
  e4:	73515249 	cmpvc	r1, #-1879048188	@ 0x90000004
  e8:	7500325f 	strvc	r3, [r0, #-607]	@ 0xfffffda1
  ec:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  f0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f4:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  f8:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  fc:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
 100:	6f6f6265 	svcvs	0x006f6265
 104:	70670074 	rsbvc	r0, r7, r4, ror r0
 108:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 10c:	615f746e 	cmpvs	pc, lr, ror #8
 110:	636e7973 	cmnvs	lr, #1884160	@ 0x1cc000
 114:	6c61665f 	stclvs	6, cr6, [r1], #-380	@ 0xfffffe84
 118:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 11c:	6764655f 			@ <UNDEFINED> instruction: 0x6764655f
 120:	6f6c0065 	svcvs	0x006c0065
 124:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 128:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 12c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 130:	00746e69 	rsbseq	r6, r4, r9, ror #28
 134:	6f697067 	svcvs	0x00697067
 138:	616e655f 	cmnvs	lr, pc, asr r5
 13c:	5f656c62 	svcpl	0x00656c62
 140:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 144:	6100746e 	tstvs	r0, lr, ror #8
 148:	00726464 	rsbseq	r6, r2, r4, ror #8
 14c:	6f697067 	svcvs	0x00697067
 150:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
 154:	6c61665f 	stclvs	6, cr6, [r1], #-380	@ 0xfffffe84
 158:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 15c:	6764655f 			@ <UNDEFINED> instruction: 0x6764655f
 160:	6e450065 	cdpvs	0, 4, cr0, cr5, cr5, {3}
 164:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 168:	7361425f 	cmnvc	r1, #-268435451	@ 0xf0000005
 16c:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	@ <UNPREDICTABLE>
 170:	00735152 	rsbseq	r5, r3, r2, asr r1
 174:	5f766564 	svcpl	0x00766564
 178:	72726162 	rsbsvc	r6, r2, #-2147483624	@ 0x80000018
 17c:	00726569 	rsbseq	r6, r2, r9, ror #10
 180:	6f697067 	svcvs	0x00697067
 184:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
 188:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
 18c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 190:	49525f4f 	ldmdbmi	r2, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 194:	474e4953 	smlsldmi	r4, lr, r3, r9
 198:	4744455f 	smlsldmi	r4, r4, pc, r5	@ <UNPREDICTABLE>
 19c:	4e470045 	cdpmi	0, 4, cr0, cr7, cr5, {2}
 1a0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1a4:	30312039 	eorscc	r2, r1, r9, lsr r0
 1a8:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
 1ac:	32303220 	eorscc	r3, r0, #32, 4
 1b0:	32383031 	eorscc	r3, r8, #49	@ 0x31
 1b4:	72282034 	eorvc	r2, r8, #52	@ 0x34
 1b8:	61656c65 	cmnvs	r5, r5, ror #24
 1bc:	20296573 	eorcs	r6, r9, r3, ror r5
 1c0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1c4:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
 1c8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1cc:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 1d0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 1d4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1d8:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 1dc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1e0:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 1e4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 1e8:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ 3c <.debug_str+0x3c>
 1ec:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 1f0:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 1f4:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 1f8:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 1fc:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 200:	6f733d70 	svcvs	0x00733d70
 204:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 208:	6f6c666d 	svcvs	0x006c666d
 20c:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 210:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 214:	2074666f 	rsbscs	r6, r4, pc, ror #12
 218:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 21c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 220:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 224:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 228:	7a6b3676 	bvc	1acdc08 <gpio_enable_hi_int+0x1acdc08>
 22c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 230:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 234:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 238:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 23c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 240:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 244:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 248:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 24c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 250:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 254:	74636e75 	strbtvc	r6, [r3], #-3701	@ 0xfffff18b
 258:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	@ 0xfffffe5c
 25c:	74636573 	strbtvc	r6, [r3], #-1395	@ 0xfffffa8d
 260:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
 264:	64662d20 	strbtvs	r2, [r6], #-3360	@ 0xfffff2e0
 268:	2d617461 	stclcs	4, cr7, [r1, #-388]!	@ 0xfffffe7c
 26c:	74636573 	strbtvc	r6, [r3], #-1395	@ 0xfffffa8d
 270:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
 274:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 278:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
 27c:	5f4e4f49 	svcpl	0x004e4f49
 280:	7067005f 	rsbvc	r0, r7, pc, asr r0
 284:	655f6f69 	ldrbvs	r6, [pc, #-3945]	@ fffff323 <gpio_enable_hi_int+0xfffff323>
 288:	746e6576 	strbtvc	r6, [lr], #-1398	@ 0xfffffa8a
 28c:	656c635f 	strbvs	r6, [ip, #-863]!	@ 0xfffffca1
 290:	75007261 	strvc	r7, [r0, #-609]	@ 0xfffffd9f
 294:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 298:	2064656e 	rsbcs	r6, r4, lr, ror #10
 29c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 2a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 2a8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 2ac:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 2b0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2b4:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 2b8:	5f6f6970 	svcpl	0x006f6970
 2bc:	62616e65 	rsbvs	r6, r1, #1616	@ 0x650
 2c0:	685f656c 	ldmdavs	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	@ <UNPREDICTABLE>
 2c4:	6e695f69 	cdpvs	15, 6, cr5, cr9, cr9, {3}
 2c8:	70670074 	rsbvc	r0, r7, r4, ror r0
 2cc:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 2d0:	2f00746e 	svccs	0x0000746e
 2d4:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 2d8:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
 2dc:	2f72656c 	svccs	0x0072656c
 2e0:	73616c63 	cmnvc	r1, #25344	@ 0x6300
 2e4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 2e8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 2ec:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 2f0:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ 154 <.debug_str+0x154>
 2f4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 2f8:	6174732f 	cmnvs	r4, pc, lsr #6
 2fc:	702d6666 	eorvc	r6, sp, r6, ror #12
 300:	61766972 	cmnvs	r6, r2, ror r9
 304:	6c006574 	stcvs	5, cr6, [r0], {116}	@ 0x74
 308:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 30c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 310:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 314:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 318:	56455f4f 	strbpl	r5, [r5], -pc, asr #30
 31c:	5f544e45 	svcpl	0x00544e45
 320:	45544544 	ldrbmi	r4, [r4, #-1348]	@ 0xfffffabc
 324:	00305443 	eorseq	r5, r0, r3, asr #8
 328:	4f495047 	svcmi	0x00495047
 32c:	5341425f 	cmppl	r1, #-268435451	@ 0xf0000005
 330:	52490045 	subpl	r0, r9, #69	@ 0x45
 334:	65705f51 	ldrbvs	r5, [r0, #-3921]!	@ 0xfffff0af
 338:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 33c:	00315f67 	eorseq	r5, r1, r7, ror #30
 340:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 344:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 348:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 34c:	6b746e69 	blvs	1d1bcf8 <gpio_enable_hi_int+0x1d1bcf8>
 350:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 354:	49485f4f 	stmdbmi	r8, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 358:	445f4847 	ldrbmi	r4, [pc], #-2119	@ 360 <.debug_str+0x360>
 35c:	43455445 	cmpmi	r5, #1157627904	@ 0x45000000
 360:	69750054 	ldmdbvs	r5!, {r2, r4, r6}^
 364:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
 368:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
 36c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 370:	00746e69 	rsbseq	r6, r4, r9, ror #28
 374:	6f697067 	svcvs	0x00697067
 378:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
 37c:	7369725f 	cmnvc	r9, #-268435451	@ 0xf0000005
 380:	5f676e69 	svcpl	0x00676e69
 384:	65676465 	strbvs	r6, [r7, #-1125]!	@ 0xfffffb9b
 388:	73694400 	cmnvc	r9, #0, 8
 38c:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 390:	5152495f 	cmppl	r2, pc, asr r9
 394:	00315f73 	eorseq	r5, r1, r3, ror pc
 398:	61736944 	cmnvs	r3, r4, asr #18
 39c:	5f656c62 	svcpl	0x00656c62
 3a0:	73515249 	cmpvc	r1, #-1879048188	@ 0x90000004
 3a4:	7300325f 	tstvc	r0, #-268435451	@ 0xf0000005
 3a8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 3ac:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 3b0:	47007261 	strmi	r7, [r0, -r1, ror #4]
 3b4:	5f4f4950 	svcpl	0x004f4950
 3b8:	4c4c4146 	mcrrmi	1, 4, r4, ip, cr6
 3bc:	5f474e49 	svcpl	0x00474e49
 3c0:	45474445 	strbmi	r4, [r7, #-1093]	@ 0xfffffbbb
 3c4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 3c8:	4f4c5f4f 	svcmi	0x004c5f4f
 3cc:	45445f57 	strbmi	r5, [r4, #-3927]	@ 0xfffff0a9
 3d0:	54434554 	strbpl	r4, [r3], #-1364	@ 0xfffffaac
 3d4:	33524f00 	cmpcc	r2, #0, 30
 3d8:	70670032 	rsbvc	r0, r7, r2, lsr r0
 3dc:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 3e0:	632e746e 			@ <UNDEFINED> instruction: 0x632e746e
 3e4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 3e8:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 3ec:	73615f74 	cmnvc	r1, #116, 30	@ 0x1d0
 3f0:	5f636e79 	svcpl	0x00636e79
 3f4:	69736972 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 3f8:	655f676e 	ldrbvs	r6, [pc, #-1902]	@ fffffc92 <gpio_enable_hi_int+0xfffffc92>
 3fc:	00656764 	rsbeq	r6, r5, r4, ror #14
 400:	5f515249 	svcpl	0x00515249
 404:	65736142 	ldrbvs	r6, [r3, #-322]!	@ 0xfffffebe
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <gpio_enable_hi_int+0xfffffed0>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000050 	andeq	r0, r0, r0, asr r0
  20:	84100e46 	ldrhi	r0, [r0], #-3654	@ 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  38:	0000001c 	andeq	r0, r0, ip, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  50:	00000020 	andeq	r0, r0, r0, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  68:	00000020 	andeq	r0, r0, r0, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  80:	00000030 	andeq	r0, r0, r0, lsr r0
  84:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  b0:	00000054 	andeq	r0, r0, r4, asr r0
  b4:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  b8:	100e4201 	andne	r4, lr, r1, lsl #4
  bc:	040e0a4e 	streq	r0, [lr], #-2638	@ 0xfffff5b2
  c0:	00000b42 	andeq	r0, r0, r2, asr #22
  c4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  d0:	00000054 	andeq	r0, r0, r4, asr r0
  d4:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  d8:	100e4201 	andne	r4, lr, r1, lsl #4
  dc:	040e0a4e 	streq	r0, [lr], #-2638	@ 0xfffff5b2
  e0:	00000b42 	andeq	r0, r0, r2, asr #22
  e4:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  f0:	0000003c 	andeq	r0, r0, ip, lsr r0
  f4:	84080e4a 	strhi	r0, [r8], #-3658	@ 0xfffff1b6
  f8:	00018e02 	andeq	r8, r1, r2, lsl #28
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 108:	00000030 	andeq	r0, r0, r0, lsr r0
 10c:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
 110:	00018e02 	andeq	r8, r1, r2, lsl #28
 114:	0000000c 	andeq	r0, r0, ip
	...
 120:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_enable_hi_int+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_enable_hi_int+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e350001f 	cmp	r0, #31
   c:	8a000020 	bhi	94 <gpio_set_pud+0x94>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3
  1c:	8a000024 	bhi	b4 <gpio_set_pud+0xb4>
  20:	e3510002 	cmp	r1, #2
  24:	8a00002a 	bhi	d4 <gpio_set_pud+0xd4>
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e59f60b8 	ldr	r6, [pc, #184]	@ ec <gpio_set_pud+0xec>
  30:	e1a01004 	mov	r1, r4
  34:	e1a00006 	mov	r0, r6
  38:	ebfffffe 	bl	0 <PUT32>
  3c:	e3a00096 	mov	r0, #150	@ 0x96
  40:	ebfffffe 	bl	0 <delay_us>
  44:	e59f40a4 	ldr	r4, [pc, #164]	@ f0 <gpio_set_pud+0xf0>
  48:	e3a01001 	mov	r1, #1
  4c:	e1a01511 	lsl	r1, r1, r5
  50:	e1a00004 	mov	r0, r4
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e3a00096 	mov	r0, #150	@ 0x96
  5c:	ebfffffe 	bl	0 <delay_us>
  60:	e3a01000 	mov	r1, #0
  64:	e1a00006 	mov	r0, r6
  68:	ebfffffe 	bl	0 <PUT32>
  6c:	e3a00096 	mov	r0, #150	@ 0x96
  70:	ebfffffe 	bl	0 <delay_us>
  74:	e3a01000 	mov	r1, #0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <PUT32>
  80:	e3a00096 	mov	r0, #150	@ 0x96
  84:	ebfffffe 	bl	0 <delay_us>
  88:	ebfffffe 	bl	0 <dev_barrier>
  8c:	e28dd008 	add	sp, sp, #8
  90:	e8bd8070 	pop	{r4, r5, r6, pc}
  94:	e59f3058 	ldr	r3, [pc, #88]	@ f4 <gpio_set_pud+0xf4>
  98:	e58d3000 	str	r3, [sp]
  9c:	e3a03012 	mov	r3, #18
  a0:	e59f2050 	ldr	r2, [pc, #80]	@ f8 <gpio_set_pud+0xf8>
  a4:	e59f1050 	ldr	r1, [pc, #80]	@ fc <gpio_set_pud+0xfc>
  a8:	e59f0050 	ldr	r0, [pc, #80]	@ 100 <gpio_set_pud+0x100>
  ac:	ebfffffe 	bl	0 <printk>
  b0:	ebfffffe 	bl	0 <clean_reboot>
  b4:	e59f3048 	ldr	r3, [pc, #72]	@ 104 <gpio_set_pud+0x104>
  b8:	e58d3000 	str	r3, [sp]
  bc:	e3a03013 	mov	r3, #19
  c0:	e59f2030 	ldr	r2, [pc, #48]	@ f8 <gpio_set_pud+0xf8>
  c4:	e59f1030 	ldr	r1, [pc, #48]	@ fc <gpio_set_pud+0xfc>
  c8:	e59f0038 	ldr	r0, [pc, #56]	@ 108 <gpio_set_pud+0x108>
  cc:	ebfffffe 	bl	0 <printk>
  d0:	ebfffffe 	bl	0 <clean_reboot>
  d4:	e3a03018 	mov	r3, #24
  d8:	e59f2018 	ldr	r2, [pc, #24]	@ f8 <gpio_set_pud+0xf8>
  dc:	e59f1018 	ldr	r1, [pc, #24]	@ fc <gpio_set_pud+0xfc>
  e0:	e59f0024 	ldr	r0, [pc, #36]	@ 10c <gpio_set_pud+0x10c>
  e4:	ebfffffe 	bl	0 <printk>
  e8:	ebfffffe 	bl	0 <clean_reboot>
  ec:	20200094 	mlacs	r0, r4, r0, r0
  f0:	20200098 	mlacs	r0, r8, r0, r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
	...
 100:	0000000c 	andeq	r0, r0, ip
 104:	00000088 	andeq	r0, r0, r8, lsl #1
 108:	00000050 	andeq	r0, r0, r0, asr r0
 10c:	00000090 	muleq	r0, r0, r0

00000110 <gpio_set_pullup>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01002 	mov	r1, #2
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_set_pulldown>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01001 	mov	r1, #1
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_pud_off>:
 130:	e92d4010 	push	{r4, lr}
 134:	e3a01000 	mov	r1, #0
 138:	ebfffffe 	bl	0 <gpio_set_pud>
 13c:	e8bd8010 	pop	{r4, pc}

00000140 <gpio_get_pud>:
 140:	e92d4010 	push	{r4, lr}
 144:	e59f0008 	ldr	r0, [pc, #8]	@ 154 <gpio_get_pud+0x14>
 148:	ebfffffe 	bl	0 <GET32>
 14c:	e2000003 	and	r0, r0, #3
 150:	e8bd8010 	pop	{r4, pc}
 154:	20200094 	mlacs	r0, r4, r0, r0

00000158 <gpio_is_pullup>:
 158:	e92d4010 	push	{r4, lr}
 15c:	ebfffffe 	bl	140 <gpio_get_pud>
 160:	e3500002 	cmp	r0, #2
 164:	13a00000 	movne	r0, #0
 168:	03a00001 	moveq	r0, #1
 16c:	e8bd8010 	pop	{r4, pc}

00000170 <gpio_is_pulldown>:
 170:	e92d4010 	push	{r4, lr}
 174:	ebfffffe 	bl	140 <gpio_get_pud>
 178:	e3500001 	cmp	r0, #1
 17c:	13a00000 	movne	r0, #0
 180:	03a00001 	moveq	r0, #1
 184:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	@ 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  10:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  14:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  18:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  1c:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  20:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
  24:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
  28:	73256020 			@ <UNDEFINED> instruction: 0x73256020
  2c:	61662060 	cmnvs	r6, r0, rrx
  30:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
  34:	6e69703a 	mcrvs	0, 3, r7, cr9, cr10, {1}
  38:	6f6f7420 	svcvs	0x006f7420
  3c:	72616c20 	rsbvc	r6, r1, #32, 24	@ 0x2000
  40:	000a6567 	andeq	r6, sl, r7, ror #10
  44:	206e6970 	rsbcs	r6, lr, r0, ror r9
  48:	3233203c 	eorscc	r2, r3, #60	@ 0x3c
  4c:	00000000 	andeq	r0, r0, r0
  50:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  54:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  58:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  5c:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  60:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  64:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
  68:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
  6c:	73256020 			@ <UNDEFINED> instruction: 0x73256020
  70:	61662060 	cmnvs	r6, r0, rrx
  74:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
  78:	6475703a 	ldrbtvs	r7, [r5], #-58	@ 0xffffffc6
  7c:	6f6f7420 	svcvs	0x006f7420
  80:	72616c20 	rsbvc	r6, r1, #32, 24	@ 0x2000
  84:	000a6567 	andeq	r6, sl, r7, ror #10
  88:	20647570 	rsbcs	r7, r4, r0, ror r5
  8c:	0034203c 	eorseq	r2, r4, ip, lsr r0
  90:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  94:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  98:	3a73253a 	bcc	1cc9588 <gpio_is_pulldown+0x1cc9418>
  9c:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  a0:	0a746168 	beq	1d18648 <gpio_is_pulldown+0x1d184d8>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000045a 	andeq	r0, r0, sl, asr r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000194 	muleq	r0, r4, r1
  10:	0000eb0c 	andeq	lr, r0, ip, lsl #22
  14:	00000c00 	andeq	r0, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00018800 	andeq	r8, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	c7070403 	strgt	r0, [r7, -r3, lsl #8]
  30:	03000000 	tsteq	r0, #0
  34:	01880601 	orreq	r0, r8, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00016805 	andeq	r6, r1, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	0000017f 	andeq	r0, r0, pc, ror r1
  48:	36050803 	strcc	r0, [r5], -r3, lsl #16
  4c:	03000001 	tsteq	r0, #1
  50:	00530801 	subseq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00007d07 	andeq	r7, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000006b 	andeq	r0, r0, fp, rrx
  64:	d4070803 	strle	r0, [r7], #-2051	@ 0xfffff7fd
  68:	03000000 	tsteq	r0, #0
  6c:	01440801 	cmpeq	r4, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_is_pulldown+0xfff08>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000110 	andeq	r0, r0, r0, lsl r1
  7c:	2c110501 	ldccs	5, cr0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000061 	andeq	r0, r0, r1, rrx
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	004f0107 	subeq	r0, pc, r7, lsl #2
  94:	3c010000 	stccc	0, cr0, [r1], {-0}
  98:	0000aa06 	andeq	sl, r0, r6, lsl #20
  9c:	02470700 	subeq	r0, r7, #0, 14
  a0:	07020000 	streq	r0, [r2, -r0]
  a4:	0000015a 	andeq	r0, r0, sl, asr r1
  a8:	49080001 	stmdbmi	r8, {r0}
  ac:	01000001 	tsteq	r0, r1
  b0:	00250541 	eoreq	r0, r5, r1, asr #10
  b4:	01700000 	cmneq	r0, r0
  b8:	00180000 	andseq	r0, r8, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	000000ea 	andeq	r0, r0, sl, ror #1
  c4:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
  c8:	1f410100 	svcne	0x00410100
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0001780a 	andeq	r7, r1, sl, lsl #16
  dc:	00012a00 	andeq	r2, r1, r0, lsl #20
  e0:	50010b00 	andpl	r0, r1, r0, lsl #22
  e4:	5001f303 	andpl	pc, r1, r3, lsl #6
  e8:	90080000 	andls	r0, r8, r0
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	0025053e 	eoreq	r0, r5, lr, lsr r5
  f4:	01580000 	cmpeq	r8, r0
  f8:	00180000 	andseq	r0, r8, r0
  fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 100:	0000012a 	andeq	r0, r0, sl, lsr #2
 104:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 108:	1d3e0100 	ldcne	1, cr0, [lr, #-0]
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	00000029 	andeq	r0, r0, r9, lsr #32
 114:	00000025 	andeq	r0, r0, r5, lsr #32
 118:	0001600a 	andeq	r6, r1, sl
 11c:	00012a00 	andeq	r2, r1, r0, lsl #20
 120:	50010b00 	andpl	r0, r1, r0, lsl #22
 124:	5001f303 	andpl	pc, r1, r3, lsl #6
 128:	f6080000 			@ <UNDEFINED> instruction: 0xf6080000
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	00250538 	eoreq	r0, r5, r8, lsr r5
 134:	01400000 	mrseq	r0, (UNDEF: 64)
 138:	00180000 	andseq	r0, r8, r0
 13c:	9c010000 	stcls	0, cr0, [r1], {-0}
 140:	0000016c 	andeq	r0, r0, ip, ror #2
 144:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 148:	1b380100 	blne	e00550 <gpio_is_pulldown+0xe003e0>
 14c:	0000002c 	andeq	r0, r0, ip, lsr #32
 150:	0000004e 	andeq	r0, r0, lr, asr #32
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	00014c0a 	andeq	r4, r1, sl, lsl #24
 15c:	00041500 	andeq	r1, r4, r0, lsl #10
 160:	50010b00 	andpl	r0, r1, r0, lsl #22
 164:	00940c05 	addseq	r0, r4, r5, lsl #24
 168:	00002020 	andeq	r2, r0, r0, lsr #32
 16c:	0000400c 	andeq	r4, r0, ip
 170:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 174:	00000130 	andeq	r0, r0, r0, lsr r1
 178:	00000010 	andeq	r0, r0, r0, lsl r0
 17c:	01ad9c01 			@ <UNDEFINED> instruction: 0x01ad9c01
 180:	70090000 	andvc	r0, r9, r0
 184:	01006e69 	tsteq	r0, r9, ror #28
 188:	002c1c36 	eoreq	r1, ip, r6, lsr ip
 18c:	00730000 	rsbseq	r0, r3, r0
 190:	006f0000 	rsbeq	r0, pc, r0
 194:	3c0a0000 	stccc	0, cr0, [sl], {-0}
 198:	2f000001 	svccs	0x00000001
 19c:	0b000002 	bleq	1ac <.debug_info+0x1ac>
 1a0:	f3035001 	vhadd.u8	d5, d3, d1
 1a4:	010b5001 	tsteq	fp, r1
 1a8:	00300151 	eorseq	r0, r0, r1, asr r1
 1ac:	009f0c00 	addseq	r0, pc, r0, lsl #24
 1b0:	35010000 	strcc	r0, [r1, #-0]
 1b4:	00012006 	andeq	r2, r1, r6
 1b8:	00001000 	andeq	r1, r0, r0
 1bc:	ee9c0100 	cdp	1, 9, cr0, cr12, cr0, {0}
 1c0:	09000001 	stmdbeq	r0, {r0}
 1c4:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1c8:	2c213501 	stccs	5, cr3, [r1], #-4
 1cc:	98000000 	stmdals	r0, {}	@ <UNPREDICTABLE>
 1d0:	94000000 	strls	r0, [r0], #-0
 1d4:	0a000000 	beq	1dc <.debug_info+0x1dc>
 1d8:	0000012c 	andeq	r0, r0, ip, lsr #2
 1dc:	0000022f 	andeq	r0, r0, pc, lsr #4
 1e0:	0350010b 	cmpeq	r0, #-1073741822	@ 0xc0000002
 1e4:	0b5001f3 	bleq	14009b8 <gpio_is_pulldown+0x1400848>
 1e8:	31015101 	tstcc	r1, r1, lsl #2
 1ec:	190c0000 	stmdbne	ip, {}	@ <UNPREDICTABLE>
 1f0:	01000001 	tsteq	r0, r1
 1f4:	01100634 	tsteq	r0, r4, lsr r6
 1f8:	00100000 	andseq	r0, r0, r0
 1fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 200:	0000022f 	andeq	r0, r0, pc, lsr #4
 204:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 208:	1f340100 	svcne	0x00340100
 20c:	0000002c 	andeq	r0, r0, ip, lsr #32
 210:	000000bd 	strheq	r0, [r0], -sp
 214:	000000b9 	strheq	r0, [r0], -r9
 218:	00011c0a 	andeq	r1, r1, sl, lsl #24
 21c:	00022f00 	andeq	r2, r2, r0, lsl #30
 220:	50010b00 	andpl	r0, r1, r0, lsl #22
 224:	5001f303 	andpl	pc, r1, r3, lsl #6
 228:	0151010b 	cmpeq	r1, fp, lsl #2
 22c:	0c000032 	stceq	0, cr0, [r0], {50}	@ 0x32
 230:	00000103 	andeq	r0, r0, r3, lsl #2
 234:	00061101 	andeq	r1, r6, r1, lsl #2
 238:	10000000 	andne	r0, r0, r0
 23c:	01000001 	tsteq	r0, r1
 240:	0004009c 	muleq	r4, ip, r0
 244:	69700900 	ldmdbvs	r0!, {r8, fp}^
 248:	1101006e 	tstne	r1, lr, rrx
 24c:	00002c1c 	andeq	r2, r0, ip, lsl ip
 250:	0000ee00 	andeq	lr, r0, r0, lsl #28
 254:	0000de00 	andeq	sp, r0, r0, lsl #28
 258:	75700900 	ldrbvc	r0, [r0, #-2304]!	@ 0xfffff700
 25c:	11010064 	tstne	r1, r4, rrx
 260:	00002c2a 	andeq	r2, r0, sl, lsr #24
 264:	00016300 	andeq	r6, r1, r0, lsl #6
 268:	00015100 	andeq	r5, r1, r0, lsl #2
 26c:	00b10d00 	adcseq	r0, r1, r0, lsl #26
 270:	04100000 	ldreq	r0, [r0], #-0
 274:	03050000 	tsteq	r5, #0
 278:	00000000 	andeq	r0, r0, r0
 27c:	00002c0e 	andeq	r2, r0, lr, lsl #24
 280:	00042100 	andeq	r2, r4, r0, lsl #2
 284:	003c0f00 	eorseq	r0, ip, r0, lsl #30
 288:	042d0000 	strteq	r0, [sp], #-0
 28c:	029f0000 	addseq	r0, pc, #0
 290:	010b0000 	mrseq	r0, (UNDEF: 11)
 294:	00760250 	rsbseq	r0, r6, r0, asr r2
 298:	0251010b 	subseq	r0, r1, #-1073741822	@ 0xc0000002
 29c:	0f000074 	svceq	0x00000074
 2a0:	00000044 	andeq	r0, r0, r4, asr #32
 2a4:	00000439 	andeq	r0, r0, r9, lsr r4
 2a8:	000002b3 			@ <UNDEFINED> instruction: 0x000002b3
 2ac:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2b0:	0f009608 	svceq	0x00009608
 2b4:	00000058 	andeq	r0, r0, r8, asr r0
 2b8:	0000042d 	andeq	r0, r0, sp, lsr #8
 2bc:	000002cf 	andeq	r0, r0, pc, asr #5
 2c0:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2c4:	010b0074 	tsteq	fp, r4, ror r0
 2c8:	75310451 	ldrvc	r0, [r1, #-1105]!	@ 0xfffffbaf
 2cc:	0f002400 	svceq	0x00002400
 2d0:	00000060 	andeq	r0, r0, r0, rrx
 2d4:	00000439 	andeq	r0, r0, r9, lsr r4
 2d8:	000002e3 	andeq	r0, r0, r3, ror #5
 2dc:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2e0:	0f009608 	svceq	0x00009608
 2e4:	0000006c 	andeq	r0, r0, ip, rrx
 2e8:	0000042d 	andeq	r0, r0, sp, lsr #8
 2ec:	000002fc 	strdeq	r0, [r0], -ip
 2f0:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2f4:	010b0076 	tsteq	fp, r6, ror r0
 2f8:	00300151 	eorseq	r0, r0, r1, asr r1
 2fc:	0000740f 	andeq	r7, r0, pc, lsl #8
 300:	00043900 	andeq	r3, r4, r0, lsl #18
 304:	00031000 	andeq	r1, r3, r0
 308:	50010b00 	andpl	r0, r1, r0, lsl #22
 30c:	00960802 	addseq	r0, r6, r2, lsl #16
 310:	0000800f 	andeq	r8, r0, pc
 314:	00042d00 	andeq	r2, r4, r0, lsl #26
 318:	00032900 	andeq	r2, r3, r0, lsl #18
 31c:	50010b00 	andpl	r0, r1, r0, lsl #22
 320:	0b007402 	bleq	1d330 <gpio_is_pulldown+0x1d1c0>
 324:	30015101 	andcc	r5, r1, r1, lsl #2
 328:	00880f00 	addeq	r0, r8, r0, lsl #30
 32c:	04390000 	ldrteq	r0, [r9], #-0
 330:	033d0000 	teqeq	sp, #0
 334:	010b0000 	mrseq	r0, (UNDEF: 11)
 338:	96080250 			@ <UNDEFINED> instruction: 0x96080250
 33c:	008c0e00 	addeq	r0, ip, r0, lsl #28
 340:	04210000 	strteq	r0, [r1], #-0
 344:	b00f0000 	andlt	r0, pc, r0
 348:	45000000 	strmi	r0, [r0, #-0]
 34c:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
 350:	0b000003 	bleq	364 <.debug_info+0x364>
 354:	03055001 	tsteq	r5, #1
 358:	0000000c 	andeq	r0, r0, ip
 35c:	0551010b 	ldrbeq	r0, [r1, #-267]	@ 0xfffffef5
 360:	00000003 	andeq	r0, r0, r3
 364:	52010b00 	andpl	r0, r1, #0, 22
 368:	00000305 	andeq	r0, r0, r5, lsl #6
 36c:	010b0000 	mrseq	r0, (UNDEF: 11)
 370:	0b420153 	bleq	10808c4 <gpio_is_pulldown+0x1080754>
 374:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 378:	00004403 	andeq	r4, r0, r3, lsl #8
 37c:	b40e0000 	strlt	r0, [lr], #-0
 380:	51000000 	mrspl	r0, (UNDEF: 0)
 384:	0f000004 	svceq	0x00000004
 388:	000000d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 38c:	00000445 	andeq	r0, r0, r5, asr #8
 390:	000003bf 			@ <UNDEFINED> instruction: 0x000003bf
 394:	0550010b 	ldrbeq	r0, [r0, #-267]	@ 0xfffffef5
 398:	00005003 	andeq	r5, r0, r3
 39c:	51010b00 	tstpl	r1, r0, lsl #22
 3a0:	00000305 	andeq	r0, r0, r5, lsl #6
 3a4:	010b0000 	mrseq	r0, (UNDEF: 11)
 3a8:	00030552 	andeq	r0, r3, r2, asr r5
 3ac:	0b000000 	bleq	3b4 <.debug_info+0x3b4>
 3b0:	43015301 	tstmi	r1, #67108864	@ 0x4000000
 3b4:	007d020b 	rsbseq	r0, sp, fp, lsl #4
 3b8:	00880305 	addeq	r0, r8, r5, lsl #6
 3bc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 3c0:	000000d4 	ldrdeq	r0, [r0], -r4
 3c4:	00000451 	andeq	r0, r0, r1, asr r4
 3c8:	0000e80f 	andeq	lr, r0, pc, lsl #16
 3cc:	00044500 	andeq	r4, r4, r0, lsl #10
 3d0:	0003f600 	andeq	pc, r3, r0, lsl #12
 3d4:	50010b00 	andpl	r0, r1, r0, lsl #22
 3d8:	00900305 	addseq	r0, r0, r5, lsl #6
 3dc:	010b0000 	mrseq	r0, (UNDEF: 11)
 3e0:	00030551 	andeq	r0, r3, r1, asr r5
 3e4:	0b000000 	bleq	3ec <.debug_info+0x3ec>
 3e8:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	0153010b 	cmpeq	r3, fp, lsl #2
 3f4:	ec0e0048 	stc	0, cr0, [lr], {72}	@ 0x48
 3f8:	51000000 	mrspl	r0, (UNDEF: 0)
 3fc:	00000004 	andeq	r0, r0, r4
 400:	00007210 	andeq	r7, r0, r0, lsl r2
 404:	00041000 	andeq	r1, r4, r0
 408:	002c1100 	eoreq	r1, ip, r0, lsl #2
 40c:	000c0000 	andeq	r0, ip, r0
 410:	00040004 	andeq	r0, r4, r4
 414:	004d1200 	subeq	r1, sp, r0, lsl #4
 418:	004d0000 	subeq	r0, sp, r0
 41c:	ac020000 	stcge	0, cr0, [r2], {-0}
 420:	0000120a 	andeq	r1, r0, sl, lsl #4
 424:	00000000 	andeq	r0, r0, r0
 428:	88020000 	stmdahi	r2, {}	@ <UNPREDICTABLE>
 42c:	01791206 	cmneq	r9, r6, lsl #4
 430:	01790000 	cmneq	r9, r0
 434:	a8020000 	stmdage	r2, {}	@ <UNPREDICTABLE>
 438:	00be1206 	adcseq	r1, lr, r6, lsl #4
 43c:	00be0000 	adcseq	r0, lr, r0
 440:	65020000 	strvs	r0, [r2, #-0]
 444:	01721206 	cmneq	r2, r6, lsl #4
 448:	01720000 	cmneq	r2, r0
 44c:	31020000 	mrscc	r0, (UNDEF: 2)
 450:	01291205 			@ <UNDEFINED> instruction: 0x01291205
 454:	01290000 			@ <UNDEFINED> instruction: 0x01290000
 458:	7a020000 	bvc	80460 <gpio_is_pulldown+0x802f0>
 45c:	Address 0x45c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_is_pulldown+0x2bff3c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	tsteq	r0, #83886080	@ 0x5000000
  34:	3b0b3a0e 	blcc	2ce874 <gpio_is_pulldown+0x2ce704>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_is_pulldown+0xf802e8>
  44:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_is_pulldown+0xec2bc8>
  4c:	13010b39 	tstne	r1, #58368	@ 0xe400
  50:	28070000 	stmdacs	r7, {}	@ <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  60:	0b3a0e03 	bleq	e83874 <gpio_is_pulldown+0xe83704>
  64:	0b390b3b 	bleq	e42d58 <gpio_is_pulldown+0xe42be8>
  68:	13491927 	cmpne	r9, #638976	@ 0x9c000
  6c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  70:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  74:	00130119 	andseq	r0, r3, r9, lsl r1
  78:	00050900 	andeq	r0, r5, r0, lsl #18
  7c:	0b3a0803 	bleq	e82090 <gpio_is_pulldown+0xe81f20>
  80:	0b390b3b 	bleq	e42d74 <gpio_is_pulldown+0xe42c04>
  84:	17021349 	strne	r1, [r2, -r9, asr #6]
  88:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  8c:	82890a00 	addhi	r0, r9, #0, 20
  90:	01110101 	tsteq	r1, r1, lsl #2
  94:	00001331 	andeq	r1, r0, r1, lsr r3
  98:	01828a0b 	orreq	r8, r2, fp, lsl #20
  9c:	91180200 	tstls	r8, r0, lsl #4
  a0:	00001842 	andeq	r1, r0, r2, asr #16
  a4:	3f012e0c 	svccc	0x00012e0c
  a8:	3a0e0319 	bcc	380d14 <gpio_is_pulldown+0x380ba4>
  ac:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b0:	1119270b 	tstne	r9, fp, lsl #14
  b4:	40061201 	andmi	r1, r6, r1, lsl #4
  b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  bc:	00001301 	andeq	r1, r0, r1, lsl #6
  c0:	0300340d 	tsteq	r0, #218103808	@ 0xd000000
  c4:	3413490e 	ldrcc	r4, [r3], #-2318	@ 0xfffff6f2
  c8:	00180219 	andseq	r0, r8, r9, lsl r2
  cc:	82890e00 	addhi	r0, r9, #0, 28
  d0:	01110001 	tsteq	r1, r1
  d4:	00001331 	andeq	r1, r0, r1, lsr r3
  d8:	0182890f 	orreq	r8, r2, pc, lsl #18
  dc:	31011101 	tstcc	r1, r1, lsl #2
  e0:	00130113 	andseq	r0, r3, r3, lsl r1
  e4:	01011000 	mrseq	r1, (UNDEF: 1)
  e8:	13011349 	tstne	r1, #603979777	@ 0x24000001
  ec:	21110000 	tstcs	r1, r0
  f0:	2f134900 	svccs	0x00134900
  f4:	1200000b 	andne	r0, r0, #11
  f8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  fc:	0e6e193c 			@ <UNDEFINED> instruction: 0x0e6e193c
 100:	0b3a0e03 	bleq	e83914 <gpio_is_pulldown+0xe837a4>
 104:	0b390b3b 	bleq	e42df8 <gpio_is_pulldown+0xe42c88>
 108:	Address 0x108 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000170 	andeq	r0, r0, r0, ror r1
   8:	00000177 	andeq	r0, r0, r7, ror r1
   c:	77500001 	ldrbvc	r0, [r0, -r1]
  10:	88000001 	stmdahi	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  28:	00015800 	andeq	r5, r1, r0, lsl #16
  2c:	00015f00 	andeq	r5, r1, r0, lsl #30
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000015f 	andeq	r0, r0, pc, asr r1
  38:	00000170 	andeq	r0, r0, r0, ror r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01400000 	mrseq	r0, (UNDEF: 64)
  50:	01480000 	mrseq	r0, (UNDEF: 72)
  54:	00010000 	andeq	r0, r1, r0
  58:	00014850 	andeq	r4, r1, r0, asr r8
  5c:	00015800 	andeq	r5, r1, r0, lsl #16
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  70:	30000000 	andcc	r0, r0, r0
  74:	3b000001 	blcc	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	013b5000 	teqeq	fp, r0
  80:	01400000 	mrseq	r0, (UNDEF: 64)
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  98:	00000120 	andeq	r0, r0, r0, lsr #2
  9c:	0000012b 	andeq	r0, r0, fp, lsr #2
  a0:	2b500001 	blcs	14000ac <gpio_is_pulldown+0x13fff3c>
  a4:	30000001 	andcc	r0, r0, r1
  a8:	04000001 	streq	r0, [r0], #-1
  ac:	5001f300 	andpl	pc, r1, r0, lsl #6
  b0:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  bc:	00011000 	andeq	r1, r1, r0
  c0:	00011b00 	andeq	r1, r1, r0, lsl #22
  c4:	50000100 	andpl	r0, r0, r0, lsl #2
  c8:	0000011b 	andeq	r0, r0, fp, lsl r1
  cc:	00000120 	andeq	r0, r0, r0, lsr #2
  d0:	01f30004 	mvnseq	r0, r4
  d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  f0:	002b0000 	eoreq	r0, fp, r0
  f4:	00010000 	andeq	r0, r1, r0
  f8:	00002b50 	andeq	r2, r0, r0, asr fp
  fc:	00009400 	andeq	r9, r0, r0, lsl #8
 100:	55000100 	strpl	r0, [r0, #-256]	@ 0xffffff00
 104:	00000094 	muleq	r0, r4, r0
 108:	000000ac 	andeq	r0, r0, ip, lsr #1
 10c:	ac500001 	mrrcge	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
 110:	b4000000 	strlt	r0, [r0], #-0
 114:	04000000 	streq	r0, [r0], #-0
 118:	5001f300 	andpl	pc, r1, r0, lsl #6
 11c:	0000b49f 	muleq	r0, pc, r4	@ <UNPREDICTABLE>
 120:	0000cc00 	andeq	ip, r0, r0, lsl #24
 124:	50000100 	andpl	r0, r0, r0, lsl #2
 128:	000000cc 	andeq	r0, r0, ip, asr #1
 12c:	000000d4 	ldrdeq	r0, [r0], -r4
 130:	d4550001 	ldrble	r0, [r5], #-1
 134:	e4000000 	str	r0, [r0], #-0
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	00e45000 	rsceq	r5, r4, r0
 140:	01100000 	tsteq	r0, r0
 144:	00010000 	andeq	r0, r1, r0
 148:	00000055 	andeq	r0, r0, r5, asr r0
	...
 164:	2b000000 	blcs	16c <.debug_loc+0x16c>
 168:	01000000 	mrseq	r0, (UNDEF: 0)
 16c:	002b5100 	eoreq	r5, fp, r0, lsl #2
 170:	00480000 	subeq	r0, r8, r0
 174:	00010000 	andeq	r0, r1, r0
 178:	00004854 	andeq	r4, r0, r4, asr r8
 17c:	00009400 	andeq	r9, r0, r0, lsl #8
 180:	f3000400 	vshl.u8	d0, d0, d0
 184:	949f5101 	ldrls	r5, [pc], #257	@ 18c <.debug_loc+0x18c>
 188:	a8000000 	stmdage	r0, {}	@ <UNPREDICTABLE>
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	00a85100 	adceq	r5, r8, r0, lsl #2
 194:	00b40000 	adcseq	r0, r4, r0
 198:	00040000 	andeq	r0, r4, r0
 19c:	9f5101f3 	svcls	0x005101f3
 1a0:	000000b4 	strheq	r0, [r0], -r4
 1a4:	000000c8 	andeq	r0, r0, r8, asr #1
 1a8:	c8510001 	ldmdagt	r1, {r0}^
 1ac:	d4000000 	strle	r0, [r0], #-0
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	00d45400 	sbcseq	r5, r4, r0, lsl #8
 1b8:	00e00000 	rsceq	r0, r0, r0
 1bc:	00010000 	andeq	r0, r1, r0
 1c0:	0000e051 	andeq	lr, r0, r1, asr r0
 1c4:	00011000 	andeq	r1, r1, r0
 1c8:	54000100 	strpl	r0, [r0], #-256	@ 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000188 	andeq	r0, r0, r8, lsl #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000143 	andeq	r0, r0, r3, asr #2
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7735322d 	ldrvc	r3, [r5, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47	@ 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	@ 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	tstne	r2, #33554432	@ 0x2000000
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	05144a01 	ldreq	r4, [r4, #-2561]	@ 0xfffff5ff
  88:	05051309 	streq	r1, [r5, #-777]	@ 0xfffffcf7
  8c:	06070513 			@ <UNDEFINED> instruction: 0x06070513
  90:	06090501 	streq	r0, [r9], -r1, lsl #10
  94:	1405054b 	strne	r0, [r5], #-1355	@ 0xfffffab5
  98:	064e8431 			@ <UNDEFINED> instruction: 0x064e8431
  9c:	4e84062e 	cdpmi	6, 8, cr0, cr4, cr14, {1}
  a0:	4c674e67 	stclmi	14, cr4, [r7], #-412	@ 0xfffffe64
  a4:	2f060105 	svccs	0x00060105
  a8:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
  ac:	03060104 	tsteq	r6, #4, 2
  b0:	02004a60 	andeq	r4, r0, #96, 20	@ 0x60000
  b4:	9e060104 	cdpls	1, 0, cr0, cr6, cr4, {0}
  b8:	01040200 	mrseq	r0, R12_usr
  bc:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
  c0:	002e0601 	eoreq	r0, lr, r1, lsl #12
  c4:	2f010402 	svccs	0x00010402
  c8:	01040200 	mrseq	r0, R12_usr
  cc:	02009e06 	andeq	r9, r0, #6, 28	@ 0x60
  d0:	002e0104 	eoreq	r0, lr, r4, lsl #2
  d4:	06010402 	streq	r0, [r1], -r2, lsl #8
  d8:	3309052e 	tstcc	r9, #192937984	@ 0xb800000
  dc:	2e660601 	cdpcs	6, 6, cr0, cr6, cr1, {0}
  e0:	24052e06 	strcs	r2, [r5], #-3590	@ 0xfffff1fa
  e4:	3c081c03 	stccc	12, cr1, [r8], {3}
  e8:	26050106 	strcs	r0, [r5], -r6, lsl #2
  ec:	3f052e06 	svccc	0x00052e06
  f0:	26054a06 	strcs	r4, [r5], -r6, lsl #20
  f4:	01062f06 	tsteq	r6, r6, lsl #30
  f8:	2e062805 	cdpcs	8, 0, cr2, cr6, cr5, {0}
  fc:	4a064105 	bmi	190518 <gpio_is_pulldown+0x1903a8>
 100:	2f062105 	svccs	0x00062105
 104:	23050106 	tstcs	r5, #-2147483647	@ 0x80000001
 108:	3c052e06 	stccc	14, cr2, [r5], {6}
 10c:	20054a06 	andcs	r4, r5, r6, lsl #20
 110:	01063006 	tsteq	r6, r6
 114:	2f060505 	svccs	0x00060505
 118:	01060d05 	tsteq	r6, r5, lsl #26
 11c:	2f01052e 	svccs	0x0001052e
 120:	6a062205 	bvs	18893c <gpio_is_pulldown+0x1887cc>
 124:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 128:	0c052f06 	stceq	15, cr2, [r5], {6}
 12c:	01050106 	tsteq	r5, r6, lsl #2
 130:	0624052f 	strteq	r0, [r4], -pc, lsr #10
 134:	05010683 	streq	r0, [r1, #-1667]	@ 0xfffff97d
 138:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb3b <gpio_is_pulldown+0xfffff9cb>
 13c:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 140:	08022f01 	stmdaeq	r2, {r0, r8, r9, sl, fp, sp}
 144:	Address 0x144 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	@ 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffff58 <gpio_is_pulldown+0xfffffde8>
  10:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
  14:	72656c67 	rsbvc	r6, r5, #26368	@ 0x6700
  18:	616c632f 	cmnvs	ip, pc, lsr #6
  1c:	632f7373 			@ <UNDEFINED> instruction: 0x632f7373
  20:	30343173 	eorscc	r3, r4, r3, ror r1
  24:	35322d65 	ldrcc	r2, [r2, #-3429]!	@ 0xfffff29b
  28:	2f6e6977 	svccs	0x006e6977
  2c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  30:	74732f69 	ldrbtvc	r2, [r3], #-3945	@ 0xfffff097
  34:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  38:	76697270 			@ <UNDEFINED> instruction: 0x76697270
  3c:	00657461 	rsbeq	r7, r5, r1, ror #8
  40:	6f697067 	svcvs	0x00697067
  44:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
  48:	66666f5f 	uqsaxvs	r6, r6, pc	@ <UNPREDICTABLE>
  4c:	54454700 	strbpl	r4, [r5], #-1792	@ 0xfffff900
  50:	75003233 	strvc	r3, [r0, #-563]	@ 0xfffffdcd
  54:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  58:	2064656e 	rsbcs	r6, r4, lr, ror #10
  5c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  60:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  64:	6c635f6f 	stclvs	15, cr5, [r3], #-444	@ 0xfffffe44
  68:	6c00306b 	stcvs	0, cr3, [r0], {107}	@ 0x6b
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  7c:	6f687300 	svcvs	0x00687300
  80:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	6f697067 	svcvs	0x00697067
  94:	5f73695f 	svcpl	0x0073695f
  98:	6c6c7570 	stclvs	5, cr7, [ip], #-448	@ 0xfffffe40
  9c:	67007075 	smlsdxvs	r0, r5, r0, r7
  a0:	5f6f6970 	svcpl	0x006f6970
  a4:	5f746573 	svcpl	0x00746573
  a8:	6c6c7570 	stclvs	5, cr7, [ip], #-448	@ 0xfffffe40
  ac:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
  b0:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  b4:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
  b8:	5f4e4f49 	svcpl	0x004e4f49
  bc:	6564005f 	strbvs	r0, [r4, #-95]!	@ 0xffffffa1
  c0:	5f79616c 	svcpl	0x0079616c
  c4:	75007375 	strvc	r7, [r0, #-885]	@ 0xfffffc8b
  c8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  dc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  e0:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  e4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  ec:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  f0:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  f4:	70670063 	rsbvc	r0, r7, r3, rrx
  f8:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
  fc:	705f7465 	subsvc	r7, pc, r5, ror #8
 100:	67006475 	smlsdxvs	r0, r5, r4, r6
 104:	5f6f6970 	svcpl	0x006f6970
 108:	5f746573 	svcpl	0x00746573
 10c:	00647570 	rsbeq	r7, r4, r0, ror r5
 110:	6f697067 	svcvs	0x00697067
 114:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
 118:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 11c:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
 120:	75705f74 	ldrbvc	r5, [r0, #-3956]!	@ 0xfffff08c
 124:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
 128:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
 12c:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
 130:	6f6f6265 	svcvs	0x006f6265
 134:	6f6c0074 	svcvs	0x006c0074
 138:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 13c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 140:	00746e69 	rsbseq	r6, r4, r9, ror #28
 144:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 148:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 14c:	73695f6f 	cmnvc	r9, #444	@ 0x1bc
 150:	6c75705f 	ldclvs	0, cr7, [r5], #-380	@ 0xfffffe84
 154:	776f646c 	strbvc	r6, [pc, -ip, ror #8]!
 158:	5047006e 	subpl	r0, r7, lr, rrx
 15c:	505f4f49 	subspl	r4, pc, r9, asr #30
 160:	444c4c55 	strbmi	r4, [ip], #-3157	@ 0xfffff3ab
 164:	004e574f 	subeq	r5, lr, pc, asr #14
 168:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 16c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 170:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 174:	6b746e69 	blvs	1d1bb20 <gpio_is_pulldown+0x1d1b9b0>
 178:	54555000 	ldrbpl	r5, [r5], #-0
 17c:	6c003233 	stcvs	2, cr3, [r0], {51}	@ 0x33
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 18c:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 190:	00726168 	rsbseq	r6, r2, r8, ror #2
 194:	20554e47 	subscs	r4, r5, r7, asr #28
 198:	20393943 	eorscs	r3, r9, r3, asr #18
 19c:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
 1a0:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
 1a4:	30313230 	eorscc	r3, r1, r0, lsr r2
 1a8:	20343238 	eorscs	r3, r4, r8, lsr r2
 1ac:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
 1b0:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
 1b4:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	@ 0xffffff5c
 1b8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 1bc:	316d7261 	cmncc	sp, r1, ror #4
 1c0:	6a363731 	bvs	d8de8c <gpio_is_pulldown+0xd8dd1c>
 1c4:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1c8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 1cc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 1d0:	316d7261 	cmncc	sp, r1, ror #4
 1d4:	6a363731 	bvs	d8dea0 <gpio_is_pulldown+0xd8dd30>
 1d8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1dc:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 1e0:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 1e4:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 1e8:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 1ec:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 1f0:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 1f4:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 1f8:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1fc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 200:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 204:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 208:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 20c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 210:	206d7261 	rsbcs	r7, sp, r1, ror #4
 214:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 218:	613d6863 	teqvs	sp, r3, ror #16
 21c:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 220:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 224:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 228:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 22c:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 230:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 234:	20393975 	eorscs	r3, r9, r5, ror r9
 238:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 23c:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 240:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 244:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 248:	5f4f4950 	svcpl	0x004f4950
 24c:	4c4c5550 	mcrrmi	5, 5, r5, ip, cr0
 250:	Address 0x250 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <gpio_is_pulldown+0xfffffd60>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  1c:	00000110 	andeq	r0, r0, r0, lsl r1
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	4402180e 	strmi	r1, [r2], #-2062	@ 0xfffff7f2
  30:	42100e0a 	andsmi	r0, r0, #10, 28	@ 0xa0
  34:	0000000b 	andeq	r0, r0, fp
  38:	00000014 	andeq	r0, r0, r4, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000110 	andeq	r0, r0, r0, lsl r1
  44:	00000010 	andeq	r0, r0, r0, lsl r0
  48:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000120 	andeq	r0, r0, r0, lsr #2
  5c:	00000010 	andeq	r0, r0, r0, lsl r0
  60:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  64:	00018e02 	andeq	r8, r1, r2, lsl #28
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000130 	andeq	r0, r0, r0, lsr r1
  74:	00000010 	andeq	r0, r0, r0, lsl r0
  78:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  7c:	00018e02 	andeq	r8, r1, r2, lsl #28
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	00000140 	andeq	r0, r0, r0, asr #2
  8c:	00000018 	andeq	r0, r0, r8, lsl r0
  90:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00000158 	andeq	r0, r0, r8, asr r1
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	00000014 	andeq	r0, r0, r4, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000170 	andeq	r0, r0, r0, ror r1
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_is_pulldown+0x12cd6bc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_is_pulldown+0x462c0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text.gpio_int_set:

00000000 <gpio_int_set>:
   0:	e351001f 	cmp	r1, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05000 	mov	r5, r0
  10:	e1a04001 	mov	r4, r1
  14:	ebfffffe 	bl	0 <dev_barrier>
  18:	e3a01001 	mov	r1, #1
  1c:	e1a04411 	lsl	r4, r1, r4
  20:	e1a00005 	mov	r0, r5
  24:	ebfffffe 	bl	0 <GET32>
  28:	e1841000 	orr	r1, r4, r0
  2c:	e1a00005 	mov	r0, r5
  30:	ebfffffe 	bl	0 <PUT32>
  34:	ebfffffe 	bl	0 <dev_barrier>
  38:	e3a01802 	mov	r1, #131072	@ 0x20000
  3c:	e59f0008 	ldr	r0, [pc, #8]	@ 4c <gpio_int_set+0x4c>
  40:	ebfffffe 	bl	0 <PUT32>
  44:	ebfffffe 	bl	0 <dev_barrier>
  48:	e8bd8070 	pop	{r4, r5, r6, pc}
  4c:	2000b214 	andcs	fp, r0, r4, lsl r2

Disassembly of section .text.gpio_has_interrupt:

00000000 <gpio_has_interrupt>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f000c 	ldr	r0, [pc, #12]	@ 18 <gpio_has_interrupt+0x18>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e1a008a0 	lsr	r0, r0, #17
  10:	e2000001 	and	r0, r0, #1
  14:	e8bd8010 	pop	{r4, pc}
  18:	2000b208 	andcs	fp, r0, r8, lsl #4

Disassembly of section .text.gpio_int_rising_edge:

00000000 <gpio_int_rising_edge>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e1a01000 	mov	r1, r0
  10:	e59f0004 	ldr	r0, [pc, #4]	@ 1c <gpio_int_rising_edge+0x1c>
  14:	ebfffffe 	bl	0 <gpio_int_rising_edge>
  18:	e8bd8010 	pop	{r4, pc}
  1c:	2020004c 	eorcs	r0, r0, ip, asr #32

Disassembly of section .text.gpio_int_falling_edge:

00000000 <gpio_int_falling_edge>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e1a01000 	mov	r1, r0
  10:	e59f0004 	ldr	r0, [pc, #4]	@ 1c <gpio_int_falling_edge+0x1c>
  14:	ebfffffe 	bl	0 <gpio_int_falling_edge>
  18:	e8bd8010 	pop	{r4, pc}
  1c:	20200058 	eorcs	r0, r0, r8, asr r0

Disassembly of section .rodata.gpio_int_async_falling_edge.str1.4:

00000000 <.rodata.gpio_int_async_falling_edge.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	@ 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <gpio_enable_hi_int+0x1cc9504>
  18:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  1c:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
  20:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  24:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
  28:	75662073 	strbvc	r2, [r6, #-115]!	@ 0xffffff8d
  2c:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  30:	0a216e6f 	beq	85b9f4 <gpio_enable_hi_int+0x85b9f4>
  34:	Address 0x34 is out of bounds.


Disassembly of section .text.gpio_int_async_falling_edge:

00000000 <gpio_int_async_falling_edge>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e3a0305a 	mov	r3, #90	@ 0x5a
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <gpio_int_async_falling_edge+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <gpio_int_async_falling_edge+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <gpio_int_async_falling_edge+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000000c 	andeq	r0, r0, ip

Disassembly of section .text.gpio_int_async_rising_edge:

00000000 <gpio_int_async_rising_edge>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e3a03060 	mov	r3, #96	@ 0x60
  10:	e59f200c 	ldr	r2, [pc, #12]	@ 24 <gpio_int_async_rising_edge+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	@ 28 <gpio_int_async_rising_edge+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <gpio_int_async_rising_edge+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.gpio_enable_hi_int.str1.4:

00000000 <.rodata.gpio_enable_hi_int.str1.4>:
   0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
   4:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
   8:	3a73253a 	bcc	1cc94f8 <gpio_enable_hi_int+0x1cc94f8>
   c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  10:	6c61766e 	stclvs	6, cr7, [r1], #-440	@ 0xfffffe48
  14:	70206469 	eorvc	r6, r0, r9, ror #8
  18:	203a6e69 	eorscs	r6, sl, r9, ror #28
  1c:	0a0a6425 	beq	2990b8 <gpio_enable_hi_int+0x2990b8>
	...

Disassembly of section .text.gpio_enable_hi_int:

00000000 <gpio_enable_hi_int>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e1a01000 	mov	r1, r0
   c:	e2403001 	sub	r3, r0, #1
  10:	e353001e 	cmp	r3, #30
  14:	8a000003 	bhi	28 <gpio_enable_hi_int+0x28>
  18:	e59f0024 	ldr	r0, [pc, #36]	@ 44 <gpio_enable_hi_int+0x44>
  1c:	ebfffffe 	bl	0 <gpio_enable_hi_int>
  20:	e28dd00c 	add	sp, sp, #12
  24:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  28:	e58d0000 	str	r0, [sp]
  2c:	e3a03068 	mov	r3, #104	@ 0x68
  30:	e59f2010 	ldr	r2, [pc, #16]	@ 48 <gpio_enable_hi_int+0x48>
  34:	e59f1010 	ldr	r1, [pc, #16]	@ 4c <gpio_enable_hi_int+0x4c>
  38:	e59f0010 	ldr	r0, [pc, #16]	@ 50 <gpio_enable_hi_int+0x50>
  3c:	ebfffffe 	bl	0 <printk>
  40:	ebfffffe 	bl	0 <clean_reboot>
  44:	20200064 	eorcs	r0, r0, r4, rrx
	...

Disassembly of section .text.gpio_enable_lo_int:

00000000 <gpio_enable_lo_int>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e1a01000 	mov	r1, r0
   c:	e2403001 	sub	r3, r0, #1
  10:	e353001e 	cmp	r3, #30
  14:	8a000003 	bhi	28 <gpio_enable_lo_int+0x28>
  18:	e59f0024 	ldr	r0, [pc, #36]	@ 44 <gpio_enable_lo_int+0x44>
  1c:	ebfffffe 	bl	0 <gpio_enable_lo_int>
  20:	e28dd00c 	add	sp, sp, #12
  24:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  28:	e58d0000 	str	r0, [sp]
  2c:	e3a0306e 	mov	r3, #110	@ 0x6e
  30:	e59f2010 	ldr	r2, [pc, #16]	@ 48 <gpio_enable_lo_int+0x48>
  34:	e59f1010 	ldr	r1, [pc, #16]	@ 4c <gpio_enable_lo_int+0x4c>
  38:	e59f0010 	ldr	r0, [pc, #16]	@ 50 <gpio_enable_lo_int+0x50>
  3c:	ebfffffe 	bl	0 <printk>
  40:	ebfffffe 	bl	0 <clean_reboot>
  44:	20200070 	eorcs	r0, r0, r0, ror r0
	...

Disassembly of section .text.gpio_event_detected:

00000000 <gpio_event_detected>:
   0:	e350001f 	cmp	r0, #31
   4:	9a000001 	bls	10 <gpio_event_detected+0x10>
   8:	e3a00000 	mov	r0, #0
   c:	e12fff1e 	bx	lr
  10:	e92d4010 	push	{r4, lr}
  14:	e1a04000 	mov	r4, r0
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	e59f0014 	ldr	r0, [pc, #20]	@ 38 <gpio_event_detected+0x38>
  20:	ebfffffe 	bl	0 <GET32>
  24:	e1a00430 	lsr	r0, r0, r4
  28:	e2004001 	and	r4, r0, #1
  2c:	ebfffffe 	bl	0 <dev_barrier>
  30:	e1a00004 	mov	r0, r4
  34:	e8bd8010 	pop	{r4, pc}
  38:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .text.gpio_event_clear:

00000000 <gpio_event_clear>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4010 	push	{r4, lr}
   c:	e1a04000 	mov	r4, r0
  10:	ebfffffe 	bl	0 <dev_barrier>
  14:	e3a01001 	mov	r1, #1
  18:	e1a01411 	lsl	r1, r1, r4
  1c:	e59f0008 	ldr	r0, [pc, #8]	@ 2c <gpio_event_clear+0x2c>
  20:	ebfffffe 	bl	0 <PUT32>
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e8bd8010 	pop	{r4, pc}
  2c:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .text.using_staff_gpio_int:

00000000 <using_staff_gpio_int>:
   0:	e12fff1e 	bx	lr

Disassembly of section .rodata.__FUNCTION__.0:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	616e655f 	cmnvs	lr, pc, asr r5
   8:	5f656c62 	svcpl	0x00656c62
   c:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
  10:	Address 0x10 is out of bounds.


Disassembly of section .rodata.__FUNCTION__.1:

00000000 <__FUNCTION__.1>:
   0:	6f697067 	svcvs	0x00697067
   4:	616e655f 	cmnvs	lr, pc, asr r5
   8:	5f656c62 	svcpl	0x00656c62
   c:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	@ <UNPREDICTABLE>
  10:	Address 0x10 is out of bounds.


Disassembly of section .rodata.__FUNCTION__.2:

00000000 <__FUNCTION__.2>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
   8:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
   c:	725f636e 	subsvc	r6, pc, #-1207959551	@ 0xb8000001
  10:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  14:	64655f67 	strbtvs	r5, [r5], #-3943	@ 0xfffff099
  18:	Address 0x18 is out of bounds.


Disassembly of section .rodata.__FUNCTION__.3:

00000000 <__FUNCTION__.3>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
   8:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
   c:	665f636e 	ldrbvs	r6, [pc], -lr, ror #6
  10:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
  14:	655f676e 	ldrbvs	r6, [pc, #-1902]	@ fffff8ae <__FUNCTION__.3+0xfffff8ae>
  18:	00656764 	rsbeq	r6, r5, r4, ror #14

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000006c7 	andeq	r0, r0, r7, asr #13
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000019e 	muleq	r0, lr, r1
  10:	0003da0c 	andeq	sp, r3, ip, lsl #20
  14:	0002d300 	andeq	sp, r2, r0, lsl #6
	...
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	93070403 	tstls	r7, #50331648	@ 0x3000000
  30:	03000002 	tsteq	r0, #2
  34:	03a70601 			@ <UNDEFINED> instruction: 0x03a70601
  38:	02030000 	andeq	r0, r3, #0
  3c:	00034005 	andeq	r4, r3, r5
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	0000036b 	andeq	r0, r0, fp, ror #6
  48:	07050803 	streq	r0, [r5, -r3, lsl #16]
  4c:	03000003 	tsteq	r0, #3
  50:	00eb0801 	rsceq	r0, fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004e07 	andeq	r4, r0, r7, lsl #28
  5c:	03620400 	cmneq	r2, #0, 8
  60:	34050000 	strcc	r0, [r5], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000122 	andeq	r0, r0, r2, lsr #2
  70:	a0070803 	andge	r0, r7, r3, lsl #16
  74:	03000002 	tsteq	r0, #2
  78:	000e0801 	andeq	r0, lr, r1, lsl #16
  7c:	77050000 	strvc	r0, [r5, -r0]
  80:	06000000 	streq	r0, [r0], -r0
  84:	004f0107 	subeq	r0, pc, r7, lsl #2
  88:	43030000 	tstmi	r3, #0
  8c:	0000aa06 	andeq	sl, r0, r6, lsl #20
  90:	00260700 	eoreq	r0, r6, r0, lsl #14
  94:	07310000 	ldreq	r0, [r1, -r0]!
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	003a0732 	eorseq	r0, sl, r2, lsr r7
  a0:	07330000 	ldreq	r0, [r3, -r0]!
  a4:	00000044 	andeq	r0, r0, r4, asr #32
  a8:	07060034 	smladxeq	r6, r4, r0, r0
  ac:	00002c04 	andeq	r2, r0, r4, lsl #24
  b0:	06140400 	ldreq	r0, [r4], -r0, lsl #8
  b4:	0000011c 	andeq	r0, r0, ip, lsl r1
  b8:	00040008 	andeq	r0, r4, r8
  bc:	00b20000 	adcseq	r0, r2, r0
  c0:	00870820 	addeq	r0, r7, r0, lsr #16
  c4:	b2000000 	andlt	r0, r0, #0
  c8:	32082000 	andcc	r2, r8, #0
  cc:	04000003 	streq	r0, [r0], #-3
  d0:	082000b2 	stmdaeq	r0!, {r1, r4, r5, r7}
  d4:	00000000 	andeq	r0, r0, r0
  d8:	2000b208 	andcs	fp, r0, r8, lsl #4
  dc:	00006108 	andeq	r6, r0, r8, lsl #2
  e0:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  e4:	00cf0820 	sbceq	r0, pc, r0, lsr #16
  e8:	b2100000 	andslt	r0, r0, #0
  ec:	dd082000 	stcle	0, cr2, [r8, #-0]
  f0:	14000000 	strne	r0, [r0], #-0
  f4:	082000b2 	stmdaeq	r0!, {r1, r4, r5, r7}
  f8:	00000162 	andeq	r0, r0, r2, ror #2
  fc:	2000b218 	andcs	fp, r0, r8, lsl r2
 100:	00038908 	andeq	r8, r3, r8, lsl #18
 104:	00b21c00 	adcseq	r1, r2, r0, lsl #24
 108:	03980820 	orrseq	r0, r8, #32, 16	@ 0x200000
 10c:	b2200000 	eorlt	r0, r0, #0
 110:	13082000 	tstne	r8, #0
 114:	24000000 	strcs	r0, [r0], #-0
 118:	002000b2 	strheq	r0, [r0], -r2	@ <UNPREDICTABLE>
 11c:	2c040706 	stccs	7, cr0, [r4], {6}
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	01610605 	cmneq	r1, r5, lsl #12
 128:	28080000 	stmdacs	r8, {}	@ <UNPREDICTABLE>
 12c:	00000003 	andeq	r0, r0, r3
 130:	08202000 	stmdaeq	r0!, {sp}
 134:	00000315 	andeq	r0, r0, r5, lsl r3
 138:	20200040 	eorcs	r0, r0, r0, asr #32
 13c:	00018d08 	andeq	r8, r1, r8, lsl #26
 140:	20004c00 	andcs	r4, r0, r0, lsl #24
 144:	03b30820 			@ <UNDEFINED> instruction: 0x03b30820
 148:	00580000 	subseq	r0, r8, r0
 14c:	51082020 	tstpl	r8, r0, lsr #32
 150:	64000003 	strvs	r0, [r0], #-3
 154:	08202000 	stmdaeq	r0!, {sp}
 158:	000003c5 	andeq	r0, r0, r5, asr #7
 15c:	20200070 	eorcs	r0, r0, r0, ror r0
 160:	00990900 	addseq	r0, r9, r0, lsl #18
 164:	88010000 	stmdahi	r1, {}	@ <UNPREDICTABLE>
 168:	00000006 	andeq	r0, r0, r6
 16c:	00000400 	andeq	r0, r0, r0, lsl #8
 170:	0a9c0100 	beq	fe700578 <gpio_enable_hi_int+0xfe700578>
 174:	00000282 	andeq	r0, r0, r2, lsl #5
 178:	00068001 	andeq	r8, r6, r1
 17c:	30000000 	andcc	r0, r0, r0
 180:	01000000 	mrseq	r0, (UNDEF: 0)
 184:	0001cf9c 	muleq	r1, ip, pc	@ <UNPREDICTABLE>
 188:	69700b00 	ldmdbvs	r0!, {r8, r9, fp}^
 18c:	8001006e 	andhi	r0, r1, lr, rrx
 190:	00002c20 	andeq	r2, r0, r0, lsr #24
 194:	00000400 	andeq	r0, r0, r0, lsl #8
 198:	00000000 	andeq	r0, r0, r0
 19c:	00140c00 	andseq	r0, r4, r0, lsl #24
 1a0:	068e0000 	streq	r0, [lr], r0
 1a4:	240d0000 	strcs	r0, [sp], #-0
 1a8:	9a000000 	bls	1b0 <.debug_info+0x1b0>
 1ac:	c5000006 	strgt	r0, [r0, #-6]
 1b0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1b4:	0c055001 	stceq	0, cr5, [r5], {1}
 1b8:	20200040 	eorcs	r0, r0, r0, asr #32
 1bc:	0451010e 	ldrbeq	r0, [r1], #-270	@ 0xfffffef2
 1c0:	24007431 	strcs	r7, [r0], #-1073	@ 0xfffffbcf
 1c4:	00280c00 	eoreq	r0, r8, r0, lsl #24
 1c8:	068e0000 	streq	r0, [lr], r0
 1cc:	0f000000 	svceq	0x00000000
 1d0:	0000006d 	andeq	r0, r0, sp, rrx
 1d4:	25057601 	strcs	r7, [r5, #-1537]	@ 0xfffff9ff
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	3c000000 	stccc	0, cr0, [r0], {-0}
 1e0:	01000000 	mrseq	r0, (UNDEF: 0)
 1e4:	0002399c 	muleq	r2, ip, r9
 1e8:	69700b00 	ldmdbvs	r0!, {r8, r9, fp}^
 1ec:	7601006e 	strvc	r0, [r1], -lr, rrx
 1f0:	00002c22 	andeq	r2, r0, r2, lsr #24
 1f4:	00002c00 	andeq	r2, r0, r0, lsl #24
 1f8:	00002200 	andeq	r2, r0, r0, lsl #4
 1fc:	00721000 	rsbseq	r1, r2, r0
 200:	2c0e7a01 			@ <UNDEFINED> instruction: 0x2c0e7a01
 204:	73000000 	tstvc	r0, #0
 208:	71000000 	mrsvc	r0, (UNDEF: 0)
 20c:	0c000000 	stceq	0, cr0, [r0], {-0}
 210:	0000001c 	andeq	r0, r0, ip, lsl r0
 214:	0000068e 	andeq	r0, r0, lr, lsl #13
 218:	0000240d 	andeq	r2, r0, sp, lsl #8
 21c:	0006a600 	andeq	sl, r6, r0, lsl #12
 220:	00022f00 	andeq	r2, r2, r0, lsl #30
 224:	50010e00 	andpl	r0, r1, r0, lsl #28
 228:	00400c05 	subeq	r0, r0, r5, lsl #24
 22c:	0c002020 	stceq	0, cr2, [r0], {32}
 230:	00000030 	andeq	r0, r0, r0, lsr r0
 234:	0000068e 	andeq	r0, r0, lr, lsl #13
 238:	01340a00 	teqeq	r4, r0, lsl #20
 23c:	6c010000 	stcvs	0, cr0, [r1], {-0}
 240:	00000006 	andeq	r0, r0, r6
 244:	00005400 	andeq	r5, r0, r0, lsl #8
 248:	d19c0100 	orrsle	r0, ip, r0, lsl #2
 24c:	0b000002 	bleq	25c <.debug_info+0x25c>
 250:	006e6970 	rsbeq	r6, lr, r0, ror r9
 254:	2c226c01 	stccs	12, cr6, [r2], #-4
 258:	92000000 	andls	r0, r0, #0
 25c:	86000000 	strhi	r0, [r0], -r0
 260:	11000000 	mrsne	r0, (UNDEF: 0)
 264:	00000275 	andeq	r0, r0, r5, ror r2
 268:	000002e1 	andeq	r0, r0, r1, ror #5
 26c:	00000305 	andeq	r0, r0, r5, lsl #6
 270:	200d0000 	andcs	r0, sp, r0
 274:	72000000 	andvc	r0, r0, #0
 278:	90000005 	andls	r0, r0, r5
 27c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 280:	0c055001 	stceq	0, cr5, [r5], {1}
 284:	20200070 	eorcs	r0, r0, r0, ror r0
 288:	0351010e 	cmpeq	r1, #-2147483645	@ 0x80000003
 28c:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 290:	0000400d 	andeq	r4, r0, sp
 294:	0006b200 	andeq	fp, r6, r0, lsl #4
 298:	0002c700 	andeq	ip, r2, r0, lsl #14
 29c:	50010e00 	andpl	r0, r1, r0, lsl #28
 2a0:	00000305 	andeq	r0, r0, r5, lsl #6
 2a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 2a8:	00030551 	andeq	r0, r3, r1, asr r5
 2ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 2b0:	03055201 	tsteq	r5, #268435456	@ 0x10000000
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	0253010e 	subseq	r0, r3, #-2147483645	@ 0x80000003
 2bc:	020e6e08 	andeq	r6, lr, #8, 28	@ 0x80
 2c0:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 2c4:	0c005001 	stceq	0, cr5, [r0], {1}
 2c8:	00000044 	andeq	r0, r0, r4, asr #32
 2cc:	000006be 			@ <UNDEFINED> instruction: 0x000006be
 2d0:	007e1200 	rsbseq	r1, lr, r0, lsl #4
 2d4:	02e10000 	rsceq	r0, r1, #0
 2d8:	2c130000 	ldccs	0, cr0, [r3], {-0}
 2dc:	12000000 	andne	r0, r0, #0
 2e0:	02d10500 	sbcseq	r0, r1, #0, 10
 2e4:	b70a0000 	strlt	r0, [sl, -r0]
 2e8:	01000002 	tsteq	r0, r2
 2ec:	00000666 	andeq	r0, r0, r6, ror #12
 2f0:	00540000 	subseq	r0, r4, r0
 2f4:	9c010000 	stcls	0, cr0, [r1], {-0}
 2f8:	0000037e 	andeq	r0, r0, lr, ror r3
 2fc:	6e69700b 	cdpvs	0, 6, cr7, cr9, cr11, {0}
 300:	22660100 	rsbcs	r0, r6, #0, 2
 304:	0000002c 	andeq	r0, r0, ip, lsr #32
 308:	000000ef 	andeq	r0, r0, pc, ror #1
 30c:	000000e3 	andeq	r0, r0, r3, ror #1
 310:	00027511 	andeq	r7, r2, r1, lsl r5
 314:	0002e100 	andeq	lr, r2, r0, lsl #2
 318:	00030500 	andeq	r0, r3, r0, lsl #10
 31c:	0d000000 	stceq	0, cr0, [r0, #-0]
 320:	00000020 	andeq	r0, r0, r0, lsr #32
 324:	00000572 	andeq	r0, r0, r2, ror r5
 328:	0000033d 	andeq	r0, r0, sp, lsr r3
 32c:	0550010e 	ldrbeq	r0, [r0, #-270]	@ 0xfffffef2
 330:	2000640c 	andcs	r6, r0, ip, lsl #8
 334:	51010e20 	tstpl	r1, r0, lsr #28
 338:	5001f303 	andpl	pc, r1, r3, lsl #6
 33c:	00400d00 	subeq	r0, r0, r0, lsl #26
 340:	06b20000 	ldrteq	r0, [r2], r0
 344:	03740000 	cmneq	r4, #0
 348:	010e0000 	mrseq	r0, (UNDEF: 14)
 34c:	00030550 	andeq	r0, r3, r0, asr r5
 350:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 354:	03055101 	tsteq	r5, #1073741824	@ 0x40000000
 358:	00000000 	andeq	r0, r0, r0
 35c:	0552010e 	ldrbeq	r0, [r2, #-270]	@ 0xfffffef2
 360:	00000003 	andeq	r0, r0, r3
 364:	53010e00 	tstpl	r1, #0, 28
 368:	0e680802 	cdpeq	8, 6, cr0, cr8, cr2, {0}
 36c:	03007d02 	tsteq	r0, #2, 26	@ 0x80
 370:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 374:	0000440c 	andeq	r4, r0, ip, lsl #8
 378:	0006be00 	andeq	fp, r6, r0, lsl #28
 37c:	e50a0000 	str	r0, [sl, #-0]
 380:	01000003 	tsteq	r0, r3
 384:	0000065d 	andeq	r0, r0, sp, asr r6
 388:	00300000 	eorseq	r0, r0, r0
 38c:	9c010000 	stcls	0, cr0, [r1], {-0}
 390:	000003f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 394:	6e69700b 	cdpvs	0, 6, cr7, cr9, cr11, {0}
 398:	2a5d0100 	bcs	17407a0 <gpio_enable_hi_int+0x17407a0>
 39c:	0000002c 	andeq	r0, r0, ip, lsr #32
 3a0:	00000144 	andeq	r0, r0, r4, asr #2
 3a4:	00000140 	andeq	r0, r0, r0, asr #2
 3a8:	00027511 	andeq	r7, r2, r1, lsl r5
 3ac:	00040000 	andeq	r0, r4, r0
 3b0:	00030500 	andeq	r0, r3, r0, lsl #10
 3b4:	0d000000 	stceq	0, cr0, [r0, #-0]
 3b8:	00000020 	andeq	r0, r0, r0, lsr #32
 3bc:	000006b2 			@ <UNDEFINED> instruction: 0x000006b2
 3c0:	000003e6 	andeq	r0, r0, r6, ror #7
 3c4:	0550010e 	ldrbeq	r0, [r0, #-270]	@ 0xfffffef2
 3c8:	00000c03 	andeq	r0, r0, r3, lsl #24
 3cc:	51010e00 	tstpl	r1, r0, lsl #28
 3d0:	00000305 	andeq	r0, r0, r5, lsl #6
 3d4:	010e0000 	mrseq	r0, (UNDEF: 14)
 3d8:	00030552 	andeq	r0, r3, r2, asr r5
 3dc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 3e0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 3e4:	240c0060 	strcs	r0, [ip], #-96	@ 0xffffffa0
 3e8:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
 3ec:	00000006 	andeq	r0, r0, r6
 3f0:	00007e12 	andeq	r7, r0, r2, lsl lr
 3f4:	00040000 	andeq	r0, r4, r0
 3f8:	002c1300 	eoreq	r1, ip, r0, lsl #6
 3fc:	001a0000 	andseq	r0, sl, r0
 400:	0003f005 	andeq	pc, r3, r5
 404:	01060a00 	tsteq	r6, r0, lsl #20
 408:	57010000 	strpl	r0, [r1, -r0]
 40c:	00000006 	andeq	r0, r0, r6
 410:	00003000 	andeq	r3, r0, r0
 414:	779c0100 	ldrvc	r0, [ip, r0, lsl #2]
 418:	0b000004 	bleq	430 <.debug_info+0x430>
 41c:	006e6970 	rsbeq	r6, lr, r0, ror r9
 420:	2c2b5701 	stccs	7, cr5, [fp], #-4
 424:	69000000 	stmdbvs	r0, {}	@ <UNPREDICTABLE>
 428:	65000001 	strvs	r0, [r0, #-1]
 42c:	11000001 	tstne	r0, r1
 430:	00000275 	andeq	r0, r0, r5, ror r2
 434:	00000487 	andeq	r0, r0, r7, lsl #9
 438:	00000305 	andeq	r0, r0, r5, lsl #6
 43c:	200d0000 	andcs	r0, sp, r0
 440:	b2000000 	andlt	r0, r0, #0
 444:	6d000006 	stcvs	0, cr0, [r0, #-24]	@ 0xffffffe8
 448:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
 44c:	03055001 	tsteq	r5, #1
 450:	0000000c 	andeq	r0, r0, ip
 454:	0551010e 	ldrbeq	r0, [r1, #-270]	@ 0xfffffef2
 458:	00000003 	andeq	r0, r0, r3
 45c:	52010e00 	andpl	r0, r1, #0, 28
 460:	00000305 	andeq	r0, r0, r5, lsl #6
 464:	010e0000 	mrseq	r0, (UNDEF: 14)
 468:	5a080253 	bpl	200dbc <gpio_enable_hi_int+0x200dbc>
 46c:	00240c00 	eoreq	r0, r4, r0, lsl #24
 470:	06be0000 	ldrteq	r0, [lr], r0
 474:	12000000 	andne	r0, r0, #0
 478:	0000007e 	andeq	r0, r0, lr, ror r0
 47c:	00000487 	andeq	r0, r0, r7, lsl #9
 480:	00002c13 	andeq	r2, r0, r3, lsl ip
 484:	05001b00 	streq	r1, [r0, #-2816]	@ 0xfffff500
 488:	00000477 	andeq	r0, r0, r7, ror r4
 48c:	00014c0a 	andeq	r4, r1, sl, lsl #24
 490:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
 494:	00000000 	andeq	r0, r0, r0
 498:	00000020 	andeq	r0, r0, r0, lsr #32
 49c:	04d19c01 	ldrbeq	r9, [r1], #3073	@ 0xc01
 4a0:	700b0000 	andvc	r0, fp, r0
 4a4:	01006e69 	tsteq	r0, r9, ror #28
 4a8:	002c2550 	eoreq	r2, ip, r0, asr r5
 4ac:	01900000 	orrseq	r0, r0, r0
 4b0:	018a0000 	orreq	r0, sl, r0
 4b4:	18140000 	ldmdane	r4, {}	@ <UNPREDICTABLE>
 4b8:	72000000 	andvc	r0, r0, #0
 4bc:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
 4c0:	0c055001 	stceq	0, cr5, [r5], {1}
 4c4:	20200058 	eorcs	r0, r0, r8, asr r0
 4c8:	0351010e 	cmpeq	r1, #-2147483645	@ 0x80000003
 4cc:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 4d0:	03740a00 	cmneq	r4, #0, 20
 4d4:	45010000 	strmi	r0, [r1, #-0]
 4d8:	00000006 	andeq	r0, r0, r6
 4dc:	00002000 	andeq	r2, r0, r0
 4e0:	169c0100 	ldrne	r0, [ip], r0, lsl #2
 4e4:	0b000005 	bleq	500 <.debug_info+0x500>
 4e8:	006e6970 	rsbeq	r6, lr, r0, ror r9
 4ec:	2c244501 	stccs	5, cr4, [r4], #-4
 4f0:	c2000000 	andgt	r0, r0, #0
 4f4:	bc000001 	stclt	0, cr0, [r0], {1}
 4f8:	14000001 	strne	r0, [r0], #-1
 4fc:	00000018 	andeq	r0, r0, r8, lsl r0
 500:	00000572 	andeq	r0, r0, r2, ror r5
 504:	0550010e 	ldrbeq	r0, [r0, #-270]	@ 0xfffffef2
 508:	20004c0c 	andcs	r4, r0, ip, lsl #24
 50c:	51010e20 	tstpl	r1, r0, lsr #28
 510:	5001f303 	andpl	pc, r1, r3, lsl #6
 514:	b60f0000 	strlt	r0, [pc], -r0
 518:	01000000 	mrseq	r0, (UNDEF: 0)
 51c:	00250538 	eoreq	r0, r5, r8, lsr r5
 520:	00000000 	andeq	r0, r0, r0
 524:	001c0000 	andseq	r0, ip, r0
 528:	9c010000 	stcls	0, cr0, [r1], {-0}
 52c:	00000572 	andeq	r0, r0, r2, ror r5
 530:	0002ca15 	andeq	ip, r2, r5, lsl sl
 534:	0e3a0100 	cdpeq	1, 3, cr0, cr10, cr0, {0}
 538:	0000002c 	andeq	r0, r0, ip, lsr #32
 53c:	00ae1631 	adceq	r1, lr, r1, lsr r6
 540:	3b010000 	blcc	40548 <gpio_enable_hi_int+0x40548>
 544:	00002c0e 	andeq	r2, r0, lr, lsl #24
 548:	0001f000 	andeq	pc, r1, r0
 54c:	0001ee00 	andeq	lr, r1, r0, lsl #28
 550:	666f1700 	strbtvs	r1, [pc], -r0, lsl #14
 554:	3c010066 	stccc	0, cr0, [r1], {102}	@ 0x66
 558:	00002c0e 	andeq	r2, r0, lr, lsl #24
 55c:	0c141100 	ldceq	1, cr1, [r4], {-0}
 560:	a6000000 	strge	r0, [r0], -r0
 564:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
 568:	0c055001 	stceq	0, cr5, [r5], {1}
 56c:	2000b208 	andcs	fp, r0, r8, lsl #4
 570:	800a0000 	andhi	r0, sl, r0
 574:	01000001 	tsteq	r0, r1
 578:	00000620 	andeq	r0, r0, r0, lsr #12
 57c:	00500000 	subseq	r0, r0, r0
 580:	9c010000 	stcls	0, cr0, [r1], {-0}
 584:	0000065c 	andeq	r0, r0, ip, asr r6
 588:	00014718 	andeq	r4, r1, r8, lsl r7
 58c:	1c200100 	stcne	1, cr0, [r0], #-0
 590:	0000002c 	andeq	r0, r0, ip, lsr #32
 594:	00000207 	andeq	r0, r0, r7, lsl #4
 598:	00000203 	andeq	r0, r0, r3, lsl #4
 59c:	6e69700b 	cdpvs	0, 6, cr7, cr9, cr11, {0}
 5a0:	2b200100 	blcs	8009a8 <gpio_enable_hi_int+0x8009a8>
 5a4:	0000002c 	andeq	r0, r0, ip, lsr #32
 5a8:	0000022b 	andeq	r0, r0, fp, lsr #4
 5ac:	00000225 	andeq	r0, r0, r5, lsr #4
 5b0:	66666f17 	uqadd16vs	r6, r6, r7
 5b4:	0e2b0100 	cdpeq	1, 2, cr0, cr11, cr0, {0}
 5b8:	0000002c 	andeq	r0, r0, ip, lsr #32
 5bc:	065c1911 			@ <UNDEFINED> instruction: 0x065c1911
 5c0:	00200000 	eoreq	r0, r0, r0
 5c4:	20000000 	andcs	r0, r0, r0
 5c8:	14000000 	strne	r0, [r0], #-0
 5cc:	01000000 	mrseq	r0, (UNDEF: 0)
 5d0:	06220525 	strteq	r0, [r2], -r5, lsr #10
 5d4:	791a0000 	ldmdbvc	sl, {}	@ <UNPREDICTABLE>
 5d8:	59000006 	stmdbpl	r0, {r1, r2}
 5dc:	57000002 	strpl	r0, [r0, -r2]
 5e0:	1a000002 	bne	5f0 <.debug_info+0x5f0>
 5e4:	0000066d 	andeq	r0, r0, sp, ror #12
 5e8:	0000026e 	andeq	r0, r0, lr, ror #4
 5ec:	0000026c 	andeq	r0, r0, ip, ror #4
 5f0:	0006831b 	andeq	r8, r6, fp, lsl r3
 5f4:	00028700 	andeq	r8, r2, r0, lsl #14
 5f8:	00028100 	andeq	r8, r2, r0, lsl #2
 5fc:	00280d00 	eoreq	r0, r8, r0, lsl #26
 600:	06a60000 	strteq	r0, [r6], r0
 604:	06110000 	ldreq	r0, [r1], -r0
 608:	010e0000 	mrseq	r0, (UNDEF: 14)
 60c:	00750250 	rsbseq	r0, r5, r0, asr r2
 610:	00341400 	eorseq	r1, r4, r0, lsl #8
 614:	069a0000 	ldreq	r0, [sl], r0
 618:	010e0000 	mrseq	r0, (UNDEF: 14)
 61c:	00750250 	rsbseq	r0, r5, r0, asr r2
 620:	180c0000 	stmdane	ip, {}	@ <UNPREDICTABLE>
 624:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
 628:	0c000006 	stceq	0, cr0, [r0], {6}
 62c:	00000038 	andeq	r0, r0, r8, lsr r0
 630:	0000068e 	andeq	r0, r0, lr, lsl #13
 634:	0000440d 	andeq	r4, r0, sp, lsl #8
 638:	00069a00 	andeq	r9, r6, r0, lsl #20
 63c:	00065200 	andeq	r5, r6, r0, lsl #4
 640:	50010e00 	andpl	r0, r1, r0, lsl #28
 644:	b2140c05 	andslt	r0, r4, #1280	@ 0x500
 648:	010e2000 	mrseq	r2, (UNDEF: 14)
 64c:	3d400351 	stclcc	3, cr0, [r0, #-324]	@ 0xfffffebc
 650:	480c0024 	stmdami	ip, {r2, r5}
 654:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
 658:	00000006 	andeq	r0, r0, r6
 65c:	0003d51c 	andeq	sp, r3, ip, lsl r5
 660:	01ae0200 			@ <UNDEFINED> instruction: 0x01ae0200
 664:	0000005d 	andeq	r0, r0, sp, asr r0
 668:	00068e03 	andeq	r8, r6, r3, lsl #28
 66c:	01471d00 	cmpeq	r7, r0, lsl #26
 670:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
 674:	00005d0f 	andeq	r5, r0, pc, lsl #26
 678:	00781e00 	rsbseq	r1, r8, r0, lsl #28
 67c:	5d1eae02 	ldcpl	14, cr10, [lr, #-8]
 680:	1f000000 	svcne	0x00000000
 684:	af020076 	svcge	0x00020076
 688:	00005d0e 	andeq	r5, r0, lr, lsl #26
 68c:	74200000 	strtvc	r0, [r0], #-0
 690:	74000001 	strvc	r0, [r0], #-1
 694:	02000001 	andeq	r0, r0, #1
 698:	81200681 	smlawbhi	r0, r1, r6, r0
 69c:	81000000 	mrshi	r0, (UNDEF: 0)
 6a0:	02000000 	andeq	r0, r0, #0
 6a4:	c92006a1 	stmdbgt	r0!, {r0, r5, r7, r9, sl}
 6a8:	c9000000 	stmdbgt	r0, {}	@ <UNPREDICTABLE>
 6ac:	02000000 	andeq	r0, r0, #0
 6b0:	4a200aa5 	bmi	80314c <gpio_enable_hi_int+0x80314c>
 6b4:	4a000003 	bmi	6c8 <.debug_info+0x6c8>
 6b8:	02000003 	andeq	r0, r0, #3
 6bc:	f920052e 			@ <UNDEFINED> instruction: 0xf920052e
 6c0:	f9000000 			@ <UNDEFINED> instruction: 0xf9000000
 6c4:	02000000 	andeq	r0, r0, #0
 6c8:	Address 0x6c8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	@ 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_enable_hi_int+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <gpio_enable_hi_int+0xe83840>
  30:	0b390b3b 	bleq	e42d24 <gpio_enable_hi_int+0xe42d24>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_enable_hi_int+0xf80458>
  44:	13490b0b 	cmpne	r9, #11264	@ 0x2c00
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_enable_hi_int+0xec2d38>
  4c:	13010b39 	tstne	r1, #58368	@ 0xe400
  50:	28070000 	stmdacs	r7, {}	@ <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  60:	0000061c 	andeq	r0, r0, ip, lsl r6
  64:	3f002e09 	svccc	0x00002e09
  68:	3a0e0319 	bcc	380cd4 <gpio_enable_hi_int+0x380cd4>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	1119270b 	tstne	r9, fp, lsl #14
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <gpio_enable_hi_int+0x2ce8c4>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	tstne	r1, #1081344	@ 0x108000
  98:	050b0000 	streq	r0, [fp, #-0]
  9c:	3a080300 	bcc	200ca4 <gpio_enable_hi_int+0x200ca4>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a8:	1742b717 	smlaldne	fp, r2, r7, r7
  ac:	890c0000 	stmdbhi	ip, {}	@ <UNPREDICTABLE>
  b0:	11000182 	smlabbne	r0, r2, r1, r0
  b4:	00133101 	andseq	r3, r3, r1, lsl #2
  b8:	82890d00 	addhi	r0, r9, #0, 26
  bc:	01110101 	tsteq	r1, r1, lsl #2
  c0:	13011331 	tstne	r1, #-1006632960	@ 0xc4000000
  c4:	8a0e0000 	bhi	3800cc <gpio_enable_hi_int+0x3800cc>
  c8:	02000182 	andeq	r0, r0, #-2147483616	@ 0x80000020
  cc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
  d0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  d4:	03193f01 	tsteq	r9, #1, 30
  d8:	3b0b3a0e 	blcc	2ce918 <gpio_enable_hi_int+0x2ce918>
  dc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e0:	11134919 	tstne	r3, r9, lsl r9
  e4:	40061201 	andmi	r1, r6, r1, lsl #4
  e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  ec:	00001301 	andeq	r1, r0, r1, lsl #6
  f0:	03003410 	tsteq	r0, #16, 8	@ 0x10000000
  f4:	3b0b3a08 	blcc	2ce91c <gpio_enable_hi_int+0x2ce91c>
  f8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  fc:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 100:	00001742 	andeq	r1, r0, r2, asr #14
 104:	03003411 	tsteq	r0, #285212672	@ 0x11000000
 108:	3413490e 	ldrcc	r4, [r3], #-2318	@ 0xfffff6f2
 10c:	00180219 	andseq	r0, r8, r9, lsl r2
 110:	01011200 	mrseq	r1, R9_usr
 114:	13011349 	tstne	r1, #603979777	@ 0x24000001
 118:	21130000 	tstcs	r3, r0
 11c:	2f134900 	svccs	0x00134900
 120:	1400000b 	strne	r0, [r0], #-11
 124:	01018289 	smlabbeq	r1, r9, r2, r8
 128:	13310111 	teqne	r1, #1073741828	@ 0x40000004
 12c:	34150000 	ldrcc	r0, [r5], #-0
 130:	3a0e0300 	bcc	380d38 <gpio_enable_hi_int+0x380d38>
 134:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 138:	1c13490b 			@ <UNDEFINED> instruction: 0x1c13490b
 13c:	1600000b 	strne	r0, [r0], -fp
 140:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 144:	0b3b0b3a 	bleq	ec2e34 <gpio_enable_hi_int+0xec2e34>
 148:	13490b39 	cmpne	r9, #58368	@ 0xe400
 14c:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 150:	17000017 	smladne	r0, r7, r0, r0
 154:	08030034 	stmdaeq	r3, {r2, r4, r5}
 158:	0b3b0b3a 	bleq	ec2e48 <gpio_enable_hi_int+0xec2e48>
 15c:	13490b39 	cmpne	r9, #58368	@ 0xe400
 160:	00000b1c 	andeq	r0, r0, ip, lsl fp
 164:	03000518 	tsteq	r0, #24, 10	@ 0x6000000
 168:	3b0b3a0e 	blcc	2ce9a8 <gpio_enable_hi_int+0x2ce9a8>
 16c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 170:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 174:	00001742 	andeq	r1, r0, r2, asr #14
 178:	31011d19 	tstcc	r1, r9, lsl sp
 17c:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 180:	01110b42 	tsteq	r1, r2, asr #22
 184:	0b580612 	bleq	16019d4 <gpio_enable_hi_int+0x16019d4>
 188:	0b570b59 	bleq	15c2ef4 <gpio_enable_hi_int+0x15c2ef4>
 18c:	00001301 	andeq	r1, r0, r1, lsl #6
 190:	3100051a 	tstcc	r0, sl, lsl r5
 194:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 198:	00001742 	andeq	r1, r0, r2, asr #14
 19c:	3100341b 	tstcc	r0, fp, lsl r4
 1a0:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 1a4:	00001742 	andeq	r1, r0, r2, asr #14
 1a8:	03012e1c 	tsteq	r1, #28, 28	@ 0x1c0
 1ac:	3b0b3a0e 	blcc	2ce9ec <gpio_enable_hi_int+0x2ce9ec>
 1b0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1b4:	20134919 	andscs	r4, r3, r9, lsl r9
 1b8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1bc:	00051d00 	andeq	r1, r5, r0, lsl #26
 1c0:	0b3a0e03 	bleq	e839d4 <gpio_enable_hi_int+0xe839d4>
 1c4:	0b390b3b 	bleq	e42eb8 <gpio_enable_hi_int+0xe42eb8>
 1c8:	00001349 	andeq	r1, r0, r9, asr #6
 1cc:	0300051e 	tsteq	r0, #125829120	@ 0x7800000
 1d0:	3b0b3a08 	blcc	2ce9f8 <gpio_enable_hi_int+0x2ce9f8>
 1d4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1d8:	1f000013 	svcne	0x00000013
 1dc:	08030034 	stmdaeq	r3, {r2, r4, r5}
 1e0:	0b3b0b3a 	bleq	ec2ed0 <gpio_enable_hi_int+0xec2ed0>
 1e4:	13490b39 	cmpne	r9, #58368	@ 0xe400
 1e8:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 1ec:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 1f0:	030e6e19 	tsteq	lr, #400	@ 0x190
 1f4:	3b0b3a0e 	blcc	2cea34 <gpio_enable_hi_int+0x2cea34>
 1f8:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000013 	andeq	r0, r0, r3, lsl r0
   c:	13500001 	cmpne	r0, #1
  10:	30000000 	andcc	r0, r0, r0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  30:	0000000c 	andeq	r0, r0, ip
  34:	0c500001 	mrrceq	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
  38:	10000000 	andne	r0, r0, r0
  3c:	04000000 	streq	r0, [r0], #-0
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0000109f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  48:	00001b00 	andeq	r1, r0, r0, lsl #22
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	0000001b 	andeq	r0, r0, fp, lsl r0
  54:	0000002c 	andeq	r0, r0, ip, lsr #32
  58:	2c540001 	mrrccs	0, 0, r0, r4, cr1
  5c:	3c000000 	stccc	0, cr0, [r0], {-0}
  60:	04000000 	streq	r0, [r0], #-0
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  6c:	00000000 	andeq	r0, r0, r0
  70:	2c000000 	stccs	0, cr0, [r0], {-0}
  74:	3c000000 	stccc	0, cr0, [r0], {-0}
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  94:	001c0000 	andseq	r0, ip, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00001c50 	andeq	r1, r0, r0, asr ip
  a0:	00001f00 	andeq	r1, r0, r0, lsl #30
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	0000001f 	andeq	r0, r0, pc, lsl r0
  ac:	00000028 	andeq	r0, r0, r8, lsr #32
  b0:	01f30004 	mvnseq	r0, r4
  b4:	00289f50 	eoreq	r9, r8, r0, asr pc
  b8:	003c0000 	eorseq	r0, ip, r0
  bc:	00010000 	andeq	r0, r1, r0
  c0:	00003c50 	andeq	r3, r0, r0, asr ip
  c4:	00003f00 	andeq	r3, r0, r0, lsl #30
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	00003f68 	andeq	r3, r0, r8, ror #30
  d0:	00005400 	andeq	r5, r0, r0, lsl #8
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  f0:	1c000000 	stcne	0, cr0, [r0], {-0}
  f4:	01000000 	mrseq	r0, (UNDEF: 0)
  f8:	001c5000 	andseq	r5, ip, r0
  fc:	001f0000 	andseq	r0, pc, r0
 100:	00010000 	andeq	r0, r1, r0
 104:	00001f51 	andeq	r1, r0, r1, asr pc
 108:	00002800 	andeq	r2, r0, r0, lsl #16
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	289f5001 	ldmcs	pc, {r0, ip, lr}	@ <UNPREDICTABLE>
 114:	3c000000 	stccc	0, cr0, [r0], {-0}
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	003c5000 	eorseq	r5, ip, r0
 120:	003f0000 	eorseq	r0, pc, r0
 124:	00020000 	andeq	r0, r2, r0
 128:	003f6891 	mlaseq	pc, r1, r8, r6	@ <UNPREDICTABLE>
 12c:	00540000 	subseq	r0, r4, r0
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
 150:	30000000 	andcc	r0, r0, r0
 154:	04000000 	streq	r0, [r0], #-0
 158:	5001f300 	andpl	pc, r1, r0, lsl #6
 15c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 16c:	00001c00 	andeq	r1, r0, r0, lsl #24
 170:	50000100 	andpl	r0, r0, r0, lsl #2
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	00000030 	andeq	r0, r0, r0, lsr r0
 17c:	01f30004 	mvnseq	r0, r4
 180:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 194:	00000014 	andeq	r0, r0, r4, lsl r0
 198:	14500001 	ldrbne	r0, [r0], #-1
 19c:	17000000 	strne	r0, [r0, -r0]
 1a0:	01000000 	mrseq	r0, (UNDEF: 0)
 1a4:	00175100 	andseq	r5, r7, r0, lsl #2
 1a8:	00200000 	eoreq	r0, r0, r0
 1ac:	00040000 	andeq	r0, r4, r0
 1b0:	9f5001f3 	svcls	0x005001f3
	...
 1c4:	00140000 	andseq	r0, r4, r0
 1c8:	00010000 	andeq	r0, r1, r0
 1cc:	00001450 	andeq	r1, r0, r0, asr r4
 1d0:	00001700 	andeq	r1, r0, r0, lsl #14
 1d4:	51000100 	mrspl	r0, (UNDEF: 16)
 1d8:	00000017 	andeq	r0, r0, r7, lsl r0
 1dc:	00000020 	andeq	r0, r0, r0, lsr #32
 1e0:	01f30004 	mvnseq	r0, r4
 1e4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 1f0:	0000000c 	andeq	r0, r0, ip
 1f4:	00000010 	andeq	r0, r0, r0, lsl r0
 1f8:	00500001 	subseq	r0, r0, r1
	...
 208:	17000000 	strne	r0, [r0, -r0]
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	00175000 	andseq	r5, r7, r0
 214:	00500000 	subseq	r0, r0, r0
 218:	00010000 	andeq	r0, r1, r0
 21c:	00000055 	andeq	r0, r0, r5, asr r0
	...
 22c:	17000000 	strne	r0, [r0, -r0]
 230:	01000000 	mrseq	r0, (UNDEF: 0)
 234:	00175100 	andseq	r5, r7, r0, lsl #2
 238:	00200000 	eoreq	r0, r0, r0
 23c:	00010000 	andeq	r0, r1, r0
 240:	00002054 	andeq	r2, r0, r4, asr r0
 244:	00005000 	andeq	r5, r0, r0
 248:	f3000400 	vshl.u8	d0, d0, d0
 24c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 258:	00002001 	andeq	r2, r0, r1
 25c:	00003400 	andeq	r3, r0, r0, lsl #8
 260:	54000100 	strpl	r0, [r0], #-256	@ 0xffffff00
	...
 26c:	00200100 	eoreq	r0, r0, r0, lsl #2
 270:	00340000 	eorseq	r0, r4, r0
 274:	00010000 	andeq	r0, r1, r0
 278:	00000055 	andeq	r0, r0, r5, asr r0
 27c:	00000000 	andeq	r0, r0, r0
 280:	01010000 	mrseq	r0, (UNDEF: 1)
 284:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 288:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 28c:	01000000 	mrseq	r0, (UNDEF: 0)
 290:	00285000 	eoreq	r5, r8, r0
 294:	002c0000 	eoreq	r0, ip, r0
 298:	00060000 	andeq	r0, r6, r0
 29c:	00700074 	rsbseq	r0, r0, r4, ror r0
 2a0:	002c9f21 	eoreq	r9, ip, r1, lsr #30
 2a4:	00330000 	eorseq	r0, r3, r0
 2a8:	00010000 	andeq	r0, r1, r0
 2ac:	00000051 	andeq	r0, r0, r1, asr r0
 2b0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000006c 	andeq	r0, r0, ip, rrx
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000050 	andeq	r0, r0, r0, asr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000020 	andeq	r0, r0, r0, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000030 	andeq	r0, r0, r0, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000054 	andeq	r0, r0, r4, asr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000054 	andeq	r0, r0, r4, asr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000003c 	andeq	r0, r0, ip, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000030 	andeq	r0, r0, r0, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000050 	andeq	r0, r0, r0, asr r0
   8:	00000000 	andeq	r0, r0, r0
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000020 	andeq	r0, r0, r0, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000030 	andeq	r0, r0, r0, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000054 	andeq	r0, r0, r4, asr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000054 	andeq	r0, r0, r4, asr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000003c 	andeq	r0, r0, ip, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000030 	andeq	r0, r0, r0, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002c4 	andeq	r0, r0, r4, asr #5
   4:	00d60003 	sbcseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	@ ffffffeb <gpio_enable_hi_int+0xffffffeb>
  4c:	732f7273 			@ <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	@ 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  58:	6d72612d 	ldclvs	1, cr6, [r2, #-180]!	@ 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			@ <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	@ 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  98:	70670000 	rsbvc	r0, r7, r0
  9c:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  a0:	632e746e 			@ <UNDEFINED> instruction: 0x632e746e
  a4:	00000000 	andeq	r0, r0, r0
  a8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  ac:	00010068 	andeq	r0, r1, r8, rrx
  b0:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  b4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  b8:	72000001 	andvc	r0, r0, #1
  bc:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  c0:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  c4:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  c8:	00682e73 	rsbeq	r2, r8, r3, ror lr
  cc:	73000001 	tstvc	r0, #1
  d0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  d4:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  d8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  dc:	00000002 	andeq	r0, r0, r2
  e0:	05003005 	streq	r3, [r0, #-5]
  e4:	00000002 	andeq	r0, r0, r2
  e8:	011f0300 	tsteq	pc, r0, lsl #6
  ec:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
  f0:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
  f4:	05054930 	streq	r4, [r5, #-2352]	@ 0xfffff6d0
  f8:	052f6a06 	streq	r6, [pc, #-2566]!	@ fffff6fa <gpio_enable_hi_int+0xfffff6fa>
  fc:	04010612 	streq	r0, [r1], #-1554	@ 0xfffff9ee
 100:	06010502 	streq	r0, [r1], -r2, lsl #10
 104:	4a018903 	bmi	62518 <gpio_enable_hi_int+0x62518>
 108:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 10c:	05010612 	streq	r0, [r1, #-1554]	@ 0xfffff9ee
 110:	134b0605 	cmpne	fp, #5242880	@ 0x500000
 114:	4b062e06 	blmi	18b934 <gpio_enable_hi_int+0x18b934>
 118:	01040106 	tsteq	r4, r6, lsl #2
 11c:	7ef40306 	cdpvc	3, 15, cr0, cr4, cr6, {0}
 120:	69133301 	ldmdbvs	r3, {r0, r8, r9, ip, sp}
 124:	2f060105 	svccs	0x00060105
 128:	01000402 	tsteq	r0, r2, lsl #8
 12c:	001e0501 	andseq	r0, lr, r1, lsl #10
 130:	00000205 	andeq	r0, r0, r5, lsl #4
 134:	37030000 	strcc	r0, [r3, -r0]
 138:	30050501 	andcc	r0, r5, r1, lsl #10
 13c:	06180513 			@ <UNDEFINED> instruction: 0x06180513
 140:	06050501 	streq	r0, [r5], -r1, lsl #10
 144:	1505134b 	strne	r1, [r5, #-843]	@ 0xfffffcb5
 148:	01050106 	tsteq	r5, r6, lsl #2
 14c:	0006022f 	andeq	r0, r6, pc, lsr #4
 150:	29050101 	stmdbcs	r5, {r0, r8}
 154:	00020500 	andeq	r0, r2, r0, lsl #10
 158:	03000000 	tsteq	r0, #0
 15c:	050100c4 	streq	r0, [r1, #-196]	@ 0xffffff3c
 160:	07051305 	streq	r1, [r5, -r5, lsl #6]
 164:	29050106 	stmdbcs	r5, {r1, r2, r8}
 168:	06050549 	streq	r0, [r5], -r9, asr #10
 16c:	054a0631 	strbeq	r0, [sl, #-1585]	@ 0xfffff9cf
 170:	04022f01 	streq	r2, [r2], #-3841	@ 0xfffff0ff
 174:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
 178:	0205002a 	andeq	r0, r5, #42	@ 0x2a
 17c:	00000000 	andeq	r0, r0, r0
 180:	0100cf03 	tsteq	r0, r3, lsl #30
 184:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 188:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
 18c:	0505492a 	streq	r4, [r5, #-2346]	@ 0xfffff6d6
 190:	4a063106 	bmi	18c5b0 <gpio_enable_hi_int+0x18c5b0>
 194:	022f0105 	eoreq	r0, pc, #1073741825	@ 0x40000001
 198:	01010004 	tsteq	r1, r4
 19c:	05003005 	streq	r3, [r0, #-5]
 1a0:	00000002 	andeq	r0, r0, r2
 1a4:	00d60300 	sbcseq	r0, r6, r0, lsl #6
 1a8:	13050501 	tstne	r5, #4194304	@ 0x400000
 1ac:	01060705 	tsteq	r6, r5, lsl #14
 1b0:	05493005 	strbeq	r3, [r9, #-5]
 1b4:	01310605 	teqeq	r1, r5, lsl #12
 1b8:	2e068206 	cdpcs	2, 0, cr8, cr6, cr6, {0}
 1bc:	01000802 	tsteq	r0, r2, lsl #16
 1c0:	002f0501 	eoreq	r0, pc, r1, lsl #10
 1c4:	00000205 	andeq	r0, r0, r5, lsl #4
 1c8:	dc030000 	stcle	0, cr0, [r3], {-0}
 1cc:	05050100 	streq	r0, [r5, #-256]	@ 0xffffff00
 1d0:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 1d4:	492f0501 	stmdbmi	pc!, {r0, r8, sl}	@ <UNPREDICTABLE>
 1d8:	31060505 	tstcc	r6, r5, lsl #10
 1dc:	06820601 	streq	r0, [r2], r1, lsl #12
 1e0:	0008022e 	andeq	r0, r8, lr, lsr #4
 1e4:	27050101 	strcs	r0, [r5, -r1, lsl #2]
 1e8:	00020500 	andeq	r0, r2, r0, lsl #10
 1ec:	03000000 	tsteq	r0, #0
 1f0:	060100e5 	streq	r0, [r1], -r5, ror #1
 1f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1f8:	060d0567 	streq	r0, [sp], -r7, ror #10
 1fc:	2e070501 	cdpcs	5, 0, cr0, cr7, cr1, {0}
 200:	4b060905 	blmi	18261c <gpio_enable_hi_int+0x18261c>
 204:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 208:	2f01052e 	svccs	0x0001052e
 20c:	48060905 	stmdami	r6, {r0, r2, r8, fp}
 210:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 214:	000a022e 	andeq	r0, sl, lr, lsr #4
 218:	27050101 	strcs	r0, [r5, -r1, lsl #2]
 21c:	00020500 	andeq	r0, r2, r0, lsl #10
 220:	03000000 	tsteq	r0, #0
 224:	060100eb 	streq	r0, [r1], -fp, ror #1
 228:	06050501 	streq	r0, [r5], -r1, lsl #10
 22c:	060d0567 	streq	r0, [sp], -r7, ror #10
 230:	2e070501 	cdpcs	5, 0, cr0, cr7, cr1, {0}
 234:	4b060905 	blmi	182650 <gpio_enable_hi_int+0x182650>
 238:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 23c:	2f01052e 	svccs	0x0001052e
 240:	48060905 	stmdami	r6, {r0, r2, r8, fp}
 244:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 248:	000a022e 	andeq	r0, sl, lr, lsr #4
 24c:	27050101 	strcs	r0, [r5, -r1, lsl #2]
 250:	00020500 	andeq	r0, r2, r0, lsl #10
 254:	03000000 	tsteq	r0, #0
 258:	050100f5 	streq	r0, [r1, #-245]	@ 0xffffff0b
 25c:	07051305 	streq	r1, [r5, -r5, lsl #6]
 260:	10050106 	andne	r0, r5, r6, lsl #2
 264:	3301054b 	tstcc	r1, #314572800	@ 0x12c00000
 268:	79032705 	stmdbvc	r3, {r0, r2, r8, r9, sl, sp}
 26c:	0605052e 	streq	r0, [r5], -lr, lsr #10
 270:	13052f4d 	tstne	r5, #308	@ 0x134
 274:	2d050106 	stccs	1, cr0, [r5, #-24]	@ 0xffffffe8
 278:	2e0e054a 	cdpcs	5, 0, cr0, cr14, cr10, {2}
 27c:	2f060505 	svccs	0x00060505
 280:	060c052f 	streq	r0, [ip], -pc, lsr #10
 284:	2f010501 	svccs	0x00010501
 288:	01000402 	tsteq	r0, r2, lsl #8
 28c:	00250501 	eoreq	r0, r5, r1, lsl #10
 290:	00000205 	andeq	r0, r0, r5, lsl #4
 294:	ff030000 			@ <UNDEFINED> instruction: 0xff030000
 298:	05050100 	streq	r0, [r5, #-256]	@ 0xffffff00
 29c:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 2a0:	49250501 	stmdbmi	r5!, {r0, r8, sl}
 2a4:	4d060505 	stcmi	5, cr0, [r6, #-20]	@ 0xffffffec
 2a8:	0105832f 	tsteq	r5, pc, lsr #6
 2ac:	04022f06 	streq	r2, [r2], #-3846	@ 0xfffff0fa
 2b0:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
 2b4:	02050020 	andeq	r0, r5, #32
 2b8:	00000000 	andeq	r0, r0, r0
 2bc:	01018703 	tsteq	r1, r3, lsl #14
 2c0:	02012105 	andeq	r2, r1, #1073741825	@ 0x40000001
 2c4:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
   8:	5f676e69 	svcpl	0x00676e69
   c:	68630032 	stmdavs	r3!, {r1, r4, r5}^
  10:	44007261 	strmi	r7, [r0], #-609	@ 0xfffffd9f
  14:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
  18:	425f656c 	subsmi	r6, pc, #108, 10	@ 0x1b000000
  1c:	63697361 	cmnvs	r9, #-2080374783	@ 0x84000001
  20:	5152495f 	cmppl	r2, pc, asr r9
  24:	50470073 	subpl	r0, r7, r3, ror r0
  28:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	@ <UNPREDICTABLE>
  2c:	0030544e 	eorseq	r5, r0, lr, asr #8
  30:	4f495047 	svcmi	0x00495047
  34:	544e495f 	strbpl	r4, [lr], #-2399	@ 0xfffff6a1
  38:	50470031 	subpl	r0, r7, r1, lsr r0
  3c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	@ <UNPREDICTABLE>
  40:	0032544e 	eorseq	r5, r2, lr, asr #8
  44:	4f495047 	svcmi	0x00495047
  48:	544e495f 	strbpl	r4, [lr], #-2399	@ 0xfffff6a1
  4c:	68730033 	ldmdavs	r3!, {r0, r1, r4, r5}^
  50:	2074726f 	rsbscs	r7, r4, pc, ror #4
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  60:	51494600 	cmppl	r9, r0, lsl #12
  64:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  68:	6c6f7274 	stclvs	2, cr7, [pc], #-464	@ fffffea0 <gpio_enable_hi_int+0xfffffea0>
  6c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  70:	76655f6f 	strbtvc	r5, [r5], -pc, ror #30
  74:	5f746e65 	svcpl	0x00746e65
  78:	65746564 	ldrbvs	r6, [r4, #-1380]!	@ 0xfffffa9c
  7c:	64657463 	strbtvs	r7, [r5], #-1123	@ 0xfffffb9d
  80:	54555000 	ldrbpl	r5, [r5], #-0
  84:	49003233 	stmdbmi	r0, {r0, r1, r4, r5, r9, ip, sp}
  88:	625f5152 	subsvs	r5, pc, #-2147483628	@ 0x80000014
  8c:	63697361 	cmnvs	r9, #-2080374783	@ 0x84000001
  90:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  94:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  98:	69737500 	ldmdbvs	r3!, {r8, sl, ip, sp, lr}^
  9c:	735f676e 	cmpvc	pc, #28835840	@ 0x1b80000
  a0:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  a4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
  a8:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  ac:	65700074 	ldrbvs	r0, [r0, #-116]!	@ 0xffffff8c
  b0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  b4:	70670067 	rsbvc	r0, r7, r7, rrx
  b8:	685f6f69 	ldmdavs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
  bc:	695f7361 	ldmdbvs	pc, {r0, r5, r6, r8, r9, ip, sp, lr}^	@ <UNPREDICTABLE>
  c0:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  c4:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  c8:	54454700 	strbpl	r4, [r5], #-1792	@ 0xfffff900
  cc:	45003233 	strmi	r3, [r0, #-563]	@ 0xfffffdcd
  d0:	6c62616e 	stclvs	1, cr6, [r2], #-440	@ 0xfffffe48
  d4:	52495f65 	subpl	r5, r9, #404	@ 0x194
  d8:	315f7351 	cmpcc	pc, r1, asr r3	@ <UNPREDICTABLE>
  dc:	616e4500 	cmnvs	lr, r0, lsl #10
  e0:	5f656c62 	svcpl	0x00656c62
  e4:	73515249 	cmpvc	r1, #-1879048188	@ 0x90000004
  e8:	7500325f 	strvc	r3, [r0, #-607]	@ 0xfffffda1
  ec:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  f0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f4:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  f8:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  fc:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
 100:	6f6f6265 	svcvs	0x006f6265
 104:	70670074 	rsbvc	r0, r7, r4, ror r0
 108:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 10c:	615f746e 	cmpvs	pc, lr, ror #8
 110:	636e7973 	cmnvs	lr, #1884160	@ 0x1cc000
 114:	6c61665f 	stclvs	6, cr6, [r1], #-380	@ 0xfffffe84
 118:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 11c:	6764655f 			@ <UNDEFINED> instruction: 0x6764655f
 120:	6f6c0065 	svcvs	0x006c0065
 124:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 128:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 12c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 130:	00746e69 	rsbseq	r6, r4, r9, ror #28
 134:	6f697067 	svcvs	0x00697067
 138:	616e655f 	cmnvs	lr, pc, asr r5
 13c:	5f656c62 	svcpl	0x00656c62
 140:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 144:	6100746e 	tstvs	r0, lr, ror #8
 148:	00726464 	rsbseq	r6, r2, r4, ror #8
 14c:	6f697067 	svcvs	0x00697067
 150:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
 154:	6c61665f 	stclvs	6, cr6, [r1], #-380	@ 0xfffffe84
 158:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 15c:	6764655f 			@ <UNDEFINED> instruction: 0x6764655f
 160:	6e450065 	cdpvs	0, 4, cr0, cr5, cr5, {3}
 164:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 168:	7361425f 	cmnvc	r1, #-268435451	@ 0xf0000005
 16c:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	@ <UNPREDICTABLE>
 170:	00735152 	rsbseq	r5, r3, r2, asr r1
 174:	5f766564 	svcpl	0x00766564
 178:	72726162 	rsbsvc	r6, r2, #-2147483624	@ 0x80000018
 17c:	00726569 	rsbseq	r6, r2, r9, ror #10
 180:	6f697067 	svcvs	0x00697067
 184:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
 188:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
 18c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 190:	49525f4f 	ldmdbmi	r2, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 194:	474e4953 	smlsldmi	r4, lr, r3, r9
 198:	4744455f 	smlsldmi	r4, r4, pc, r5	@ <UNPREDICTABLE>
 19c:	4e470045 	cdpmi	0, 4, cr0, cr7, cr5, {2}
 1a0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1a4:	30312039 	eorscc	r2, r1, r9, lsr r0
 1a8:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
 1ac:	32303220 	eorscc	r3, r0, #32, 4
 1b0:	32383031 	eorscc	r3, r8, #49	@ 0x31
 1b4:	72282034 	eorvc	r2, r8, #52	@ 0x34
 1b8:	61656c65 	cmnvs	r5, r5, ror #24
 1bc:	20296573 	eorcs	r6, r9, r3, ror r5
 1c0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1c4:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
 1c8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1cc:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 1d0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 1d4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1d8:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 1dc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1e0:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 1e4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 1e8:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ 3c <.debug_str+0x3c>
 1ec:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 1f0:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 1f4:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 1f8:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 1fc:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 200:	6f733d70 	svcvs	0x00733d70
 204:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 208:	6f6c666d 	svcvs	0x006c666d
 20c:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 210:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 214:	2074666f 	rsbscs	r6, r4, pc, ror #12
 218:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 21c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 220:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 224:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 228:	7a6b3676 	bvc	1acdc08 <gpio_enable_hi_int+0x1acdc08>
 22c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 230:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 234:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 238:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 23c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 240:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 244:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 248:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 24c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 250:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 254:	74636e75 	strbtvc	r6, [r3], #-3701	@ 0xfffff18b
 258:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	@ 0xfffffe5c
 25c:	74636573 	strbtvc	r6, [r3], #-1395	@ 0xfffffa8d
 260:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
 264:	64662d20 	strbtvs	r2, [r6], #-3360	@ 0xfffff2e0
 268:	2d617461 	stclcs	4, cr7, [r1, #-388]!	@ 0xfffffe7c
 26c:	74636573 	strbtvc	r6, [r3], #-1395	@ 0xfffffa8d
 270:	736e6f69 	cmnvc	lr, #420	@ 0x1a4
 274:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 278:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
 27c:	5f4e4f49 	svcpl	0x004e4f49
 280:	7067005f 	rsbvc	r0, r7, pc, asr r0
 284:	655f6f69 	ldrbvs	r6, [pc, #-3945]	@ fffff323 <gpio_enable_hi_int+0xfffff323>
 288:	746e6576 	strbtvc	r6, [lr], #-1398	@ 0xfffffa8a
 28c:	656c635f 	strbvs	r6, [ip, #-863]!	@ 0xfffffca1
 290:	75007261 	strvc	r7, [r0, #-609]	@ 0xfffffd9f
 294:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 298:	2064656e 	rsbcs	r6, r4, lr, ror #10
 29c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 2a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 2a8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 2ac:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 2b0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2b4:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 2b8:	5f6f6970 	svcpl	0x006f6970
 2bc:	62616e65 	rsbvs	r6, r1, #1616	@ 0x650
 2c0:	685f656c 	ldmdavs	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	@ <UNPREDICTABLE>
 2c4:	6e695f69 	cdpvs	15, 6, cr5, cr9, cr9, {3}
 2c8:	70670074 	rsbvc	r0, r7, r4, ror r0
 2cc:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 2d0:	2f00746e 	svccs	0x0000746e
 2d4:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 2d8:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
 2dc:	2f72656c 	svccs	0x0072656c
 2e0:	73616c63 	cmnvc	r1, #25344	@ 0x6300
 2e4:	73632f73 	cmnvc	r3, #460	@ 0x1cc
 2e8:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 2ec:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 2f0:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ 154 <.debug_str+0x154>
 2f4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 2f8:	6174732f 	cmnvs	r4, pc, lsr #6
 2fc:	702d6666 	eorvc	r6, sp, r6, ror #12
 300:	61766972 	cmnvs	r6, r2, ror r9
 304:	6c006574 	stcvs	5, cr6, [r0], {116}	@ 0x74
 308:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 30c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 310:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 314:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 318:	56455f4f 	strbpl	r5, [r5], -pc, asr #30
 31c:	5f544e45 	svcpl	0x00544e45
 320:	45544544 	ldrbmi	r4, [r4, #-1348]	@ 0xfffffabc
 324:	00305443 	eorseq	r5, r0, r3, asr #8
 328:	4f495047 	svcmi	0x00495047
 32c:	5341425f 	cmppl	r1, #-268435451	@ 0xf0000005
 330:	52490045 	subpl	r0, r9, #69	@ 0x45
 334:	65705f51 	ldrbvs	r5, [r0, #-3921]!	@ 0xfffff0af
 338:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 33c:	00315f67 	eorseq	r5, r1, r7, ror #30
 340:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 344:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 348:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 34c:	6b746e69 	blvs	1d1bcf8 <gpio_enable_hi_int+0x1d1bcf8>
 350:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 354:	49485f4f 	stmdbmi	r8, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 358:	445f4847 	ldrbmi	r4, [pc], #-2119	@ 360 <.debug_str+0x360>
 35c:	43455445 	cmpmi	r5, #1157627904	@ 0x45000000
 360:	69750054 	ldmdbvs	r5!, {r2, r4, r6}^
 364:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
 368:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
 36c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 370:	00746e69 	rsbseq	r6, r4, r9, ror #28
 374:	6f697067 	svcvs	0x00697067
 378:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
 37c:	7369725f 	cmnvc	r9, #-268435451	@ 0xf0000005
 380:	5f676e69 	svcpl	0x00676e69
 384:	65676465 	strbvs	r6, [r7, #-1125]!	@ 0xfffffb9b
 388:	73694400 	cmnvc	r9, #0, 8
 38c:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 390:	5152495f 	cmppl	r2, pc, asr r9
 394:	00315f73 	eorseq	r5, r1, r3, ror pc
 398:	61736944 	cmnvs	r3, r4, asr #18
 39c:	5f656c62 	svcpl	0x00656c62
 3a0:	73515249 	cmpvc	r1, #-1879048188	@ 0x90000004
 3a4:	7300325f 	tstvc	r0, #-268435451	@ 0xf0000005
 3a8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 3ac:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 3b0:	47007261 	strmi	r7, [r0, -r1, ror #4]
 3b4:	5f4f4950 	svcpl	0x004f4950
 3b8:	4c4c4146 	mcrrmi	1, 4, r4, ip, cr6
 3bc:	5f474e49 	svcpl	0x00474e49
 3c0:	45474445 	strbmi	r4, [r7, #-1093]	@ 0xfffffbbb
 3c4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 3c8:	4f4c5f4f 	svcmi	0x004c5f4f
 3cc:	45445f57 	strbmi	r5, [r4, #-3927]	@ 0xfffff0a9
 3d0:	54434554 	strbpl	r4, [r3], #-1364	@ 0xfffffaac
 3d4:	33524f00 	cmpcc	r2, #0, 30
 3d8:	70670032 	rsbvc	r0, r7, r2, lsr r0
 3dc:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 3e0:	632e746e 			@ <UNDEFINED> instruction: 0x632e746e
 3e4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 3e8:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 3ec:	73615f74 	cmnvc	r1, #116, 30	@ 0x1d0
 3f0:	5f636e79 	svcpl	0x00636e79
 3f4:	69736972 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 3f8:	655f676e 	ldrbvs	r6, [pc, #-1902]	@ fffffc92 <gpio_enable_hi_int+0xfffffc92>
 3fc:	00656764 	rsbeq	r6, r5, r4, ror #14
 400:	5f515249 	svcpl	0x00515249
 404:	65736142 	ldrbvs	r6, [r3, #-322]!	@ 0xfffffebe
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0, 14
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <gpio_enable_hi_int+0xfffffed0>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000050 	andeq	r0, r0, r0, asr r0
  20:	84100e46 	ldrhi	r0, [r0], #-3654	@ 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  38:	0000001c 	andeq	r0, r0, ip, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  50:	00000020 	andeq	r0, r0, r0, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  68:	00000020 	andeq	r0, r0, r0, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  80:	00000030 	andeq	r0, r0, r0, lsr r0
  84:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  b0:	00000054 	andeq	r0, r0, r4, asr r0
  b4:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  b8:	100e4201 	andne	r4, lr, r1, lsl #4
  bc:	040e0a4e 	streq	r0, [lr], #-2638	@ 0xfffff5b2
  c0:	00000b42 	andeq	r0, r0, r2, asr #22
  c4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  d0:	00000054 	andeq	r0, r0, r4, asr r0
  d4:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  d8:	100e4201 	andne	r4, lr, r1, lsl #4
  dc:	040e0a4e 	streq	r0, [lr], #-2638	@ 0xfffff5b2
  e0:	00000b42 	andeq	r0, r0, r2, asr #22
  e4:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  f0:	0000003c 	andeq	r0, r0, ip, lsr r0
  f4:	84080e4a 	strhi	r0, [r8], #-3658	@ 0xfffff1b6
  f8:	00018e02 	andeq	r8, r1, r2, lsl #28
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 108:	00000030 	andeq	r0, r0, r0, lsr r0
 10c:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
 110:	00018e02 	andeq	r8, r1, r2, lsl #28
 114:	0000000c 	andeq	r0, r0, ip
	...
 120:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_enable_hi_int+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_enable_hi_int+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.

