I 000044 55 2941          1416754041393 Beh
(_unit VHDL (trafficlights 0 6 (beh 0 16 ))
	(_version vb4)
	(_time 1416754041394 2014.11.23 17:47:21)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fcf9fbadadaba9eaf9feeaa6a4fafffaaffaf5fafb)
	(_entity
		(_time 1416754025096)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal tword 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 18 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 19 (_architecture (_code 4))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 29 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 43 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3055          1416754341164 Beh
(_unit VHDL (trafficlights 0 6 (beh 0 16 ))
	(_version vb4)
	(_time 1416754341165 2014.11.23 17:52:21)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1a4f3a0f2a6a4e7f4f0e7aba9f7f2f7a2f7f8f7f6)
	(_entity
		(_time 1416754025096)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal tword 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 18 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 19 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 29 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 43 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__54(_architecture 4 0 54 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416754741959 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416754741960 2014.11.23 17:59:01)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8edd8e81d9d9db988ade98d4d6888d8bd888dd8887)
	(_entity
		(_time 1416754741953)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3055          1416754744108 Beh
(_unit VHDL (trafficlights 0 6 (beh 0 16 ))
	(_version vb4)
	(_time 1416754744109 2014.11.23 17:59:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fba8acaaabacaeedfefaeda1a3fdf8fda8fdf2fdfc)
	(_entity
		(_time 1416754025096)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal tword 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 18 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 19 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 29 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 43 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__54(_architecture 4 0 54 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416754744172 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416754744173 2014.11.23 17:59:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 396a693d326e6c2f3d692f63613f3a3c6f3f6a3f30)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2565          1416754984304 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416754984305 2014.11.23 18:03:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36393532326163203266206c6e303533603065303f)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3055          1416754986172 Beh
(_unit VHDL (trafficlights 0 6 (beh 0 16 ))
	(_version vb4)
	(_time 1416754986173 2014.11.23 18:03:06)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8986d88682dedc9f8c889fd3d18f8a8fda8f808f8e)
	(_entity
		(_time 1416754025096)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal tword 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 18 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 19 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 29 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 43 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__54(_architecture 4 0 54 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416754986236 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416754986237 2014.11.23 18:03:06)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c8c7999cc29f9ddecc98de9290cecbcd9ece9bcec1)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3008          1416755224644 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755224645 2014.11.23 18:07:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0e0a080959595b180b0e185456080d085d08070809)
	(_entity
		(_time 1416755224640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 42 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416755224710 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416755224711 2014.11.23 18:07:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c484a4f1d1b195a481c5a16144a4f491a4a1f4a45)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3023          1416755380426 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755380427 2014.11.23 18:09:40)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 939d959d92c4c685969385c9cb959095c0959a9594)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 42 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(33686019 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416755380490 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416755380491 2014.11.23 18:09:40)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2dcd481d28587c4d682c4888ad4d1d784d481d4db)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3008          1416755402398 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755402399 2014.11.23 18:10:02)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 64366865623331726164723e3c62676237626d6263)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 42 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416755402461 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416755402462 2014.11.23 18:10:02)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2f0aef4a2f5f7b4a6f2b4f8faa4a1a7f4a4f1a4ab)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1416755555522 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416755555523 2014.11.23 18:12:35)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 898dd88682dedc9f8c8f9fd3d18f8a8cdf8fda8f80)
	(_entity
		(_time 1416755555519)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3008          1416755575388 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755575389 2014.11.23 18:12:55)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2c237b297d7b793a292c3a76742a2f2a7f2a252a2b)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 42 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416755575455 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416755575456 2014.11.23 18:12:55)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a653d6b393d3f7c6f6c7c30326c696f3c6c396c63)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3203          1416755884042 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755884043 2014.11.23 18:18:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dcdfd98f8d8b89caded9ca8684dadfda8fdad5dadb)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3203          1416755885859 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755885860 2014.11.23 18:18:05)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1f2fda0f2a6a4e7f3f4e7aba9f7f2f7a2f7f8f7f6)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416755885929 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416755885930 2014.11.23 18:18:05)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2f2c222a7b787a392a29397577292c2a79297c2926)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1416756019713 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756019714 2014.11.23 18:20:19)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c6c390c29391d2c1c1d29e9cc2c7c192c297c2cd)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3216          1416756134399 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756134400 2014.11.23 18:22:14)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c2c390c29391d2c6c1d29e9cc2c7c297c2cdc2c3)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(197122 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416756134462 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756134463 2014.11.23 18:22:14)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0204020502555714070714585a040107540451040b)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3212          1416756188141 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756188142 2014.11.23 18:23:08)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bae8bbefe9edefacb8bface0e2bcb9bce9bcb3bcbd)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(197122 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3212          1416756473761 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756473762 2014.11.23 18:27:53)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7370767372242665717665292b75707520757a7574)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(197122 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416756473826 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756473827 2014.11.23 18:27:53)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b1b2b4e4b2e6e4a7b4b3a7ebe9b7b2b4e7b7e2b7b8)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3212          1416756544851 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756544852 2014.11.23 18:29:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 191b1a1f124e4c0f1b1c0f43411f1a1f4a1f101f1e)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(197122 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416756544915 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756544916 2014.11.23 18:29:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 57555455520002415255410d0f515452015104515e)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3178          1416756838981 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756838982 2014.11.23 18:33:58)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 16451610124143001346004c4e10151045101f1011)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416756839046 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756839047 2014.11.23 18:33:59)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 54075456520301425156420e0c525751025207525d)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3178          1416756927565 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756927566 2014.11.23 18:35:27)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 181d491e124f4d0e1a1e0e42401e1b1e4b1e111e1f)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3178          1416756929254 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756929255 2014.11.23 18:35:29)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code afabaff9fbf8fab9ada9b9f5f7a9aca9fca9a6a9a8)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416756929322 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756929323 2014.11.23 18:35:29)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eeeaeebcb9b9bbf8ebecf8b4b6e8edebb8e8bde8e7)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757023597 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757023598 2014.11.23 18:37:03)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 37613633326062213531216d6f31343164313e3130)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3193          1416757024896 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757024897 2014.11.23 18:37:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 481e1d4b421f1d5e4a4e5e12104e4b4e1b4e414e4f)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416757024964 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757024965 2014.11.23 18:37:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 86d0d38982d1d390838490dcde808583d080d5808f)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757260180 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757260181 2014.11.23 18:41:00)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 595a5c5b520e0c4f5b5f4f03015f5a5f0a5f505f5e)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757260248 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757260249 2014.11.23 18:41:00)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a7a4a2f1a2f0f2b1a2a3b1fdffa1a4a2f1a1f4a1ae)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757285219 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757285220 2014.11.23 18:41:25)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 30663734326765263236266a683633366336393637)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757285284 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757285285 2014.11.23 18:41:25)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6e38696f39393b786b6a783436686d6b38683d6867)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757286086 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757286087 2014.11.23 18:41:26)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8bdd8984dbdcde9d898d9dd1d38d888dd88d828d8c)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757286147 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757286148 2014.11.23 18:41:26)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ca9cc89e999d9fdccfcedc9092ccc9cf9ccc99ccc3)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757287634 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757287635 2014.11.23 18:41:27)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 96c0c19892c1c380949080ccce909590c5909f9091)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757287704 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757287705 2014.11.23 18:41:27)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e4b2b3b6e2b3b1f2e1e0f2bebce2e7e1b2e2b7e2ed)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757288491 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757288492 2014.11.23 18:41:28)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2a4a0a3f2a5a7e4f0f4e4a8aaf4f1f4a1f4fbf4f5)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757288556 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757288557 2014.11.23 18:41:28)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 30653434326765263534266a683633356636633639)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757297804 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757297805 2014.11.23 18:41:37)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5201525052050744505444080a54515401545b5455)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757297866 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757297867 2014.11.23 18:41:37)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 91c2919f92c6c487949587cbc9979294c797c29798)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757305047 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757305048 2014.11.23 18:41:45)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4f5a0f2a2f3f1b2a6a2b2fefca2a7a2f7a2ada2a3)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757305109 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757305110 2014.11.23 18:41:45)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3b2e7b1e2b4b6f5e6e7f5b9bbe5e0e6b5e5b0e5ea)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757527155 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757527156 2014.11.23 18:45:27)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 41434142421614574347571b194742471247484746)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757527218 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757527219 2014.11.23 18:45:27)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8082808f82d7d596858496dad8868385d686d38689)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3178          1416757676348 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757676349 2014.11.23 18:47:56)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 050b5302025250130055135f5d03060356030c0302)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757676418 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757676419 2014.11.23 18:47:56)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 535d055152040645565745090b555056055500555a)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416758085965 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758085966 2014.11.23 18:54:45)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1e4d481849494b081c19084446181d184d18171819)
	(_entity
		(_time 1416758085962)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(6))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(5))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 3503          1416758097350 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758097351 2014.11.23 18:54:57)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8d8a8e82dbdad89b8f8a9bd7d58b8e8bde8b848b8a)
	(_entity
		(_time 1416758085961)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(6))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(5))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 3503          1416758106307 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758106308 2014.11.23 18:55:06)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9693c39892c1c380949180ccce909590c5909f9091)
	(_entity
		(_time 1416758085961)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(6))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(5))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2617          1416758106371 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416758106372 2014.11.23 18:55:06)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d4d18187d28381c2d1d6c28e8cd2d7d182d287d2dd)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((G)(g))
			((Y)(Y))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416758300258 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758300259 2014.11.23 18:58:20)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 27222322227072312520317d7f21242174212e2120)
	(_entity
		(_time 1416758300254)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2617          1416758300322 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416758300323 2014.11.23 18:58:20)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 66636267623133706364703c3e606563306035606f)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416758332652 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758332653 2014.11.23 18:58:52)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bdb3ece8ebeae8abbfbaabe7e5bbbebbeebbb4bbba)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2617          1416758332721 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416758332722 2014.11.23 18:58:52)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fcf2adadadaba9eaf9feeaa6a4fafff9aafaaffaf5)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416759188133 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416759188134 2014.11.23 19:13:08)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a3c3d6b393d3f7c686d7c30326c696c396c636c6d)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2617          1416759188197 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416759188198 2014.11.23 19:13:08)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a9fffeffa2fefcbfacabbff3f1afaaacffaffaafa0)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1808          1416772823281 Beh
(_unit VHDL (mrom 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416772823282 2014.11.23 23:00:23)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code beeabbebe9e9bca8e8bcfae5edb8e8b8eab8eab9bc)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 16 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 17 (_architecture (_code 2))))
		(_signal (_internal data inst 0 27 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 30 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 1808          1416772955542 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416772955543 2014.11.23 23:02:35)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 683c6a69623f6a7e3e6a2c333b6e3e6e3c6e3c6f6a)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416773463866 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416773463867 2014.11.23 23:11:03)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 010f5406025654175753455a520700075507550603)
	(_entity
		(_time 1416773463863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2604          1416773894290 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416773894291 2014.11.23 23:18:14)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 56510054520103400004120d055057500250025154)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3503          1416773896120 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416773896121 2014.11.23 23:18:16)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b7d767b2b2c2e6d797c6d21237d787d287d727d7c)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416773896191 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416773896192 2014.11.23 23:18:16)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9ce949dc29ecbdf9fcb8d929acf9fcf9dcf9dcecb)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416773896248 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416773896249 2014.11.23 23:18:16)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 07000200025052115155435c540106015301530005)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416773896356 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416773896357 2014.11.23 23:18:16)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 75732075722220637077632f2d737670237326737c)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3159          1416774506803 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416774506804 2014.11.23 23:28:26)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fafaafababadafedfcfae2a0affdfafcfbfdfefcf2)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_architecture (_string \"011"\))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(4)(2))(_monitor))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(6))(_sensitivity(4)(2))(_monitor))))
			(REGA(_architecture 2 0 26 (_process (_simple)(_target(4))(_sensitivity(5)(6)(0)(1)(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3503          1416774508749 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416774508750 2014.11.23 23:28:28)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b9b9d95cbccce8d999c8dc1c39d989dc89d929d9c)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416774508817 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416774508818 2014.11.23 23:28:28)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dadb8c89898dd8cc8cd89e8189dc8cdc8edc8eddd8)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416774508880 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416774508881 2014.11.23 23:28:28)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 18194f1e124f4d0e4e4a5c434b1e191e4c1e4c1f1a)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416774508981 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416774508982 2014.11.23 23:28:28)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8687818980d1d39180869edcd3818680878182808e)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_architecture (_string \"011"\))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(4)(2))(_monitor))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(6))(_sensitivity(4)(2))(_monitor))))
			(REGA(_architecture 2 0 26 (_process (_simple)(_target(4))(_sensitivity(5)(6)(0)(1)(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416774509043 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416774509044 2014.11.23 23:28:29)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c4c390c29391d2c1c6d29e9cc2c7c192c297c2cd)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416774513809 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416774513810 2014.11.23 23:28:33)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 626d606362353774606574383a64616431646b6465)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416774513876 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416774513877 2014.11.23 23:28:33)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a0aef2f6a2f7a2b6f6a2e4fbf3a6f6a6f4a6f4a7a2)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416774513940 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416774513941 2014.11.23 23:28:33)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dfd18d8c8b888ac9898d9b848cd9ded98bd98bd8dd)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416774514037 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416774514038 2014.11.23 23:28:34)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3c323f386f6b692b3a3c2466693b3c3a3d3b383a34)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_architecture (_string \"011"\))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(4)(2))(_monitor))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(6))(_sensitivity(4)(2))(_monitor))))
			(REGA(_architecture 2 0 26 (_process (_simple)(_target(4))(_sensitivity(5)(6)(0)(1)(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416774514095 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416774514096 2014.11.23 23:28:34)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b74787b2b2c2e6d7e796d21237d787e2d7d287d72)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416857280188 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416857280189 2014.11.24 22:28:00)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code abaaa7fdfbfcfebda9acbdf1f3ada8adf8ada2adac)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416857280361 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416857280362 2014.11.24 22:28:00)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 57570a55520055410155130c045101510351035055)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416857280454 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416857280455 2014.11.24 22:28:00)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b5b5e8e0b2e2e0a3e3e7f1eee6b3b4b3e1b3e1b2b7)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416857280579 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416857280580 2014.11.24 22:28:00)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 323267363065672534332a6867353234333536343a)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416857280783 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416857280784 2014.11.24 22:28:00)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fdfca8acabaaa8ebf8ffeba7a5fbfef8abfbaefbf4)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416857298367 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416857298368 2014.11.24 22:28:18)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a7f1f5f1a2f0f2b1a5a0b1fdffa1a4a1f4a1aea1a0)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416857298461 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416857298462 2014.11.24 22:28:18)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 05515102025207135307415e560353035103510207)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416857298554 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416857298555 2014.11.24 22:28:18)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 633737626234367535312738306562653765376461)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416857298679 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416857298680 2014.11.24 22:28:18)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e0b4e4b2e0b7b5f7e6e1f8bab5e7e0e6e1e7e4e6e8)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416857298882 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416857298883 2014.11.24 22:28:18)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code abfeaefdfbfcfebdaea9bdf1f3ada8aefdadf8ada2)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416857304941 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416857304942 2014.11.24 22:28:24)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 590d545b520e0c4f5b5e4f03015f5a5f0a5f505f5e)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416857305035 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416857305036 2014.11.24 22:28:25)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b7e2eae2b2e0b5a1e1b5f3ece4b1e1b1e3b1e3b0b5)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416857305128 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416857305129 2014.11.24 22:28:25)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 15401013124240034347514e461314134113411217)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416857305253 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416857305254 2014.11.24 22:28:25)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 92c7c79c90c5c78594938ac8c7959294939596949a)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 5332          1416857305394 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 28 ))
	(_version vb4)
	(_time 1416857305395 2014.11.24 22:28:25)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1e4b4f184f484808491d0f444c191a191c184d1d1f)
	(_entity
		(_time 1416857280703)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{7~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_type (_internal states 0 29 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 39 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 57 (_process (_simple)(_target(16))(_sensitivity(0)(1)(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 2617          1416857305488 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416857305489 2014.11.24 22:28:25)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c282a7c2d2b296a797e6a26247a7f792a7a2f7a75)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416858981775 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416858981776 2014.11.24 22:56:21)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 75772775722220637772632f2d73767326737c7372)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416858981869 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416858981870 2014.11.24 22:56:21)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d3d0d180d284d1c585d1978880d585d587d587d4d1)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416858981963 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416858981964 2014.11.24 22:56:21)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 31316535326664276763756a623730376537653633)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416858982088 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416858982089 2014.11.24 22:56:22)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aeaeaaf8fbf9fbb9a8afb6f4fba9aea8afa9aaa8a6)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416858982306 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416858982307 2014.11.24 22:56:22)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 89888c8682dedc9f8c8b9fd3d18f8a8cdf8fda8f80)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416858998006 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416858998007 2014.11.24 22:56:38)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e0eeb1b2e2b7b5f6e2e7f6bab8e6e3e6b3e6e9e6e7)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416858998100 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416858998101 2014.11.24 22:56:38)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3e313c3a69693c28683c7a656d3868386a386a393c)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416858998194 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416858998195 2014.11.24 22:56:38)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b949995cbccce8dcdc9dfc0c89d9a9dcf9dcf9c99)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416858998319 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416858998320 2014.11.24 22:56:38)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 184f1c1e104f4d0f1e1900424d1f181e191f1c1e10)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416858998522 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416858998523 2014.11.24 22:56:38)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3b5e7b1e2b4b6f5e6e1f5b9bbe5e0e6b5e5b0e5ea)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416859033062 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416859033063 2014.11.24 22:57:13)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d6d3d585d28183c0d4d1c08c8ed0d5d085d0dfd0d1)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416859033156 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416859033157 2014.11.24 22:57:13)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 34306830326336226236706f673262326032603336)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416859033249 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416859033250 2014.11.24 22:57:13)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9296ce9c92c5c784c4c0d6c9c1949394c694c69590)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416859033374 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416859033375 2014.11.24 22:57:13)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0f0b020859585a18090e17555a080f090e080b0907)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 6814          1416859033515 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 28 ))
	(_version vb4)
	(_time 1416859033516 2014.11.24 22:57:13)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b9f9195cdcdcd8d9acd8ac1c99c9f9c999dc8989a)
	(_entity
		(_time 1416859033499)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_type (_internal states 0 29 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 39 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 58 (_process (_simple)(_target(16))(_sensitivity(0)(1)(15)))))
			(COMB(_architecture 1 0 67 (_process (_simple)(_target(15))(_sensitivity(2)(16)(19)))))
			(PSTOP(_architecture 2 0 102 (_process (_simple)(_target(3))(_sensitivity(16)))))
			(PMC(_architecture 3 0 112 (_process (_simple)(_target(18))(_sensitivity(0)(1)(16))(_read(18)))))
			(line__123(_architecture 4 0 123 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(18)))))
			(PROMREAD(_architecture 5 0 126 (_process (_simple)(_target(4))(_sensitivity(15)(16)))))
			(PROMDAT(_architecture 6 0 136 (_process (_simple)(_target(17))(_sensitivity(1)(6)(16)))))
			(PRORA(_architecture 7 0 145 (_process (_simple)(_target(19)(20))(_sensitivity(1)(15)(17)))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(20)))))
			(PRAMREAD(_architecture 9 0 159 (_process (_simple)(_target(7))(_sensitivity(16)))))
			(PRAMDAR(_architecture 10 0 169 (_process (_simple)(_target(21))(_sensitivity(16))(_read(10)))))
			(line__177(_architecture 11 0 177 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__179(_architecture 12 0 179 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(21)))))
			(line__181(_architecture 13 0 181 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(19)))))
			(paddmulen(_architecture 14 0 183 (_process (_simple)(_target(13))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1416859033609 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416859033610 2014.11.24 22:57:13)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f9fcf4a8f2aeaceffcfbefa3a1fffafcafffaafff0)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 6814          1416859193124 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 28 ))
	(_version vb4)
	(_time 1416859193125 2014.11.24 22:59:53)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 050a0f02045353130453145f570201020703560604)
	(_entity
		(_time 1416859033498)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_type (_internal states 0 29 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 39 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 58 (_process (_simple)(_target(16))(_sensitivity(15)(0)(1)))))
			(COMB(_architecture 1 0 67 (_process (_simple)(_target(15))(_sensitivity(16)(19)(2)))))
			(PSTOP(_architecture 2 0 102 (_process (_simple)(_target(3))(_sensitivity(16)))))
			(PMC(_architecture 3 0 112 (_process (_simple)(_target(18))(_sensitivity(16)(0)(1))(_read(18)))))
			(line__123(_architecture 4 0 123 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(18)))))
			(PROMREAD(_architecture 5 0 126 (_process (_simple)(_target(4))(_sensitivity(15)(16)))))
			(PROMDAT(_architecture 6 0 136 (_process (_simple)(_target(17))(_sensitivity(16)(1)(6)))))
			(PRORA(_architecture 7 0 145 (_process (_simple)(_target(19)(20))(_sensitivity(15)(17)(1)))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(20)))))
			(PRAMREAD(_architecture 9 0 159 (_process (_simple)(_target(7))(_sensitivity(16)))))
			(PRAMDAR(_architecture 10 0 169 (_process (_simple)(_target(21))(_sensitivity(16))(_read(10)))))
			(line__177(_architecture 11 0 177 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__179(_architecture 12 0 179 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(21)))))
			(line__181(_architecture 13 0 181 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(19)))))
			(paddmulen(_architecture 14 0 183 (_process (_simple)(_target(13))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 3479          1417258604146 Beh
(_unit VHDL (dpath 0 6 (beh 0 19 ))
	(_version vb4)
	(_time 1417258604147 2014.11.29 13:56:44)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2c2e2b297f7b793b2b283476792b2c2a2d2b282a24)
	(_entity
		(_time 1417258563388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 26 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 27 (_architecture (_string \"011"\))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(6))(_sensitivity(5)(2))(_monitor))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(7))(_sensitivity(5)(2))(_monitor))))
			(REGA(_architecture 2 0 32 (_process (_simple)(_target(5)(8))(_sensitivity(6)(7)(0)(1)(2))(_read(5)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(5)))))
			(line__50(_architecture 4 0 50 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3503          1417262769407 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417262769408 2014.11.29 15:06:09)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code beedbbebe9e9eba8bcb9a8e4e6b8bdb8edb8b7b8b9)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1417262769516 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1417262769517 2014.11.29 15:06:09)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2b797d2e7b7c293d7d296f70782d7d2d7f2d7f2c29)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1417262769610 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417262769611 2014.11.29 15:06:09)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 89dbdf8682dedc9fdfdbcdd2da8f888fdd8fdd8e8b)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 6899          1417262769844 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 29 ))
	(_version vb4)
	(_time 1417262769845 2014.11.29 15:06:09)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 74267474742222627521652e267370737672277775)
	(_entity
		(_time 1417262769828)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal states 0 30 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 40 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 53 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 55 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 56 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 59 (_process (_simple)(_target(17))(_sensitivity(0)(1)(16)))))
			(COMB(_architecture 1 0 68 (_process (_simple)(_target(16))(_sensitivity(2)(17)(20)))))
			(PSTOP(_architecture 2 0 103 (_process (_simple)(_target(3))(_sensitivity(17)))))
			(PMC(_architecture 3 0 113 (_process (_simple)(_target(19))(_sensitivity(0)(1)(17))(_read(19)))))
			(line__124(_architecture 4 0 124 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(19)))))
			(PROMREAD(_architecture 5 0 127 (_process (_simple)(_target(4))(_sensitivity(16)(17)))))
			(PROMDAT(_architecture 6 0 137 (_process (_simple)(_target(18))(_sensitivity(1)(6)(17)))))
			(PRORA(_architecture 7 0 146 (_process (_simple)(_target(20)(21))(_sensitivity(1)(16)(18)))))
			(line__157(_architecture 8 0 157 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(21)))))
			(PRAMREAD(_architecture 9 0 160 (_process (_simple)(_target(7))(_sensitivity(17)))))
			(PRAMDAR(_architecture 10 0 170 (_process (_simple)(_target(22))(_sensitivity(17))(_read(10)))))
			(line__178(_architecture 11 0 178 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__180(_architecture 12 0 180 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(22)))))
			(line__182(_architecture 13 0 182 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(20)))))
			(paddmulen(_architecture 14 0 184 (_process (_simple)(_target(13))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417262769938 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417262769939 2014.11.29 15:06:09)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d182d682d28684c7d4d3c78b89d7d2d487d782d7d8)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417262775938 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417262775939 2014.11.29 15:06:15)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 41131742421614574346571b194742471247484746)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1417262776032 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1417262776033 2014.11.29 15:06:16)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9fcc9991cbc89d89c99ddbc4cc99c999cb99cb989d)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1417262776125 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417262776126 2014.11.29 15:06:16)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fdaefbacabaaa8ebabafb9a6aefbfcfba9fba9faff)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 6899          1417262776313 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 29 ))
	(_version vb4)
	(_time 1417262776314 2014.11.29 15:06:16)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b8ebe8edb4eeeeaeb9eda9e2eabfbcbfbabeebbbb9)
	(_entity
		(_time 1417262769827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal states 0 30 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 40 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 53 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 55 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 56 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 59 (_process (_simple)(_target(17))(_sensitivity(0)(1)(16)))))
			(COMB(_architecture 1 0 68 (_process (_simple)(_target(16))(_sensitivity(2)(17)(20)))))
			(PSTOP(_architecture 2 0 103 (_process (_simple)(_target(3))(_sensitivity(17)))))
			(PMC(_architecture 3 0 113 (_process (_simple)(_target(19))(_sensitivity(0)(1)(17))(_read(19)))))
			(line__124(_architecture 4 0 124 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(19)))))
			(PROMREAD(_architecture 5 0 127 (_process (_simple)(_target(4))(_sensitivity(16)(17)))))
			(PROMDAT(_architecture 6 0 137 (_process (_simple)(_target(18))(_sensitivity(1)(6)(17)))))
			(PRORA(_architecture 7 0 146 (_process (_simple)(_target(20)(21))(_sensitivity(1)(16)(18)))))
			(line__157(_architecture 8 0 157 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(21)))))
			(PRAMREAD(_architecture 9 0 160 (_process (_simple)(_target(7))(_sensitivity(17)))))
			(PRAMDAR(_architecture 10 0 170 (_process (_simple)(_target(22))(_sensitivity(17))(_read(10)))))
			(line__178(_architecture 11 0 178 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__180(_architecture 12 0 180 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(22)))))
			(line__182(_architecture 13 0 182 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(20)))))
			(paddmulen(_architecture 14 0 184 (_process (_simple)(_target(13))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417262776407 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417262776408 2014.11.29 15:06:16)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 16444610124143001314004c4e101513401045101f)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417262784251 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417262784252 2014.11.29 15:06:24)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code babdecefe9edefacb8bdace0e2bcb9bce9bcb3bcbd)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1417262784344 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1417262784345 2014.11.29 15:06:24)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 181e1f1e124f1a0e4e1a5c434b1e4e1e4c1e4c1f1a)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1417262784438 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417262784439 2014.11.29 15:06:24)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 75737275722220632327312e267374732173217277)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3732          1417262784563 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417262784564 2014.11.29 15:06:24)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2f4a5a3f0a5a7e5f5a0eaa8a7f5f2f4f3f5f6f4fa)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 6899          1417262784657 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 29 ))
	(_version vb4)
	(_time 1417262784658 2014.11.29 15:06:24)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 50560752540606465105410a025754575256035351)
	(_entity
		(_time 1417262769827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal states 0 30 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 40 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 53 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 55 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 56 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 59 (_process (_simple)(_target(17))(_sensitivity(0)(1)(16)))))
			(COMB(_architecture 1 0 68 (_process (_simple)(_target(16))(_sensitivity(2)(17)(20)))))
			(PSTOP(_architecture 2 0 103 (_process (_simple)(_target(3))(_sensitivity(17)))))
			(PMC(_architecture 3 0 113 (_process (_simple)(_target(19))(_sensitivity(0)(1)(17))(_read(19)))))
			(line__124(_architecture 4 0 124 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(19)))))
			(PROMREAD(_architecture 5 0 127 (_process (_simple)(_target(4))(_sensitivity(16)(17)))))
			(PROMDAT(_architecture 6 0 137 (_process (_simple)(_target(18))(_sensitivity(1)(6)(17)))))
			(PRORA(_architecture 7 0 146 (_process (_simple)(_target(20)(21))(_sensitivity(1)(16)(18)))))
			(line__157(_architecture 8 0 157 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(21)))))
			(PRAMREAD(_architecture 9 0 160 (_process (_simple)(_target(7))(_sensitivity(17)))))
			(PRAMDAR(_architecture 10 0 170 (_process (_simple)(_target(22))(_sensitivity(17))(_read(10)))))
			(line__178(_architecture 11 0 178 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__180(_architecture 12 0 180 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(22)))))
			(line__182(_architecture 13 0 182 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(20)))))
			(paddmulen(_architecture 14 0 184 (_process (_simple)(_target(13))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417262784751 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417262784752 2014.11.29 15:06:24)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aea9fef8f9f9fbb8abacb8f4f6a8adabf8a8fda8a7)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 6985          1417262817612 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417262817613 2014.11.29 15:06:57)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 09075f0e045f5f1f090a18535b0e0d0e0b0f5a0a08)
	(_entity
		(_time 1417262817596)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 41 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 60 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)))))
			(COMB(_architecture 1 0 69 (_process (_simple)(_target(17))(_sensitivity(18)(21)(2)))))
			(PSTOP(_architecture 2 0 104 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 114 (_process (_simple)(_target(20))(_sensitivity(18)(0)(1))(_read(20)))))
			(line__125(_architecture 4 0 125 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 128 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 138 (_process (_simple)(_target(19))(_sensitivity(18)(1)(6)))))
			(PRORA(_architecture 7 0 147 (_process (_simple)(_target(21)(22))(_sensitivity(17)(19)(1)))))
			(line__158(_architecture 8 0 158 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(22)))))
			(PRAMREAD(_architecture 9 0 161 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 171 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__179(_architecture 11 0 179 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__181(_architecture 12 0 181 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__183(_architecture 13 0 183 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddmulen(_architecture 14 0 185 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 3503          1417262819549 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417262819550 2014.11.29 15:06:59)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b959a95cbccce8d999c8dc1c39d989dc89d929d9c)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1417262819643 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1417262819644 2014.11.29 15:06:59)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f8f7a9a9f2affaeeaefabca3abfeaefeacfeacfffa)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1417262819737 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417262819738 2014.11.29 15:06:59)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 56590454520103400004120d055057500250025154)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3732          1417262819862 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417262819863 2014.11.29 15:06:59)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d3dcd180d08486c4d481cb8986d4d3d5d2d4d7d5db)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 6985          1417262819956 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417262819957 2014.11.29 15:06:59)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 313e3535346767273132206b633635363337623230)
	(_entity
		(_time 1417262817595)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 41 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 60 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 69 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 104 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 114 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(20)))))
			(line__125(_architecture 4 0 125 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 128 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 138 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 147 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(line__158(_architecture 8 0 158 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(22)))))
			(PRAMREAD(_architecture 9 0 161 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 171 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__179(_architecture 11 0 179 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__181(_architecture 12 0 181 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__183(_architecture 13 0 183 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddmulen(_architecture 14 0 185 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417262820049 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417262820050 2014.11.29 15:07:00)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8f818c80dbd8da998a8d99d5d7898c8ad989dc8986)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417263047100 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417263047101 2014.11.29 15:10:47)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 76712776722123607471602c2e70757025707f7071)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1417263047194 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1417263047195 2014.11.29 15:10:47)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d3d5d280d284d1c585d1978880d585d587d587d4d1)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1417263047287 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417263047288 2014.11.29 15:10:47)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 31373335326664276763756a623730376537653633)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3732          1417263047412 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417263047413 2014.11.29 15:10:47)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aea8fcf8fbf9fbb9a9fcb6f4fba9aea8afa9aaa8a6)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 6986          1417263047506 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417263047507 2014.11.29 15:10:47)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0c0b0f0b5b5a5a1a0c0f1d565e0b080b0e0a5f0f0d)
	(_entity
		(_time 1417262817595)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 41 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 60 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 69 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 104 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 114 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(20)))))
			(line__125(_architecture 4 0 125 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 128 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 138 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 147 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(line__158(_architecture 8 0 158 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(22)))))
			(PRAMREAD(_architecture 9 0 161 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 171 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__179(_architecture 11 0 179 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__181(_architecture 12 0 181 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__183(_architecture 13 0 183 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 185 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417263047600 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417263047601 2014.11.29 15:10:47)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a6c6e6b393d3f7c6f687c30326c696f3c6c396c63)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1934          1417266782503 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417266782504 2014.11.29 16:13:02)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e4e2e4b6e2b3e6f2b2b3a0bfb7e2b2e2b0e2b0e3e6)
	(_entity
		(_time 1417266782488)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131586 )
		(33686018 514 )
		(197378 )
		(33686018 771 )
		(131842 )
		(33686018 770 )
		(33686018 515 )
		(197122 )
		(50463234 514 )
		(131587 )
		(197379 )
		(50463234 771 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2605          1417266826062 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417266826063 2014.11.29 16:13:46)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0e5a520959595b18585c4a555d080f085a085a090c)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2605          1417266838578 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417266838579 2014.11.29 16:13:58)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2a1aea3f2a5a7e4a4a0b6a9a1f4f3f4a6f4a6f5f0)
	(_entity
		(_time 1417266838562)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3503          1417266845328 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417266845329 2014.11.29 16:14:05)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 50575752520705465257460a085653560356595657)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1934          1417266845422 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417266845423 2014.11.29 16:14:05)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aea8f9f8f9f9acb8f8f9eaf5fda8f8a8faa8faa9ac)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131586 )
		(33686018 514 )
		(197378 )
		(33686018 771 )
		(131842 )
		(33686018 770 )
		(33686018 515 )
		(197122 )
		(50463234 514 )
		(131587 )
		(197379 )
		(50463234 771 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2605          1417266845516 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417266845517 2014.11.29 16:14:05)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0b0d5b0c5b5c5e1d5d594f50580d0a0d5f0d5f0c09)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417266845609 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417266845610 2014.11.29 16:14:05)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 696f6968603e3c7e6e3a71333c6e696f686e6d6f61)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 6986          1417266845703 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417266845704 2014.11.29 16:14:05)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c7c1c093c49191d1c7c6d69d95c0c3c0c5c194c4c6)
	(_entity
		(_time 1417262817595)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 41 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 60 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 70 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 105 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 115 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(20)))))
			(line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 129 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 139 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 149 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(line__160(_architecture 8 0 160 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(22)))))
			(PRAMREAD(_architecture 9 0 163 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 173 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__181(_architecture 11 0 181 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__183(_architecture 12 0 183 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__185(_architecture 13 0 185 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 187 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417266845797 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417266845798 2014.11.29 16:14:05)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 25222420227270332027337f7d232620732376232c)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417266974931 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417266974932 2014.11.29 16:16:14)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8adbda85d9dddf9c888d9cd0d28c898cd98c838c8d)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1934          1417266975024 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417266975025 2014.11.29 16:16:15)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e7b7e7b5e2b0e5f1b1b0a3bcb4e1b1e1b3e1b3e0e5)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131586 )
		(33686018 514 )
		(197378 )
		(33686018 771 )
		(131842 )
		(33686018 770 )
		(33686018 515 )
		(197122 )
		(50463234 514 )
		(131587 )
		(197379 )
		(50463234 771 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2605          1417266975118 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417266975119 2014.11.29 16:16:15)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 45154446421210531317011e164344431143114247)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417266975212 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417266975213 2014.11.29 16:16:15)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a3f3f2f5a0f4f6b4a4f0bbf9f6a4a3a5a2a4a7a5ab)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7135          1417266975306 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417266975307 2014.11.29 16:16:15)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 01515406045757170100105b530605060307520200)
	(_entity
		(_time 1417266975290)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 41 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 60 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 70 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 105 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 115 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(20)))))
			(line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 129 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 139 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 149 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(line__160(_architecture 8 0 160 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(22)))))
			(PRAMREAD(_architecture 9 0 163 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 173 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__181(_architecture 11 0 181 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__183(_architecture 12 0 183 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__185(_architecture 13 0 185 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 187 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417266975399 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417266975400 2014.11.29 16:16:15)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5e0f0c5c09090b485b5c480406585d5b08580d5857)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 7612          1417271007976 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417271007977 2014.11.29 17:23:27)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a1afa5f7a4f7f7b7a1f3b0fbf3a6a5a6a3a7f2a2a0)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(18)(21)(2)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(18)(0)(1))(_read(20)))))
			(line__134(_architecture 4 0 134 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 137 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 147 (_process (_simple)(_target(19))(_sensitivity(18)(1)(6)))))
			(PRORA(_architecture 7 0 157 (_process (_simple)(_target(21)(22))(_sensitivity(17)(19)(1)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(22)))))
			(PRAMREAD(_architecture 9 0 171 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 181 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__189(_architecture 11 0 189 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__193(_architecture 13 0 193 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 195 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 7620          1417271193773 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417271193774 2014.11.29 17:26:33)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 65663264643333736535743f376261626763366664)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(18)(21)(2)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(18)(0)(1))(_read(20)(22)(15)))))
			(line__136(_architecture 4 0 136 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 139 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 149 (_process (_simple)(_target(19))(_sensitivity(18)(1)(6)))))
			(PRORA(_architecture 7 0 159 (_process (_simple)(_target(21)(22))(_sensitivity(17)(19)(1)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(22)))))
			(PRAMREAD(_architecture 9 0 173 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 183 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__191(_architecture 11 0 191 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__195(_architecture 13 0 195 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 197 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 7624          1417271266644 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417271266645 2014.11.29 17:27:46)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 10114216144646061046014a421714171216431311)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(18)(21)(2)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(18)(0)(1))(_read(20)(22)(15)(16)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(18)(1)(6)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(17)(19)(1)))))
			(line__172(_architecture 8 0 172 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(22)))))
			(PRAMREAD(_architecture 9 0 175 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 185 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__193(_architecture 11 0 193 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__197(_architecture 13 0 197 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 199 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 7606          1417271931212 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417271931213 2014.11.29 17:38:51)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 030c55040455551504031259510407040105500002)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(18)(21)(2)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(18)(0)(1))(_read(20)(22)(15)(16)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(18)(1)(6)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(17)(19)(1)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 3503          1417271934591 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417271934592 2014.11.29 17:38:54)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3264643632656724303524686a34313461343b3435)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1934          1417271934684 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417271934685 2014.11.29 17:38:54)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 90c7969e92c79286c6c7d4cbc396c696c496c49792)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131586 )
		(33686018 514 )
		(197378 )
		(33686018 771 )
		(131842 )
		(33686018 770 )
		(33686018 515 )
		(197122 )
		(50463234 514 )
		(131587 )
		(197379 )
		(50463234 771 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2605          1417271934778 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417271934779 2014.11.29 17:38:54)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code edbaebbfbbbab8fbbbbfa9b6beebecebb9ebb9eaef)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417271934872 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417271934873 2014.11.29 17:38:54)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4b1c1c48191c1e5c4c1853111e4c4b4d4a4c4f4d43)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417271934966 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417271934967 2014.11.29 17:38:54)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a9fef9ffa4ffffbfaea9b8f3fbaeadaeabaffaaaa8)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417271935059 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417271935060 2014.11.29 17:38:55)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 07515700025052110205115d5f010402510154010e)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2779          1417272298311 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417272298312 2014.11.29 17:44:58)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 080d540f025f5d1e5f0e4c535b0e090e5c0e5c0f0a)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 1883          1417274307299 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417274307300 2014.11.29 18:18:27)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a1f3a3f7a2f6a3b7f7f5e5faf2a7f7a7f5a7f5a6a3)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(33686018 514 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 3503          1417274308689 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417274308690 2014.11.29 18:18:28)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0f5d0e085b585a190d08195557090c095c09060908)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1883          1417274308773 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417274308774 2014.11.29 18:18:28)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5d0e0c5f0b0a5f4b0b0919060e5b0b5b095b095a5f)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(33686018 514 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417274308868 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417274308869 2014.11.29 18:18:28)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bbe8eaeeebeceeadecbdffe0e8bdbabdefbdefbcb9)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417274308962 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417274308963 2014.11.29 18:18:28)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 194a1b1f104e4c0e1e4a01434c1e191f181e1d1f11)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417274309064 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417274309065 2014.11.29 18:18:29)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 86d5838984d0d090818697dcd48182818480d58587)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 2617          1417274309158 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417274309159 2014.11.29 18:18:29)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e4b6e6b6e2b3b1f2e1e6f2bebce2e7e1b2e2b7e2ed)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 8724          1417275657510 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417275657511 2014.11.29 18:40:57)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dcdd818e8e8a80cadd8bc586d8dad8dad9dbdeda88)
	(_entity
		(_time 1417275657494)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 3503          1417275660856 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417275660857 2014.11.29 18:41:00)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ece3eebebdbbb9faeeebfab6b4eaefeabfeae5eaeb)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1883          1417275660949 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417275660950 2014.11.29 18:41:00)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 49471a4a421e4b5f1f1d0d121a4f1f4f1d4f1d4e4b)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(33686018 514 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417275661045 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417275661046 2014.11.29 18:41:01)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a7a9f4f1a2f0f2b1f0a1e3fcf4a1a6a1f3a1f3a0a5)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417275661141 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417275661142 2014.11.29 18:41:01)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 141a18121043410313470c4e41131412151310121c)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(6)(2))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(6)(2))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(7)(8)(0)(1)(2)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417275661235 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417275661236 2014.11.29 18:41:01)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 727c79727424246475726328207576757074217173)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(18)(21)(2)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(18)(0)(1))(_read(20)(22)(15)(16)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(18)(1)(6)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(17)(19)(1)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417275661336 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417275661337 2014.11.29 18:41:01)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d0de8c82d1868cc6d187c98ad4d6d4d6d5d7d2d684)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2617          1417275661383 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417275661384 2014.11.29 18:41:01)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fff0f3aeaba8aae9fafde9a5a7f9fcfaa9f9acf9f6)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417276128121 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417276128122 2014.11.29 18:48:48)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2d7b21287b7a783b2f2a3b77752b2e2b7e2b242b2a)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1883          1417276128216 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417276128217 2014.11.29 18:48:48)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8bdcd784dbdc899ddddfcfd0d88ddd8ddf8ddf8c89)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(33686018 514 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417276128310 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417276128311 2014.11.29 18:48:48)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e9beb5bbe2bebcffbeefadb2baefe8efbdefbdeeeb)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417276128393 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417276128394 2014.11.29 18:48:48)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 46114b454011135141155e1c13414640474142404e)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417276128490 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417276128491 2014.11.29 18:48:48)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4f3aef2a4f2f2b2a3a4b5fef6a3a0a3a6a2f7a7a5)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417276128584 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417276128585 2014.11.29 18:48:48)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0255070401545e1403551b58060406040705000456)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417276128631 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276128632 2014.11.29 18:48:48)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3166343431676d246565276b693764373537343633)
	(_entity
		(_time 1417276128615)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417276128705 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276128706 2014.11.29 18:48:48)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7f292a7f2b282a697a7d692527797c7a29792c7976)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417276178713 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417276178714 2014.11.29 18:49:38)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cfce9f9b9b989ad9cdc8d99597c9ccc99cc9c6c9c8)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1883          1417276178778 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417276178779 2014.11.29 18:49:38)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0d0d0c0a5b5a0f1b5b5949565e0b5b0b590b590a0f)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417276178861 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417276178862 2014.11.29 18:49:38)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6b6b6a6a3b3c3e7d3c6d2f30386d6a6d3f6d3f6c69)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417276178955 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417276178956 2014.11.29 18:49:38)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9c9989dc09e9cdece9ad1939ccec9cfc8cecdcfc1)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417276179049 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417276179050 2014.11.29 18:49:39)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 27277222247171312027367d752023202521742426)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417276179152 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417276179153 2014.11.29 18:49:39)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8484868a81d2d89285d39dde8082808281838682d0)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417276179189 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276179190 2014.11.29 18:49:39)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b3b3b1e7b1e5efa6e7e7a5e9ebb5e6b5b7b5b6b4b1)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417276179278 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276179279 2014.11.29 18:49:39)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 01010506025654170403175b590702045707520708)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417276397972 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417276397973 2014.11.29 18:53:17)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 51055353520604475356470b095752570257585756)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1883          1417276398074 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417276398075 2014.11.29 18:53:18)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aefbfcf8f9f9acb8f8faeaf5fda8f8a8faa8faa9ac)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417276398168 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417276398169 2014.11.29 18:53:18)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0c595f0b5d5b591a5b0a48575f0a0d0a580a580b0e)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417276398240 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417276398241 2014.11.29 18:53:18)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5a0f59580b0d0f4d5d0942000f5d5a5c5b5d5e5c52)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417276398335 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417276398336 2014.11.29 18:53:18)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b8edbcedb4eeeeaebfb8a9e2eabfbcbfbabeebbbb9)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417276398433 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417276398434 2014.11.29 18:53:18)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 16434a1111404a0017410f4c121012101311141042)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417276398479 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276398480 2014.11.29 18:53:18)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 45101947411319501117531f1d4310434143404247)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417276398579 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276398580 2014.11.29 18:53:18)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b2e6bee7b2e5e7a4b7b0a4e8eab4b1b7e4b4e1b4bb)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417276411940 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417276411941 2014.11.29 18:53:31)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e1b0b6b3e2b6b4f7e3e6f7bbb9e7e2e7b2e7e8e7e6)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1883          1417276412088 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417276412089 2014.11.29 18:53:32)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6e3e6e6f39396c78383a2a353d6838683a683a696c)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417276412185 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417276412186 2014.11.29 18:53:32)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cc9ccc989d9b99da9bca88979fcacdca98ca98cbce)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417276412284 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417276412285 2014.11.29 18:53:32)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3969683d306e6c2e3e6a21636c3e393f383e3d3f31)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417276412378 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417276412379 2014.11.29 18:53:32)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 97c7c19994c1c181909786cdc59093909591c49496)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417276412471 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417276412472 2014.11.29 18:53:32)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f5a5f4a5f1a3a9e3f4a2ecaff1f3f1f3f0f2f7f3a1)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417276412497 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276412498 2014.11.29 18:53:32)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 04540602015258115056125e5c0251020002010306)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417276412597 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276412598 2014.11.29 18:53:32)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7223207272252764777064282a747177247421747b)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2035          1417276439915 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276439916 2014.11.29 18:53:59)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2222272621747e37767034787a2477242624272520)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2035          1417276496342 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417276496343 2014.11.29 18:54:56)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 989aca9791cec48dccca8ec2c09ecd9e9c9e9d9f9a)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1883          1417276773804 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417276773805 2014.11.29 18:59:33)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 656b3364623267733331213e366333633163316267)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 1883          1417276929444 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417276929445 2014.11.29 19:02:09)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5d0e0b5f0b0a5f4b0b0919060e5b0b5b095b095a5f)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 3503          1417277077110 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417277077111 2014.11.29 19:04:37)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 35303231326260233732236f6d33363366333c3332)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1883          1417277077198 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417277077199 2014.11.29 19:04:37)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8387d48c82d48195d5d7c7d8d085d585d785d78481)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417277077291 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417277077292 2014.11.29 19:04:37)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e1e5b6b3e2b6b4f7b6e7a5bab2e7e0e7b5e7b5e6e3)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417277077386 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417277077387 2014.11.29 19:04:37)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3f3b3f3b69686a28386c27656a383f393e383b3937)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417277077480 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417277077481 2014.11.29 19:04:37)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9d999a93cdcbcb8b9a9d8cc7cf9a999a9f9bce9e9c)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417277077574 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417277077575 2014.11.29 19:04:37)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fafeaaaaaaaca6ecfbade3a0fefcfefcfffdf8fcae)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417277077611 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417277077612 2014.11.29 19:04:37)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 292d782d217f753c7d7b3f73712f7c2f2d2f2c2e2b)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417277077707 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417277077708 2014.11.29 19:04:37)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8782868882d0d291828591dddf818482d181d4818e)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417277484158 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417277484159 2014.11.29 19:11:24)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3c3e31386d6b692a3e3b2a66643a3f3a6f3a353a3b)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1884          1417277484261 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417277484262 2014.11.29 19:11:24)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9a99c794c9cd988ccccedec1c99ccc9cce9cce9d98)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 63))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 36 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417277484355 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417277484356 2014.11.29 19:11:24)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f8fba5a9f2afadeeaffebca3abfef9feacfeacfffa)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417277484449 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417277484450 2014.11.29 19:11:24)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 555600575002004252064d0f00525553545251535d)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417277484550 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417277484551 2014.11.29 19:11:24)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c3c09197c49595d5c4c3d29991c4c7c4c1c590c0c2)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417277484644 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417277484645 2014.11.29 19:11:24)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2023262421767c362177397a242624262527222674)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417277484691 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417277484692 2014.11.29 19:11:24)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4f4c494d1819135a1b1d591517491a494b494a484d)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417277484776 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417277484777 2014.11.29 19:11:24)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9d9fcb93cbcac88b989f8bc7c59b9e98cb9bce9b94)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1903          1417277691982 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417277691983 2014.11.29 19:14:51)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 010f5006025603175607455a520757075507550603)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 63))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(50528770 514 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 3503          1417277809668 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417277809669 2014.11.29 19:16:49)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b8babcedb2efedaebabfaee2e0bebbbeebbeb1bebf)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1903          1417277809763 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417277809764 2014.11.29 19:16:49)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 16154310124114004110524d451040104210421114)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 63))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(50528770 514 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417277809837 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417277809838 2014.11.29 19:16:49)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 64673165623331723362203f376265623062306366)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417277809932 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417277809933 2014.11.29 19:16:49)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c2c1c796c09597d5c591da9897c5c2c4c3c5c6c4ca)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417277810027 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417277810028 2014.11.29 19:16:50)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1f1c1e194d494909181f0e454d181b181d194c1c1e)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417277810122 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417277810123 2014.11.29 19:16:50)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7d7e2b7c282b216b7c2a6427797b797b787a7f7b29)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417277810136 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417277810137 2014.11.29 19:16:50)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8d8edb83d8dbd198d9df9bd7d58bd88b898b888a8f)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417277810207 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417277810208 2014.11.29 19:16:50)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dbd9dd888b8c8ecdded9cd8183ddd8de8ddd88ddd2)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417277951887 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417277951888 2014.11.29 19:19:11)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4343144042141655414455191b45404510454a4544)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1922          1417277951987 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417277951988 2014.11.29 19:19:11)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b0b1b7e5b2e7b2a6e7b6f4ebe3b6e6b6e4b6e4b7b2)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 63))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(33686018 771 )
		(33751554 771 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417277952083 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417277952084 2014.11.29 19:19:12)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0e0f0e0959595b1859084a555d080f085a085a090c)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417277952177 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417277952178 2014.11.29 19:19:12)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6c6d3c6d3f3b397b6b3f7436396b6c6a6d6b686a64)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417277952239 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417277952240 2014.11.29 19:19:12)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aaabfdfcfffcfcbcadaabbf0f8adaeada8acf9a9ab)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417277952336 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417277952337 2014.11.29 19:19:12)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0809090e015e541e095f11520c0e0c0e0d0f0a0e5c)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417277952383 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417277952384 2014.11.29 19:19:12)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3736363231616b226365216d6f3162313331323035)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417277952476 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417277952477 2014.11.29 19:19:12)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9595c49b92c2c083909783cfcd939690c393c6939c)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417278186246 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417278186247 2014.11.29 19:23:06)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code babde8efe9edefacb8bdace0e2bcb9bce9bcb3bcbd)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1960          1417278186350 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417278186351 2014.11.29 19:23:06)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 282f7c2d227f2a3e7f2b6c737b2e7e2e7c2e7c2f2a)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 63))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 46 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(33686018 771 )
		(33751554 771 )
		(33686274 514 )
		(50463234 514 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417278186456 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417278186457 2014.11.29 19:23:06)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9592c19b92c2c083c293d1cec6939493c193c19297)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417278186550 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417278186551 2014.11.29 19:23:06)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f3f4f7a2f0a4a6e4f4a0eba9a6f4f3f5f2f4f7f5fb)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417278186645 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417278186646 2014.11.29 19:23:06)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 50575252540606465750410a025754575256035351)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417278186739 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417278186740 2014.11.29 19:23:06)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aea9fbf9faf8f2b8aff9b7f4aaa8aaa8aba9aca8fa)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417278186779 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417278186780 2014.11.29 19:23:06)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cdca9898989b91d8999fdb9795cb98cbc9cbc8cacf)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417278186875 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417278186876 2014.11.29 19:23:06)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3b3d3d3f6b6c6e2d3e392d61633d383e6d3d683d32)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1417278205524 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417278205525 2014.11.29 19:23:25)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0b095d0c5b5c5e1d090c1d51530d080d580d020d0c)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1960          1417278205593 Beh
(_unit VHDL (mrom 0 11 (beh 0 19 ))
	(_version vb4)
	(_time 1417278205594 2014.11.29 19:23:25)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5a595c58090d584c0d591e01095c0c5c0e5c0e5d58)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 63))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 46 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(33686018 771 )
		(33751554 771 )
		(50463234 514 )
		(33686274 514 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2779          1417278205656 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417278205657 2014.11.29 19:23:25)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 989b9e9692cfcd8ecf9edcc3cb9e999ecc9ecc9f9a)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3864          1417278205750 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417278205751 2014.11.29 19:23:25)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f6f5a0a7f0a1a3e1f1a5eeaca3f1f6f0f7f1f2f0fe)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 7606          1417278205844 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417278205845 2014.11.29 19:23:25)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 54570456540202425354450e065350535652075755)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
I 000044 55 8724          1417278205906 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417278205907 2014.11.29 19:23:25)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9291959d91c4ce8493c58bc89694969497959094c6)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 2035          1417278205953 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417278205954 2014.11.29 19:23:25)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c1c2c694c1979dd49593d79b99c794c7c5c7c4c6c3)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1417278206047 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417278206048 2014.11.29 19:23:26)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1f1d4f194b484a091a1d094547191c1a49194c1916)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 3503          1417278774774 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1417278774775 2014.11.29 19:32:54)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code adaaf8fbfbfaf8bbafaabbf7f5abaeabfeaba4abaa)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
V 000044 55 1998          1417278774839 Beh
(_unit VHDL (mrom 0 11 (beh 0 21 ))
	(_version vb4)
	(_time 1417278774840 2014.11.29 19:32:54)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eceae9bebdbbeefabbb8a8b7bfeabaeab8eab8ebee)
	(_entity
		(_time 1417266782487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal inst 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal tROM 0 23 (_array inst ((_to (i 0)(i 63))))))
		(_constant (_internal ROM tROM 0 24 (_architecture (_code 2))))
		(_signal (_internal data inst 0 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 54 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(131586 )
		(33686018 770 )
		(197122 )
		(50463234 515 )
		(197378 )
		(33686018 515 )
		(131843 )
		(33686018 771 )
		(33751554 771 )
		(50463234 514 )
		(33686274 514 )
		(50463234 770 )
		(50463490 770 )
	)
	(_model . Beh 3 -1
	)
)
V 000044 55 2779          1417278774900 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1417278774901 2014.11.29 19:32:54)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2a2c2c2f797d7f3c7d2c6e71792c2b2c7e2c7e2d28)
	(_entity
		(_time 1417266838561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 28 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 29 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
V 000044 55 3864          1417278774992 Beh
(_unit VHDL (dpath 0 6 (beh 0 21 ))
	(_version vb4)
	(_time 1417278774993 2014.11.29 19:32:54)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 888ede8780dfdd9f8fdb90d2dd8f888e898f8c8e80)
	(_entity
		(_time 1417262776234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal res_sub ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal t_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal t_sbf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~134 0 29 (_architecture (_string \"011"\))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGA(_architecture 2 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS(_architecture 3 0 46 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(6)))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_alias((ZF)(t_zf)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_alias((SBF)(t_sbf)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
V 000044 55 7606          1417278775086 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 30 ))
	(_version vb4)
	(_time 1417278775087 2014.11.29 19:32:55)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e6e0b7b4e4b0b0f0e1e6f7bcb4e1e2e1e4e0b5e5e7)
	(_entity
		(_time 1417266975289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~128 0 24 (_entity (_in ))))
		(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 i f d r l s a sb h jz jsb (_to (i 0)(i 10)))))
		(_signal (_internal nxt_state states 0 43 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 55 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB ~STD_LOGIC_VECTOR{2~downto~0}~138 0 58 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 59 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 60 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 61 (_architecture (_string \"110"\))))
		(_process
			(FSM(_architecture 0 0 64 (_process (_simple)(_target(18))(_sensitivity(0)(1)(17)))))
			(COMB(_architecture 1 0 74 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(PSTOP(_architecture 2 0 113 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(PMC(_architecture 3 0 123 (_process (_simple)(_target(20))(_sensitivity(0)(1)(18))(_read(15)(16)(20)(22)))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(20)))))
			(PROMREAD(_architecture 5 0 141 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(PROMDAT(_architecture 6 0 151 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(PRORA(_architecture 7 0 161 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(PRAMST(_architecture 8 0 172 (_process (_simple)(_target(8))(_sensitivity(22))(_read(18)))))
			(PRAMREAD(_architecture 9 0 180 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(PRAMDAR(_architecture 10 0 190 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__198(_architecture 11 0 198 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__200(_architecture 12 0 200 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(23)))))
			(line__202(_architecture 13 0 202 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(21)))))
			(paddsuben(_architecture 14 0 204 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 2 )
		(131586 )
	)
	(_model . Beh 15 -1
	)
)
V 000044 55 8724          1417278775171 Beh
(_unit VHDL (maxfinder 0 5 (beh 0 12 ))
	(_version vb4)
	(_time 1417278775172 2014.11.29 19:32:55)
	(_source (\./../src/MaxFinder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 444243464112185245135d1e404240424143464210)
	(_entity
		(_time 1417275657493)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
			)
		)
		(MROM
			(_object
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal ADR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
		(DPATH
			(_object
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_entity (_out ))))
				(_port (_internal ZF ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SBF ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(CTRL1
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_entity (_out ))))
				(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_entity (_out ))))
				(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_entity (_in ))))
				(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal DP_zf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DP_sbf ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((RW)(ram_rw))
			((ADR)(ram_adr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 91 (_component MROM )
		(_port
			((RE)(rom_re))
			((ADR)(rom_adr))
			((DOUT)(rom_dout))
		)
		(_use (_entity . MROM)
		)
	)
	(_instantiation UDPATH 0 96 (_component DPATH )
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
		)
		(_use (_entity . DPATH)
		)
	)
	(_instantiation UCTRL1 0 104 (_component CTRL1 )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_adr)(rom_adr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_adr)(ram_adr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_sbf)(dp_sbf))
		)
		(_use (_entity . CTRL1)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_re ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rom_dout ~STD_LOGIC_VECTOR{8~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal ram_adr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_signal (_internal dp_op1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000044 55 2035          1417278775218 Beh
(_unit VHDL (max_finder_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417278775219 2014.11.29 19:32:55)
	(_source (\./../src/Testbenches/max_finder_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7375747271252f66272165292b7526757775767471)
	(_entity
		(_time 1417276128614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MaxFinder
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UMAXFINDER 0 22 (_component MaxFinder )
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_entity . MaxFinder)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 20 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 29 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 37 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 2617          1417278775312 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1417278775313 2014.11.29 19:32:55)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d0d78783d28785c6d5d2c68a88d6d3d586d683d6d9)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
