Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date             : Fri Nov 13 13:07:55 2015
| Host             : MuseOfSpace running 64-bit Linux Mint 17 Qiana
| Command          : report_power -file screen_top_power_routed.rpt -pb screen_top_power_summary_routed.pb
| Design           : screen_top
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.211  |
| Dynamic (W)              | 0.113  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        8 |       --- |             --- |
| Slice Logic              |     0.002 |     1087 |       --- |             --- |
|   LUT as Logic           |     0.002 |      726 |     63400 |            1.15 |
|   LUT as Distributed RAM |    <0.001 |      120 |     19000 |            0.63 |
|   CARRY4                 |    <0.001 |       19 |     15850 |            0.12 |
|   F7/F8 Muxes            |    <0.001 |       28 |     63400 |            0.04 |
|   Register               |    <0.001 |       57 |    126800 |            0.04 |
|   Others                 |     0.000 |       12 |       --- |             --- |
| Signals                  |     0.002 |      957 |       --- |             --- |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |    <0.001 |       15 |       210 |            7.14 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.211 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.008 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+----------------+-----------------+
| Clock       | Domain         | Constraint (ns) |
+-------------+----------------+-----------------+
| clkfbout    | clkdv/clkfbout |            10.0 |
| clkout0     | clkdv/clkout0  |            10.0 |
| clkout2     | clkdv/clkout2  |            40.0 |
| sys_clk_pin | clk            |            10.0 |
+-------------+----------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| screen_top                   |     0.113 |
|   clkdv                      |     0.107 |
|   dmem                       |    <0.001 |
|     mem_reg_0_31_0_0         |    <0.001 |
|     mem_reg_0_31_10_10       |    <0.001 |
|     mem_reg_0_31_11_11       |    <0.001 |
|     mem_reg_0_31_12_12       |    <0.001 |
|     mem_reg_0_31_13_13       |    <0.001 |
|     mem_reg_0_31_14_14       |    <0.001 |
|     mem_reg_0_31_15_15       |    <0.001 |
|     mem_reg_0_31_16_16       |    <0.001 |
|     mem_reg_0_31_17_17       |    <0.001 |
|     mem_reg_0_31_18_18       |    <0.001 |
|     mem_reg_0_31_19_19       |    <0.001 |
|     mem_reg_0_31_1_1         |    <0.001 |
|     mem_reg_0_31_20_20       |    <0.001 |
|     mem_reg_0_31_21_21       |    <0.001 |
|     mem_reg_0_31_22_22       |    <0.001 |
|     mem_reg_0_31_23_23       |    <0.001 |
|     mem_reg_0_31_24_24       |    <0.001 |
|     mem_reg_0_31_25_25       |    <0.001 |
|     mem_reg_0_31_26_26       |    <0.001 |
|     mem_reg_0_31_27_27       |    <0.001 |
|     mem_reg_0_31_28_28       |    <0.001 |
|     mem_reg_0_31_29_29       |    <0.001 |
|     mem_reg_0_31_2_2         |    <0.001 |
|     mem_reg_0_31_30_30       |    <0.001 |
|     mem_reg_0_31_31_31       |    <0.001 |
|     mem_reg_0_31_3_3         |    <0.001 |
|     mem_reg_0_31_4_4         |    <0.001 |
|     mem_reg_0_31_5_5         |    <0.001 |
|     mem_reg_0_31_6_6         |    <0.001 |
|     mem_reg_0_31_7_7         |    <0.001 |
|     mem_reg_0_31_8_8         |    <0.001 |
|     mem_reg_0_31_9_9         |    <0.001 |
|   mips                       |     0.005 |
|     dp                       |     0.005 |
|       myreg                  |     0.004 |
|         rf_reg_r1_0_31_0_5   |    <0.001 |
|         rf_reg_r1_0_31_12_17 |    <0.001 |
|         rf_reg_r1_0_31_18_23 |    <0.001 |
|         rf_reg_r1_0_31_24_29 |    <0.001 |
|         rf_reg_r1_0_31_30_31 |    <0.001 |
|         rf_reg_r1_0_31_6_11  |    <0.001 |
|         rf_reg_r2_0_31_0_5   |    <0.001 |
|         rf_reg_r2_0_31_12_17 |    <0.001 |
|         rf_reg_r2_0_31_18_23 |    <0.001 |
|         rf_reg_r2_0_31_24_29 |    <0.001 |
|         rf_reg_r2_0_31_30_31 |    <0.001 |
|         rf_reg_r2_0_31_6_11  |    <0.001 |
|   screenmem                  |    <0.001 |
|     mem_reg_0_127_0_0        |    <0.001 |
|     mem_reg_0_127_0_0__0     |    <0.001 |
|     mem_reg_0_15_0_0         |    <0.001 |
|     mem_reg_0_15_0_0__0      |    <0.001 |
|     mem_reg_0_255_0_0        |    <0.001 |
|     mem_reg_0_255_1_1        |    <0.001 |
|     mem_reg_0_31_0_0         |    <0.001 |
|     mem_reg_0_31_0_0__0      |    <0.001 |
|     mem_reg_256_511_0_0      |    <0.001 |
|     mem_reg_256_511_1_1      |    <0.001 |
|     mem_reg_512_767_0_0      |    <0.001 |
|     mem_reg_512_767_1_1      |    <0.001 |
|     mem_reg_768_1023_0_0     |    <0.001 |
|     mem_reg_768_1023_1_1     |    <0.001 |
|   vga                        |    <0.001 |
|     myvgatimer               |    <0.001 |
|       xy                     |    <0.001 |
+------------------------------+-----------+


