// Seed: 763055262
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_3 = id_3;
  wire id_5;
  always @(posedge {id_1, id_5}) id_4 = id_3;
endmodule
module module_1;
  assign id_1 = 1;
  tri1 id_2;
  assign id_1 = id_2 ? 1 : 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  assign id_1 = 1'h0;
  tri id_4;
  always @(*) begin : LABEL_0
    id_1 <= 1;
  end
  reg id_5;
  always @(posedge 1 or id_1) id_4 = id_2;
  always @("" or posedge 1) id_5 = #1 id_1;
endmodule
