// Seed: 1172083397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_9(
      .id_0(1'b0),
      .id_1(1'h0),
      .id_2(id_2),
      .id_3(((id_5) ? id_2 : 1) == 1),
      .id_4({1, 1}),
      .id_5(id_1),
      .id_6(1'd0),
      .id_7(id_3),
      .id_8(id_2),
      .id_9(id_7),
      .id_10(id_3),
      .id_11(id_2)
  );
  wire id_10, id_11;
  id_12 :
  assert property (@(posedge 1) 1)
  else $display;
  assign module_1.id_2 = 0;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    input supply1 id_8,
    input wor id_9
    , id_18, id_19,
    input tri id_10,
    output tri0 id_11,
    input uwire id_12,
    output wor id_13,
    output supply1 id_14,
    input uwire id_15,
    input wire id_16
);
  tri id_20 = id_3;
  wire id_21;
  supply1 id_22 = 1'b0;
  module_0 modCall_1 (
      id_18,
      id_21,
      id_18,
      id_19,
      id_18,
      id_21,
      id_22,
      id_19
  );
  wire id_23;
endmodule
