// Seed: 1213005818
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3
    , id_5
);
  integer id_6, id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri id_6,
    input wand id_7,
    input wire id_8,
    input tri id_9,
    output wire id_10,
    output tri0 id_11,
    input supply0 id_12,
    input wire id_13,
    input wor id_14
);
  wor id_16 = -1;
  xor primCall (id_10, id_3, id_1, id_8, id_0, id_4, id_13, id_12, id_16, id_9, id_7, id_14);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
