{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625587860253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625587860272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 00:11:00 2021 " "Processing started: Wed Jul 07 00:11:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625587860272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625587860272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xiaoche -c xiaoche " "Command: quartus_map --read_settings_files=on --write_settings_files=off xiaoche -c xiaoche" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625587860272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625587860875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625587860875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaoche.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xiaoche.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xiaoche " "Found entity 1: xiaoche" {  } { { "xiaoche.bdf" "" { Schematic "C:/Users/HP/Desktop/xiaoche/xiaoche.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625587870245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xiaoche " "Elaborating entity \"xiaoche\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625587870323 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moto_control.bdf 1 1 " "Using design file moto_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moto_control " "Found entity 1: moto_control" {  } { { "moto_control.bdf" "" { Schematic "C:/Users/HP/Desktop/xiaoche/moto_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625587870378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moto_control moto_control:inst1 " "Elaborating entity \"moto_control\" for hierarchy \"moto_control:inst1\"" {  } { { "xiaoche.bdf" "inst1" { Schematic "C:/Users/HP/Desktop/xiaoche/xiaoche.bdf" { { 584 1072 1272 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587870379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.bdf 1 1 " "Using design file pwm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.bdf" "" { Schematic "C:/Users/HP/Desktop/xiaoche/pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625587870412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm moto_control:inst1\|pwm:inst1 " "Elaborating entity \"pwm\" for hierarchy \"moto_control:inst1\|pwm:inst1\"" {  } { { "moto_control.bdf" "inst1" { Schematic "C:/Users/HP/Desktop/xiaoche/moto_control.bdf" { { 288 808 984 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587870414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_generator.vhd 2 1 " "Using design file pwm_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_generator-beh " "Found design unit 1: PWM_generator-beh" {  } { { "pwm_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/pwm_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870908 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_generator " "Found entity 1: PWM_generator" {  } { { "pwm_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/pwm_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625587870908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generator moto_control:inst1\|pwm:inst1\|PWM_generator:inst " "Elaborating entity \"PWM_generator\" for hierarchy \"moto_control:inst1\|pwm:inst1\|PWM_generator:inst\"" {  } { { "pwm.bdf" "inst" { Schematic "C:/Users/HP/Desktop/xiaoche/pwm.bdf" { { 280 800 976 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587870918 ""}
{ "Warning" "WSGN_SEARCH_FILE" "taw_generator.vhd 2 1 " "Using design file taw_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAW_generator-beh " "Found design unit 1: TAW_generator-beh" {  } { { "taw_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/taw_generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870951 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAW_generator " "Found entity 1: TAW_generator" {  } { { "taw_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/taw_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625587870951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAW_generator moto_control:inst1\|pwm:inst1\|TAW_generator:inst2 " "Elaborating entity \"TAW_generator\" for hierarchy \"moto_control:inst1\|pwm:inst1\|TAW_generator:inst2\"" {  } { { "pwm.bdf" "inst2" { Schematic "C:/Users/HP/Desktop/xiaoche/pwm.bdf" { { 728 776 944 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587870954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "translator.vhd 2 1 " "Using design file translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translator-beh " "Found design unit 1: translator-beh" {  } { { "translator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/translator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870994 ""} { "Info" "ISGN_ENTITY_NAME" "1 translator " "Found entity 1: translator" {  } { { "translator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/translator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587870994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625587870994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translator moto_control:inst1\|translator:inst " "Elaborating entity \"translator\" for hierarchy \"moto_control:inst1\|translator:inst\"" {  } { { "moto_control.bdf" "inst" { Schematic "C:/Users/HP/Desktop/xiaoche/moto_control.bdf" { { 416 808 992 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587870997 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator.vhd 6 3 " "Using design file clk_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 6 design units and 3 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_generator-struct " "Found design unit 1: clk_generator-struct" {  } { { "clk_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/clk_generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587871047 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_4-beh " "Found design unit 2: divider_4-beh" {  } { { "clk_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/clk_generator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587871047 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divider_1M-beh " "Found design unit 3: divider_1M-beh" {  } { { "clk_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/clk_generator.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587871047 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/clk_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587871047 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider_4 " "Found entity 2: divider_4" {  } { { "clk_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/clk_generator.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587871047 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider_1M " "Found entity 3: divider_1M" {  } { { "clk_generator.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/clk_generator.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587871047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625587871047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:inst2 " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:inst2\"" {  } { { "xiaoche.bdf" "inst2" { Schematic "C:/Users/HP/Desktop/xiaoche/xiaoche.bdf" { { 400 656 816 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587871051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_4 clk_generator:inst2\|divider_4:U0 " "Elaborating entity \"divider_4\" for hierarchy \"clk_generator:inst2\|divider_4:U0\"" {  } { { "clk_generator.vhd" "U0" { Text "C:/Users/HP/Desktop/xiaoche/clk_generator.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587871058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_1M clk_generator:inst2\|divider_1M:U1 " "Elaborating entity \"divider_1M\" for hierarchy \"clk_generator:inst2\|divider_1M:U1\"" {  } { { "clk_generator.vhd" "U1" { Text "C:/Users/HP/Desktop/xiaoche/clk_generator.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587871065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Found design unit 1: control-beh" {  } { { "control.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587871098 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/HP/Desktop/xiaoche/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625587871098 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625587871098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "xiaoche.bdf" "inst" { Schematic "C:/Users/HP/Desktop/xiaoche/xiaoche.bdf" { { 568 792 976 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587871101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625587871829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625587872476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625587872476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625587872569 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625587872569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625587872569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625587872569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625587872584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 00:11:12 2021 " "Processing ended: Wed Jul 07 00:11:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625587872584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625587872584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625587872584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625587872584 ""}
