// Seed: 13264827
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2
    , id_25,
    output uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output supply0 id_12,
    output wor id_13,
    output tri0 id_14
    , id_26,
    input tri1 id_15,
    input tri0 id_16,
    output wand id_17,
    input wire id_18,
    input wor id_19,
    output tri0 id_20,
    input supply1 id_21,
    input tri1 id_22,
    output uwire id_23
);
  assign id_14 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input logic id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input logic id_6,
    input tri1 id_7,
    output logic id_8,
    input supply1 id_9,
    input tri0 id_10,
    input logic id_11,
    input supply0 id_12,
    output supply1 id_13
);
  always @(posedge {id_1,
    id_6
  } or posedge (id_11))
  begin
    #1;
    id_8 <= id_1;
  end
  module_0(
      id_3,
      id_10,
      id_12,
      id_0,
      id_5,
      id_9,
      id_4,
      id_13,
      id_4,
      id_2,
      id_10,
      id_3,
      id_13,
      id_13,
      id_0,
      id_4,
      id_5,
      id_0,
      id_4,
      id_3,
      id_0,
      id_12,
      id_10,
      id_0
  );
endmodule
