
EKAB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000877c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026d0  08008928  08008928  00018928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aff8  0800aff8  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800aff8  0800aff8  0001aff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b000  0800b000  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b000  0800b000  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b004  0800b004  0001b004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800b008  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  20000090  0800b098  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c0  0800b098  000205c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ea4d  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000043db  00000000  00000000  0003eb0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001bd0  00000000  00000000  00042ee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001988  00000000  00000000  00044ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028000  00000000  00000000  00046440  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00019b33  00000000  00000000  0006e440  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e3d10  00000000  00000000  00087f73  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016bc83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007290  00000000  00000000  0016bd00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000090 	.word	0x20000090
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08008910 	.word	0x08008910

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000094 	.word	0x20000094
 80001e8:	08008910 	.word	0x08008910

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b972 	b.w	80004e8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9e08      	ldr	r6, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	4688      	mov	r8, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d14b      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022a:	428a      	cmp	r2, r1
 800022c:	4615      	mov	r5, r2
 800022e:	d967      	bls.n	8000300 <__udivmoddi4+0xe4>
 8000230:	fab2 f282 	clz	r2, r2
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0720 	rsb	r7, r2, #32
 800023a:	fa01 f302 	lsl.w	r3, r1, r2
 800023e:	fa20 f707 	lsr.w	r7, r0, r7
 8000242:	4095      	lsls	r5, r2
 8000244:	ea47 0803 	orr.w	r8, r7, r3
 8000248:	4094      	lsls	r4, r2
 800024a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800024e:	0c23      	lsrs	r3, r4, #16
 8000250:	fbb8 f7fe 	udiv	r7, r8, lr
 8000254:	fa1f fc85 	uxth.w	ip, r5
 8000258:	fb0e 8817 	mls	r8, lr, r7, r8
 800025c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000260:	fb07 f10c 	mul.w	r1, r7, ip
 8000264:	4299      	cmp	r1, r3
 8000266:	d909      	bls.n	800027c <__udivmoddi4+0x60>
 8000268:	18eb      	adds	r3, r5, r3
 800026a:	f107 30ff 	add.w	r0, r7, #4294967295
 800026e:	f080 811b 	bcs.w	80004a8 <__udivmoddi4+0x28c>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 8118 	bls.w	80004a8 <__udivmoddi4+0x28c>
 8000278:	3f02      	subs	r7, #2
 800027a:	442b      	add	r3, r5
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0fe 	udiv	r0, r3, lr
 8000284:	fb0e 3310 	mls	r3, lr, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000290:	45a4      	cmp	ip, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x8c>
 8000294:	192c      	adds	r4, r5, r4
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295
 800029a:	f080 8107 	bcs.w	80004ac <__udivmoddi4+0x290>
 800029e:	45a4      	cmp	ip, r4
 80002a0:	f240 8104 	bls.w	80004ac <__udivmoddi4+0x290>
 80002a4:	3802      	subs	r0, #2
 80002a6:	442c      	add	r4, r5
 80002a8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002ac:	eba4 040c 	sub.w	r4, r4, ip
 80002b0:	2700      	movs	r7, #0
 80002b2:	b11e      	cbz	r6, 80002bc <__udivmoddi4+0xa0>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c6 4300 	strd	r4, r3, [r6]
 80002bc:	4639      	mov	r1, r7
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d909      	bls.n	80002da <__udivmoddi4+0xbe>
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	f000 80eb 	beq.w	80004a2 <__udivmoddi4+0x286>
 80002cc:	2700      	movs	r7, #0
 80002ce:	e9c6 0100 	strd	r0, r1, [r6]
 80002d2:	4638      	mov	r0, r7
 80002d4:	4639      	mov	r1, r7
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f783 	clz	r7, r3
 80002de:	2f00      	cmp	r7, #0
 80002e0:	d147      	bne.n	8000372 <__udivmoddi4+0x156>
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xd0>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80fa 	bhi.w	80004e0 <__udivmoddi4+0x2c4>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb61 0303 	sbc.w	r3, r1, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	4698      	mov	r8, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0e0      	beq.n	80002bc <__udivmoddi4+0xa0>
 80002fa:	e9c6 4800 	strd	r4, r8, [r6]
 80002fe:	e7dd      	b.n	80002bc <__udivmoddi4+0xa0>
 8000300:	b902      	cbnz	r2, 8000304 <__udivmoddi4+0xe8>
 8000302:	deff      	udf	#255	; 0xff
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	2a00      	cmp	r2, #0
 800030a:	f040 808f 	bne.w	800042c <__udivmoddi4+0x210>
 800030e:	1b49      	subs	r1, r1, r5
 8000310:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000314:	fa1f f885 	uxth.w	r8, r5
 8000318:	2701      	movs	r7, #1
 800031a:	fbb1 fcfe 	udiv	ip, r1, lr
 800031e:	0c23      	lsrs	r3, r4, #16
 8000320:	fb0e 111c 	mls	r1, lr, ip, r1
 8000324:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000328:	fb08 f10c 	mul.w	r1, r8, ip
 800032c:	4299      	cmp	r1, r3
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x124>
 8000330:	18eb      	adds	r3, r5, r3
 8000332:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x122>
 8000338:	4299      	cmp	r1, r3
 800033a:	f200 80cd 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 800033e:	4684      	mov	ip, r0
 8000340:	1a59      	subs	r1, r3, r1
 8000342:	b2a3      	uxth	r3, r4
 8000344:	fbb1 f0fe 	udiv	r0, r1, lr
 8000348:	fb0e 1410 	mls	r4, lr, r0, r1
 800034c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000350:	fb08 f800 	mul.w	r8, r8, r0
 8000354:	45a0      	cmp	r8, r4
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x14c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x14a>
 8000360:	45a0      	cmp	r8, r4
 8000362:	f200 80b6 	bhi.w	80004d2 <__udivmoddi4+0x2b6>
 8000366:	4618      	mov	r0, r3
 8000368:	eba4 0408 	sub.w	r4, r4, r8
 800036c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000370:	e79f      	b.n	80002b2 <__udivmoddi4+0x96>
 8000372:	f1c7 0c20 	rsb	ip, r7, #32
 8000376:	40bb      	lsls	r3, r7
 8000378:	fa22 fe0c 	lsr.w	lr, r2, ip
 800037c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000380:	fa01 f407 	lsl.w	r4, r1, r7
 8000384:	fa20 f50c 	lsr.w	r5, r0, ip
 8000388:	fa21 f30c 	lsr.w	r3, r1, ip
 800038c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000390:	4325      	orrs	r5, r4
 8000392:	fbb3 f9f8 	udiv	r9, r3, r8
 8000396:	0c2c      	lsrs	r4, r5, #16
 8000398:	fb08 3319 	mls	r3, r8, r9, r3
 800039c:	fa1f fa8e 	uxth.w	sl, lr
 80003a0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a4:	fb09 f40a 	mul.w	r4, r9, sl
 80003a8:	429c      	cmp	r4, r3
 80003aa:	fa02 f207 	lsl.w	r2, r2, r7
 80003ae:	fa00 f107 	lsl.w	r1, r0, r7
 80003b2:	d90b      	bls.n	80003cc <__udivmoddi4+0x1b0>
 80003b4:	eb1e 0303 	adds.w	r3, lr, r3
 80003b8:	f109 30ff 	add.w	r0, r9, #4294967295
 80003bc:	f080 8087 	bcs.w	80004ce <__udivmoddi4+0x2b2>
 80003c0:	429c      	cmp	r4, r3
 80003c2:	f240 8084 	bls.w	80004ce <__udivmoddi4+0x2b2>
 80003c6:	f1a9 0902 	sub.w	r9, r9, #2
 80003ca:	4473      	add	r3, lr
 80003cc:	1b1b      	subs	r3, r3, r4
 80003ce:	b2ad      	uxth	r5, r5
 80003d0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d4:	fb08 3310 	mls	r3, r8, r0, r3
 80003d8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003dc:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e0:	45a2      	cmp	sl, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x1da>
 80003e4:	eb1e 0404 	adds.w	r4, lr, r4
 80003e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ec:	d26b      	bcs.n	80004c6 <__udivmoddi4+0x2aa>
 80003ee:	45a2      	cmp	sl, r4
 80003f0:	d969      	bls.n	80004c6 <__udivmoddi4+0x2aa>
 80003f2:	3802      	subs	r0, #2
 80003f4:	4474      	add	r4, lr
 80003f6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fa:	fba0 8902 	umull	r8, r9, r0, r2
 80003fe:	eba4 040a 	sub.w	r4, r4, sl
 8000402:	454c      	cmp	r4, r9
 8000404:	46c2      	mov	sl, r8
 8000406:	464b      	mov	r3, r9
 8000408:	d354      	bcc.n	80004b4 <__udivmoddi4+0x298>
 800040a:	d051      	beq.n	80004b0 <__udivmoddi4+0x294>
 800040c:	2e00      	cmp	r6, #0
 800040e:	d069      	beq.n	80004e4 <__udivmoddi4+0x2c8>
 8000410:	ebb1 050a 	subs.w	r5, r1, sl
 8000414:	eb64 0403 	sbc.w	r4, r4, r3
 8000418:	fa04 fc0c 	lsl.w	ip, r4, ip
 800041c:	40fd      	lsrs	r5, r7
 800041e:	40fc      	lsrs	r4, r7
 8000420:	ea4c 0505 	orr.w	r5, ip, r5
 8000424:	e9c6 5400 	strd	r5, r4, [r6]
 8000428:	2700      	movs	r7, #0
 800042a:	e747      	b.n	80002bc <__udivmoddi4+0xa0>
 800042c:	f1c2 0320 	rsb	r3, r2, #32
 8000430:	fa20 f703 	lsr.w	r7, r0, r3
 8000434:	4095      	lsls	r5, r2
 8000436:	fa01 f002 	lsl.w	r0, r1, r2
 800043a:	fa21 f303 	lsr.w	r3, r1, r3
 800043e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000442:	4338      	orrs	r0, r7
 8000444:	0c01      	lsrs	r1, r0, #16
 8000446:	fbb3 f7fe 	udiv	r7, r3, lr
 800044a:	fa1f f885 	uxth.w	r8, r5
 800044e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000452:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000456:	fb07 f308 	mul.w	r3, r7, r8
 800045a:	428b      	cmp	r3, r1
 800045c:	fa04 f402 	lsl.w	r4, r4, r2
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x256>
 8000462:	1869      	adds	r1, r5, r1
 8000464:	f107 3cff 	add.w	ip, r7, #4294967295
 8000468:	d22f      	bcs.n	80004ca <__udivmoddi4+0x2ae>
 800046a:	428b      	cmp	r3, r1
 800046c:	d92d      	bls.n	80004ca <__udivmoddi4+0x2ae>
 800046e:	3f02      	subs	r7, #2
 8000470:	4429      	add	r1, r5
 8000472:	1acb      	subs	r3, r1, r3
 8000474:	b281      	uxth	r1, r0
 8000476:	fbb3 f0fe 	udiv	r0, r3, lr
 800047a:	fb0e 3310 	mls	r3, lr, r0, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb00 f308 	mul.w	r3, r0, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	d907      	bls.n	800049a <__udivmoddi4+0x27e>
 800048a:	1869      	adds	r1, r5, r1
 800048c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000490:	d217      	bcs.n	80004c2 <__udivmoddi4+0x2a6>
 8000492:	428b      	cmp	r3, r1
 8000494:	d915      	bls.n	80004c2 <__udivmoddi4+0x2a6>
 8000496:	3802      	subs	r0, #2
 8000498:	4429      	add	r1, r5
 800049a:	1ac9      	subs	r1, r1, r3
 800049c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a0:	e73b      	b.n	800031a <__udivmoddi4+0xfe>
 80004a2:	4637      	mov	r7, r6
 80004a4:	4630      	mov	r0, r6
 80004a6:	e709      	b.n	80002bc <__udivmoddi4+0xa0>
 80004a8:	4607      	mov	r7, r0
 80004aa:	e6e7      	b.n	800027c <__udivmoddi4+0x60>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e6fb      	b.n	80002a8 <__udivmoddi4+0x8c>
 80004b0:	4541      	cmp	r1, r8
 80004b2:	d2ab      	bcs.n	800040c <__udivmoddi4+0x1f0>
 80004b4:	ebb8 0a02 	subs.w	sl, r8, r2
 80004b8:	eb69 020e 	sbc.w	r2, r9, lr
 80004bc:	3801      	subs	r0, #1
 80004be:	4613      	mov	r3, r2
 80004c0:	e7a4      	b.n	800040c <__udivmoddi4+0x1f0>
 80004c2:	4660      	mov	r0, ip
 80004c4:	e7e9      	b.n	800049a <__udivmoddi4+0x27e>
 80004c6:	4618      	mov	r0, r3
 80004c8:	e795      	b.n	80003f6 <__udivmoddi4+0x1da>
 80004ca:	4667      	mov	r7, ip
 80004cc:	e7d1      	b.n	8000472 <__udivmoddi4+0x256>
 80004ce:	4681      	mov	r9, r0
 80004d0:	e77c      	b.n	80003cc <__udivmoddi4+0x1b0>
 80004d2:	3802      	subs	r0, #2
 80004d4:	442c      	add	r4, r5
 80004d6:	e747      	b.n	8000368 <__udivmoddi4+0x14c>
 80004d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004dc:	442b      	add	r3, r5
 80004de:	e72f      	b.n	8000340 <__udivmoddi4+0x124>
 80004e0:	4638      	mov	r0, r7
 80004e2:	e708      	b.n	80002f6 <__udivmoddi4+0xda>
 80004e4:	4637      	mov	r7, r6
 80004e6:	e6e9      	b.n	80002bc <__udivmoddi4+0xa0>

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 80004f0:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <MX_DMA2D_Init+0x34>)
 80004f2:	4a0c      	ldr	r2, [pc, #48]	; (8000524 <MX_DMA2D_Init+0x38>)
 80004f4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_R2M;
 80004f6:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <MX_DMA2D_Init+0x34>)
 80004f8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80004fc:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80004fe:	4b08      	ldr	r3, [pc, #32]	; (8000520 <MX_DMA2D_Init+0x34>)
 8000500:	2200      	movs	r2, #0
 8000502:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <MX_DMA2D_Init+0x34>)
 8000506:	2200      	movs	r2, #0
 8000508:	60da      	str	r2, [r3, #12]
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800050a:	4805      	ldr	r0, [pc, #20]	; (8000520 <MX_DMA2D_Init+0x34>)
 800050c:	f003 fd4c 	bl	8003fa8 <HAL_DMA2D_Init>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <MX_DMA2D_Init+0x2e>
  {
    Error_Handler();
 8000516:	f000 fcdd 	bl	8000ed4 <Error_Handler>
  }

}
 800051a:	bf00      	nop
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	2000026c 	.word	0x2000026c
 8000524:	4002b000 	.word	0x4002b000

08000528 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8000528:	b480      	push	{r7}
 800052a:	b085      	sub	sp, #20
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a0b      	ldr	r2, [pc, #44]	; (8000564 <HAL_DMA2D_MspInit+0x3c>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d10d      	bne.n	8000556 <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800053a:	2300      	movs	r3, #0
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	4b0a      	ldr	r3, [pc, #40]	; (8000568 <HAL_DMA2D_MspInit+0x40>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000542:	4a09      	ldr	r2, [pc, #36]	; (8000568 <HAL_DMA2D_MspInit+0x40>)
 8000544:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000548:	6313      	str	r3, [r2, #48]	; 0x30
 800054a:	4b07      	ldr	r3, [pc, #28]	; (8000568 <HAL_DMA2D_MspInit+0x40>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8000556:	bf00      	nop
 8000558:	3714      	adds	r7, #20
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	4002b000 	.word	0x4002b000
 8000568:	40023800 	.word	0x40023800

0800056c <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b088      	sub	sp, #32
 8000570:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	609a      	str	r2, [r3, #8]
 800057c:	60da      	str	r2, [r3, #12]
 800057e:	611a      	str	r2, [r3, #16]
 8000580:	615a      	str	r2, [r3, #20]
 8000582:	619a      	str	r2, [r3, #24]

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000584:	4b1f      	ldr	r3, [pc, #124]	; (8000604 <MX_FMC_Init+0x98>)
 8000586:	4a20      	ldr	r2, [pc, #128]	; (8000608 <MX_FMC_Init+0x9c>)
 8000588:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800058a:	4b1e      	ldr	r3, [pc, #120]	; (8000604 <MX_FMC_Init+0x98>)
 800058c:	2201      	movs	r2, #1
 800058e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000590:	4b1c      	ldr	r3, [pc, #112]	; (8000604 <MX_FMC_Init+0x98>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000596:	4b1b      	ldr	r3, [pc, #108]	; (8000604 <MX_FMC_Init+0x98>)
 8000598:	2204      	movs	r2, #4
 800059a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800059c:	4b19      	ldr	r3, [pc, #100]	; (8000604 <MX_FMC_Init+0x98>)
 800059e:	2210      	movs	r2, #16
 80005a0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80005a2:	4b18      	ldr	r3, [pc, #96]	; (8000604 <MX_FMC_Init+0x98>)
 80005a4:	2240      	movs	r2, #64	; 0x40
 80005a6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80005a8:	4b16      	ldr	r3, [pc, #88]	; (8000604 <MX_FMC_Init+0x98>)
 80005aa:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80005ae:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80005b0:	4b14      	ldr	r3, [pc, #80]	; (8000604 <MX_FMC_Init+0x98>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_3;
 80005b6:	4b13      	ldr	r3, [pc, #76]	; (8000604 <MX_FMC_Init+0x98>)
 80005b8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80005bc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80005be:	4b11      	ldr	r3, [pc, #68]	; (8000604 <MX_FMC_Init+0x98>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80005c4:	4b0f      	ldr	r3, [pc, #60]	; (8000604 <MX_FMC_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80005ca:	2302      	movs	r3, #2
 80005cc:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80005ce:	2307      	movs	r3, #7
 80005d0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80005d2:	2304      	movs	r3, #4
 80005d4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80005d6:	2307      	movs	r3, #7
 80005d8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80005da:	2303      	movs	r3, #3
 80005dc:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80005de:	2302      	movs	r3, #2
 80005e0:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80005e2:	2302      	movs	r3, #2
 80005e4:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	4619      	mov	r1, r3
 80005ea:	4806      	ldr	r0, [pc, #24]	; (8000604 <MX_FMC_Init+0x98>)
 80005ec:	f006 fc10 	bl	8006e10 <HAL_SDRAM_Init>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_FMC_Init+0x8e>
  {
    Error_Handler( );
 80005f6:	f000 fc6d 	bl	8000ed4 <Error_Handler>
  }

}
 80005fa:	bf00      	nop
 80005fc:	3720      	adds	r7, #32
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200002ac 	.word	0x200002ac
 8000608:	a0000140 	.word	0xa0000140

0800060c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000620:	4b3b      	ldr	r3, [pc, #236]	; (8000710 <HAL_FMC_MspInit+0x104>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d16f      	bne.n	8000708 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8000628:	4b39      	ldr	r3, [pc, #228]	; (8000710 <HAL_FMC_MspInit+0x104>)
 800062a:	2201      	movs	r2, #1
 800062c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	603b      	str	r3, [r7, #0]
 8000632:	4b38      	ldr	r3, [pc, #224]	; (8000714 <HAL_FMC_MspInit+0x108>)
 8000634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000636:	4a37      	ldr	r2, [pc, #220]	; (8000714 <HAL_FMC_MspInit+0x108>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6393      	str	r3, [r2, #56]	; 0x38
 800063e:	4b35      	ldr	r3, [pc, #212]	; (8000714 <HAL_FMC_MspInit+0x108>)
 8000640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	683b      	ldr	r3, [r7, #0]
  PG15   ------> FMC_SDNCAS
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800064a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800064e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000650:	2302      	movs	r3, #2
 8000652:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	2300      	movs	r3, #0
 8000656:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000658:	2303      	movs	r3, #3
 800065a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800065c:	230c      	movs	r3, #12
 800065e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	4619      	mov	r1, r3
 8000664:	482c      	ldr	r0, [pc, #176]	; (8000718 <HAL_FMC_MspInit+0x10c>)
 8000666:	f003 ff2b 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800066a:	2301      	movs	r3, #1
 800066c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800066e:	2302      	movs	r3, #2
 8000670:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000676:	2303      	movs	r3, #3
 8000678:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800067a:	230c      	movs	r3, #12
 800067c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	4619      	mov	r1, r3
 8000682:	4826      	ldr	r0, [pc, #152]	; (800071c <HAL_FMC_MspInit+0x110>)
 8000684:	f003 ff1c 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8000688:	f248 1333 	movw	r3, #33075	; 0x8133
 800068c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068e:	2302      	movs	r3, #2
 8000690:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000696:	2303      	movs	r3, #3
 8000698:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800069a:	230c      	movs	r3, #12
 800069c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	4619      	mov	r1, r3
 80006a2:	481f      	ldr	r0, [pc, #124]	; (8000720 <HAL_FMC_MspInit+0x114>)
 80006a4:	f003 ff0c 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80006a8:	f64f 7380 	movw	r3, #65408	; 0xff80
 80006ac:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ae:	2302      	movs	r3, #2
 80006b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b6:	2303      	movs	r3, #3
 80006b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80006ba:	230c      	movs	r3, #12
 80006bc:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	4619      	mov	r1, r3
 80006c2:	4818      	ldr	r0, [pc, #96]	; (8000724 <HAL_FMC_MspInit+0x118>)
 80006c4:	f003 fefc 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 80006c8:	f24c 7303 	movw	r3, #50947	; 0xc703
 80006cc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ce:	2302      	movs	r3, #2
 80006d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006d6:	2303      	movs	r3, #3
 80006d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80006da:	230c      	movs	r3, #12
 80006dc:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	4619      	mov	r1, r3
 80006e2:	4811      	ldr	r0, [pc, #68]	; (8000728 <HAL_FMC_MspInit+0x11c>)
 80006e4:	f003 feec 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80006e8:	2360      	movs	r3, #96	; 0x60
 80006ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ec:	2302      	movs	r3, #2
 80006ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006f4:	2303      	movs	r3, #3
 80006f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80006f8:	230c      	movs	r3, #12
 80006fa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	4619      	mov	r1, r3
 8000700:	480a      	ldr	r0, [pc, #40]	; (800072c <HAL_FMC_MspInit+0x120>)
 8000702:	f003 fedd 	bl	80044c0 <HAL_GPIO_Init>
 8000706:	e000      	b.n	800070a <HAL_FMC_MspInit+0xfe>
    return;
 8000708:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800070a:	3718      	adds	r7, #24
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	200000ac 	.word	0x200000ac
 8000714:	40023800 	.word	0x40023800
 8000718:	40021400 	.word	0x40021400
 800071c:	40020800 	.word	0x40020800
 8000720:	40021800 	.word	0x40021800
 8000724:	40021000 	.word	0x40021000
 8000728:	40020c00 	.word	0x40020c00
 800072c:	40020400 	.word	0x40020400

08000730 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000738:	f7ff ff68 	bl	800060c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000744:	b480      	push	{r7}
 8000746:	b089      	sub	sp, #36	; 0x24
 8000748:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	61fb      	str	r3, [r7, #28]
 800074e:	4b3a      	ldr	r3, [pc, #232]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a39      	ldr	r2, [pc, #228]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000754:	f043 0320 	orr.w	r3, r3, #32
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b37      	ldr	r3, [pc, #220]	; (8000838 <MX_GPIO_Init+0xf4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0320 	and.w	r3, r3, #32
 8000762:	61fb      	str	r3, [r7, #28]
 8000764:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	61bb      	str	r3, [r7, #24]
 800076a:	4b33      	ldr	r3, [pc, #204]	; (8000838 <MX_GPIO_Init+0xf4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a32      	ldr	r2, [pc, #200]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b30      	ldr	r3, [pc, #192]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077e:	61bb      	str	r3, [r7, #24]
 8000780:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]
 8000786:	4b2c      	ldr	r3, [pc, #176]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a2b      	ldr	r2, [pc, #172]	; (8000838 <MX_GPIO_Init+0xf4>)
 800078c:	f043 0304 	orr.w	r3, r3, #4
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b29      	ldr	r3, [pc, #164]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0304 	and.w	r3, r3, #4
 800079a:	617b      	str	r3, [r7, #20]
 800079c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]
 80007a2:	4b25      	ldr	r3, [pc, #148]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a24      	ldr	r2, [pc, #144]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b22      	ldr	r3, [pc, #136]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	4b1e      	ldr	r3, [pc, #120]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a1d      	ldr	r2, [pc, #116]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007c4:	f043 0302 	orr.w	r3, r3, #2
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b1b      	ldr	r3, [pc, #108]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0302 	and.w	r3, r3, #2
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	4b17      	ldr	r3, [pc, #92]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a16      	ldr	r2, [pc, #88]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b14      	ldr	r3, [pc, #80]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b10      	ldr	r3, [pc, #64]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a0f      	ldr	r2, [pc, #60]	; (8000838 <MX_GPIO_Init+0xf4>)
 80007fc:	f043 0310 	orr.w	r3, r3, #16
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b0d      	ldr	r3, [pc, #52]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0310 	and.w	r3, r3, #16
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	603b      	str	r3, [r7, #0]
 8000812:	4b09      	ldr	r3, [pc, #36]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a08      	ldr	r2, [pc, #32]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000818:	f043 0308 	orr.w	r3, r3, #8
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b06      	ldr	r3, [pc, #24]	; (8000838 <MX_GPIO_Init+0xf4>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0308 	and.w	r3, r3, #8
 8000826:	603b      	str	r3, [r7, #0]
 8000828:	683b      	ldr	r3, [r7, #0]

}
 800082a:	bf00      	nop
 800082c:	3724      	adds	r7, #36	; 0x24
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	40023800 	.word	0x40023800

0800083c <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8000840:	4b1b      	ldr	r3, [pc, #108]	; (80008b0 <MX_I2C3_Init+0x74>)
 8000842:	4a1c      	ldr	r2, [pc, #112]	; (80008b4 <MX_I2C3_Init+0x78>)
 8000844:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000846:	4b1a      	ldr	r3, [pc, #104]	; (80008b0 <MX_I2C3_Init+0x74>)
 8000848:	4a1b      	ldr	r2, [pc, #108]	; (80008b8 <MX_I2C3_Init+0x7c>)
 800084a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800084c:	4b18      	ldr	r3, [pc, #96]	; (80008b0 <MX_I2C3_Init+0x74>)
 800084e:	2200      	movs	r2, #0
 8000850:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000852:	4b17      	ldr	r3, [pc, #92]	; (80008b0 <MX_I2C3_Init+0x74>)
 8000854:	2200      	movs	r2, #0
 8000856:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000858:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <MX_I2C3_Init+0x74>)
 800085a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800085e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000860:	4b13      	ldr	r3, [pc, #76]	; (80008b0 <MX_I2C3_Init+0x74>)
 8000862:	2200      	movs	r2, #0
 8000864:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000866:	4b12      	ldr	r3, [pc, #72]	; (80008b0 <MX_I2C3_Init+0x74>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800086c:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <MX_I2C3_Init+0x74>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000872:	4b0f      	ldr	r3, [pc, #60]	; (80008b0 <MX_I2C3_Init+0x74>)
 8000874:	2200      	movs	r2, #0
 8000876:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000878:	480d      	ldr	r0, [pc, #52]	; (80008b0 <MX_I2C3_Init+0x74>)
 800087a:	f004 f8ef 	bl	8004a5c <HAL_I2C_Init>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000884:	f000 fb26 	bl	8000ed4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000888:	2100      	movs	r1, #0
 800088a:	4809      	ldr	r0, [pc, #36]	; (80008b0 <MX_I2C3_Init+0x74>)
 800088c:	f005 f8d3 	bl	8005a36 <HAL_I2CEx_ConfigAnalogFilter>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000896:	f000 fb1d 	bl	8000ed4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800089a:	2100      	movs	r1, #0
 800089c:	4804      	ldr	r0, [pc, #16]	; (80008b0 <MX_I2C3_Init+0x74>)
 800089e:	f005 f906 	bl	8005aae <HAL_I2CEx_ConfigDigitalFilter>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80008a8:	f000 fb14 	bl	8000ed4 <Error_Handler>
  }

}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	200002e0 	.word	0x200002e0
 80008b4:	40005c00 	.word	0x40005c00
 80008b8:	000186a0 	.word	0x000186a0

080008bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08a      	sub	sp, #40	; 0x28
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a29      	ldr	r2, [pc, #164]	; (8000980 <HAL_I2C_MspInit+0xc4>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d14b      	bne.n	8000976 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	613b      	str	r3, [r7, #16]
 80008e2:	4b28      	ldr	r3, [pc, #160]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	4a27      	ldr	r2, [pc, #156]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 80008e8:	f043 0304 	orr.w	r3, r3, #4
 80008ec:	6313      	str	r3, [r2, #48]	; 0x30
 80008ee:	4b25      	ldr	r3, [pc, #148]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	f003 0304 	and.w	r3, r3, #4
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	60fb      	str	r3, [r7, #12]
 80008fe:	4b21      	ldr	r3, [pc, #132]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	4a20      	ldr	r2, [pc, #128]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	6313      	str	r3, [r2, #48]	; 0x30
 800090a:	4b1e      	ldr	r3, [pc, #120]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000916:	f44f 7300 	mov.w	r3, #512	; 0x200
 800091a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800091c:	2312      	movs	r3, #18
 800091e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000920:	2301      	movs	r3, #1
 8000922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000924:	2303      	movs	r3, #3
 8000926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000928:	2304      	movs	r3, #4
 800092a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800092c:	f107 0314 	add.w	r3, r7, #20
 8000930:	4619      	mov	r1, r3
 8000932:	4815      	ldr	r0, [pc, #84]	; (8000988 <HAL_I2C_MspInit+0xcc>)
 8000934:	f003 fdc4 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000938:	f44f 7380 	mov.w	r3, #256	; 0x100
 800093c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800093e:	2312      	movs	r3, #18
 8000940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000942:	2301      	movs	r3, #1
 8000944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000946:	2303      	movs	r3, #3
 8000948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800094a:	2304      	movs	r3, #4
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4619      	mov	r1, r3
 8000954:	480d      	ldr	r0, [pc, #52]	; (800098c <HAL_I2C_MspInit+0xd0>)
 8000956:	f003 fdb3 	bl	80044c0 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	60bb      	str	r3, [r7, #8]
 800095e:	4b09      	ldr	r3, [pc, #36]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000962:	4a08      	ldr	r2, [pc, #32]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 8000964:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000968:	6413      	str	r3, [r2, #64]	; 0x40
 800096a:	4b06      	ldr	r3, [pc, #24]	; (8000984 <HAL_I2C_MspInit+0xc8>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000972:	60bb      	str	r3, [r7, #8]
 8000974:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000976:	bf00      	nop
 8000978:	3728      	adds	r7, #40	; 0x28
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40005c00 	.word	0x40005c00
 8000984:	40023800 	.word	0x40023800
 8000988:	40020800 	.word	0x40020800
 800098c:	40020000 	.word	0x40020000

08000990 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a0b      	ldr	r2, [pc, #44]	; (80009cc <HAL_I2C_MspDeInit+0x3c>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d10f      	bne.n	80009c2 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 80009a2:	4b0b      	ldr	r3, [pc, #44]	; (80009d0 <HAL_I2C_MspDeInit+0x40>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a6:	4a0a      	ldr	r2, [pc, #40]	; (80009d0 <HAL_I2C_MspDeInit+0x40>)
 80009a8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80009ac:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 80009ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009b2:	4808      	ldr	r0, [pc, #32]	; (80009d4 <HAL_I2C_MspDeInit+0x44>)
 80009b4:	f003 ff2e 	bl	8004814 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 80009b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009bc:	4806      	ldr	r0, [pc, #24]	; (80009d8 <HAL_I2C_MspDeInit+0x48>)
 80009be:	f003 ff29 	bl	8004814 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
} 
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40005c00 	.word	0x40005c00
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40020800 	.word	0x40020800
 80009d8:	40020000 	.word	0x40020000

080009dc <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b09a      	sub	sp, #104	; 0x68
 80009e0:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80009e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80009e6:	2234      	movs	r2, #52	; 0x34
 80009e8:	2100      	movs	r1, #0
 80009ea:	4618      	mov	r0, r3
 80009ec:	f007 ff88 	bl	8008900 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80009f0:	463b      	mov	r3, r7
 80009f2:	2234      	movs	r2, #52	; 0x34
 80009f4:	2100      	movs	r1, #0
 80009f6:	4618      	mov	r0, r3
 80009f8:	f007 ff82 	bl	8008900 <memset>

  hltdc.Instance = LTDC;
 80009fc:	4b4e      	ldr	r3, [pc, #312]	; (8000b38 <MX_LTDC_Init+0x15c>)
 80009fe:	4a4f      	ldr	r2, [pc, #316]	; (8000b3c <MX_LTDC_Init+0x160>)
 8000a00:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000a02:	4b4d      	ldr	r3, [pc, #308]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000a08:	4b4b      	ldr	r3, [pc, #300]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000a0e:	4b4a      	ldr	r3, [pc, #296]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000a14:	4b48      	ldr	r3, [pc, #288]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8000a1a:	4b47      	ldr	r3, [pc, #284]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a1c:	2207      	movs	r2, #7
 8000a1e:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8000a20:	4b45      	ldr	r3, [pc, #276]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a22:	2203      	movs	r2, #3
 8000a24:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8000a26:	4b44      	ldr	r3, [pc, #272]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a28:	220e      	movs	r2, #14
 8000a2a:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8000a2c:	4b42      	ldr	r3, [pc, #264]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a2e:	2205      	movs	r2, #5
 8000a30:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 293;
 8000a32:	4b41      	ldr	r3, [pc, #260]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a34:	f240 1225 	movw	r2, #293	; 0x125
 8000a38:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 332;
 8000a3a:	4b3f      	ldr	r3, [pc, #252]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a3c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8000a40:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 299;
 8000a42:	4b3d      	ldr	r3, [pc, #244]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a44:	f240 122b 	movw	r2, #299	; 0x12b
 8000a48:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 334;
 8000a4a:	4b3b      	ldr	r3, [pc, #236]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a4c:	f44f 72a7 	mov.w	r2, #334	; 0x14e
 8000a50:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000a52:	4b39      	ldr	r3, [pc, #228]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000a5a:	4b37      	ldr	r3, [pc, #220]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000a62:	4b35      	ldr	r3, [pc, #212]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000a6a:	4833      	ldr	r0, [pc, #204]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000a6c:	f005 f85e 	bl	8005b2c <HAL_LTDC_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8000a76:	f000 fa2d 	bl	8000ed4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a9a:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000a9c:	2305      	movs	r3, #5
 8000a9e:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8000aac:	2300      	movs	r3, #0
 8000aae:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000abe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	481c      	ldr	r0, [pc, #112]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000ac8:	f005 f900 	bl	8005ccc <HAL_LTDC_ConfigLayer>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8000ad2:	f000 f9ff 	bl	8000ed4 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8000aee:	2300      	movs	r3, #0
 8000af0:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000af6:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000af8:	2305      	movs	r3, #5
 8000afa:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8000afc:	2300      	movs	r3, #0
 8000afe:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8000b1a:	463b      	mov	r3, r7
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4805      	ldr	r0, [pc, #20]	; (8000b38 <MX_LTDC_Init+0x15c>)
 8000b22:	f005 f8d3 	bl	8005ccc <HAL_LTDC_ConfigLayer>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8000b2c:	f000 f9d2 	bl	8000ed4 <Error_Handler>
  }

}
 8000b30:	bf00      	nop
 8000b32:	3768      	adds	r7, #104	; 0x68
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	20000334 	.word	0x20000334
 8000b3c:	40016800 	.word	0x40016800

08000b40 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b08e      	sub	sp, #56	; 0x38
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	605a      	str	r2, [r3, #4]
 8000b52:	609a      	str	r2, [r3, #8]
 8000b54:	60da      	str	r2, [r3, #12]
 8000b56:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a77      	ldr	r2, [pc, #476]	; (8000d3c <HAL_LTDC_MspInit+0x1fc>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	f040 80e8 	bne.w	8000d34 <HAL_LTDC_MspInit+0x1f4>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000b64:	2300      	movs	r3, #0
 8000b66:	623b      	str	r3, [r7, #32]
 8000b68:	4b75      	ldr	r3, [pc, #468]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b6c:	4a74      	ldr	r2, [pc, #464]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000b6e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000b72:	6453      	str	r3, [r2, #68]	; 0x44
 8000b74:	4b72      	ldr	r3, [pc, #456]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000b7c:	623b      	str	r3, [r7, #32]
 8000b7e:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b80:	2300      	movs	r3, #0
 8000b82:	61fb      	str	r3, [r7, #28]
 8000b84:	4b6e      	ldr	r3, [pc, #440]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b88:	4a6d      	ldr	r2, [pc, #436]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000b8a:	f043 0320 	orr.w	r3, r3, #32
 8000b8e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b90:	4b6b      	ldr	r3, [pc, #428]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b94:	f003 0320 	and.w	r3, r3, #32
 8000b98:	61fb      	str	r3, [r7, #28]
 8000b9a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	61bb      	str	r3, [r7, #24]
 8000ba0:	4b67      	ldr	r3, [pc, #412]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba4:	4a66      	ldr	r2, [pc, #408]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000ba6:	f043 0301 	orr.w	r3, r3, #1
 8000baa:	6313      	str	r3, [r2, #48]	; 0x30
 8000bac:	4b64      	ldr	r3, [pc, #400]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb0:	f003 0301 	and.w	r3, r3, #1
 8000bb4:	61bb      	str	r3, [r7, #24]
 8000bb6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	4b60      	ldr	r3, [pc, #384]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc0:	4a5f      	ldr	r2, [pc, #380]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000bc2:	f043 0302 	orr.w	r3, r3, #2
 8000bc6:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc8:	4b5d      	ldr	r3, [pc, #372]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	4b59      	ldr	r3, [pc, #356]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bdc:	4a58      	ldr	r2, [pc, #352]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000bde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000be2:	6313      	str	r3, [r2, #48]	; 0x30
 8000be4:	4b56      	ldr	r3, [pc, #344]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bec:	613b      	str	r3, [r7, #16]
 8000bee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	4b52      	ldr	r3, [pc, #328]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf8:	4a51      	ldr	r2, [pc, #324]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000bfa:	f043 0304 	orr.w	r3, r3, #4
 8000bfe:	6313      	str	r3, [r2, #48]	; 0x30
 8000c00:	4b4f      	ldr	r3, [pc, #316]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c04:	f003 0304 	and.w	r3, r3, #4
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	60bb      	str	r3, [r7, #8]
 8000c10:	4b4b      	ldr	r3, [pc, #300]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c14:	4a4a      	ldr	r2, [pc, #296]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000c16:	f043 0308 	orr.w	r3, r3, #8
 8000c1a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1c:	4b48      	ldr	r3, [pc, #288]	; (8000d40 <HAL_LTDC_MspInit+0x200>)
 8000c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c20:	f003 0308 	and.w	r3, r3, #8
 8000c24:	60bb      	str	r3, [r7, #8]
 8000c26:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	2300      	movs	r3, #0
 8000c38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000c3a:	230e      	movs	r3, #14
 8000c3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c42:	4619      	mov	r1, r3
 8000c44:	483f      	ldr	r0, [pc, #252]	; (8000d44 <HAL_LTDC_MspInit+0x204>)
 8000c46:	f003 fc3b 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 8000c4a:	f641 0358 	movw	r3, #6232	; 0x1858
 8000c4e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c50:	2302      	movs	r3, #2
 8000c52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000c5c:	230e      	movs	r3, #14
 8000c5e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c64:	4619      	mov	r1, r3
 8000c66:	4838      	ldr	r0, [pc, #224]	; (8000d48 <HAL_LTDC_MspInit+0x208>)
 8000c68:	f003 fc2a 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c6c:	2303      	movs	r3, #3
 8000c6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c70:	2302      	movs	r3, #2
 8000c72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000c7c:	2309      	movs	r3, #9
 8000c7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c84:	4619      	mov	r1, r3
 8000c86:	4831      	ldr	r0, [pc, #196]	; (8000d4c <HAL_LTDC_MspInit+0x20c>)
 8000c88:	f003 fc1a 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8000c8c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000c90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000c9e:	230e      	movs	r3, #14
 8000ca0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4828      	ldr	r0, [pc, #160]	; (8000d4c <HAL_LTDC_MspInit+0x20c>)
 8000caa:	f003 fc09 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8000cae:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000cc0:	230e      	movs	r3, #14
 8000cc2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4821      	ldr	r0, [pc, #132]	; (8000d50 <HAL_LTDC_MspInit+0x210>)
 8000ccc:	f003 fbf8 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8000cd0:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000cd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000ce2:	230e      	movs	r3, #14
 8000ce4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cea:	4619      	mov	r1, r3
 8000cec:	4819      	ldr	r0, [pc, #100]	; (8000d54 <HAL_LTDC_MspInit+0x214>)
 8000cee:	f003 fbe7 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8000cf2:	2348      	movs	r3, #72	; 0x48
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000d02:	230e      	movs	r3, #14
 8000d04:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4812      	ldr	r0, [pc, #72]	; (8000d58 <HAL_LTDC_MspInit+0x218>)
 8000d0e:	f003 fbd7 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000d12:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000d24:	2309      	movs	r3, #9
 8000d26:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4808      	ldr	r0, [pc, #32]	; (8000d50 <HAL_LTDC_MspInit+0x210>)
 8000d30:	f003 fbc6 	bl	80044c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8000d34:	bf00      	nop
 8000d36:	3738      	adds	r7, #56	; 0x38
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40016800 	.word	0x40016800
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40021400 	.word	0x40021400
 8000d48:	40020000 	.word	0x40020000
 8000d4c:	40020400 	.word	0x40020400
 8000d50:	40021800 	.word	0x40021800
 8000d54:	40020800 	.word	0x40020800
 8000d58:	40020c00 	.word	0x40020c00

08000d5c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d60:	f002 fe20 	bl	80039a4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d64:	f000 f81a 	bl	8000d9c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d68:	f7ff fcec 	bl	8000744 <MX_GPIO_Init>
	MX_DMA2D_Init();
 8000d6c:	f7ff fbbe 	bl	80004ec <MX_DMA2D_Init>
	MX_FMC_Init();
 8000d70:	f7ff fbfc 	bl	800056c <MX_FMC_Init>
	MX_I2C3_Init();
 8000d74:	f7ff fd62 	bl	800083c <MX_I2C3_Init>
	MX_LTDC_Init();
 8000d78:	f7ff fe30 	bl	80009dc <MX_LTDC_Init>
	MX_SPI5_Init();
 8000d7c:	f000 fad6 	bl	800132c <MX_SPI5_Init>
	MX_USART1_UART_Init();
 8000d80:	f000 fc3a 	bl	80015f8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	initLCD();
 8000d84:	f000 fa4e 	bl	8001224 <initLCD>
	printHelloScreen();
 8000d88:	f000 fa5c 	bl	8001244 <printHelloScreen>
	configTS();
 8000d8c:	f000 f8a9 	bl	8000ee2 <configTS>
	showPaintInterface();
 8000d90:	f000 f8c0 	bl	8000f14 <showPaintInterface>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		paintService();
 8000d94:	f000 f94a 	bl	800102c <paintService>
 8000d98:	e7fc      	b.n	8000d94 <main+0x38>
	...

08000d9c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b0a0      	sub	sp, #128	; 0x80
 8000da0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000da2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000da6:	2230      	movs	r2, #48	; 0x30
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f007 fda8 	bl	8008900 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2230      	movs	r2, #48	; 0x30
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f007 fd99 	bl	8008900 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	4b35      	ldr	r3, [pc, #212]	; (8000ea8 <SystemClock_Config+0x10c>)
 8000dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd6:	4a34      	ldr	r2, [pc, #208]	; (8000ea8 <SystemClock_Config+0x10c>)
 8000dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8000dde:	4b32      	ldr	r3, [pc, #200]	; (8000ea8 <SystemClock_Config+0x10c>)
 8000de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dea:	2300      	movs	r3, #0
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	4b2f      	ldr	r3, [pc, #188]	; (8000eac <SystemClock_Config+0x110>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a2e      	ldr	r2, [pc, #184]	; (8000eac <SystemClock_Config+0x110>)
 8000df4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000df8:	6013      	str	r3, [r2, #0]
 8000dfa:	4b2c      	ldr	r3, [pc, #176]	; (8000eac <SystemClock_Config+0x110>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e06:	2301      	movs	r3, #1
 8000e08:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e0e:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e10:	2302      	movs	r3, #2
 8000e12:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e14:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e18:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 180;
 8000e1e:	23b4      	movs	r3, #180	; 0xb4
 8000e20:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e22:	2302      	movs	r3, #2
 8000e24:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e26:	2304      	movs	r3, #4
 8000e28:	67fb      	str	r3, [r7, #124]	; 0x7c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e2a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f005 f99c 	bl	800616c <HAL_RCC_OscConfig>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <SystemClock_Config+0xa2>
	{
		Error_Handler();
 8000e3a:	f000 f84b 	bl	8000ed4 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e3e:	f005 f945 	bl	80060cc <HAL_PWREx_EnableOverDrive>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <SystemClock_Config+0xb0>
	{
		Error_Handler();
 8000e48:	f000 f844 	bl	8000ed4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e4c:	230f      	movs	r3, #15
 8000e4e:	63fb      	str	r3, [r7, #60]	; 0x3c
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e50:	2302      	movs	r3, #2
 8000e52:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e54:	2300      	movs	r3, #0
 8000e56:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e58:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e5c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e62:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e64:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e68:	2105      	movs	r1, #5
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f005 fbee 	bl	800664c <HAL_RCC_ClockConfig>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <SystemClock_Config+0xde>
	{
		Error_Handler();
 8000e76:	f000 f82d 	bl	8000ed4 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000e7a:	2308      	movs	r3, #8
 8000e7c:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000e7e:	23c0      	movs	r3, #192	; 0xc0
 8000e80:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000e82:	2304      	movs	r3, #4
 8000e84:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000e86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e8a:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	4618      	mov	r0, r3
 8000e92:	f005 fdff 	bl	8006a94 <HAL_RCCEx_PeriphCLKConfig>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <SystemClock_Config+0x104>
	{
		Error_Handler();
 8000e9c:	f000 f81a 	bl	8000ed4 <Error_Handler>
	}
}
 8000ea0:	bf00      	nop
 8000ea2:	3780      	adds	r7, #128	; 0x80
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40007000 	.word	0x40007000

08000eb0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d101      	bne.n	8000ec6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000ec2:	f002 fd91 	bl	80039e8 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40001000 	.word	0x40001000

08000ed4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <configTS>:

#include "paint.h"
#include "../../Drivers/BSP/STM32F429I-Discovery/stm32f429i_discovery_lcd.h"

void configTS(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8000eea:	f001 fce5 	bl	80028b8 <BSP_LCD_Clear>

	if(BSP_TS_Init(1000, 1000) == TS_OK)
 8000eee:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ef2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ef6:	f002 fc69 	bl	80037cc <BSP_TS_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d107      	bne.n	8000f10 <configTS+0x2e>
	{
		BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f001 fcd8 	bl	80028b8 <BSP_LCD_Clear>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000f08:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000f0c:	f001 fca2 	bl	8002854 <BSP_LCD_SetTextColor>
	}
}
 8000f10:	bf00      	nop
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <showPaintInterface>:

uint32_t LastColor = LCD_COLOR_BLACK;
uint16_t LastRadius = 5;

void showPaintInterface()
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1c:	f001 fccc 	bl	80028b8 <BSP_LCD_Clear>

	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000f20:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000f24:	f001 fc96 	bl	8002854 <BSP_LCD_SetTextColor>
	BSP_LCD_DrawRect(55, 5, 30, 30);
 8000f28:	231e      	movs	r3, #30
 8000f2a:	221e      	movs	r2, #30
 8000f2c:	2105      	movs	r1, #5
 8000f2e:	2037      	movs	r0, #55	; 0x37
 8000f30:	f001 fe68 	bl	8002c04 <BSP_LCD_DrawRect>
	BSP_LCD_DrawRect(93, 5, 30, 30);
 8000f34:	231e      	movs	r3, #30
 8000f36:	221e      	movs	r2, #30
 8000f38:	2105      	movs	r1, #5
 8000f3a:	205d      	movs	r0, #93	; 0x5d
 8000f3c:	f001 fe62 	bl	8002c04 <BSP_LCD_DrawRect>
	BSP_LCD_DrawRect(131, 5, 30, 30);
 8000f40:	231e      	movs	r3, #30
 8000f42:	221e      	movs	r2, #30
 8000f44:	2105      	movs	r1, #5
 8000f46:	2083      	movs	r0, #131	; 0x83
 8000f48:	f001 fe5c 	bl	8002c04 <BSP_LCD_DrawRect>
	BSP_LCD_FillCircle(70, 20, 5);
 8000f4c:	2205      	movs	r2, #5
 8000f4e:	2114      	movs	r1, #20
 8000f50:	2046      	movs	r0, #70	; 0x46
 8000f52:	f001 ffd3 	bl	8002efc <BSP_LCD_FillCircle>
	BSP_LCD_FillCircle(108, 20, 10);
 8000f56:	220a      	movs	r2, #10
 8000f58:	2114      	movs	r1, #20
 8000f5a:	206c      	movs	r0, #108	; 0x6c
 8000f5c:	f001 ffce 	bl	8002efc <BSP_LCD_FillCircle>
	BSP_LCD_FillCircle(146, 20, 15);
 8000f60:	220f      	movs	r2, #15
 8000f62:	2114      	movs	r1, #20
 8000f64:	2092      	movs	r0, #146	; 0x92
 8000f66:	f001 ffc9 	bl	8002efc <BSP_LCD_FillCircle>

	BSP_LCD_DrawRect(164, 5, 74, 30);
 8000f6a:	231e      	movs	r3, #30
 8000f6c:	224a      	movs	r2, #74	; 0x4a
 8000f6e:	2105      	movs	r1, #5
 8000f70:	20a4      	movs	r0, #164	; 0xa4
 8000f72:	f001 fe47 	bl	8002c04 <BSP_LCD_DrawRect>
	BSP_LCD_SetFont(&Font16);
 8000f76:	4829      	ldr	r0, [pc, #164]	; (800101c <showPaintInterface+0x108>)
 8000f78:	f001 fc84 	bl	8002884 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(180, 15, (uint8_t *)"EXIT",LEFT_MODE);
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	4a28      	ldr	r2, [pc, #160]	; (8001020 <showPaintInterface+0x10c>)
 8000f80:	210f      	movs	r1, #15
 8000f82:	20b4      	movs	r0, #180	; 0xb4
 8000f84:	f001 fd04 	bl	8002990 <BSP_LCD_DisplayStringAt>


	BSP_LCD_DrawRect(5, 22, 30, 30);
 8000f88:	231e      	movs	r3, #30
 8000f8a:	221e      	movs	r2, #30
 8000f8c:	2116      	movs	r1, #22
 8000f8e:	2005      	movs	r0, #5
 8000f90:	f001 fe38 	bl	8002c04 <BSP_LCD_DrawRect>
	BSP_LCD_DisplayChar(15, 30, 'C');
 8000f94:	2243      	movs	r2, #67	; 0x43
 8000f96:	211e      	movs	r1, #30
 8000f98:	200f      	movs	r0, #15
 8000f9a:	f001 fcb5 	bl	8002908 <BSP_LCD_DisplayChar>

	BSP_LCD_DrawRect(5, 60, 30, 30);
 8000f9e:	231e      	movs	r3, #30
 8000fa0:	221e      	movs	r2, #30
 8000fa2:	213c      	movs	r1, #60	; 0x3c
 8000fa4:	2005      	movs	r0, #5
 8000fa6:	f001 fe2d 	bl	8002c04 <BSP_LCD_DrawRect>
	BSP_LCD_FillRect(5, 98, 30, 30);
 8000faa:	231e      	movs	r3, #30
 8000fac:	221e      	movs	r2, #30
 8000fae:	2162      	movs	r1, #98	; 0x62
 8000fb0:	2005      	movs	r0, #5
 8000fb2:	f001 ff49 	bl	8002e48 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 8000fb6:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 8000fba:	f001 fc4b 	bl	8002854 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(5, 136, 30, 30);
 8000fbe:	231e      	movs	r3, #30
 8000fc0:	221e      	movs	r2, #30
 8000fc2:	2188      	movs	r1, #136	; 0x88
 8000fc4:	2005      	movs	r0, #5
 8000fc6:	f001 ff3f 	bl	8002e48 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000fca:	4816      	ldr	r0, [pc, #88]	; (8001024 <showPaintInterface+0x110>)
 8000fcc:	f001 fc42 	bl	8002854 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(5, 174, 30, 30);
 8000fd0:	231e      	movs	r3, #30
 8000fd2:	221e      	movs	r2, #30
 8000fd4:	21ae      	movs	r1, #174	; 0xae
 8000fd6:	2005      	movs	r0, #5
 8000fd8:	f001 ff36 	bl	8002e48 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8000fdc:	4812      	ldr	r0, [pc, #72]	; (8001028 <showPaintInterface+0x114>)
 8000fde:	f001 fc39 	bl	8002854 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(5,212 , 30, 30);
 8000fe2:	231e      	movs	r3, #30
 8000fe4:	221e      	movs	r2, #30
 8000fe6:	21d4      	movs	r1, #212	; 0xd4
 8000fe8:	2005      	movs	r0, #5
 8000fea:	f001 ff2d 	bl	8002e48 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000fee:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 8000ff2:	f001 fc2f 	bl	8002854 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(5, 250, 30, 30);
 8000ff6:	231e      	movs	r3, #30
 8000ff8:	221e      	movs	r2, #30
 8000ffa:	21fa      	movs	r1, #250	; 0xfa
 8000ffc:	2005      	movs	r0, #5
 8000ffe:	f001 ff23 	bl	8002e48 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_MAGENTA);
 8001002:	f46f 407f 	mvn.w	r0, #65280	; 0xff00
 8001006:	f001 fc25 	bl	8002854 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(5, 288, 30, 30);
 800100a:	231e      	movs	r3, #30
 800100c:	221e      	movs	r2, #30
 800100e:	f44f 7190 	mov.w	r1, #288	; 0x120
 8001012:	2005      	movs	r0, #5
 8001014:	f001 ff18 	bl	8002e48 <BSP_LCD_FillRect>
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	2000007c 	.word	0x2000007c
 8001020:	08008928 	.word	0x08008928
 8001024:	ffff0000 	.word	0xffff0000
 8001028:	ff0000ff 	.word	0xff0000ff

0800102c <paintService>:

void paintService()
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
	BSP_TS_GetState(&ts_struct);
 8001030:	4877      	ldr	r0, [pc, #476]	; (8001210 <paintService+0x1e4>)
 8001032:	f002 fc05 	bl	8003840 <BSP_TS_GetState>
	if(ts_struct.TouchDetected && ts_struct.X < 240-LastRadius){
 8001036:	4b76      	ldr	r3, [pc, #472]	; (8001210 <paintService+0x1e4>)
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	2b00      	cmp	r3, #0
 800103c:	f000 80e6 	beq.w	800120c <paintService+0x1e0>
 8001040:	4b73      	ldr	r3, [pc, #460]	; (8001210 <paintService+0x1e4>)
 8001042:	885b      	ldrh	r3, [r3, #2]
 8001044:	461a      	mov	r2, r3
 8001046:	4b73      	ldr	r3, [pc, #460]	; (8001214 <paintService+0x1e8>)
 8001048:	881b      	ldrh	r3, [r3, #0]
 800104a:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800104e:	429a      	cmp	r2, r3
 8001050:	f280 80dc 	bge.w	800120c <paintService+0x1e0>
		if(ts_struct.TouchDetected && ts_struct.X > 37 + LastRadius && ts_struct.Y > 37+LastRadius)
 8001054:	4b6e      	ldr	r3, [pc, #440]	; (8001210 <paintService+0x1e4>)
 8001056:	881b      	ldrh	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d01e      	beq.n	800109a <paintService+0x6e>
 800105c:	4b6c      	ldr	r3, [pc, #432]	; (8001210 <paintService+0x1e4>)
 800105e:	885b      	ldrh	r3, [r3, #2]
 8001060:	461a      	mov	r2, r3
 8001062:	4b6c      	ldr	r3, [pc, #432]	; (8001214 <paintService+0x1e8>)
 8001064:	881b      	ldrh	r3, [r3, #0]
 8001066:	3325      	adds	r3, #37	; 0x25
 8001068:	429a      	cmp	r2, r3
 800106a:	dd16      	ble.n	800109a <paintService+0x6e>
 800106c:	4b68      	ldr	r3, [pc, #416]	; (8001210 <paintService+0x1e4>)
 800106e:	889b      	ldrh	r3, [r3, #4]
 8001070:	461a      	mov	r2, r3
 8001072:	4b68      	ldr	r3, [pc, #416]	; (8001214 <paintService+0x1e8>)
 8001074:	881b      	ldrh	r3, [r3, #0]
 8001076:	3325      	adds	r3, #37	; 0x25
 8001078:	429a      	cmp	r2, r3
 800107a:	dd0e      	ble.n	800109a <paintService+0x6e>
		{
			BSP_LCD_SetTextColor(LastColor);
 800107c:	4b66      	ldr	r3, [pc, #408]	; (8001218 <paintService+0x1ec>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4618      	mov	r0, r3
 8001082:	f001 fbe7 	bl	8002854 <BSP_LCD_SetTextColor>
			BSP_LCD_FillCircle(ts_struct.X, ts_struct.Y, LastRadius);
 8001086:	4b62      	ldr	r3, [pc, #392]	; (8001210 <paintService+0x1e4>)
 8001088:	8858      	ldrh	r0, [r3, #2]
 800108a:	4b61      	ldr	r3, [pc, #388]	; (8001210 <paintService+0x1e4>)
 800108c:	8899      	ldrh	r1, [r3, #4]
 800108e:	4b61      	ldr	r3, [pc, #388]	; (8001214 <paintService+0x1e8>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	461a      	mov	r2, r3
 8001094:	f001 ff32 	bl	8002efc <BSP_LCD_FillCircle>
 8001098:	e0b8      	b.n	800120c <paintService+0x1e0>
		}
		else if(ts_struct.TouchDetected && (ts_struct.Y > 22) && (ts_struct.Y < 52) && (ts_struct.X <35))
 800109a:	4b5d      	ldr	r3, [pc, #372]	; (8001210 <paintService+0x1e4>)
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d00c      	beq.n	80010bc <paintService+0x90>
 80010a2:	4b5b      	ldr	r3, [pc, #364]	; (8001210 <paintService+0x1e4>)
 80010a4:	889b      	ldrh	r3, [r3, #4]
 80010a6:	2b16      	cmp	r3, #22
 80010a8:	d908      	bls.n	80010bc <paintService+0x90>
 80010aa:	4b59      	ldr	r3, [pc, #356]	; (8001210 <paintService+0x1e4>)
 80010ac:	889b      	ldrh	r3, [r3, #4]
 80010ae:	2b33      	cmp	r3, #51	; 0x33
 80010b0:	d804      	bhi.n	80010bc <paintService+0x90>
 80010b2:	4b57      	ldr	r3, [pc, #348]	; (8001210 <paintService+0x1e4>)
 80010b4:	885b      	ldrh	r3, [r3, #2]
 80010b6:	2b22      	cmp	r3, #34	; 0x22
 80010b8:	f240 80a8 	bls.w	800120c <paintService+0x1e0>
		{
			//freshScreen
		}
		else if(ts_struct.TouchDetected && (ts_struct.Y > 60) && (ts_struct.Y < 90))
 80010bc:	4b54      	ldr	r3, [pc, #336]	; (8001210 <paintService+0x1e4>)
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00c      	beq.n	80010de <paintService+0xb2>
 80010c4:	4b52      	ldr	r3, [pc, #328]	; (8001210 <paintService+0x1e4>)
 80010c6:	889b      	ldrh	r3, [r3, #4]
 80010c8:	2b3c      	cmp	r3, #60	; 0x3c
 80010ca:	d908      	bls.n	80010de <paintService+0xb2>
 80010cc:	4b50      	ldr	r3, [pc, #320]	; (8001210 <paintService+0x1e4>)
 80010ce:	889b      	ldrh	r3, [r3, #4]
 80010d0:	2b59      	cmp	r3, #89	; 0x59
 80010d2:	d804      	bhi.n	80010de <paintService+0xb2>
		{
			//markdown(3, 58, COLOR);
			LastColor = LCD_COLOR_WHITE;
 80010d4:	4b50      	ldr	r3, [pc, #320]	; (8001218 <paintService+0x1ec>)
 80010d6:	f04f 32ff 	mov.w	r2, #4294967295
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	e096      	b.n	800120c <paintService+0x1e0>
		}
		else if(ts_struct.TouchDetected && (ts_struct.Y > 98) && (ts_struct.Y < 128))
 80010de:	4b4c      	ldr	r3, [pc, #304]	; (8001210 <paintService+0x1e4>)
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d00c      	beq.n	8001100 <paintService+0xd4>
 80010e6:	4b4a      	ldr	r3, [pc, #296]	; (8001210 <paintService+0x1e4>)
 80010e8:	889b      	ldrh	r3, [r3, #4]
 80010ea:	2b62      	cmp	r3, #98	; 0x62
 80010ec:	d908      	bls.n	8001100 <paintService+0xd4>
 80010ee:	4b48      	ldr	r3, [pc, #288]	; (8001210 <paintService+0x1e4>)
 80010f0:	889b      	ldrh	r3, [r3, #4]
 80010f2:	2b7f      	cmp	r3, #127	; 0x7f
 80010f4:	d804      	bhi.n	8001100 <paintService+0xd4>
		{
			//markdown(3, 96, COLOR);
			LastColor = LCD_COLOR_BLACK;
 80010f6:	4b48      	ldr	r3, [pc, #288]	; (8001218 <paintService+0x1ec>)
 80010f8:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	e085      	b.n	800120c <paintService+0x1e0>

		}
		else if(ts_struct.TouchDetected && (ts_struct.Y > 136) && (ts_struct.Y < 166))
 8001100:	4b43      	ldr	r3, [pc, #268]	; (8001210 <paintService+0x1e4>)
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d00c      	beq.n	8001122 <paintService+0xf6>
 8001108:	4b41      	ldr	r3, [pc, #260]	; (8001210 <paintService+0x1e4>)
 800110a:	889b      	ldrh	r3, [r3, #4]
 800110c:	2b88      	cmp	r3, #136	; 0x88
 800110e:	d908      	bls.n	8001122 <paintService+0xf6>
 8001110:	4b3f      	ldr	r3, [pc, #252]	; (8001210 <paintService+0x1e4>)
 8001112:	889b      	ldrh	r3, [r3, #4]
 8001114:	2ba5      	cmp	r3, #165	; 0xa5
 8001116:	d804      	bhi.n	8001122 <paintService+0xf6>
		{
			//markdown(3, 134, COLOR);
			LastColor = LCD_COLOR_YELLOW;
 8001118:	4b3f      	ldr	r3, [pc, #252]	; (8001218 <paintService+0x1ec>)
 800111a:	f06f 02ff 	mvn.w	r2, #255	; 0xff
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	e074      	b.n	800120c <paintService+0x1e0>

		}
		else if(ts_struct.TouchDetected && (ts_struct.Y > 174) && (ts_struct.Y < 204))
 8001122:	4b3b      	ldr	r3, [pc, #236]	; (8001210 <paintService+0x1e4>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d00b      	beq.n	8001142 <paintService+0x116>
 800112a:	4b39      	ldr	r3, [pc, #228]	; (8001210 <paintService+0x1e4>)
 800112c:	889b      	ldrh	r3, [r3, #4]
 800112e:	2bae      	cmp	r3, #174	; 0xae
 8001130:	d907      	bls.n	8001142 <paintService+0x116>
 8001132:	4b37      	ldr	r3, [pc, #220]	; (8001210 <paintService+0x1e4>)
 8001134:	889b      	ldrh	r3, [r3, #4]
 8001136:	2bcb      	cmp	r3, #203	; 0xcb
 8001138:	d803      	bhi.n	8001142 <paintService+0x116>
		{
			//markdown(3, 172, COLOR);
			LastColor = LCD_COLOR_RED;
 800113a:	4b37      	ldr	r3, [pc, #220]	; (8001218 <paintService+0x1ec>)
 800113c:	4a37      	ldr	r2, [pc, #220]	; (800121c <paintService+0x1f0>)
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	e064      	b.n	800120c <paintService+0x1e0>

		}
		else if(ts_struct.TouchDetected && (ts_struct.Y > 212) && (ts_struct.Y < 242))
 8001142:	4b33      	ldr	r3, [pc, #204]	; (8001210 <paintService+0x1e4>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d00b      	beq.n	8001162 <paintService+0x136>
 800114a:	4b31      	ldr	r3, [pc, #196]	; (8001210 <paintService+0x1e4>)
 800114c:	889b      	ldrh	r3, [r3, #4]
 800114e:	2bd4      	cmp	r3, #212	; 0xd4
 8001150:	d907      	bls.n	8001162 <paintService+0x136>
 8001152:	4b2f      	ldr	r3, [pc, #188]	; (8001210 <paintService+0x1e4>)
 8001154:	889b      	ldrh	r3, [r3, #4]
 8001156:	2bf1      	cmp	r3, #241	; 0xf1
 8001158:	d803      	bhi.n	8001162 <paintService+0x136>
		{
			//markdown(3, 210, COLOR);
			LastColor = LCD_COLOR_BLUE;
 800115a:	4b2f      	ldr	r3, [pc, #188]	; (8001218 <paintService+0x1ec>)
 800115c:	4a30      	ldr	r2, [pc, #192]	; (8001220 <paintService+0x1f4>)
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	e054      	b.n	800120c <paintService+0x1e0>

		}
		else if(ts_struct.TouchDetected && (ts_struct.Y > 250) && (ts_struct.Y < 280))
 8001162:	4b2b      	ldr	r3, [pc, #172]	; (8001210 <paintService+0x1e4>)
 8001164:	881b      	ldrh	r3, [r3, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00d      	beq.n	8001186 <paintService+0x15a>
 800116a:	4b29      	ldr	r3, [pc, #164]	; (8001210 <paintService+0x1e4>)
 800116c:	889b      	ldrh	r3, [r3, #4]
 800116e:	2bfa      	cmp	r3, #250	; 0xfa
 8001170:	d909      	bls.n	8001186 <paintService+0x15a>
 8001172:	4b27      	ldr	r3, [pc, #156]	; (8001210 <paintService+0x1e4>)
 8001174:	889b      	ldrh	r3, [r3, #4]
 8001176:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
 800117a:	d204      	bcs.n	8001186 <paintService+0x15a>
		{
			//markdown(3, 248, COLOR);
			LastColor = LCD_COLOR_GREEN;
 800117c:	4b26      	ldr	r3, [pc, #152]	; (8001218 <paintService+0x1ec>)
 800117e:	f04f 22ff 	mov.w	r2, #4278255360	; 0xff00ff00
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	e042      	b.n	800120c <paintService+0x1e0>
		}
		else if(ts_struct.TouchDetected && (ts_struct.Y > 288) && (ts_struct.Y < 318))
 8001186:	4b22      	ldr	r3, [pc, #136]	; (8001210 <paintService+0x1e4>)
 8001188:	881b      	ldrh	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00e      	beq.n	80011ac <paintService+0x180>
 800118e:	4b20      	ldr	r3, [pc, #128]	; (8001210 <paintService+0x1e4>)
 8001190:	889b      	ldrh	r3, [r3, #4]
 8001192:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8001196:	d909      	bls.n	80011ac <paintService+0x180>
 8001198:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <paintService+0x1e4>)
 800119a:	889b      	ldrh	r3, [r3, #4]
 800119c:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80011a0:	d204      	bcs.n	80011ac <paintService+0x180>
		{
			//markdown(3, 286, COLOR);
			LastColor = LCD_COLOR_MAGENTA;
 80011a2:	4b1d      	ldr	r3, [pc, #116]	; (8001218 <paintService+0x1ec>)
 80011a4:	f46f 427f 	mvn.w	r2, #65280	; 0xff00
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	e02f      	b.n	800120c <paintService+0x1e0>

		}
		else if(ts_struct.TouchDetected && (ts_struct.X > 55) && (ts_struct.X < 85))
 80011ac:	4b18      	ldr	r3, [pc, #96]	; (8001210 <paintService+0x1e4>)
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d00b      	beq.n	80011cc <paintService+0x1a0>
 80011b4:	4b16      	ldr	r3, [pc, #88]	; (8001210 <paintService+0x1e4>)
 80011b6:	885b      	ldrh	r3, [r3, #2]
 80011b8:	2b37      	cmp	r3, #55	; 0x37
 80011ba:	d907      	bls.n	80011cc <paintService+0x1a0>
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <paintService+0x1e4>)
 80011be:	885b      	ldrh	r3, [r3, #2]
 80011c0:	2b54      	cmp	r3, #84	; 0x54
 80011c2:	d803      	bhi.n	80011cc <paintService+0x1a0>
		{
			LastRadius = 5;
 80011c4:	4b13      	ldr	r3, [pc, #76]	; (8001214 <paintService+0x1e8>)
 80011c6:	2205      	movs	r2, #5
 80011c8:	801a      	strh	r2, [r3, #0]
 80011ca:	e01f      	b.n	800120c <paintService+0x1e0>
			//markdown(53, 3, THICKNESS);

		}
		else if(ts_struct.TouchDetected && (ts_struct.X > 93) && (ts_struct.X < 123))
 80011cc:	4b10      	ldr	r3, [pc, #64]	; (8001210 <paintService+0x1e4>)
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d00b      	beq.n	80011ec <paintService+0x1c0>
 80011d4:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <paintService+0x1e4>)
 80011d6:	885b      	ldrh	r3, [r3, #2]
 80011d8:	2b5d      	cmp	r3, #93	; 0x5d
 80011da:	d907      	bls.n	80011ec <paintService+0x1c0>
 80011dc:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <paintService+0x1e4>)
 80011de:	885b      	ldrh	r3, [r3, #2]
 80011e0:	2b7a      	cmp	r3, #122	; 0x7a
 80011e2:	d803      	bhi.n	80011ec <paintService+0x1c0>
		{
			LastRadius = 10;
 80011e4:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <paintService+0x1e8>)
 80011e6:	220a      	movs	r2, #10
 80011e8:	801a      	strh	r2, [r3, #0]
 80011ea:	e00f      	b.n	800120c <paintService+0x1e0>
			//markdown(91, 3, THICKNESS);
		}
		else if(ts_struct.TouchDetected && (ts_struct.X > 131) && (ts_struct.X < 161))
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <paintService+0x1e4>)
 80011ee:	881b      	ldrh	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d00b      	beq.n	800120c <paintService+0x1e0>
 80011f4:	4b06      	ldr	r3, [pc, #24]	; (8001210 <paintService+0x1e4>)
 80011f6:	885b      	ldrh	r3, [r3, #2]
 80011f8:	2b83      	cmp	r3, #131	; 0x83
 80011fa:	d907      	bls.n	800120c <paintService+0x1e0>
 80011fc:	4b04      	ldr	r3, [pc, #16]	; (8001210 <paintService+0x1e4>)
 80011fe:	885b      	ldrh	r3, [r3, #2]
 8001200:	2ba0      	cmp	r3, #160	; 0xa0
 8001202:	d803      	bhi.n	800120c <paintService+0x1e0>
		{
			LastRadius = 15;
 8001204:	4b03      	ldr	r3, [pc, #12]	; (8001214 <paintService+0x1e8>)
 8001206:	220f      	movs	r2, #15
 8001208:	801a      	strh	r2, [r3, #0]
			//markdown(129, 3, THICKNESS);
		}
	}

}
 800120a:	e7ff      	b.n	800120c <paintService+0x1e0>
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200003dc 	.word	0x200003dc
 8001214:	20000004 	.word	0x20000004
 8001218:	20000000 	.word	0x20000000
 800121c:	ffff0000 	.word	0xffff0000
 8001220:	ff0000ff 	.word	0xff0000ff

08001224 <initLCD>:

#include "paintIntro.h"
#include "../../Drivers/BSP/STM32F429I-Discovery/stm32f429i_discovery_lcd.h"

void initLCD(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
	BSP_LCD_Init();
 8001228:	f001 fa1e 	bl	8002668 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(1,LCD_FRAME_BUFFER);
 800122c:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8001230:	2001      	movs	r0, #1
 8001232:	f001 fa9b 	bl	800276c <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(1);
 8001236:	2001      	movs	r0, #1
 8001238:	f001 fafc 	bl	8002834 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 800123c:	f001 fefe 	bl	800303c <BSP_LCD_DisplayOn>
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}

08001244 <printHelloScreen>:

void printHelloScreen(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 800124a:	f04f 30ff 	mov.w	r0, #4294967295
 800124e:	f001 fb33 	bl	80028b8 <BSP_LCD_Clear>
	BSP_LCD_SetTextColor(LCD_COLOR_DARKMAGENTA);
 8001252:	4831      	ldr	r0, [pc, #196]	; (8001318 <printHelloScreen+0xd4>)
 8001254:	f001 fafe 	bl	8002854 <BSP_LCD_SetTextColor>
	BSP_LCD_DrawRect(10, 125, 220, 70);
 8001258:	2346      	movs	r3, #70	; 0x46
 800125a:	22dc      	movs	r2, #220	; 0xdc
 800125c:	217d      	movs	r1, #125	; 0x7d
 800125e:	200a      	movs	r0, #10
 8001260:	f001 fcd0 	bl	8002c04 <BSP_LCD_DrawRect>
	BSP_LCD_SetFont(&Font24);
 8001264:	482d      	ldr	r0, [pc, #180]	; (800131c <printHelloScreen+0xd8>)
 8001266:	f001 fb0d 	bl	8002884 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0, 135, (uint8_t*)"EKAB", CENTER_MODE);
 800126a:	2301      	movs	r3, #1
 800126c:	4a2c      	ldr	r2, [pc, #176]	; (8001320 <printHelloScreen+0xdc>)
 800126e:	2187      	movs	r1, #135	; 0x87
 8001270:	2000      	movs	r0, #0
 8001272:	f001 fb8d 	bl	8002990 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 8001276:	482b      	ldr	r0, [pc, #172]	; (8001324 <printHelloScreen+0xe0>)
 8001278:	f001 fb04 	bl	8002884 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0, 155, (uint8_t*)"DRAW", CENTER_MODE);
 800127c:	2301      	movs	r3, #1
 800127e:	4a2a      	ldr	r2, [pc, #168]	; (8001328 <printHelloScreen+0xe4>)
 8001280:	219b      	movs	r1, #155	; 0x9b
 8001282:	2000      	movs	r0, #0
 8001284:	f001 fb84 	bl	8002990 <BSP_LCD_DisplayStringAt>
	HAL_Delay(750);
 8001288:	f240 20ee 	movw	r0, #750	; 0x2ee
 800128c:	f002 fbcc 	bl	8003a28 <HAL_Delay>
	BSP_LCD_SetTextColor(LCD_COLOR_LIGHTMAGENTA);
 8001290:	f46f 40fe 	mvn.w	r0, #32512	; 0x7f00
 8001294:	f001 fade 	bl	8002854 <BSP_LCD_SetTextColor>
	BSP_LCD_FillCircle(100, 176, 5);
 8001298:	2205      	movs	r2, #5
 800129a:	21b0      	movs	r1, #176	; 0xb0
 800129c:	2064      	movs	r0, #100	; 0x64
 800129e:	f001 fe2d 	bl	8002efc <BSP_LCD_FillCircle>
	BSP_LCD_FillCircle(115, 176, 5);
 80012a2:	2205      	movs	r2, #5
 80012a4:	21b0      	movs	r1, #176	; 0xb0
 80012a6:	2073      	movs	r0, #115	; 0x73
 80012a8:	f001 fe28 	bl	8002efc <BSP_LCD_FillCircle>
	BSP_LCD_FillCircle(130, 176, 5);
 80012ac:	2205      	movs	r2, #5
 80012ae:	21b0      	movs	r1, #176	; 0xb0
 80012b0:	2082      	movs	r0, #130	; 0x82
 80012b2:	f001 fe23 	bl	8002efc <BSP_LCD_FillCircle>
	HAL_Delay(1000);
 80012b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012ba:	f002 fbb5 	bl	8003a28 <HAL_Delay>
	int i =0;
 80012be:	2300      	movs	r3, #0
 80012c0:	607b      	str	r3, [r7, #4]

	for(i = 100; i <=130; i+=15)
 80012c2:	2364      	movs	r3, #100	; 0x64
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	e01f      	b.n	8001308 <printHelloScreen+0xc4>
	{
		BSP_LCD_SetTextColor(LCD_COLOR_MAGENTA);
 80012c8:	f46f 407f 	mvn.w	r0, #65280	; 0xff00
 80012cc:	f001 fac2 	bl	8002854 <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(i, 176, 5);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	2205      	movs	r2, #5
 80012d6:	21b0      	movs	r1, #176	; 0xb0
 80012d8:	4618      	mov	r0, r3
 80012da:	f001 fe0f 	bl	8002efc <BSP_LCD_FillCircle>
		HAL_Delay(750);
 80012de:	f240 20ee 	movw	r0, #750	; 0x2ee
 80012e2:	f002 fba1 	bl	8003a28 <HAL_Delay>
		BSP_LCD_SetTextColor(LCD_COLOR_DARKMAGENTA);
 80012e6:	480c      	ldr	r0, [pc, #48]	; (8001318 <printHelloScreen+0xd4>)
 80012e8:	f001 fab4 	bl	8002854 <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(i, 176, 5);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	2205      	movs	r2, #5
 80012f2:	21b0      	movs	r1, #176	; 0xb0
 80012f4:	4618      	mov	r0, r3
 80012f6:	f001 fe01 	bl	8002efc <BSP_LCD_FillCircle>
		HAL_Delay(750);
 80012fa:	f240 20ee 	movw	r0, #750	; 0x2ee
 80012fe:	f002 fb93 	bl	8003a28 <HAL_Delay>
	for(i = 100; i <=130; i+=15)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	330f      	adds	r3, #15
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b82      	cmp	r3, #130	; 0x82
 800130c:	dddc      	ble.n	80012c8 <printHelloScreen+0x84>
	}
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	ff800080 	.word	0xff800080
 800131c:	20000074 	.word	0x20000074
 8001320:	08008930 	.word	0x08008930
 8001324:	2000007c 	.word	0x2000007c
 8001328:	08008938 	.word	0x08008938

0800132c <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8001330:	4b17      	ldr	r3, [pc, #92]	; (8001390 <MX_SPI5_Init+0x64>)
 8001332:	4a18      	ldr	r2, [pc, #96]	; (8001394 <MX_SPI5_Init+0x68>)
 8001334:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001336:	4b16      	ldr	r3, [pc, #88]	; (8001390 <MX_SPI5_Init+0x64>)
 8001338:	f44f 7282 	mov.w	r2, #260	; 0x104
 800133c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800133e:	4b14      	ldr	r3, [pc, #80]	; (8001390 <MX_SPI5_Init+0x64>)
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001344:	4b12      	ldr	r3, [pc, #72]	; (8001390 <MX_SPI5_Init+0x64>)
 8001346:	2200      	movs	r2, #0
 8001348:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800134a:	4b11      	ldr	r3, [pc, #68]	; (8001390 <MX_SPI5_Init+0x64>)
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001350:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <MX_SPI5_Init+0x64>)
 8001352:	2200      	movs	r2, #0
 8001354:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001356:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <MX_SPI5_Init+0x64>)
 8001358:	f44f 7200 	mov.w	r2, #512	; 0x200
 800135c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800135e:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <MX_SPI5_Init+0x64>)
 8001360:	2200      	movs	r2, #0
 8001362:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <MX_SPI5_Init+0x64>)
 8001366:	2200      	movs	r2, #0
 8001368:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <MX_SPI5_Init+0x64>)
 800136c:	2200      	movs	r2, #0
 800136e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001370:	4b07      	ldr	r3, [pc, #28]	; (8001390 <MX_SPI5_Init+0x64>)
 8001372:	2200      	movs	r2, #0
 8001374:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001376:	4b06      	ldr	r3, [pc, #24]	; (8001390 <MX_SPI5_Init+0x64>)
 8001378:	220a      	movs	r2, #10
 800137a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800137c:	4804      	ldr	r0, [pc, #16]	; (8001390 <MX_SPI5_Init+0x64>)
 800137e:	f005 fdc6 	bl	8006f0e <HAL_SPI_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001388:	f7ff fda4 	bl	8000ed4 <Error_Handler>
  }

}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200003e4 	.word	0x200003e4
 8001394:	40015000 	.word	0x40015000

08001398 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08a      	sub	sp, #40	; 0x28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a19      	ldr	r2, [pc, #100]	; (800141c <HAL_SPI_MspInit+0x84>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d12c      	bne.n	8001414 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b18      	ldr	r3, [pc, #96]	; (8001420 <HAL_SPI_MspInit+0x88>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c2:	4a17      	ldr	r2, [pc, #92]	; (8001420 <HAL_SPI_MspInit+0x88>)
 80013c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80013c8:	6453      	str	r3, [r2, #68]	; 0x44
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <HAL_SPI_MspInit+0x88>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b11      	ldr	r3, [pc, #68]	; (8001420 <HAL_SPI_MspInit+0x88>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a10      	ldr	r2, [pc, #64]	; (8001420 <HAL_SPI_MspInit+0x88>)
 80013e0:	f043 0320 	orr.w	r3, r3, #32
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <HAL_SPI_MspInit+0x88>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0320 	and.w	r3, r3, #32
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80013f2:	f44f 7360 	mov.w	r3, #896	; 0x380
 80013f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	2303      	movs	r3, #3
 8001402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001404:	2305      	movs	r3, #5
 8001406:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	4619      	mov	r1, r3
 800140e:	4805      	ldr	r0, [pc, #20]	; (8001424 <HAL_SPI_MspInit+0x8c>)
 8001410:	f003 f856 	bl	80044c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001414:	bf00      	nop
 8001416:	3728      	adds	r7, #40	; 0x28
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40015000 	.word	0x40015000
 8001420:	40023800 	.word	0x40023800
 8001424:	40021400 	.word	0x40021400

08001428 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a08      	ldr	r2, [pc, #32]	; (8001458 <HAL_SPI_MspDeInit+0x30>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d10a      	bne.n	8001450 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <HAL_SPI_MspDeInit+0x34>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143e:	4a07      	ldr	r2, [pc, #28]	; (800145c <HAL_SPI_MspDeInit+0x34>)
 8001440:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001444:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 8001446:	f44f 7160 	mov.w	r1, #896	; 0x380
 800144a:	4805      	ldr	r0, [pc, #20]	; (8001460 <HAL_SPI_MspDeInit+0x38>)
 800144c:	f003 f9e2 	bl	8004814 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
} 
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40015000 	.word	0x40015000
 800145c:	40023800 	.word	0x40023800
 8001460:	40021400 	.word	0x40021400

08001464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <HAL_MspInit+0x4c>)
 8001470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001472:	4a0f      	ldr	r2, [pc, #60]	; (80014b0 <HAL_MspInit+0x4c>)
 8001474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001478:	6453      	str	r3, [r2, #68]	; 0x44
 800147a:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <HAL_MspInit+0x4c>)
 800147c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	603b      	str	r3, [r7, #0]
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <HAL_MspInit+0x4c>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148e:	4a08      	ldr	r2, [pc, #32]	; (80014b0 <HAL_MspInit+0x4c>)
 8001490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001494:	6413      	str	r3, [r2, #64]	; 0x40
 8001496:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <HAL_MspInit+0x4c>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149e:	603b      	str	r3, [r7, #0]
 80014a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	40023800 	.word	0x40023800

080014b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08c      	sub	sp, #48	; 0x30
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80014c4:	2200      	movs	r2, #0
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	2036      	movs	r0, #54	; 0x36
 80014ca:	f002 fb87 	bl	8003bdc <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 80014ce:	2036      	movs	r0, #54	; 0x36
 80014d0:	f002 fba0 	bl	8003c14 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80014d4:	2300      	movs	r3, #0
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <HAL_InitTick+0xa4>)
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	4a1e      	ldr	r2, [pc, #120]	; (8001558 <HAL_InitTick+0xa4>)
 80014de:	f043 0310 	orr.w	r3, r3, #16
 80014e2:	6413      	str	r3, [r2, #64]	; 0x40
 80014e4:	4b1c      	ldr	r3, [pc, #112]	; (8001558 <HAL_InitTick+0xa4>)
 80014e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e8:	f003 0310 	and.w	r3, r3, #16
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014f0:	f107 0210 	add.w	r2, r7, #16
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4611      	mov	r1, r2
 80014fa:	4618      	mov	r0, r3
 80014fc:	f005 fa98 	bl	8006a30 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001500:	f005 fa6e 	bl	80069e0 <HAL_RCC_GetPCLK1Freq>
 8001504:	4603      	mov	r3, r0
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800150a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800150c:	4a13      	ldr	r2, [pc, #76]	; (800155c <HAL_InitTick+0xa8>)
 800150e:	fba2 2303 	umull	r2, r3, r2, r3
 8001512:	0c9b      	lsrs	r3, r3, #18
 8001514:	3b01      	subs	r3, #1
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001518:	4b11      	ldr	r3, [pc, #68]	; (8001560 <HAL_InitTick+0xac>)
 800151a:	4a12      	ldr	r2, [pc, #72]	; (8001564 <HAL_InitTick+0xb0>)
 800151c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <HAL_InitTick+0xac>)
 8001520:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001524:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001526:	4a0e      	ldr	r2, [pc, #56]	; (8001560 <HAL_InitTick+0xac>)
 8001528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800152a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <HAL_InitTick+0xac>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <HAL_InitTick+0xac>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001538:	4809      	ldr	r0, [pc, #36]	; (8001560 <HAL_InitTick+0xac>)
 800153a:	f006 fa73 	bl	8007a24 <HAL_TIM_Base_Init>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d104      	bne.n	800154e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001544:	4806      	ldr	r0, [pc, #24]	; (8001560 <HAL_InitTick+0xac>)
 8001546:	f006 faa2 	bl	8007a8e <HAL_TIM_Base_Start_IT>
 800154a:	4603      	mov	r3, r0
 800154c:	e000      	b.n	8001550 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
}
 8001550:	4618      	mov	r0, r3
 8001552:	3730      	adds	r7, #48	; 0x30
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	431bde83 	.word	0x431bde83
 8001560:	2000043c 	.word	0x2000043c
 8001564:	40001000 	.word	0x40001000

08001568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800157a:	e7fe      	b.n	800157a <HardFault_Handler+0x4>

0800157c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001580:	e7fe      	b.n	8001580 <MemManage_Handler+0x4>

08001582 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001582:	b480      	push	{r7}
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001586:	e7fe      	b.n	8001586 <BusFault_Handler+0x4>

08001588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800158c:	e7fe      	b.n	800158c <UsageFault_Handler+0x4>

0800158e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80015bc:	4802      	ldr	r0, [pc, #8]	; (80015c8 <TIM6_DAC_IRQHandler+0x10>)
 80015be:	f006 fa8a 	bl	8007ad6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	2000043c 	.word	0x2000043c

080015cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015d0:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <SystemInit+0x28>)
 80015d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015d6:	4a07      	ldr	r2, [pc, #28]	; (80015f4 <SystemInit+0x28>)
 80015d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015e0:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <SystemInit+0x28>)
 80015e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015e6:	609a      	str	r2, [r3, #8]
#endif
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000ed00 	.word	0xe000ed00

080015f8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80015fc:	4b11      	ldr	r3, [pc, #68]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	; (8001648 <MX_USART1_UART_Init+0x50>)
 8001600:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001602:	4b10      	ldr	r3, [pc, #64]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 8001604:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001608:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800160a:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800161c:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 800161e:	220c      	movs	r2, #12
 8001620:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001622:	4b08      	ldr	r3, [pc, #32]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	; (8001644 <MX_USART1_UART_Init+0x4c>)
 8001630:	f006 fc36 	bl	8007ea0 <HAL_UART_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800163a:	f7ff fc4b 	bl	8000ed4 <Error_Handler>
  }

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	2000047c 	.word	0x2000047c
 8001648:	40011000 	.word	0x40011000

0800164c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08a      	sub	sp, #40	; 0x28
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a19      	ldr	r2, [pc, #100]	; (80016d0 <HAL_UART_MspInit+0x84>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d12c      	bne.n	80016c8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <HAL_UART_MspInit+0x88>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001676:	4a17      	ldr	r2, [pc, #92]	; (80016d4 <HAL_UART_MspInit+0x88>)
 8001678:	f043 0310 	orr.w	r3, r3, #16
 800167c:	6453      	str	r3, [r2, #68]	; 0x44
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <HAL_UART_MspInit+0x88>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001682:	f003 0310 	and.w	r3, r3, #16
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b11      	ldr	r3, [pc, #68]	; (80016d4 <HAL_UART_MspInit+0x88>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001692:	4a10      	ldr	r2, [pc, #64]	; (80016d4 <HAL_UART_MspInit+0x88>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6313      	str	r3, [r2, #48]	; 0x30
 800169a:	4b0e      	ldr	r3, [pc, #56]	; (80016d4 <HAL_UART_MspInit+0x88>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016a6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ac:	2302      	movs	r3, #2
 80016ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b4:	2303      	movs	r3, #3
 80016b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016b8:	2307      	movs	r3, #7
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	4619      	mov	r1, r3
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <HAL_UART_MspInit+0x8c>)
 80016c4:	f002 fefc 	bl	80044c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80016c8:	bf00      	nop
 80016ca:	3728      	adds	r7, #40	; 0x28
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40011000 	.word	0x40011000
 80016d4:	40023800 	.word	0x40023800
 80016d8:	40020000 	.word	0x40020000

080016dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80016dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001714 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80016e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80016e2:	e003      	b.n	80016ec <LoopCopyDataInit>

080016e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80016e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80016e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80016ea:	3104      	adds	r1, #4

080016ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80016ec:	480b      	ldr	r0, [pc, #44]	; (800171c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80016f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80016f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80016f4:	d3f6      	bcc.n	80016e4 <CopyDataInit>
  ldr  r2, =_sbss
 80016f6:	4a0b      	ldr	r2, [pc, #44]	; (8001724 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80016f8:	e002      	b.n	8001700 <LoopFillZerobss>

080016fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80016fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80016fc:	f842 3b04 	str.w	r3, [r2], #4

08001700 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001702:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001704:	d3f9      	bcc.n	80016fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001706:	f7ff ff61 	bl	80015cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800170a:	f007 f8d5 	bl	80088b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800170e:	f7ff fb25 	bl	8000d5c <main>
  bx  lr    
 8001712:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001714:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001718:	0800b008 	.word	0x0800b008
  ldr  r0, =_sdata
 800171c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001720:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8001724:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8001728:	200005c0 	.word	0x200005c0

0800172c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800172c:	e7fe      	b.n	800172c <ADC_IRQHandler>

0800172e <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001732:	f000 fe4b 	bl	80023cc <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001736:	20ca      	movs	r0, #202	; 0xca
 8001738:	f000 f95d 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 800173c:	20c3      	movs	r0, #195	; 0xc3
 800173e:	f000 f967 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001742:	2008      	movs	r0, #8
 8001744:	f000 f964 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001748:	2050      	movs	r0, #80	; 0x50
 800174a:	f000 f961 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 800174e:	20cf      	movs	r0, #207	; 0xcf
 8001750:	f000 f951 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001754:	2000      	movs	r0, #0
 8001756:	f000 f95b 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 800175a:	20c1      	movs	r0, #193	; 0xc1
 800175c:	f000 f958 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001760:	2030      	movs	r0, #48	; 0x30
 8001762:	f000 f955 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001766:	20ed      	movs	r0, #237	; 0xed
 8001768:	f000 f945 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 800176c:	2064      	movs	r0, #100	; 0x64
 800176e:	f000 f94f 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001772:	2003      	movs	r0, #3
 8001774:	f000 f94c 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001778:	2012      	movs	r0, #18
 800177a:	f000 f949 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 800177e:	2081      	movs	r0, #129	; 0x81
 8001780:	f000 f946 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001784:	20e8      	movs	r0, #232	; 0xe8
 8001786:	f000 f936 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 800178a:	2085      	movs	r0, #133	; 0x85
 800178c:	f000 f940 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001790:	2000      	movs	r0, #0
 8001792:	f000 f93d 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001796:	2078      	movs	r0, #120	; 0x78
 8001798:	f000 f93a 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 800179c:	20cb      	movs	r0, #203	; 0xcb
 800179e:	f000 f92a 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80017a2:	2039      	movs	r0, #57	; 0x39
 80017a4:	f000 f934 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80017a8:	202c      	movs	r0, #44	; 0x2c
 80017aa:	f000 f931 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f000 f92e 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80017b4:	2034      	movs	r0, #52	; 0x34
 80017b6:	f000 f92b 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80017ba:	2002      	movs	r0, #2
 80017bc:	f000 f928 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 80017c0:	20f7      	movs	r0, #247	; 0xf7
 80017c2:	f000 f918 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80017c6:	2020      	movs	r0, #32
 80017c8:	f000 f922 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80017cc:	20ea      	movs	r0, #234	; 0xea
 80017ce:	f000 f912 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80017d2:	2000      	movs	r0, #0
 80017d4:	f000 f91c 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80017d8:	2000      	movs	r0, #0
 80017da:	f000 f919 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80017de:	20b1      	movs	r0, #177	; 0xb1
 80017e0:	f000 f909 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80017e4:	2000      	movs	r0, #0
 80017e6:	f000 f913 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80017ea:	201b      	movs	r0, #27
 80017ec:	f000 f910 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80017f0:	20b6      	movs	r0, #182	; 0xb6
 80017f2:	f000 f900 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80017f6:	200a      	movs	r0, #10
 80017f8:	f000 f90a 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80017fc:	20a2      	movs	r0, #162	; 0xa2
 80017fe:	f000 f907 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001802:	20c0      	movs	r0, #192	; 0xc0
 8001804:	f000 f8f7 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001808:	2010      	movs	r0, #16
 800180a:	f000 f901 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 800180e:	20c1      	movs	r0, #193	; 0xc1
 8001810:	f000 f8f1 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001814:	2010      	movs	r0, #16
 8001816:	f000 f8fb 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 800181a:	20c5      	movs	r0, #197	; 0xc5
 800181c:	f000 f8eb 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001820:	2045      	movs	r0, #69	; 0x45
 8001822:	f000 f8f5 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001826:	2015      	movs	r0, #21
 8001828:	f000 f8f2 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 800182c:	20c7      	movs	r0, #199	; 0xc7
 800182e:	f000 f8e2 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001832:	2090      	movs	r0, #144	; 0x90
 8001834:	f000 f8ec 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001838:	2036      	movs	r0, #54	; 0x36
 800183a:	f000 f8dc 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 800183e:	20c8      	movs	r0, #200	; 0xc8
 8001840:	f000 f8e6 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001844:	20f2      	movs	r0, #242	; 0xf2
 8001846:	f000 f8d6 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800184a:	2000      	movs	r0, #0
 800184c:	f000 f8e0 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001850:	20b0      	movs	r0, #176	; 0xb0
 8001852:	f000 f8d0 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001856:	20c2      	movs	r0, #194	; 0xc2
 8001858:	f000 f8da 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 800185c:	20b6      	movs	r0, #182	; 0xb6
 800185e:	f000 f8ca 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001862:	200a      	movs	r0, #10
 8001864:	f000 f8d4 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001868:	20a7      	movs	r0, #167	; 0xa7
 800186a:	f000 f8d1 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 800186e:	2027      	movs	r0, #39	; 0x27
 8001870:	f000 f8ce 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001874:	2004      	movs	r0, #4
 8001876:	f000 f8cb 	bl	8001a10 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 800187a:	202a      	movs	r0, #42	; 0x2a
 800187c:	f000 f8bb 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001880:	2000      	movs	r0, #0
 8001882:	f000 f8c5 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001886:	2000      	movs	r0, #0
 8001888:	f000 f8c2 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800188c:	2000      	movs	r0, #0
 800188e:	f000 f8bf 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001892:	20ef      	movs	r0, #239	; 0xef
 8001894:	f000 f8bc 	bl	8001a10 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001898:	202b      	movs	r0, #43	; 0x2b
 800189a:	f000 f8ac 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800189e:	2000      	movs	r0, #0
 80018a0:	f000 f8b6 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f000 f8b3 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80018aa:	2001      	movs	r0, #1
 80018ac:	f000 f8b0 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80018b0:	203f      	movs	r0, #63	; 0x3f
 80018b2:	f000 f8ad 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80018b6:	20f6      	movs	r0, #246	; 0xf6
 80018b8:	f000 f89d 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80018bc:	2001      	movs	r0, #1
 80018be:	f000 f8a7 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f000 f8a4 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80018c8:	2006      	movs	r0, #6
 80018ca:	f000 f8a1 	bl	8001a10 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80018ce:	202c      	movs	r0, #44	; 0x2c
 80018d0:	f000 f891 	bl	80019f6 <ili9341_WriteReg>
  LCD_Delay(200);
 80018d4:	20c8      	movs	r0, #200	; 0xc8
 80018d6:	f000 fe67 	bl	80025a8 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80018da:	2026      	movs	r0, #38	; 0x26
 80018dc:	f000 f88b 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80018e0:	2001      	movs	r0, #1
 80018e2:	f000 f895 	bl	8001a10 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80018e6:	20e0      	movs	r0, #224	; 0xe0
 80018e8:	f000 f885 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80018ec:	200f      	movs	r0, #15
 80018ee:	f000 f88f 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80018f2:	2029      	movs	r0, #41	; 0x29
 80018f4:	f000 f88c 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80018f8:	2024      	movs	r0, #36	; 0x24
 80018fa:	f000 f889 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80018fe:	200c      	movs	r0, #12
 8001900:	f000 f886 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001904:	200e      	movs	r0, #14
 8001906:	f000 f883 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800190a:	2009      	movs	r0, #9
 800190c:	f000 f880 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001910:	204e      	movs	r0, #78	; 0x4e
 8001912:	f000 f87d 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001916:	2078      	movs	r0, #120	; 0x78
 8001918:	f000 f87a 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 800191c:	203c      	movs	r0, #60	; 0x3c
 800191e:	f000 f877 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001922:	2009      	movs	r0, #9
 8001924:	f000 f874 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001928:	2013      	movs	r0, #19
 800192a:	f000 f871 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800192e:	2005      	movs	r0, #5
 8001930:	f000 f86e 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001934:	2017      	movs	r0, #23
 8001936:	f000 f86b 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800193a:	2011      	movs	r0, #17
 800193c:	f000 f868 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001940:	2000      	movs	r0, #0
 8001942:	f000 f865 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001946:	20e1      	movs	r0, #225	; 0xe1
 8001948:	f000 f855 	bl	80019f6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800194c:	2000      	movs	r0, #0
 800194e:	f000 f85f 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001952:	2016      	movs	r0, #22
 8001954:	f000 f85c 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001958:	201b      	movs	r0, #27
 800195a:	f000 f859 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800195e:	2004      	movs	r0, #4
 8001960:	f000 f856 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001964:	2011      	movs	r0, #17
 8001966:	f000 f853 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800196a:	2007      	movs	r0, #7
 800196c:	f000 f850 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001970:	2031      	movs	r0, #49	; 0x31
 8001972:	f000 f84d 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001976:	2033      	movs	r0, #51	; 0x33
 8001978:	f000 f84a 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 800197c:	2042      	movs	r0, #66	; 0x42
 800197e:	f000 f847 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001982:	2005      	movs	r0, #5
 8001984:	f000 f844 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001988:	200c      	movs	r0, #12
 800198a:	f000 f841 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 800198e:	200a      	movs	r0, #10
 8001990:	f000 f83e 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001994:	2028      	movs	r0, #40	; 0x28
 8001996:	f000 f83b 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800199a:	202f      	movs	r0, #47	; 0x2f
 800199c:	f000 f838 	bl	8001a10 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80019a0:	200f      	movs	r0, #15
 80019a2:	f000 f835 	bl	8001a10 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80019a6:	2011      	movs	r0, #17
 80019a8:	f000 f825 	bl	80019f6 <ili9341_WriteReg>
  LCD_Delay(200);
 80019ac:	20c8      	movs	r0, #200	; 0xc8
 80019ae:	f000 fdfb 	bl	80025a8 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80019b2:	2029      	movs	r0, #41	; 0x29
 80019b4:	f000 f81f 	bl	80019f6 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80019b8:	202c      	movs	r0, #44	; 0x2c
 80019ba:	f000 f81c 	bl	80019f6 <ili9341_WriteReg>
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80019c6:	f000 fd01 	bl	80023cc <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80019ca:	2103      	movs	r1, #3
 80019cc:	20d3      	movs	r0, #211	; 0xd3
 80019ce:	f000 f82c 	bl	8001a2a <ili9341_ReadData>
 80019d2:	4603      	mov	r3, r0
 80019d4:	b29b      	uxth	r3, r3
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	bd80      	pop	{r7, pc}

080019da <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80019de:	2029      	movs	r0, #41	; 0x29
 80019e0:	f000 f809 	bl	80019f6 <ili9341_WriteReg>
}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80019ec:	2028      	movs	r0, #40	; 0x28
 80019ee:	f000 f802 	bl	80019f6 <ili9341_WriteReg>
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b082      	sub	sp, #8
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	4603      	mov	r3, r0
 80019fe:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f000 fd7c 	bl	8002500 <LCD_IO_WriteReg>
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001a1a:	88fb      	ldrh	r3, [r7, #6]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f000 fd4d 	bl	80024bc <LCD_IO_WriteData>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	460a      	mov	r2, r1
 8001a34:	80fb      	strh	r3, [r7, #6]
 8001a36:	4613      	mov	r3, r2
 8001a38:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001a3a:	797a      	ldrb	r2, [r7, #5]
 8001a3c:	88fb      	ldrh	r3, [r7, #6]
 8001a3e:	4611      	mov	r1, r2
 8001a40:	4618      	mov	r0, r3
 8001a42:	f000 fd7f 	bl	8002544 <LCD_IO_ReadData>
 8001a46:	4603      	mov	r3, r0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001a54:	23f0      	movs	r3, #240	; 0xf0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001a64:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
	...

08001a74 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 fa59 	bl	8001f38 <stmpe811_GetInstance>
 8001a86:	4603      	mov	r3, r0
 8001a88:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	2bff      	cmp	r3, #255	; 0xff
 8001a8e:	d112      	bne.n	8001ab6 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8001a90:	2000      	movs	r0, #0
 8001a92:	f000 fa51 	bl	8001f38 <stmpe811_GetInstance>
 8001a96:	4603      	mov	r3, r0
 8001a98:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 8001a9a:	7bbb      	ldrb	r3, [r7, #14]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d80a      	bhi.n	8001ab6 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8001aa0:	7bbb      	ldrb	r3, [r7, #14]
 8001aa2:	88fa      	ldrh	r2, [r7, #6]
 8001aa4:	b2d1      	uxtb	r1, r2
 8001aa6:	4a06      	ldr	r2, [pc, #24]	; (8001ac0 <stmpe811_Init+0x4c>)
 8001aa8:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8001aaa:	f000 fd88 	bl	80025be <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8001aae:	88fb      	ldrh	r3, [r7, #6]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 f807 	bl	8001ac4 <stmpe811_Reset>
    }
  }
}
 8001ab6:	bf00      	nop
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200000b0 	.word	0x200000b0

08001ac4 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8001ace:	88fb      	ldrh	r3, [r7, #6]
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	2103      	movs	r1, #3
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 fd7d 	bl	80025d6 <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8001adc:	200a      	movs	r0, #10
 8001ade:	f000 fdb7 	bl	8002650 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8001ae2:	88fb      	ldrh	r3, [r7, #6]
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2103      	movs	r1, #3
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 fd73 	bl	80025d6 <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8001af0:	2002      	movs	r0, #2
 8001af2:	f000 fdad 	bl	8002650 <IOE_Delay>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8001afe:	b590      	push	{r4, r7, lr}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	4603      	mov	r3, r0
 8001b06:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8001b08:	f000 fd59 	bl	80025be <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001b0c:	88fb      	ldrh	r3, [r7, #6]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2100      	movs	r1, #0
 8001b12:	4618      	mov	r0, r3
 8001b14:	f000 fd72 	bl	80025fc <IOE_Read>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	021b      	lsls	r3, r3, #8
 8001b1c:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8001b1e:	88fb      	ldrh	r3, [r7, #6]
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2101      	movs	r1, #1
 8001b24:	4618      	mov	r0, r3
 8001b26:	f000 fd69 	bl	80025fc <IOE_Read>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001b2e:	4323      	orrs	r3, r4
 8001b30:	b21b      	sxth	r3, r3
 8001b32:	b29b      	uxth	r3, r3
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd90      	pop	{r4, r7, pc}

08001b3c <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001b4a:	88fb      	ldrh	r3, [r7, #6]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2109      	movs	r1, #9
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 fd53 	bl	80025fc <IOE_Read>
 8001b56:	4603      	mov	r3, r0
 8001b58:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8001b62:	88fb      	ldrh	r3, [r7, #6]
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	7bfa      	ldrb	r2, [r7, #15]
 8001b68:	2109      	movs	r1, #9
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f000 fd33 	bl	80025d6 <IOE_Write>
}
 8001b70:	bf00      	nop
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001b86:	88fb      	ldrh	r3, [r7, #6]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	2109      	movs	r1, #9
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f000 fd35 	bl	80025fc <IOE_Read>
 8001b92:	4603      	mov	r3, r0
 8001b94:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8001b96:	7bfb      	ldrb	r3, [r7, #15]
 8001b98:	f023 0301 	bic.w	r3, r3, #1
 8001b9c:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8001b9e:	88fb      	ldrh	r3, [r7, #6]
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	7bfa      	ldrb	r2, [r7, #15]
 8001ba4:	2109      	movs	r1, #9
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f000 fd15 	bl	80025d6 <IOE_Write>
    
}
 8001bac:	bf00      	nop
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	460a      	mov	r2, r1
 8001bbe:	80fb      	strh	r3, [r7, #6]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8001bc8:	88fb      	ldrh	r3, [r7, #6]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	210a      	movs	r1, #10
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 fd14 	bl	80025fc <IOE_Read>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8001bd8:	7bfa      	ldrb	r2, [r7, #15]
 8001bda:	797b      	ldrb	r3, [r7, #5]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8001be0:	88fb      	ldrh	r3, [r7, #6]
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	7bfa      	ldrb	r2, [r7, #15]
 8001be6:	210a      	movs	r1, #10
 8001be8:	4618      	mov	r0, r3
 8001bea:	f000 fcf4 	bl	80025d6 <IOE_Write>
}
 8001bee:	bf00      	nop
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b084      	sub	sp, #16
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	460a      	mov	r2, r1
 8001c00:	80fb      	strh	r3, [r7, #6]
 8001c02:	4613      	mov	r3, r2
 8001c04:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8001c0a:	88fb      	ldrh	r3, [r7, #6]
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	210a      	movs	r1, #10
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 fcf3 	bl	80025fc <IOE_Read>
 8001c16:	4603      	mov	r3, r0
 8001c18:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 8001c1a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001c1e:	43db      	mvns	r3, r3
 8001c20:	b25a      	sxtb	r2, r3
 8001c22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c26:	4013      	ands	r3, r2
 8001c28:	b25b      	sxtb	r3, r3
 8001c2a:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8001c2c:	88fb      	ldrh	r3, [r7, #6]
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	7bfa      	ldrb	r2, [r7, #15]
 8001c32:	210a      	movs	r1, #10
 8001c34:	4618      	mov	r0, r3
 8001c36:	f000 fcce 	bl	80025d6 <IOE_Write>
}
 8001c3a:	bf00      	nop
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b082      	sub	sp, #8
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	4603      	mov	r3, r0
 8001c4a:	460a      	mov	r2, r1
 8001c4c:	80fb      	strh	r3, [r7, #6]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8001c52:	88fb      	ldrh	r3, [r7, #6]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	210b      	movs	r1, #11
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f000 fccf 	bl	80025fc <IOE_Read>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	461a      	mov	r2, r3
 8001c62:	797b      	ldrb	r3, [r7, #5]
 8001c64:	4013      	ands	r3, r2
 8001c66:	b2db      	uxtb	r3, r3
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	460a      	mov	r2, r1
 8001c7a:	80fb      	strh	r3, [r7, #6]
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8001c80:	88fb      	ldrh	r3, [r7, #6]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	797a      	ldrb	r2, [r7, #5]
 8001c86:	210b      	movs	r1, #11
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 fca4 	bl	80025d6 <IOE_Write>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b084      	sub	sp, #16
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	6039      	str	r1, [r7, #0]
 8001ca0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8001ca6:	88fb      	ldrh	r3, [r7, #6]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2117      	movs	r1, #23
 8001cac:	4618      	mov	r0, r3
 8001cae:	f000 fca5 	bl	80025fc <IOE_Read>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	b25b      	sxtb	r3, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	b25a      	sxtb	r2, r3
 8001cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	7bfa      	ldrb	r2, [r7, #15]
 8001cce:	2117      	movs	r1, #23
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f000 fc80 	bl	80025d6 <IOE_Write>
}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b084      	sub	sp, #16
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8001ce8:	88fb      	ldrh	r3, [r7, #6]
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2104      	movs	r1, #4
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 fc84 	bl	80025fc <IOE_Read>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
 8001cfa:	f023 0304 	bic.w	r3, r3, #4
 8001cfe:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8001d00:	88fb      	ldrh	r3, [r7, #6]
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	7bfa      	ldrb	r2, [r7, #15]
 8001d06:	2104      	movs	r1, #4
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 fc64 	bl	80025d6 <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8001d0e:	88fb      	ldrh	r3, [r7, #6]
 8001d10:	21f0      	movs	r1, #240	; 0xf0
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff ffbf 	bl	8001c96 <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	f023 0303 	bic.w	r3, r3, #3
 8001d1e:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8001d20:	88fb      	ldrh	r3, [r7, #6]
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	7bfa      	ldrb	r2, [r7, #15]
 8001d26:	2104      	movs	r1, #4
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 fc54 	bl	80025d6 <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8001d2e:	88fb      	ldrh	r3, [r7, #6]
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2249      	movs	r2, #73	; 0x49
 8001d34:	2120      	movs	r1, #32
 8001d36:	4618      	mov	r0, r3
 8001d38:	f000 fc4d 	bl	80025d6 <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 8001d3c:	2002      	movs	r0, #2
 8001d3e:	f000 fc87 	bl	8002650 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2201      	movs	r2, #1
 8001d48:	2121      	movs	r1, #33	; 0x21
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f000 fc43 	bl	80025d6 <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8001d50:	88fb      	ldrh	r3, [r7, #6]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	229a      	movs	r2, #154	; 0x9a
 8001d56:	2141      	movs	r1, #65	; 0x41
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f000 fc3c 	bl	80025d6 <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8001d5e:	88fb      	ldrh	r3, [r7, #6]
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2201      	movs	r2, #1
 8001d64:	214a      	movs	r1, #74	; 0x4a
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 fc35 	bl	80025d6 <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8001d6c:	88fb      	ldrh	r3, [r7, #6]
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2201      	movs	r2, #1
 8001d72:	214b      	movs	r1, #75	; 0x4b
 8001d74:	4618      	mov	r0, r3
 8001d76:	f000 fc2e 	bl	80025d6 <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8001d7a:	88fb      	ldrh	r3, [r7, #6]
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2200      	movs	r2, #0
 8001d80:	214b      	movs	r1, #75	; 0x4b
 8001d82:	4618      	mov	r0, r3
 8001d84:	f000 fc27 	bl	80025d6 <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8001d88:	88fb      	ldrh	r3, [r7, #6]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	2156      	movs	r1, #86	; 0x56
 8001d90:	4618      	mov	r0, r3
 8001d92:	f000 fc20 	bl	80025d6 <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8001d96:	88fb      	ldrh	r3, [r7, #6]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2158      	movs	r1, #88	; 0x58
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f000 fc19 	bl	80025d6 <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8001da4:	88fb      	ldrh	r3, [r7, #6]
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	2201      	movs	r2, #1
 8001daa:	2140      	movs	r1, #64	; 0x40
 8001dac:	4618      	mov	r0, r3
 8001dae:	f000 fc12 	bl	80025d6 <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8001db2:	88fb      	ldrh	r3, [r7, #6]
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	22ff      	movs	r2, #255	; 0xff
 8001db8:	210b      	movs	r1, #11
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 fc0b 	bl	80025d6 <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8001dc0:	2002      	movs	r0, #2
 8001dc2:	f000 fc45 	bl	8002650 <IOE_Delay>
}
 8001dc6:	bf00      	nop
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b084      	sub	sp, #16
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8001ddc:	88fb      	ldrh	r3, [r7, #6]
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	2140      	movs	r1, #64	; 0x40
 8001de2:	4618      	mov	r0, r3
 8001de4:	f000 fc0a 	bl	80025fc <IOE_Read>
 8001de8:	4603      	mov	r3, r0
 8001dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dee:	2b80      	cmp	r3, #128	; 0x80
 8001df0:	bf0c      	ite	eq
 8001df2:	2301      	moveq	r3, #1
 8001df4:	2300      	movne	r3, #0
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8001dfa:	7bbb      	ldrb	r3, [r7, #14]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00b      	beq.n	8001e18 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8001e00:	88fb      	ldrh	r3, [r7, #6]
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	214c      	movs	r1, #76	; 0x4c
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 fbf8 	bl	80025fc <IOE_Read>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d010      	beq.n	8001e34 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 8001e12:	2301      	movs	r3, #1
 8001e14:	73fb      	strb	r3, [r7, #15]
 8001e16:	e00d      	b.n	8001e34 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8001e18:	88fb      	ldrh	r3, [r7, #6]
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	214b      	movs	r1, #75	; 0x4b
 8001e20:	4618      	mov	r0, r3
 8001e22:	f000 fbd8 	bl	80025d6 <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8001e26:	88fb      	ldrh	r3, [r7, #6]
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	214b      	movs	r1, #75	; 0x4b
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 fbd1 	bl	80025d6 <IOE_Write>
  }
  
  return ret;
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b086      	sub	sp, #24
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	4603      	mov	r3, r0
 8001e46:	60b9      	str	r1, [r7, #8]
 8001e48:	607a      	str	r2, [r7, #4]
 8001e4a:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8001e4c:	89fb      	ldrh	r3, [r7, #14]
 8001e4e:	b2d8      	uxtb	r0, r3
 8001e50:	f107 0210 	add.w	r2, r7, #16
 8001e54:	2304      	movs	r3, #4
 8001e56:	21d7      	movs	r1, #215	; 0xd7
 8001e58:	f000 fbe3 	bl	8002622 <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8001e5c:	7c3b      	ldrb	r3, [r7, #16]
 8001e5e:	061a      	lsls	r2, r3, #24
 8001e60:	7c7b      	ldrb	r3, [r7, #17]
 8001e62:	041b      	lsls	r3, r3, #16
 8001e64:	431a      	orrs	r2, r3
 8001e66:	7cbb      	ldrb	r3, [r7, #18]
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	7cfa      	ldrb	r2, [r7, #19]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	0d1b      	lsrs	r3, r3, #20
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	0a1b      	lsrs	r3, r3, #8
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8001e8c:	89fb      	ldrh	r3, [r7, #14]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2201      	movs	r2, #1
 8001e92:	214b      	movs	r1, #75	; 0x4b
 8001e94:	4618      	mov	r0, r3
 8001e96:	f000 fb9e 	bl	80025d6 <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8001e9a:	89fb      	ldrh	r3, [r7, #14]
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	214b      	movs	r1, #75	; 0x4b
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 fb97 	bl	80025d6 <IOE_Write>
}
 8001ea8:	bf00      	nop
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8001eba:	f000 fb86 	bl	80025ca <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8001ebe:	88fb      	ldrh	r3, [r7, #6]
 8001ec0:	211f      	movs	r1, #31
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fe76 	bl	8001bb4 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8001ec8:	88fb      	ldrh	r3, [r7, #6]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff fe36 	bl	8001b3c <stmpe811_EnableGlobalIT>
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8001ee2:	88fb      	ldrh	r3, [r7, #6]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fe47 	bl	8001b78 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8001eea:	88fb      	ldrh	r3, [r7, #6]
 8001eec:	211f      	movs	r1, #31
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fe81 	bl	8001bf6 <stmpe811_DisableITSource>
}
 8001ef4:	bf00      	nop
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	211f      	movs	r1, #31
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fe99 	bl	8001c42 <stmpe811_ReadGITStatus>
 8001f10:	4603      	mov	r3, r0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	4603      	mov	r3, r0
 8001f22:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8001f24:	88fb      	ldrh	r3, [r7, #6]
 8001f26:	211f      	movs	r1, #31
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff fea1 	bl	8001c70 <stmpe811_ClearGlobalIT>
}
 8001f2e:	bf00      	nop
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8001f42:	2300      	movs	r3, #0
 8001f44:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8001f46:	2300      	movs	r3, #0
 8001f48:	73fb      	strb	r3, [r7, #15]
 8001f4a:	e00b      	b.n	8001f64 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8001f4c:	7bfb      	ldrb	r3, [r7, #15]
 8001f4e:	4a0a      	ldr	r2, [pc, #40]	; (8001f78 <stmpe811_GetInstance+0x40>)
 8001f50:	5cd3      	ldrb	r3, [r2, r3]
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	88fa      	ldrh	r2, [r7, #6]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d101      	bne.n	8001f5e <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	e006      	b.n	8001f6c <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	3301      	adds	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d9f0      	bls.n	8001f4c <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8001f6a:	23ff      	movs	r3, #255	; 0xff
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3714      	adds	r7, #20
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	200000b0 	.word	0x200000b0

08001f7c <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08a      	sub	sp, #40	; 0x28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a33      	ldr	r2, [pc, #204]	; (8002058 <I2Cx_MspInit+0xdc>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d15f      	bne.n	800204e <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	4b32      	ldr	r3, [pc, #200]	; (800205c <I2Cx_MspInit+0xe0>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a31      	ldr	r2, [pc, #196]	; (800205c <I2Cx_MspInit+0xe0>)
 8001f98:	f043 0304 	orr.w	r3, r3, #4
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b2f      	ldr	r3, [pc, #188]	; (800205c <I2Cx_MspInit+0xe0>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0304 	and.w	r3, r3, #4
 8001fa6:	613b      	str	r3, [r7, #16]
 8001fa8:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	4b2b      	ldr	r3, [pc, #172]	; (800205c <I2Cx_MspInit+0xe0>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	4a2a      	ldr	r2, [pc, #168]	; (800205c <I2Cx_MspInit+0xe0>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	4b28      	ldr	r3, [pc, #160]	; (800205c <I2Cx_MspInit+0xe0>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8001fc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8001fcc:	2312      	movs	r3, #18
 8001fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001fd8:	2304      	movs	r3, #4
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001fdc:	f107 0314 	add.w	r3, r7, #20
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	481f      	ldr	r0, [pc, #124]	; (8002060 <I2Cx_MspInit+0xe4>)
 8001fe4:	f002 fa6c 	bl	80044c0 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8001fe8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fec:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001fee:	f107 0314 	add.w	r3, r7, #20
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	481b      	ldr	r0, [pc, #108]	; (8002064 <I2Cx_MspInit+0xe8>)
 8001ff6:	f002 fa63 	bl	80044c0 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	4b17      	ldr	r3, [pc, #92]	; (800205c <I2Cx_MspInit+0xe0>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a16      	ldr	r2, [pc, #88]	; (800205c <I2Cx_MspInit+0xe0>)
 8002004:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b14      	ldr	r3, [pc, #80]	; (800205c <I2Cx_MspInit+0xe0>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8002016:	4b11      	ldr	r3, [pc, #68]	; (800205c <I2Cx_MspInit+0xe0>)
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	4a10      	ldr	r2, [pc, #64]	; (800205c <I2Cx_MspInit+0xe0>)
 800201c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002020:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <I2Cx_MspInit+0xe0>)
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	4a0d      	ldr	r2, [pc, #52]	; (800205c <I2Cx_MspInit+0xe0>)
 8002028:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800202c:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800202e:	2200      	movs	r2, #0
 8002030:	210f      	movs	r1, #15
 8002032:	2048      	movs	r0, #72	; 0x48
 8002034:	f001 fdd2 	bl	8003bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002038:	2048      	movs	r0, #72	; 0x48
 800203a:	f001 fdeb 	bl	8003c14 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800203e:	2200      	movs	r2, #0
 8002040:	210f      	movs	r1, #15
 8002042:	2049      	movs	r0, #73	; 0x49
 8002044:	f001 fdca 	bl	8003bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8002048:	2049      	movs	r0, #73	; 0x49
 800204a:	f001 fde3 	bl	8003c14 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 800204e:	bf00      	nop
 8002050:	3728      	adds	r7, #40	; 0x28
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40005c00 	.word	0x40005c00
 800205c:	40023800 	.word	0x40023800
 8002060:	40020000 	.word	0x40020000
 8002064:	40020800 	.word	0x40020800

08002068 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800206c:	4814      	ldr	r0, [pc, #80]	; (80020c0 <I2Cx_Init+0x58>)
 800206e:	f003 f97d 	bl	800536c <HAL_I2C_GetState>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d121      	bne.n	80020bc <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002078:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <I2Cx_Init+0x58>)
 800207a:	4a12      	ldr	r2, [pc, #72]	; (80020c4 <I2Cx_Init+0x5c>)
 800207c:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 800207e:	4b10      	ldr	r3, [pc, #64]	; (80020c0 <I2Cx_Init+0x58>)
 8002080:	4a11      	ldr	r2, [pc, #68]	; (80020c8 <I2Cx_Init+0x60>)
 8002082:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002084:	4b0e      	ldr	r3, [pc, #56]	; (80020c0 <I2Cx_Init+0x58>)
 8002086:	2200      	movs	r2, #0
 8002088:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 800208a:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <I2Cx_Init+0x58>)
 800208c:	2200      	movs	r2, #0
 800208e:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002090:	4b0b      	ldr	r3, [pc, #44]	; (80020c0 <I2Cx_Init+0x58>)
 8002092:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002096:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002098:	4b09      	ldr	r3, [pc, #36]	; (80020c0 <I2Cx_Init+0x58>)
 800209a:	2200      	movs	r2, #0
 800209c:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 800209e:	4b08      	ldr	r3, [pc, #32]	; (80020c0 <I2Cx_Init+0x58>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 80020a4:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <I2Cx_Init+0x58>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 80020aa:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <I2Cx_Init+0x58>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 80020b0:	4803      	ldr	r0, [pc, #12]	; (80020c0 <I2Cx_Init+0x58>)
 80020b2:	f7ff ff63 	bl	8001f7c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80020b6:	4802      	ldr	r0, [pc, #8]	; (80020c0 <I2Cx_Init+0x58>)
 80020b8:	f002 fcd0 	bl	8004a5c <HAL_I2C_Init>
  }
}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	200004bc 	.word	0x200004bc
 80020c4:	40005c00 	.word	0x40005c00
 80020c8:	000186a0 	.word	0x000186a0

080020cc <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	603b      	str	r3, [r7, #0]
 80020d6:	4b13      	ldr	r3, [pc, #76]	; (8002124 <I2Cx_ITConfig+0x58>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	4a12      	ldr	r2, [pc, #72]	; (8002124 <I2Cx_ITConfig+0x58>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6313      	str	r3, [r2, #48]	; 0x30
 80020e2:	4b10      	ldr	r3, [pc, #64]	; (8002124 <I2Cx_ITConfig+0x58>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	603b      	str	r3, [r7, #0]
 80020ec:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 80020ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80020f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 80020f4:	2301      	movs	r3, #1
 80020f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80020f8:	2300      	movs	r3, #0
 80020fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 80020fc:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <I2Cx_ITConfig+0x5c>)
 80020fe:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	4619      	mov	r1, r3
 8002104:	4809      	ldr	r0, [pc, #36]	; (800212c <I2Cx_ITConfig+0x60>)
 8002106:	f002 f9db 	bl	80044c0 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 800210a:	2200      	movs	r2, #0
 800210c:	210f      	movs	r1, #15
 800210e:	2028      	movs	r0, #40	; 0x28
 8002110:	f001 fd64 	bl	8003bdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8002114:	2028      	movs	r0, #40	; 0x28
 8002116:	f001 fd7d 	bl	8003c14 <HAL_NVIC_EnableIRQ>
}
 800211a:	bf00      	nop
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40023800 	.word	0x40023800
 8002128:	10210000 	.word	0x10210000
 800212c:	40020000 	.word	0x40020000

08002130 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002130:	b580      	push	{r7, lr}
 8002132:	b088      	sub	sp, #32
 8002134:	af04      	add	r7, sp, #16
 8002136:	4603      	mov	r3, r0
 8002138:	71fb      	strb	r3, [r7, #7]
 800213a:	460b      	mov	r3, r1
 800213c:	71bb      	strb	r3, [r7, #6]
 800213e:	4613      	mov	r3, r2
 8002140:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002142:	2300      	movs	r3, #0
 8002144:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	b299      	uxth	r1, r3
 800214a:	79bb      	ldrb	r3, [r7, #6]
 800214c:	b29a      	uxth	r2, r3
 800214e:	4b0b      	ldr	r3, [pc, #44]	; (800217c <I2Cx_WriteData+0x4c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	9302      	str	r3, [sp, #8]
 8002154:	2301      	movs	r3, #1
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	1d7b      	adds	r3, r7, #5
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	2301      	movs	r3, #1
 800215e:	4808      	ldr	r0, [pc, #32]	; (8002180 <I2Cx_WriteData+0x50>)
 8002160:	f002 fde4 	bl	8004d2c <HAL_I2C_Mem_Write>
 8002164:	4603      	mov	r3, r0
 8002166:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800216e:	f000 f863 	bl	8002238 <I2Cx_Error>
  }        
}
 8002172:	bf00      	nop
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	2000006c 	.word	0x2000006c
 8002180:	200004bc 	.word	0x200004bc

08002184 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b088      	sub	sp, #32
 8002188:	af04      	add	r7, sp, #16
 800218a:	4603      	mov	r3, r0
 800218c:	460a      	mov	r2, r1
 800218e:	71fb      	strb	r3, [r7, #7]
 8002190:	4613      	mov	r3, r2
 8002192:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002194:	2300      	movs	r3, #0
 8002196:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	b299      	uxth	r1, r3
 80021a0:	79bb      	ldrb	r3, [r7, #6]
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <I2Cx_ReadData+0x50>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	9302      	str	r3, [sp, #8]
 80021aa:	2301      	movs	r3, #1
 80021ac:	9301      	str	r3, [sp, #4]
 80021ae:	f107 030e 	add.w	r3, r7, #14
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	2301      	movs	r3, #1
 80021b6:	4808      	ldr	r0, [pc, #32]	; (80021d8 <I2Cx_ReadData+0x54>)
 80021b8:	f002 feb2 	bl	8004f20 <HAL_I2C_Mem_Read>
 80021bc:	4603      	mov	r3, r0
 80021be:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80021c6:	f000 f837 	bl	8002238 <I2Cx_Error>
  
  }
  return value;
 80021ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3710      	adds	r7, #16
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	2000006c 	.word	0x2000006c
 80021d8:	200004bc 	.word	0x200004bc

080021dc <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b088      	sub	sp, #32
 80021e0:	af04      	add	r7, sp, #16
 80021e2:	603a      	str	r2, [r7, #0]
 80021e4:	461a      	mov	r2, r3
 80021e6:	4603      	mov	r3, r0
 80021e8:	71fb      	strb	r3, [r7, #7]
 80021ea:	460b      	mov	r3, r1
 80021ec:	71bb      	strb	r3, [r7, #6]
 80021ee:	4613      	mov	r3, r2
 80021f0:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021f2:	2300      	movs	r3, #0
 80021f4:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	b299      	uxth	r1, r3
 80021fa:	79bb      	ldrb	r3, [r7, #6]
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	4b0c      	ldr	r3, [pc, #48]	; (8002230 <I2Cx_ReadBuffer+0x54>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	9302      	str	r3, [sp, #8]
 8002204:	88bb      	ldrh	r3, [r7, #4]
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	2301      	movs	r3, #1
 800220e:	4809      	ldr	r0, [pc, #36]	; (8002234 <I2Cx_ReadBuffer+0x58>)
 8002210:	f002 fe86 	bl	8004f20 <HAL_I2C_Mem_Read>
 8002214:	4603      	mov	r3, r0
 8002216:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002218:	7bfb      	ldrb	r3, [r7, #15]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 800221e:	2300      	movs	r3, #0
 8002220:	e002      	b.n	8002228 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002222:	f000 f809 	bl	8002238 <I2Cx_Error>

    return 1;
 8002226:	2301      	movs	r3, #1
  }
}
 8002228:	4618      	mov	r0, r3
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	2000006c 	.word	0x2000006c
 8002234:	200004bc 	.word	0x200004bc

08002238 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 800223c:	4803      	ldr	r0, [pc, #12]	; (800224c <I2Cx_Error+0x14>)
 800223e:	f002 fd45 	bl	8004ccc <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8002242:	f7ff ff11 	bl	8002068 <I2Cx_Init>
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200004bc 	.word	0x200004bc

08002250 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002254:	4819      	ldr	r0, [pc, #100]	; (80022bc <SPIx_Init+0x6c>)
 8002256:	f005 fac5 	bl	80077e4 <HAL_SPI_GetState>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d12b      	bne.n	80022b8 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002260:	4b16      	ldr	r3, [pc, #88]	; (80022bc <SPIx_Init+0x6c>)
 8002262:	4a17      	ldr	r2, [pc, #92]	; (80022c0 <SPIx_Init+0x70>)
 8002264:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002266:	4b15      	ldr	r3, [pc, #84]	; (80022bc <SPIx_Init+0x6c>)
 8002268:	2218      	movs	r2, #24
 800226a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 800226c:	4b13      	ldr	r3, [pc, #76]	; (80022bc <SPIx_Init+0x6c>)
 800226e:	2200      	movs	r2, #0
 8002270:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002272:	4b12      	ldr	r3, [pc, #72]	; (80022bc <SPIx_Init+0x6c>)
 8002274:	2200      	movs	r2, #0
 8002276:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002278:	4b10      	ldr	r3, [pc, #64]	; (80022bc <SPIx_Init+0x6c>)
 800227a:	2200      	movs	r2, #0
 800227c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800227e:	4b0f      	ldr	r3, [pc, #60]	; (80022bc <SPIx_Init+0x6c>)
 8002280:	2200      	movs	r2, #0
 8002282:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002284:	4b0d      	ldr	r3, [pc, #52]	; (80022bc <SPIx_Init+0x6c>)
 8002286:	2207      	movs	r2, #7
 8002288:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800228a:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <SPIx_Init+0x6c>)
 800228c:	2200      	movs	r2, #0
 800228e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002290:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <SPIx_Init+0x6c>)
 8002292:	2200      	movs	r2, #0
 8002294:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <SPIx_Init+0x6c>)
 8002298:	f44f 7200 	mov.w	r2, #512	; 0x200
 800229c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800229e:	4b07      	ldr	r3, [pc, #28]	; (80022bc <SPIx_Init+0x6c>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80022a4:	4b05      	ldr	r3, [pc, #20]	; (80022bc <SPIx_Init+0x6c>)
 80022a6:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022aa:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 80022ac:	4803      	ldr	r0, [pc, #12]	; (80022bc <SPIx_Init+0x6c>)
 80022ae:	f000 f853 	bl	8002358 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80022b2:	4802      	ldr	r0, [pc, #8]	; (80022bc <SPIx_Init+0x6c>)
 80022b4:	f004 fe2b 	bl	8006f0e <HAL_SPI_Init>
  } 
}
 80022b8:	bf00      	nop
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	200000b4 	.word	0x200000b4
 80022c0:	40015000 	.word	0x40015000

080022c4 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	4b09      	ldr	r3, [pc, #36]	; (80022fc <SPIx_Read+0x38>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f107 0108 	add.w	r1, r7, #8
 80022de:	4808      	ldr	r0, [pc, #32]	; (8002300 <SPIx_Read+0x3c>)
 80022e0:	f004 ffd5 	bl	800728e <HAL_SPI_Receive>
 80022e4:	4603      	mov	r3, r0
 80022e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80022ee:	f000 f827 	bl	8002340 <SPIx_Error>
  }
  
  return readvalue;
 80022f2:	68bb      	ldr	r3, [r7, #8]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3710      	adds	r7, #16
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	20000070 	.word	0x20000070
 8002300:	200000b4 	.word	0x200000b4

08002304 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002312:	4b09      	ldr	r3, [pc, #36]	; (8002338 <SPIx_Write+0x34>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	1db9      	adds	r1, r7, #6
 8002318:	2201      	movs	r2, #1
 800231a:	4808      	ldr	r0, [pc, #32]	; (800233c <SPIx_Write+0x38>)
 800231c:	f004 fe83 	bl	8007026 <HAL_SPI_Transmit>
 8002320:	4603      	mov	r3, r0
 8002322:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002324:	7bfb      	ldrb	r3, [r7, #15]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800232a:	f000 f809 	bl	8002340 <SPIx_Error>
  }
}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000070 	.word	0x20000070
 800233c:	200000b4 	.word	0x200000b4

08002340 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002344:	4803      	ldr	r0, [pc, #12]	; (8002354 <SPIx_Error+0x14>)
 8002346:	f004 fe46 	bl	8006fd6 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 800234a:	f7ff ff81 	bl	8002250 <SPIx_Init>
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	200000b4 	.word	0x200000b4

08002358 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08a      	sub	sp, #40	; 0x28
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002360:	2300      	movs	r3, #0
 8002362:	613b      	str	r3, [r7, #16]
 8002364:	4b17      	ldr	r3, [pc, #92]	; (80023c4 <SPIx_MspInit+0x6c>)
 8002366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002368:	4a16      	ldr	r2, [pc, #88]	; (80023c4 <SPIx_MspInit+0x6c>)
 800236a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800236e:	6453      	str	r3, [r2, #68]	; 0x44
 8002370:	4b14      	ldr	r3, [pc, #80]	; (80023c4 <SPIx_MspInit+0x6c>)
 8002372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002374:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800237c:	2300      	movs	r3, #0
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	4b10      	ldr	r3, [pc, #64]	; (80023c4 <SPIx_MspInit+0x6c>)
 8002382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002384:	4a0f      	ldr	r2, [pc, #60]	; (80023c4 <SPIx_MspInit+0x6c>)
 8002386:	f043 0320 	orr.w	r3, r3, #32
 800238a:	6313      	str	r3, [r2, #48]	; 0x30
 800238c:	4b0d      	ldr	r3, [pc, #52]	; (80023c4 <SPIx_MspInit+0x6c>)
 800238e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002390:	f003 0320 	and.w	r3, r3, #32
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002398:	f44f 7360 	mov.w	r3, #896	; 0x380
 800239c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800239e:	2302      	movs	r3, #2
 80023a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80023a2:	2302      	movs	r3, #2
 80023a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80023a6:	2301      	movs	r3, #1
 80023a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80023aa:	2305      	movs	r3, #5
 80023ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80023ae:	f107 0314 	add.w	r3, r7, #20
 80023b2:	4619      	mov	r1, r3
 80023b4:	4804      	ldr	r0, [pc, #16]	; (80023c8 <SPIx_MspInit+0x70>)
 80023b6:	f002 f883 	bl	80044c0 <HAL_GPIO_Init>
}
 80023ba:	bf00      	nop
 80023bc:	3728      	adds	r7, #40	; 0x28
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40023800 	.word	0x40023800
 80023c8:	40021400 	.word	0x40021400

080023cc <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b088      	sub	sp, #32
 80023d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 80023d2:	4b36      	ldr	r3, [pc, #216]	; (80024ac <LCD_IO_Init+0xe0>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d164      	bne.n	80024a4 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 80023da:	4b34      	ldr	r3, [pc, #208]	; (80024ac <LCD_IO_Init+0xe0>)
 80023dc:	2201      	movs	r2, #1
 80023de:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80023e0:	2300      	movs	r3, #0
 80023e2:	60bb      	str	r3, [r7, #8]
 80023e4:	4b32      	ldr	r3, [pc, #200]	; (80024b0 <LCD_IO_Init+0xe4>)
 80023e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e8:	4a31      	ldr	r2, [pc, #196]	; (80024b0 <LCD_IO_Init+0xe4>)
 80023ea:	f043 0308 	orr.w	r3, r3, #8
 80023ee:	6313      	str	r3, [r2, #48]	; 0x30
 80023f0:	4b2f      	ldr	r3, [pc, #188]	; (80024b0 <LCD_IO_Init+0xe4>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80023fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002400:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002402:	2301      	movs	r3, #1
 8002404:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800240a:	2302      	movs	r3, #2
 800240c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800240e:	f107 030c 	add.w	r3, r7, #12
 8002412:	4619      	mov	r1, r3
 8002414:	4827      	ldr	r0, [pc, #156]	; (80024b4 <LCD_IO_Init+0xe8>)
 8002416:	f002 f853 	bl	80044c0 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	607b      	str	r3, [r7, #4]
 800241e:	4b24      	ldr	r3, [pc, #144]	; (80024b0 <LCD_IO_Init+0xe4>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002422:	4a23      	ldr	r2, [pc, #140]	; (80024b0 <LCD_IO_Init+0xe4>)
 8002424:	f043 0308 	orr.w	r3, r3, #8
 8002428:	6313      	str	r3, [r2, #48]	; 0x30
 800242a:	4b21      	ldr	r3, [pc, #132]	; (80024b0 <LCD_IO_Init+0xe4>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	607b      	str	r3, [r7, #4]
 8002434:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002436:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800243a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800243c:	2301      	movs	r3, #1
 800243e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002444:	2302      	movs	r3, #2
 8002446:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002448:	f107 030c 	add.w	r3, r7, #12
 800244c:	4619      	mov	r1, r3
 800244e:	4819      	ldr	r0, [pc, #100]	; (80024b4 <LCD_IO_Init+0xe8>)
 8002450:	f002 f836 	bl	80044c0 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002454:	2300      	movs	r3, #0
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	4b15      	ldr	r3, [pc, #84]	; (80024b0 <LCD_IO_Init+0xe4>)
 800245a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245c:	4a14      	ldr	r2, [pc, #80]	; (80024b0 <LCD_IO_Init+0xe4>)
 800245e:	f043 0304 	orr.w	r3, r3, #4
 8002462:	6313      	str	r3, [r2, #48]	; 0x30
 8002464:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <LCD_IO_Init+0xe4>)
 8002466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	603b      	str	r3, [r7, #0]
 800246e:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002470:	2304      	movs	r3, #4
 8002472:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002474:	2301      	movs	r3, #1
 8002476:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800247c:	2302      	movs	r3, #2
 800247e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002480:	f107 030c 	add.w	r3, r7, #12
 8002484:	4619      	mov	r1, r3
 8002486:	480c      	ldr	r0, [pc, #48]	; (80024b8 <LCD_IO_Init+0xec>)
 8002488:	f002 f81a 	bl	80044c0 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 800248c:	2200      	movs	r2, #0
 800248e:	2104      	movs	r1, #4
 8002490:	4809      	ldr	r0, [pc, #36]	; (80024b8 <LCD_IO_Init+0xec>)
 8002492:	f002 fac9 	bl	8004a28 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002496:	2201      	movs	r2, #1
 8002498:	2104      	movs	r1, #4
 800249a:	4807      	ldr	r0, [pc, #28]	; (80024b8 <LCD_IO_Init+0xec>)
 800249c:	f002 fac4 	bl	8004a28 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 80024a0:	f7ff fed6 	bl	8002250 <SPIx_Init>
  }
}
 80024a4:	bf00      	nop
 80024a6:	3720      	adds	r7, #32
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	2000010c 	.word	0x2000010c
 80024b0:	40023800 	.word	0x40023800
 80024b4:	40020c00 	.word	0x40020c00
 80024b8:	40020800 	.word	0x40020800

080024bc <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80024c6:	2201      	movs	r2, #1
 80024c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024cc:	480a      	ldr	r0, [pc, #40]	; (80024f8 <LCD_IO_WriteData+0x3c>)
 80024ce:	f002 faab 	bl	8004a28 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 80024d2:	2200      	movs	r2, #0
 80024d4:	2104      	movs	r1, #4
 80024d6:	4809      	ldr	r0, [pc, #36]	; (80024fc <LCD_IO_WriteData+0x40>)
 80024d8:	f002 faa6 	bl	8004a28 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80024dc:	88fb      	ldrh	r3, [r7, #6]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff ff10 	bl	8002304 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80024e4:	2201      	movs	r2, #1
 80024e6:	2104      	movs	r1, #4
 80024e8:	4804      	ldr	r0, [pc, #16]	; (80024fc <LCD_IO_WriteData+0x40>)
 80024ea:	f002 fa9d 	bl	8004a28 <HAL_GPIO_WritePin>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40020c00 	.word	0x40020c00
 80024fc:	40020800 	.word	0x40020800

08002500 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800250a:	2200      	movs	r2, #0
 800250c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002510:	480a      	ldr	r0, [pc, #40]	; (800253c <LCD_IO_WriteReg+0x3c>)
 8002512:	f002 fa89 	bl	8004a28 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002516:	2200      	movs	r2, #0
 8002518:	2104      	movs	r1, #4
 800251a:	4809      	ldr	r0, [pc, #36]	; (8002540 <LCD_IO_WriteReg+0x40>)
 800251c:	f002 fa84 	bl	8004a28 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	b29b      	uxth	r3, r3
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff feed 	bl	8002304 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800252a:	2201      	movs	r2, #1
 800252c:	2104      	movs	r1, #4
 800252e:	4804      	ldr	r0, [pc, #16]	; (8002540 <LCD_IO_WriteReg+0x40>)
 8002530:	f002 fa7a 	bl	8004a28 <HAL_GPIO_WritePin>
}
 8002534:	bf00      	nop
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40020c00 	.word	0x40020c00
 8002540:	40020800 	.word	0x40020800

08002544 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	460a      	mov	r2, r1
 800254e:	80fb      	strh	r3, [r7, #6]
 8002550:	4613      	mov	r3, r2
 8002552:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002558:	2200      	movs	r2, #0
 800255a:	2104      	movs	r1, #4
 800255c:	4810      	ldr	r0, [pc, #64]	; (80025a0 <LCD_IO_ReadData+0x5c>)
 800255e:	f002 fa63 	bl	8004a28 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002562:	2200      	movs	r2, #0
 8002564:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002568:	480e      	ldr	r0, [pc, #56]	; (80025a4 <LCD_IO_ReadData+0x60>)
 800256a:	f002 fa5d 	bl	8004a28 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 800256e:	88fb      	ldrh	r3, [r7, #6]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fec7 	bl	8002304 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002576:	797b      	ldrb	r3, [r7, #5]
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff fea3 	bl	80022c4 <SPIx_Read>
 800257e:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002580:	2201      	movs	r2, #1
 8002582:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002586:	4807      	ldr	r0, [pc, #28]	; (80025a4 <LCD_IO_ReadData+0x60>)
 8002588:	f002 fa4e 	bl	8004a28 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800258c:	2201      	movs	r2, #1
 800258e:	2104      	movs	r1, #4
 8002590:	4803      	ldr	r0, [pc, #12]	; (80025a0 <LCD_IO_ReadData+0x5c>)
 8002592:	f002 fa49 	bl	8004a28 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002596:	68fb      	ldr	r3, [r7, #12]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40020800 	.word	0x40020800
 80025a4:	40020c00 	.word	0x40020c00

080025a8 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f001 fa39 	bl	8003a28 <HAL_Delay>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	af00      	add	r7, sp, #0
  I2Cx_Init();
 80025c2:	f7ff fd51 	bl	8002068 <I2Cx_Init>
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}

080025ca <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 80025ce:	f7ff fd7d 	bl	80020cc <I2Cx_ITConfig>
}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b082      	sub	sp, #8
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	71fb      	strb	r3, [r7, #7]
 80025e0:	460b      	mov	r3, r1
 80025e2:	71bb      	strb	r3, [r7, #6]
 80025e4:	4613      	mov	r3, r2
 80025e6:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80025e8:	797a      	ldrb	r2, [r7, #5]
 80025ea:	79b9      	ldrb	r1, [r7, #6]
 80025ec:	79fb      	ldrb	r3, [r7, #7]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff fd9e 	bl	8002130 <I2Cx_WriteData>
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	460a      	mov	r2, r1
 8002606:	71fb      	strb	r3, [r7, #7]
 8002608:	4613      	mov	r3, r2
 800260a:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 800260c:	79ba      	ldrb	r2, [r7, #6]
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	4611      	mov	r1, r2
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff fdb6 	bl	8002184 <I2Cx_ReadData>
 8002618:	4603      	mov	r3, r0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	603a      	str	r2, [r7, #0]
 800262a:	461a      	mov	r2, r3
 800262c:	4603      	mov	r3, r0
 800262e:	71fb      	strb	r3, [r7, #7]
 8002630:	460b      	mov	r3, r1
 8002632:	71bb      	strb	r3, [r7, #6]
 8002634:	4613      	mov	r3, r2
 8002636:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8002638:	88bb      	ldrh	r3, [r7, #4]
 800263a:	79b9      	ldrb	r1, [r7, #6]
 800263c:	79f8      	ldrb	r0, [r7, #7]
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	f7ff fdcc 	bl	80021dc <I2Cx_ReadBuffer>
 8002644:	4603      	mov	r3, r0
 8002646:	b29b      	uxth	r3, r3
}
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f001 f9e5 	bl	8003a28 <HAL_Delay>
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 800266c:	4b2d      	ldr	r3, [pc, #180]	; (8002724 <BSP_LCD_Init+0xbc>)
 800266e:	4a2e      	ldr	r2, [pc, #184]	; (8002728 <BSP_LCD_Init+0xc0>)
 8002670:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002672:	4b2c      	ldr	r3, [pc, #176]	; (8002724 <BSP_LCD_Init+0xbc>)
 8002674:	2209      	movs	r2, #9
 8002676:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002678:	4b2a      	ldr	r3, [pc, #168]	; (8002724 <BSP_LCD_Init+0xbc>)
 800267a:	2201      	movs	r2, #1
 800267c:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800267e:	4b29      	ldr	r3, [pc, #164]	; (8002724 <BSP_LCD_Init+0xbc>)
 8002680:	221d      	movs	r2, #29
 8002682:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002684:	4b27      	ldr	r3, [pc, #156]	; (8002724 <BSP_LCD_Init+0xbc>)
 8002686:	2203      	movs	r2, #3
 8002688:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800268a:	4b26      	ldr	r3, [pc, #152]	; (8002724 <BSP_LCD_Init+0xbc>)
 800268c:	f240 120d 	movw	r2, #269	; 0x10d
 8002690:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8002692:	4b24      	ldr	r3, [pc, #144]	; (8002724 <BSP_LCD_Init+0xbc>)
 8002694:	f240 1243 	movw	r2, #323	; 0x143
 8002698:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 800269a:	4b22      	ldr	r3, [pc, #136]	; (8002724 <BSP_LCD_Init+0xbc>)
 800269c:	f240 1217 	movw	r2, #279	; 0x117
 80026a0:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 80026a2:	4b20      	ldr	r3, [pc, #128]	; (8002724 <BSP_LCD_Init+0xbc>)
 80026a4:	f240 1247 	movw	r2, #327	; 0x147
 80026a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 80026aa:	4b1e      	ldr	r3, [pc, #120]	; (8002724 <BSP_LCD_Init+0xbc>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80026b2:	4b1c      	ldr	r3, [pc, #112]	; (8002724 <BSP_LCD_Init+0xbc>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80026ba:	4b1a      	ldr	r3, [pc, #104]	; (8002724 <BSP_LCD_Init+0xbc>)
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80026c2:	4b1a      	ldr	r3, [pc, #104]	; (800272c <BSP_LCD_Init+0xc4>)
 80026c4:	2208      	movs	r2, #8
 80026c6:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80026c8:	4b18      	ldr	r3, [pc, #96]	; (800272c <BSP_LCD_Init+0xc4>)
 80026ca:	22c0      	movs	r2, #192	; 0xc0
 80026cc:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80026ce:	4b17      	ldr	r3, [pc, #92]	; (800272c <BSP_LCD_Init+0xc4>)
 80026d0:	2204      	movs	r2, #4
 80026d2:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80026d4:	4b15      	ldr	r3, [pc, #84]	; (800272c <BSP_LCD_Init+0xc4>)
 80026d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026da:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80026dc:	4813      	ldr	r0, [pc, #76]	; (800272c <BSP_LCD_Init+0xc4>)
 80026de:	f004 f9d9 	bl	8006a94 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80026e2:	4b10      	ldr	r3, [pc, #64]	; (8002724 <BSP_LCD_Init+0xbc>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80026e8:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <BSP_LCD_Init+0xbc>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80026ee:	4b0d      	ldr	r3, [pc, #52]	; (8002724 <BSP_LCD_Init+0xbc>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80026f4:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <BSP_LCD_Init+0xbc>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80026fa:	f000 fcaf 	bl	800305c <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80026fe:	4809      	ldr	r0, [pc, #36]	; (8002724 <BSP_LCD_Init+0xbc>)
 8002700:	f003 fa14 	bl	8005b2c <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002704:	4b0a      	ldr	r3, [pc, #40]	; (8002730 <BSP_LCD_Init+0xc8>)
 8002706:	4a0b      	ldr	r2, [pc, #44]	; (8002734 <BSP_LCD_Init+0xcc>)
 8002708:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 800270a:	4b09      	ldr	r3, [pc, #36]	; (8002730 <BSP_LCD_Init+0xc8>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002712:	f000 fe91 	bl	8003438 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002716:	4808      	ldr	r0, [pc, #32]	; (8002738 <BSP_LCD_Init+0xd0>)
 8002718:	f000 f8b4 	bl	8002884 <BSP_LCD_SetFont>

  return LCD_OK;
 800271c:	2300      	movs	r3, #0
}  
 800271e:	4618      	mov	r0, r3
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000510 	.word	0x20000510
 8002728:	40016800 	.word	0x40016800
 800272c:	20000150 	.word	0x20000150
 8002730:	200005b8 	.word	0x200005b8
 8002734:	2000000c 	.word	0x2000000c
 8002738:	20000074 	.word	0x20000074

0800273c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002740:	4b03      	ldr	r3, [pc, #12]	; (8002750 <BSP_LCD_GetXSize+0x14>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002746:	4798      	blx	r3
 8002748:	4603      	mov	r3, r0
}
 800274a:	4618      	mov	r0, r3
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	200005b8 	.word	0x200005b8

08002754 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002758:	4b03      	ldr	r3, [pc, #12]	; (8002768 <BSP_LCD_GetYSize+0x14>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275e:	4798      	blx	r3
 8002760:	4603      	mov	r3, r0
}
 8002762:	4618      	mov	r0, r3
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	200005b8 	.word	0x200005b8

0800276c <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 800276c:	b580      	push	{r7, lr}
 800276e:	b090      	sub	sp, #64	; 0x40
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	6039      	str	r1, [r7, #0]
 8002776:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002778:	2300      	movs	r3, #0
 800277a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800277c:	f7ff ffde 	bl	800273c <BSP_LCD_GetXSize>
 8002780:	4603      	mov	r3, r0
 8002782:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002788:	f7ff ffe4 	bl	8002754 <BSP_LCD_GetYSize>
 800278c:	4603      	mov	r3, r0
 800278e:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002790:	2300      	movs	r3, #0
 8002792:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002798:	23ff      	movs	r3, #255	; 0xff
 800279a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 800279c:	2300      	movs	r3, #0
 800279e:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80027a0:	2300      	movs	r3, #0
 80027a2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80027a6:	2300      	movs	r3, #0
 80027a8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80027ac:	2300      	movs	r3, #0
 80027ae:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80027b2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80027b6:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80027b8:	2307      	movs	r3, #7
 80027ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80027bc:	f7ff ffbe 	bl	800273c <BSP_LCD_GetXSize>
 80027c0:	4603      	mov	r3, r0
 80027c2:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80027c4:	f7ff ffc6 	bl	8002754 <BSP_LCD_GetYSize>
 80027c8:	4603      	mov	r3, r0
 80027ca:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 80027cc:	88fa      	ldrh	r2, [r7, #6]
 80027ce:	f107 030c 	add.w	r3, r7, #12
 80027d2:	4619      	mov	r1, r3
 80027d4:	4814      	ldr	r0, [pc, #80]	; (8002828 <BSP_LCD_LayerDefaultInit+0xbc>)
 80027d6:	f003 fa79 	bl	8005ccc <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80027da:	88fa      	ldrh	r2, [r7, #6]
 80027dc:	4913      	ldr	r1, [pc, #76]	; (800282c <BSP_LCD_LayerDefaultInit+0xc0>)
 80027de:	4613      	mov	r3, r2
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	4413      	add	r3, r2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	440b      	add	r3, r1
 80027e8:	3304      	adds	r3, #4
 80027ea:	f04f 32ff 	mov.w	r2, #4294967295
 80027ee:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80027f0:	88fa      	ldrh	r2, [r7, #6]
 80027f2:	490e      	ldr	r1, [pc, #56]	; (800282c <BSP_LCD_LayerDefaultInit+0xc0>)
 80027f4:	4613      	mov	r3, r2
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	4413      	add	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	440b      	add	r3, r1
 80027fe:	3308      	adds	r3, #8
 8002800:	4a0b      	ldr	r2, [pc, #44]	; (8002830 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002802:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002804:	88fa      	ldrh	r2, [r7, #6]
 8002806:	4909      	ldr	r1, [pc, #36]	; (800282c <BSP_LCD_LayerDefaultInit+0xc0>)
 8002808:	4613      	mov	r3, r2
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	4413      	add	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002816:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002818:	4803      	ldr	r0, [pc, #12]	; (8002828 <BSP_LCD_LayerDefaultInit+0xbc>)
 800281a:	f003 fa95 	bl	8005d48 <HAL_LTDC_EnableDither>
}
 800281e:	bf00      	nop
 8002820:	3740      	adds	r7, #64	; 0x40
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000510 	.word	0x20000510
 800282c:	20000184 	.word	0x20000184
 8002830:	20000074 	.word	0x20000074

08002834 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 800283c:	4a04      	ldr	r2, [pc, #16]	; (8002850 <BSP_LCD_SelectLayer+0x1c>)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6013      	str	r3, [r2, #0]
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	20000180 	.word	0x20000180

08002854 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 800285c:	4b07      	ldr	r3, [pc, #28]	; (800287c <BSP_LCD_SetTextColor+0x28>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4907      	ldr	r1, [pc, #28]	; (8002880 <BSP_LCD_SetTextColor+0x2c>)
 8002862:	4613      	mov	r3, r2
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	4413      	add	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	440b      	add	r3, r1
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	601a      	str	r2, [r3, #0]
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	20000180 	.word	0x20000180
 8002880:	20000184 	.word	0x20000184

08002884 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800288c:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <BSP_LCD_SetFont+0x2c>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4908      	ldr	r1, [pc, #32]	; (80028b4 <BSP_LCD_SetFont+0x30>)
 8002892:	4613      	mov	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	4413      	add	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	3308      	adds	r3, #8
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	601a      	str	r2, [r3, #0]
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	20000180 	.word	0x20000180
 80028b4:	20000184 	.word	0x20000184

080028b8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80028b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af02      	add	r7, sp, #8
 80028be:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80028c0:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <BSP_LCD_Clear+0x48>)
 80028c2:	681c      	ldr	r4, [r3, #0]
 80028c4:	4b0e      	ldr	r3, [pc, #56]	; (8002900 <BSP_LCD_Clear+0x48>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a0e      	ldr	r2, [pc, #56]	; (8002904 <BSP_LCD_Clear+0x4c>)
 80028ca:	2134      	movs	r1, #52	; 0x34
 80028cc:	fb01 f303 	mul.w	r3, r1, r3
 80028d0:	4413      	add	r3, r2
 80028d2:	335c      	adds	r3, #92	; 0x5c
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	461d      	mov	r5, r3
 80028d8:	f7ff ff30 	bl	800273c <BSP_LCD_GetXSize>
 80028dc:	4606      	mov	r6, r0
 80028de:	f7ff ff39 	bl	8002754 <BSP_LCD_GetYSize>
 80028e2:	4602      	mov	r2, r0
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	9301      	str	r3, [sp, #4]
 80028e8:	2300      	movs	r3, #0
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	4613      	mov	r3, r2
 80028ee:	4632      	mov	r2, r6
 80028f0:	4629      	mov	r1, r5
 80028f2:	4620      	mov	r0, r4
 80028f4:	f000 fd68 	bl	80033c8 <FillBuffer>
}
 80028f8:	bf00      	nop
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002900:	20000180 	.word	0x20000180
 8002904:	20000510 	.word	0x20000510

08002908 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002908:	b590      	push	{r4, r7, lr}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	80fb      	strh	r3, [r7, #6]
 8002912:	460b      	mov	r3, r1
 8002914:	80bb      	strh	r3, [r7, #4]
 8002916:	4613      	mov	r3, r2
 8002918:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800291a:	4b1b      	ldr	r3, [pc, #108]	; (8002988 <BSP_LCD_DisplayChar+0x80>)
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	491b      	ldr	r1, [pc, #108]	; (800298c <BSP_LCD_DisplayChar+0x84>)
 8002920:	4613      	mov	r3, r2
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	4413      	add	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	3308      	adds	r3, #8
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6819      	ldr	r1, [r3, #0]
 8002930:	78fb      	ldrb	r3, [r7, #3]
 8002932:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002936:	4b14      	ldr	r3, [pc, #80]	; (8002988 <BSP_LCD_DisplayChar+0x80>)
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	4c14      	ldr	r4, [pc, #80]	; (800298c <BSP_LCD_DisplayChar+0x84>)
 800293c:	4613      	mov	r3, r2
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4413      	add	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4423      	add	r3, r4
 8002946:	3308      	adds	r3, #8
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800294c:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002950:	4b0d      	ldr	r3, [pc, #52]	; (8002988 <BSP_LCD_DisplayChar+0x80>)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	4c0d      	ldr	r4, [pc, #52]	; (800298c <BSP_LCD_DisplayChar+0x84>)
 8002956:	4613      	mov	r3, r2
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	4413      	add	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4423      	add	r3, r4
 8002960:	3308      	adds	r3, #8
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	889b      	ldrh	r3, [r3, #4]
 8002966:	3307      	adds	r3, #7
 8002968:	2b00      	cmp	r3, #0
 800296a:	da00      	bge.n	800296e <BSP_LCD_DisplayChar+0x66>
 800296c:	3307      	adds	r3, #7
 800296e:	10db      	asrs	r3, r3, #3
 8002970:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002974:	18ca      	adds	r2, r1, r3
 8002976:	88b9      	ldrh	r1, [r7, #4]
 8002978:	88fb      	ldrh	r3, [r7, #6]
 800297a:	4618      	mov	r0, r3
 800297c:	f000 fc6a 	bl	8003254 <DrawChar>
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	bd90      	pop	{r4, r7, pc}
 8002988:	20000180 	.word	0x20000180
 800298c:	20000184 	.word	0x20000184

08002990 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002990:	b5b0      	push	{r4, r5, r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af00      	add	r7, sp, #0
 8002996:	60ba      	str	r2, [r7, #8]
 8002998:	461a      	mov	r2, r3
 800299a:	4603      	mov	r3, r0
 800299c:	81fb      	strh	r3, [r7, #14]
 800299e:	460b      	mov	r3, r1
 80029a0:	81bb      	strh	r3, [r7, #12]
 80029a2:	4613      	mov	r3, r2
 80029a4:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80029a6:	2301      	movs	r3, #1
 80029a8:	83fb      	strh	r3, [r7, #30]
 80029aa:	2300      	movs	r3, #0
 80029ac:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80029ae:	2300      	movs	r3, #0
 80029b0:	61bb      	str	r3, [r7, #24]
 80029b2:	2300      	movs	r3, #0
 80029b4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80029ba:	e002      	b.n	80029c2 <BSP_LCD_DisplayStringAt+0x32>
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	3301      	adds	r3, #1
 80029c0:	61bb      	str	r3, [r7, #24]
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	1c5a      	adds	r2, r3, #1
 80029c6:	617a      	str	r2, [r7, #20]
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1f6      	bne.n	80029bc <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80029ce:	f7ff feb5 	bl	800273c <BSP_LCD_GetXSize>
 80029d2:	4b4a      	ldr	r3, [pc, #296]	; (8002afc <BSP_LCD_DisplayStringAt+0x16c>)
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	494a      	ldr	r1, [pc, #296]	; (8002b00 <BSP_LCD_DisplayStringAt+0x170>)
 80029d8:	4613      	mov	r3, r2
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	4413      	add	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	3308      	adds	r3, #8
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	889b      	ldrh	r3, [r3, #4]
 80029e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ec:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d01c      	beq.n	8002a2e <BSP_LCD_DisplayStringAt+0x9e>
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d017      	beq.n	8002a28 <BSP_LCD_DisplayStringAt+0x98>
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d12e      	bne.n	8002a5a <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	1ad1      	subs	r1, r2, r3
 8002a02:	4b3e      	ldr	r3, [pc, #248]	; (8002afc <BSP_LCD_DisplayStringAt+0x16c>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	483e      	ldr	r0, [pc, #248]	; (8002b00 <BSP_LCD_DisplayStringAt+0x170>)
 8002a08:	4613      	mov	r3, r2
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4413      	add	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4403      	add	r3, r0
 8002a12:	3308      	adds	r3, #8
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	889b      	ldrh	r3, [r3, #4]
 8002a18:	fb03 f301 	mul.w	r3, r3, r1
 8002a1c:	085b      	lsrs	r3, r3, #1
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	89fb      	ldrh	r3, [r7, #14]
 8002a22:	4413      	add	r3, r2
 8002a24:	83fb      	strh	r3, [r7, #30]
      break;
 8002a26:	e01b      	b.n	8002a60 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8002a28:	89fb      	ldrh	r3, [r7, #14]
 8002a2a:	83fb      	strh	r3, [r7, #30]
      break;
 8002a2c:	e018      	b.n	8002a60 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	b299      	uxth	r1, r3
 8002a36:	4b31      	ldr	r3, [pc, #196]	; (8002afc <BSP_LCD_DisplayStringAt+0x16c>)
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	4831      	ldr	r0, [pc, #196]	; (8002b00 <BSP_LCD_DisplayStringAt+0x170>)
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	4413      	add	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	4403      	add	r3, r0
 8002a46:	3308      	adds	r3, #8
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	889b      	ldrh	r3, [r3, #4]
 8002a4c:	fb11 f303 	smulbb	r3, r1, r3
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	89fb      	ldrh	r3, [r7, #14]
 8002a54:	4413      	add	r3, r2
 8002a56:	83fb      	strh	r3, [r7, #30]
      break;
 8002a58:	e002      	b.n	8002a60 <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = X;
 8002a5a:	89fb      	ldrh	r3, [r7, #14]
 8002a5c:	83fb      	strh	r3, [r7, #30]
      break;
 8002a5e:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002a60:	e01a      	b.n	8002a98 <BSP_LCD_DisplayStringAt+0x108>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	781a      	ldrb	r2, [r3, #0]
 8002a66:	89b9      	ldrh	r1, [r7, #12]
 8002a68:	8bfb      	ldrh	r3, [r7, #30]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff ff4c 	bl	8002908 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002a70:	4b22      	ldr	r3, [pc, #136]	; (8002afc <BSP_LCD_DisplayStringAt+0x16c>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4922      	ldr	r1, [pc, #136]	; (8002b00 <BSP_LCD_DisplayStringAt+0x170>)
 8002a76:	4613      	mov	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	440b      	add	r3, r1
 8002a80:	3308      	adds	r3, #8
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	889a      	ldrh	r2, [r3, #4]
 8002a86:	8bfb      	ldrh	r3, [r7, #30]
 8002a88:	4413      	add	r3, r2
 8002a8a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	60bb      	str	r3, [r7, #8]
    i++;
 8002a92:	8bbb      	ldrh	r3, [r7, #28]
 8002a94:	3301      	adds	r3, #1
 8002a96:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	bf14      	ite	ne
 8002aa0:	2301      	movne	r3, #1
 8002aa2:	2300      	moveq	r3, #0
 8002aa4:	b2dc      	uxtb	r4, r3
 8002aa6:	f7ff fe49 	bl	800273c <BSP_LCD_GetXSize>
 8002aaa:	4605      	mov	r5, r0
 8002aac:	8bb9      	ldrh	r1, [r7, #28]
 8002aae:	4b13      	ldr	r3, [pc, #76]	; (8002afc <BSP_LCD_DisplayStringAt+0x16c>)
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	4813      	ldr	r0, [pc, #76]	; (8002b00 <BSP_LCD_DisplayStringAt+0x170>)
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	4413      	add	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4403      	add	r3, r0
 8002abe:	3308      	adds	r3, #8
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	889b      	ldrh	r3, [r3, #4]
 8002ac4:	fb03 f301 	mul.w	r3, r3, r1
 8002ac8:	1aeb      	subs	r3, r5, r3
 8002aca:	b299      	uxth	r1, r3
 8002acc:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <BSP_LCD_DisplayStringAt+0x16c>)
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	480b      	ldr	r0, [pc, #44]	; (8002b00 <BSP_LCD_DisplayStringAt+0x170>)
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	4413      	add	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4403      	add	r3, r0
 8002adc:	3308      	adds	r3, #8
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	889b      	ldrh	r3, [r3, #4]
 8002ae2:	4299      	cmp	r1, r3
 8002ae4:	bf2c      	ite	cs
 8002ae6:	2301      	movcs	r3, #1
 8002ae8:	2300      	movcc	r3, #0
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	4023      	ands	r3, r4
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1b6      	bne.n	8002a62 <BSP_LCD_DisplayStringAt+0xd2>
  }  
}
 8002af4:	bf00      	nop
 8002af6:	3720      	adds	r7, #32
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bdb0      	pop	{r4, r5, r7, pc}
 8002afc:	20000180 	.word	0x20000180
 8002b00:	20000184 	.word	0x20000184

08002b04 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002b04:	b5b0      	push	{r4, r5, r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af02      	add	r7, sp, #8
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	80fb      	strh	r3, [r7, #6]
 8002b0e:	460b      	mov	r3, r1
 8002b10:	80bb      	strh	r3, [r7, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002b1a:	4b16      	ldr	r3, [pc, #88]	; (8002b74 <BSP_LCD_DrawHLine+0x70>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a16      	ldr	r2, [pc, #88]	; (8002b78 <BSP_LCD_DrawHLine+0x74>)
 8002b20:	2134      	movs	r1, #52	; 0x34
 8002b22:	fb01 f303 	mul.w	r3, r1, r3
 8002b26:	4413      	add	r3, r2
 8002b28:	335c      	adds	r3, #92	; 0x5c
 8002b2a:	681c      	ldr	r4, [r3, #0]
 8002b2c:	f7ff fe06 	bl	800273c <BSP_LCD_GetXSize>
 8002b30:	4602      	mov	r2, r0
 8002b32:	88bb      	ldrh	r3, [r7, #4]
 8002b34:	fb03 f202 	mul.w	r2, r3, r2
 8002b38:	88fb      	ldrh	r3, [r7, #6]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4423      	add	r3, r4
 8002b40:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002b42:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <BSP_LCD_DrawHLine+0x70>)
 8002b44:	6818      	ldr	r0, [r3, #0]
 8002b46:	68fc      	ldr	r4, [r7, #12]
 8002b48:	887d      	ldrh	r5, [r7, #2]
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	; (8002b74 <BSP_LCD_DrawHLine+0x70>)
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	490b      	ldr	r1, [pc, #44]	; (8002b7c <BSP_LCD_DrawHLine+0x78>)
 8002b50:	4613      	mov	r3, r2
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	9301      	str	r3, [sp, #4]
 8002b5e:	2300      	movs	r3, #0
 8002b60:	9300      	str	r3, [sp, #0]
 8002b62:	2301      	movs	r3, #1
 8002b64:	462a      	mov	r2, r5
 8002b66:	4621      	mov	r1, r4
 8002b68:	f000 fc2e 	bl	80033c8 <FillBuffer>
}
 8002b6c:	bf00      	nop
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bdb0      	pop	{r4, r5, r7, pc}
 8002b74:	20000180 	.word	0x20000180
 8002b78:	20000510 	.word	0x20000510
 8002b7c:	20000184 	.word	0x20000184

08002b80 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af02      	add	r7, sp, #8
 8002b86:	4603      	mov	r3, r0
 8002b88:	80fb      	strh	r3, [r7, #6]
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	80bb      	strh	r3, [r7, #4]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002b96:	4b18      	ldr	r3, [pc, #96]	; (8002bf8 <BSP_LCD_DrawVLine+0x78>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a18      	ldr	r2, [pc, #96]	; (8002bfc <BSP_LCD_DrawVLine+0x7c>)
 8002b9c:	2134      	movs	r1, #52	; 0x34
 8002b9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ba2:	4413      	add	r3, r2
 8002ba4:	335c      	adds	r3, #92	; 0x5c
 8002ba6:	681c      	ldr	r4, [r3, #0]
 8002ba8:	f7ff fdc8 	bl	800273c <BSP_LCD_GetXSize>
 8002bac:	4602      	mov	r2, r0
 8002bae:	88bb      	ldrh	r3, [r7, #4]
 8002bb0:	fb03 f202 	mul.w	r2, r3, r2
 8002bb4:	88fb      	ldrh	r3, [r7, #6]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4423      	add	r3, r4
 8002bbc:	60fb      	str	r3, [r7, #12]
  
  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8002bbe:	4b0e      	ldr	r3, [pc, #56]	; (8002bf8 <BSP_LCD_DrawVLine+0x78>)
 8002bc0:	681c      	ldr	r4, [r3, #0]
 8002bc2:	68fd      	ldr	r5, [r7, #12]
 8002bc4:	887e      	ldrh	r6, [r7, #2]
 8002bc6:	f7ff fdb9 	bl	800273c <BSP_LCD_GetXSize>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	1e59      	subs	r1, r3, #1
 8002bce:	4b0a      	ldr	r3, [pc, #40]	; (8002bf8 <BSP_LCD_DrawVLine+0x78>)
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	480b      	ldr	r0, [pc, #44]	; (8002c00 <BSP_LCD_DrawVLine+0x80>)
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	4413      	add	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4403      	add	r3, r0
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	9301      	str	r3, [sp, #4]
 8002be2:	9100      	str	r1, [sp, #0]
 8002be4:	4633      	mov	r3, r6
 8002be6:	2201      	movs	r2, #1
 8002be8:	4629      	mov	r1, r5
 8002bea:	4620      	mov	r0, r4
 8002bec:	f000 fbec 	bl	80033c8 <FillBuffer>
}
 8002bf0:	bf00      	nop
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bf8:	20000180 	.word	0x20000180
 8002bfc:	20000510 	.word	0x20000510
 8002c00:	20000184 	.word	0x20000184

08002c04 <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	4604      	mov	r4, r0
 8002c0c:	4608      	mov	r0, r1
 8002c0e:	4611      	mov	r1, r2
 8002c10:	461a      	mov	r2, r3
 8002c12:	4623      	mov	r3, r4
 8002c14:	80fb      	strh	r3, [r7, #6]
 8002c16:	4603      	mov	r3, r0
 8002c18:	80bb      	strh	r3, [r7, #4]
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	807b      	strh	r3, [r7, #2]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8002c22:	887a      	ldrh	r2, [r7, #2]
 8002c24:	88b9      	ldrh	r1, [r7, #4]
 8002c26:	88fb      	ldrh	r3, [r7, #6]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff ff6b 	bl	8002b04 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 8002c2e:	88ba      	ldrh	r2, [r7, #4]
 8002c30:	883b      	ldrh	r3, [r7, #0]
 8002c32:	4413      	add	r3, r2
 8002c34:	b299      	uxth	r1, r3
 8002c36:	887a      	ldrh	r2, [r7, #2]
 8002c38:	88fb      	ldrh	r3, [r7, #6]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff ff62 	bl	8002b04 <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8002c40:	883a      	ldrh	r2, [r7, #0]
 8002c42:	88b9      	ldrh	r1, [r7, #4]
 8002c44:	88fb      	ldrh	r3, [r7, #6]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff ff9a 	bl	8002b80 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8002c4c:	88fa      	ldrh	r2, [r7, #6]
 8002c4e:	887b      	ldrh	r3, [r7, #2]
 8002c50:	4413      	add	r3, r2
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	883a      	ldrh	r2, [r7, #0]
 8002c56:	88b9      	ldrh	r1, [r7, #4]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff ff91 	bl	8002b80 <BSP_LCD_DrawVLine>
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd90      	pop	{r4, r7, pc}
	...

08002c68 <BSP_LCD_DrawCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b087      	sub	sp, #28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	80fb      	strh	r3, [r7, #6]
 8002c72:	460b      	mov	r3, r1
 8002c74:	80bb      	strh	r3, [r7, #4]
 8002c76:	4613      	mov	r3, r2
 8002c78:	807b      	strh	r3, [r7, #2]
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8002c7a:	887b      	ldrh	r3, [r7, #2]
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	f1c3 0303 	rsb	r3, r3, #3
 8002c82:	617b      	str	r3, [r7, #20]
  curx = 0;
 8002c84:	2300      	movs	r3, #0
 8002c86:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8002c88:	887b      	ldrh	r3, [r7, #2]
 8002c8a:	60fb      	str	r3, [r7, #12]
  
  while (curx <= cury)
 8002c8c:	e0cf      	b.n	8002e2e <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	4413      	add	r3, r2
 8002c96:	b298      	uxth	r0, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	88ba      	ldrh	r2, [r7, #4]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	b29c      	uxth	r4, r3
 8002ca2:	4b67      	ldr	r3, [pc, #412]	; (8002e40 <BSP_LCD_DrawCircle+0x1d8>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4967      	ldr	r1, [pc, #412]	; (8002e44 <BSP_LCD_DrawCircle+0x1dc>)
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4621      	mov	r1, r4
 8002cb8:	f000 faa6 	bl	8003208 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	88fa      	ldrh	r2, [r7, #6]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	b298      	uxth	r0, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	88ba      	ldrh	r2, [r7, #4]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	b29c      	uxth	r4, r3
 8002cd0:	4b5b      	ldr	r3, [pc, #364]	; (8002e40 <BSP_LCD_DrawCircle+0x1d8>)
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	495b      	ldr	r1, [pc, #364]	; (8002e44 <BSP_LCD_DrawCircle+0x1dc>)
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4413      	add	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	440b      	add	r3, r1
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	4621      	mov	r1, r4
 8002ce6:	f000 fa8f 	bl	8003208 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	88fb      	ldrh	r3, [r7, #6]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	b298      	uxth	r0, r3
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	88ba      	ldrh	r2, [r7, #4]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	b29c      	uxth	r4, r3
 8002cfe:	4b50      	ldr	r3, [pc, #320]	; (8002e40 <BSP_LCD_DrawCircle+0x1d8>)
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	4950      	ldr	r1, [pc, #320]	; (8002e44 <BSP_LCD_DrawCircle+0x1dc>)
 8002d04:	4613      	mov	r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	4621      	mov	r1, r4
 8002d14:	f000 fa78 	bl	8003208 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	88fa      	ldrh	r2, [r7, #6]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	b298      	uxth	r0, r3
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	88ba      	ldrh	r2, [r7, #4]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	b29c      	uxth	r4, r3
 8002d2c:	4b44      	ldr	r3, [pc, #272]	; (8002e40 <BSP_LCD_DrawCircle+0x1d8>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4944      	ldr	r1, [pc, #272]	; (8002e44 <BSP_LCD_DrawCircle+0x1dc>)
 8002d32:	4613      	mov	r3, r2
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	4413      	add	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	440b      	add	r3, r1
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	4621      	mov	r1, r4
 8002d42:	f000 fa61 	bl	8003208 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	88fb      	ldrh	r3, [r7, #6]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	b298      	uxth	r0, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	88bb      	ldrh	r3, [r7, #4]
 8002d56:	4413      	add	r3, r2
 8002d58:	b29c      	uxth	r4, r3
 8002d5a:	4b39      	ldr	r3, [pc, #228]	; (8002e40 <BSP_LCD_DrawCircle+0x1d8>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	4939      	ldr	r1, [pc, #228]	; (8002e44 <BSP_LCD_DrawCircle+0x1dc>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	4621      	mov	r1, r4
 8002d70:	f000 fa4a 	bl	8003208 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	88fa      	ldrh	r2, [r7, #6]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	b298      	uxth	r0, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	88bb      	ldrh	r3, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	b29c      	uxth	r4, r3
 8002d88:	4b2d      	ldr	r3, [pc, #180]	; (8002e40 <BSP_LCD_DrawCircle+0x1d8>)
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	492d      	ldr	r1, [pc, #180]	; (8002e44 <BSP_LCD_DrawCircle+0x1dc>)
 8002d8e:	4613      	mov	r3, r2
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	4413      	add	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	4621      	mov	r1, r4
 8002d9e:	f000 fa33 	bl	8003208 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	88fb      	ldrh	r3, [r7, #6]
 8002da8:	4413      	add	r3, r2
 8002daa:	b298      	uxth	r0, r3
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	88bb      	ldrh	r3, [r7, #4]
 8002db2:	4413      	add	r3, r2
 8002db4:	b29c      	uxth	r4, r3
 8002db6:	4b22      	ldr	r3, [pc, #136]	; (8002e40 <BSP_LCD_DrawCircle+0x1d8>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	4922      	ldr	r1, [pc, #136]	; (8002e44 <BSP_LCD_DrawCircle+0x1dc>)
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	4413      	add	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	461a      	mov	r2, r3
 8002dca:	4621      	mov	r1, r4
 8002dcc:	f000 fa1c 	bl	8003208 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	88fa      	ldrh	r2, [r7, #6]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	b298      	uxth	r0, r3
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	b29a      	uxth	r2, r3
 8002dde:	88bb      	ldrh	r3, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	b29c      	uxth	r4, r3
 8002de4:	4b16      	ldr	r3, [pc, #88]	; (8002e40 <BSP_LCD_DrawCircle+0x1d8>)
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	4916      	ldr	r1, [pc, #88]	; (8002e44 <BSP_LCD_DrawCircle+0x1dc>)
 8002dea:	4613      	mov	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	4413      	add	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	461a      	mov	r2, r3
 8002df8:	4621      	mov	r1, r4
 8002dfa:	f000 fa05 	bl	8003208 <BSP_LCD_DrawPixel>

    if (d < 0)
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	da06      	bge.n	8002e12 <BSP_LCD_DrawCircle+0x1aa>
    { 
      d += (curx << 2) + 6;
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	009a      	lsls	r2, r3, #2
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	3306      	adds	r3, #6
 8002e0e:	617b      	str	r3, [r7, #20]
 8002e10:	e00a      	b.n	8002e28 <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	009a      	lsls	r2, r3, #2
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	330a      	adds	r3, #10
 8002e20:	617b      	str	r3, [r7, #20]
      cury--;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	3b01      	subs	r3, #1
 8002e26:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	f67f af2b 	bls.w	8002c8e <BSP_LCD_DrawCircle+0x26>
  } 
}
 8002e38:	bf00      	nop
 8002e3a:	371c      	adds	r7, #28
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd90      	pop	{r4, r7, pc}
 8002e40:	20000180 	.word	0x20000180
 8002e44:	20000184 	.word	0x20000184

08002e48 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e4c:	b086      	sub	sp, #24
 8002e4e:	af02      	add	r7, sp, #8
 8002e50:	4604      	mov	r4, r0
 8002e52:	4608      	mov	r0, r1
 8002e54:	4611      	mov	r1, r2
 8002e56:	461a      	mov	r2, r3
 8002e58:	4623      	mov	r3, r4
 8002e5a:	80fb      	strh	r3, [r7, #6]
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	80bb      	strh	r3, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002e6c:	4b20      	ldr	r3, [pc, #128]	; (8002ef0 <BSP_LCD_FillRect+0xa8>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4920      	ldr	r1, [pc, #128]	; (8002ef4 <BSP_LCD_FillRect+0xac>)
 8002e72:	4613      	mov	r3, r2
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	4413      	add	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7ff fce8 	bl	8002854 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002e84:	4b1a      	ldr	r3, [pc, #104]	; (8002ef0 <BSP_LCD_FillRect+0xa8>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a1b      	ldr	r2, [pc, #108]	; (8002ef8 <BSP_LCD_FillRect+0xb0>)
 8002e8a:	2134      	movs	r1, #52	; 0x34
 8002e8c:	fb01 f303 	mul.w	r3, r1, r3
 8002e90:	4413      	add	r3, r2
 8002e92:	335c      	adds	r3, #92	; 0x5c
 8002e94:	681c      	ldr	r4, [r3, #0]
 8002e96:	f7ff fc51 	bl	800273c <BSP_LCD_GetXSize>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	88bb      	ldrh	r3, [r7, #4]
 8002e9e:	fb03 f202 	mul.w	r2, r3, r2
 8002ea2:	88fb      	ldrh	r3, [r7, #6]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	4423      	add	r3, r4
 8002eaa:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8002eac:	4b10      	ldr	r3, [pc, #64]	; (8002ef0 <BSP_LCD_FillRect+0xa8>)
 8002eae:	681c      	ldr	r4, [r3, #0]
 8002eb0:	68fd      	ldr	r5, [r7, #12]
 8002eb2:	887e      	ldrh	r6, [r7, #2]
 8002eb4:	f8b7 8000 	ldrh.w	r8, [r7]
 8002eb8:	f7ff fc40 	bl	800273c <BSP_LCD_GetXSize>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	887b      	ldrh	r3, [r7, #2]
 8002ec0:	1ad1      	subs	r1, r2, r3
 8002ec2:	4b0b      	ldr	r3, [pc, #44]	; (8002ef0 <BSP_LCD_FillRect+0xa8>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	480b      	ldr	r0, [pc, #44]	; (8002ef4 <BSP_LCD_FillRect+0xac>)
 8002ec8:	4613      	mov	r3, r2
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	4413      	add	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4403      	add	r3, r0
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	9301      	str	r3, [sp, #4]
 8002ed6:	9100      	str	r1, [sp, #0]
 8002ed8:	4643      	mov	r3, r8
 8002eda:	4632      	mov	r2, r6
 8002edc:	4629      	mov	r1, r5
 8002ede:	4620      	mov	r0, r4
 8002ee0:	f000 fa72 	bl	80033c8 <FillBuffer>
}
 8002ee4:	bf00      	nop
 8002ee6:	3710      	adds	r7, #16
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000180 	.word	0x20000180
 8002ef4:	20000184 	.word	0x20000184
 8002ef8:	20000510 	.word	0x20000510

08002efc <BSP_LCD_FillCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	80fb      	strh	r3, [r7, #6]
 8002f06:	460b      	mov	r3, r1
 8002f08:	80bb      	strh	r3, [r7, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	807b      	strh	r3, [r7, #2]
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8002f0e:	887b      	ldrh	r3, [r7, #2]
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	f1c3 0303 	rsb	r3, r3, #3
 8002f16:	617b      	str	r3, [r7, #20]

  curx = 0;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8002f1c:	887b      	ldrh	r3, [r7, #2]
 8002f1e:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002f20:	4b44      	ldr	r3, [pc, #272]	; (8003034 <BSP_LCD_FillCircle+0x138>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4944      	ldr	r1, [pc, #272]	; (8003038 <BSP_LCD_FillCircle+0x13c>)
 8002f26:	4613      	mov	r3, r2
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4413      	add	r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	440b      	add	r3, r1
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff fc8e 	bl	8002854 <BSP_LCD_SetTextColor>

  while (curx <= cury)
 8002f38:	e061      	b.n	8002ffe <BSP_LCD_FillCircle+0x102>
  {
    if(cury > 0) 
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d021      	beq.n	8002f84 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	88fa      	ldrh	r2, [r7, #6]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	b298      	uxth	r0, r3
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	88bb      	ldrh	r3, [r7, #4]
 8002f50:	4413      	add	r3, r2
 8002f52:	b299      	uxth	r1, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	f7ff fdd1 	bl	8002b04 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	88fa      	ldrh	r2, [r7, #6]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	b298      	uxth	r0, r3
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	88ba      	ldrh	r2, [r7, #4]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	b299      	uxth	r1, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	461a      	mov	r2, r3
 8002f80:	f7ff fdc0 	bl	8002b04 <BSP_LCD_DrawHLine>
    }

    if(curx > 0) 
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d021      	beq.n	8002fce <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	88fa      	ldrh	r2, [r7, #6]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	b298      	uxth	r0, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	88ba      	ldrh	r2, [r7, #4]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	b299      	uxth	r1, r3
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	f7ff fdac 	bl	8002b04 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	88fa      	ldrh	r2, [r7, #6]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	b298      	uxth	r0, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	88bb      	ldrh	r3, [r7, #4]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	b299      	uxth	r1, r3
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	461a      	mov	r2, r3
 8002fca:	f7ff fd9b 	bl	8002b04 <BSP_LCD_DrawHLine>
    }
    if (d < 0)
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	da06      	bge.n	8002fe2 <BSP_LCD_FillCircle+0xe6>
    { 
      d += (curx << 2) + 6;
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	009a      	lsls	r2, r3, #2
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	4413      	add	r3, r2
 8002fdc:	3306      	adds	r3, #6
 8002fde:	617b      	str	r3, [r7, #20]
 8002fe0:	e00a      	b.n	8002ff8 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	009a      	lsls	r2, r3, #2
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	4413      	add	r3, r2
 8002fee:	330a      	adds	r3, #10
 8002ff0:	617b      	str	r3, [r7, #20]
      cury--;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	429a      	cmp	r2, r3
 8003004:	d999      	bls.n	8002f3a <BSP_LCD_FillCircle+0x3e>
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003006:	4b0b      	ldr	r3, [pc, #44]	; (8003034 <BSP_LCD_FillCircle+0x138>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	490b      	ldr	r1, [pc, #44]	; (8003038 <BSP_LCD_FillCircle+0x13c>)
 800300c:	4613      	mov	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff fc1b 	bl	8002854 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800301e:	887a      	ldrh	r2, [r7, #2]
 8003020:	88b9      	ldrh	r1, [r7, #4]
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff fe1f 	bl	8002c68 <BSP_LCD_DrawCircle>
}
 800302a:	bf00      	nop
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	20000180 	.word	0x20000180
 8003038:	20000184 	.word	0x20000184

0800303c <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8003040:	4b05      	ldr	r3, [pc, #20]	; (8003058 <BSP_LCD_DisplayOn+0x1c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 800304a:	4b03      	ldr	r3, [pc, #12]	; (8003058 <BSP_LCD_DisplayOn+0x1c>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	4798      	blx	r3
  }
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	200005b8 	.word	0x200005b8

0800305c <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08e      	sub	sp, #56	; 0x38
 8003060:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003062:	2300      	movs	r3, #0
 8003064:	623b      	str	r3, [r7, #32]
 8003066:	4b61      	ldr	r3, [pc, #388]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306a:	4a60      	ldr	r2, [pc, #384]	; (80031ec <BSP_LCD_MspInit+0x190>)
 800306c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003070:	6453      	str	r3, [r2, #68]	; 0x44
 8003072:	4b5e      	ldr	r3, [pc, #376]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003076:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800307a:	623b      	str	r3, [r7, #32]
 800307c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 800307e:	2300      	movs	r3, #0
 8003080:	61fb      	str	r3, [r7, #28]
 8003082:	4b5a      	ldr	r3, [pc, #360]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	4a59      	ldr	r2, [pc, #356]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003088:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800308c:	6313      	str	r3, [r2, #48]	; 0x30
 800308e:	4b57      	ldr	r3, [pc, #348]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003096:	61fb      	str	r3, [r7, #28]
 8003098:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800309a:	2300      	movs	r3, #0
 800309c:	61bb      	str	r3, [r7, #24]
 800309e:	4b53      	ldr	r3, [pc, #332]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	4a52      	ldr	r2, [pc, #328]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	6313      	str	r3, [r2, #48]	; 0x30
 80030aa:	4b50      	ldr	r3, [pc, #320]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	61bb      	str	r3, [r7, #24]
 80030b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030b6:	2300      	movs	r3, #0
 80030b8:	617b      	str	r3, [r7, #20]
 80030ba:	4b4c      	ldr	r3, [pc, #304]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030be:	4a4b      	ldr	r2, [pc, #300]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030c0:	f043 0302 	orr.w	r3, r3, #2
 80030c4:	6313      	str	r3, [r2, #48]	; 0x30
 80030c6:	4b49      	ldr	r3, [pc, #292]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	617b      	str	r3, [r7, #20]
 80030d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	4b45      	ldr	r3, [pc, #276]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030da:	4a44      	ldr	r2, [pc, #272]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030dc:	f043 0304 	orr.w	r3, r3, #4
 80030e0:	6313      	str	r3, [r2, #48]	; 0x30
 80030e2:	4b42      	ldr	r3, [pc, #264]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	f003 0304 	and.w	r3, r3, #4
 80030ea:	613b      	str	r3, [r7, #16]
 80030ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030ee:	2300      	movs	r3, #0
 80030f0:	60fb      	str	r3, [r7, #12]
 80030f2:	4b3e      	ldr	r3, [pc, #248]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	4a3d      	ldr	r2, [pc, #244]	; (80031ec <BSP_LCD_MspInit+0x190>)
 80030f8:	f043 0308 	orr.w	r3, r3, #8
 80030fc:	6313      	str	r3, [r2, #48]	; 0x30
 80030fe:	4b3b      	ldr	r3, [pc, #236]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	f003 0308 	and.w	r3, r3, #8
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	4b37      	ldr	r3, [pc, #220]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	4a36      	ldr	r2, [pc, #216]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003114:	f043 0320 	orr.w	r3, r3, #32
 8003118:	6313      	str	r3, [r2, #48]	; 0x30
 800311a:	4b34      	ldr	r3, [pc, #208]	; (80031ec <BSP_LCD_MspInit+0x190>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311e:	f003 0320 	and.w	r3, r3, #32
 8003122:	60bb      	str	r3, [r7, #8]
 8003124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	607b      	str	r3, [r7, #4]
 800312a:	4b30      	ldr	r3, [pc, #192]	; (80031ec <BSP_LCD_MspInit+0x190>)
 800312c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312e:	4a2f      	ldr	r2, [pc, #188]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003130:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003134:	6313      	str	r3, [r2, #48]	; 0x30
 8003136:	4b2d      	ldr	r3, [pc, #180]	; (80031ec <BSP_LCD_MspInit+0x190>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800313e:	607b      	str	r3, [r7, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8003142:	f641 0358 	movw	r3, #6232	; 0x1858
 8003146:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003148:	2302      	movs	r3, #2
 800314a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003150:	2302      	movs	r3, #2
 8003152:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8003154:	230e      	movs	r3, #14
 8003156:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003158:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800315c:	4619      	mov	r1, r3
 800315e:	4824      	ldr	r0, [pc, #144]	; (80031f0 <BSP_LCD_MspInit+0x194>)
 8003160:	f001 f9ae 	bl	80044c0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003164:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003168:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800316a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800316e:	4619      	mov	r1, r3
 8003170:	4820      	ldr	r0, [pc, #128]	; (80031f4 <BSP_LCD_MspInit+0x198>)
 8003172:	f001 f9a5 	bl	80044c0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8003176:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800317c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003180:	4619      	mov	r1, r3
 8003182:	481d      	ldr	r0, [pc, #116]	; (80031f8 <BSP_LCD_MspInit+0x19c>)
 8003184:	f001 f99c 	bl	80044c0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003188:	2348      	movs	r3, #72	; 0x48
 800318a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800318c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003190:	4619      	mov	r1, r3
 8003192:	481a      	ldr	r0, [pc, #104]	; (80031fc <BSP_LCD_MspInit+0x1a0>)
 8003194:	f001 f994 	bl	80044c0 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003198:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800319c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 800319e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031a2:	4619      	mov	r1, r3
 80031a4:	4816      	ldr	r0, [pc, #88]	; (8003200 <BSP_LCD_MspInit+0x1a4>)
 80031a6:	f001 f98b 	bl	80044c0 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80031aa:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80031ae:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80031b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031b4:	4619      	mov	r1, r3
 80031b6:	4813      	ldr	r0, [pc, #76]	; (8003204 <BSP_LCD_MspInit+0x1a8>)
 80031b8:	f001 f982 	bl	80044c0 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80031bc:	2303      	movs	r3, #3
 80031be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80031c0:	2309      	movs	r3, #9
 80031c2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80031c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031c8:	4619      	mov	r1, r3
 80031ca:	480a      	ldr	r0, [pc, #40]	; (80031f4 <BSP_LCD_MspInit+0x198>)
 80031cc:	f001 f978 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80031d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80031d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80031d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031da:	4619      	mov	r1, r3
 80031dc:	4809      	ldr	r0, [pc, #36]	; (8003204 <BSP_LCD_MspInit+0x1a8>)
 80031de:	f001 f96f 	bl	80044c0 <HAL_GPIO_Init>
}
 80031e2:	bf00      	nop
 80031e4:	3738      	adds	r7, #56	; 0x38
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	40023800 	.word	0x40023800
 80031f0:	40020000 	.word	0x40020000
 80031f4:	40020400 	.word	0x40020400
 80031f8:	40020800 	.word	0x40020800
 80031fc:	40020c00 	.word	0x40020c00
 8003200:	40021400 	.word	0x40021400
 8003204:	40021800 	.word	0x40021800

08003208 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003208:	b5b0      	push	{r4, r5, r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	4603      	mov	r3, r0
 8003210:	603a      	str	r2, [r7, #0]
 8003212:	80fb      	strh	r3, [r7, #6]
 8003214:	460b      	mov	r3, r1
 8003216:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003218:	4b0c      	ldr	r3, [pc, #48]	; (800324c <BSP_LCD_DrawPixel+0x44>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a0c      	ldr	r2, [pc, #48]	; (8003250 <BSP_LCD_DrawPixel+0x48>)
 800321e:	2134      	movs	r1, #52	; 0x34
 8003220:	fb01 f303 	mul.w	r3, r1, r3
 8003224:	4413      	add	r3, r2
 8003226:	335c      	adds	r3, #92	; 0x5c
 8003228:	681c      	ldr	r4, [r3, #0]
 800322a:	88bd      	ldrh	r5, [r7, #4]
 800322c:	f7ff fa86 	bl	800273c <BSP_LCD_GetXSize>
 8003230:	4603      	mov	r3, r0
 8003232:	fb03 f205 	mul.w	r2, r3, r5
 8003236:	88fb      	ldrh	r3, [r7, #6]
 8003238:	4413      	add	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4423      	add	r3, r4
 800323e:	461a      	mov	r2, r3
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	6013      	str	r3, [r2, #0]
}
 8003244:	bf00      	nop
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bdb0      	pop	{r4, r5, r7, pc}
 800324c:	20000180 	.word	0x20000180
 8003250:	20000510 	.word	0x20000510

08003254 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b088      	sub	sp, #32
 8003258:	af00      	add	r7, sp, #0
 800325a:	4603      	mov	r3, r0
 800325c:	603a      	str	r2, [r7, #0]
 800325e:	80fb      	strh	r3, [r7, #6]
 8003260:	460b      	mov	r3, r1
 8003262:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003264:	2300      	movs	r3, #0
 8003266:	61fb      	str	r3, [r7, #28]
 8003268:	2300      	movs	r3, #0
 800326a:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 800326c:	2300      	movs	r3, #0
 800326e:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003270:	4b53      	ldr	r3, [pc, #332]	; (80033c0 <DrawChar+0x16c>)
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	4953      	ldr	r1, [pc, #332]	; (80033c4 <DrawChar+0x170>)
 8003276:	4613      	mov	r3, r2
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	4413      	add	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	440b      	add	r3, r1
 8003280:	3308      	adds	r3, #8
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	88db      	ldrh	r3, [r3, #6]
 8003286:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003288:	4b4d      	ldr	r3, [pc, #308]	; (80033c0 <DrawChar+0x16c>)
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	494d      	ldr	r1, [pc, #308]	; (80033c4 <DrawChar+0x170>)
 800328e:	4613      	mov	r3, r2
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	4413      	add	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	3308      	adds	r3, #8
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	889b      	ldrh	r3, [r3, #4]
 800329e:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 80032a0:	8a3b      	ldrh	r3, [r7, #16]
 80032a2:	3307      	adds	r3, #7
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	da00      	bge.n	80032aa <DrawChar+0x56>
 80032a8:	3307      	adds	r3, #7
 80032aa:	10db      	asrs	r3, r3, #3
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	b2da      	uxtb	r2, r3
 80032b2:	8a3b      	ldrh	r3, [r7, #16]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 80032ba:	2300      	movs	r3, #0
 80032bc:	61fb      	str	r3, [r7, #28]
 80032be:	e076      	b.n	80033ae <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80032c0:	8a3b      	ldrh	r3, [r7, #16]
 80032c2:	3307      	adds	r3, #7
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	da00      	bge.n	80032ca <DrawChar+0x76>
 80032c8:	3307      	adds	r3, #7
 80032ca:	10db      	asrs	r3, r3, #3
 80032cc:	461a      	mov	r2, r3
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	fb03 f302 	mul.w	r3, r3, r2
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	4413      	add	r3, r2
 80032d8:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80032da:	8a3b      	ldrh	r3, [r7, #16]
 80032dc:	3307      	adds	r3, #7
 80032de:	2b00      	cmp	r3, #0
 80032e0:	da00      	bge.n	80032e4 <DrawChar+0x90>
 80032e2:	3307      	adds	r3, #7
 80032e4:	10db      	asrs	r3, r3, #3
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d002      	beq.n	80032f0 <DrawChar+0x9c>
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d004      	beq.n	80032f8 <DrawChar+0xa4>
 80032ee:	e00c      	b.n	800330a <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	617b      	str	r3, [r7, #20]
      break;
 80032f6:	e016      	b.n	8003326 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	021b      	lsls	r3, r3, #8
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	3201      	adds	r2, #1
 8003302:	7812      	ldrb	r2, [r2, #0]
 8003304:	4313      	orrs	r3, r2
 8003306:	617b      	str	r3, [r7, #20]
      break;
 8003308:	e00d      	b.n	8003326 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	041a      	lsls	r2, r3, #16
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	3301      	adds	r3, #1
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	021b      	lsls	r3, r3, #8
 8003318:	4313      	orrs	r3, r2
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	3202      	adds	r2, #2
 800331e:	7812      	ldrb	r2, [r2, #0]
 8003320:	4313      	orrs	r3, r2
 8003322:	617b      	str	r3, [r7, #20]
      break;
 8003324:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003326:	2300      	movs	r3, #0
 8003328:	61bb      	str	r3, [r7, #24]
 800332a:	e036      	b.n	800339a <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 800332c:	8a3a      	ldrh	r2, [r7, #16]
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	1ad2      	subs	r2, r2, r3
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	4413      	add	r3, r2
 8003336:	3b01      	subs	r3, #1
 8003338:	2201      	movs	r2, #1
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	461a      	mov	r2, r3
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	4013      	ands	r3, r2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d012      	beq.n	800336e <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	b29a      	uxth	r2, r3
 800334c:	88fb      	ldrh	r3, [r7, #6]
 800334e:	4413      	add	r3, r2
 8003350:	b298      	uxth	r0, r3
 8003352:	4b1b      	ldr	r3, [pc, #108]	; (80033c0 <DrawChar+0x16c>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	491b      	ldr	r1, [pc, #108]	; (80033c4 <DrawChar+0x170>)
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	88bb      	ldrh	r3, [r7, #4]
 8003366:	4619      	mov	r1, r3
 8003368:	f7ff ff4e 	bl	8003208 <BSP_LCD_DrawPixel>
 800336c:	e012      	b.n	8003394 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	b29a      	uxth	r2, r3
 8003372:	88fb      	ldrh	r3, [r7, #6]
 8003374:	4413      	add	r3, r2
 8003376:	b298      	uxth	r0, r3
 8003378:	4b11      	ldr	r3, [pc, #68]	; (80033c0 <DrawChar+0x16c>)
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	4911      	ldr	r1, [pc, #68]	; (80033c4 <DrawChar+0x170>)
 800337e:	4613      	mov	r3, r2
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	4413      	add	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	3304      	adds	r3, #4
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	88bb      	ldrh	r3, [r7, #4]
 800338e:	4619      	mov	r1, r3
 8003390:	f7ff ff3a 	bl	8003208 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	3301      	adds	r3, #1
 8003398:	61bb      	str	r3, [r7, #24]
 800339a:	8a3b      	ldrh	r3, [r7, #16]
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d3c4      	bcc.n	800332c <DrawChar+0xd8>
      } 
    }
    Ypos++;
 80033a2:	88bb      	ldrh	r3, [r7, #4]
 80033a4:	3301      	adds	r3, #1
 80033a6:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	3301      	adds	r3, #1
 80033ac:	61fb      	str	r3, [r7, #28]
 80033ae:	8a7b      	ldrh	r3, [r7, #18]
 80033b0:	69fa      	ldr	r2, [r7, #28]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d384      	bcc.n	80032c0 <DrawChar+0x6c>
  }
}
 80033b6:	bf00      	nop
 80033b8:	3720      	adds	r7, #32
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20000180 	.word	0x20000180
 80033c4:	20000184 	.word	0x20000184

080033c8 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af02      	add	r7, sp, #8
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
 80033d4:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80033d6:	4b16      	ldr	r3, [pc, #88]	; (8003430 <FillBuffer+0x68>)
 80033d8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80033dc:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80033de:	4b14      	ldr	r3, [pc, #80]	; (8003430 <FillBuffer+0x68>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80033e4:	4a12      	ldr	r2, [pc, #72]	; (8003430 <FillBuffer+0x68>)
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80033ea:	4b11      	ldr	r3, [pc, #68]	; (8003430 <FillBuffer+0x68>)
 80033ec:	4a11      	ldr	r2, [pc, #68]	; (8003434 <FillBuffer+0x6c>)
 80033ee:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80033f0:	480f      	ldr	r0, [pc, #60]	; (8003430 <FillBuffer+0x68>)
 80033f2:	f000 fdd9 	bl	8003fa8 <HAL_DMA2D_Init>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d115      	bne.n	8003428 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80033fc:	68f9      	ldr	r1, [r7, #12]
 80033fe:	480c      	ldr	r0, [pc, #48]	; (8003430 <FillBuffer+0x68>)
 8003400:	f000 ff30 	bl	8004264 <HAL_DMA2D_ConfigLayer>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10e      	bne.n	8003428 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69f9      	ldr	r1, [r7, #28]
 8003414:	4806      	ldr	r0, [pc, #24]	; (8003430 <FillBuffer+0x68>)
 8003416:	f000 fe10 	bl	800403a <HAL_DMA2D_Start>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d103      	bne.n	8003428 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003420:	210a      	movs	r1, #10
 8003422:	4803      	ldr	r0, [pc, #12]	; (8003430 <FillBuffer+0x68>)
 8003424:	f000 fe34 	bl	8004090 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003428:	bf00      	nop
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20000110 	.word	0x20000110
 8003434:	4002b000 	.word	0x4002b000

08003438 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 800343c:	4b29      	ldr	r3, [pc, #164]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 800343e:	4a2a      	ldr	r2, [pc, #168]	; (80034e8 <BSP_SDRAM_Init+0xb0>)
 8003440:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003442:	4b2a      	ldr	r3, [pc, #168]	; (80034ec <BSP_SDRAM_Init+0xb4>)
 8003444:	2202      	movs	r2, #2
 8003446:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003448:	4b28      	ldr	r3, [pc, #160]	; (80034ec <BSP_SDRAM_Init+0xb4>)
 800344a:	2207      	movs	r2, #7
 800344c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800344e:	4b27      	ldr	r3, [pc, #156]	; (80034ec <BSP_SDRAM_Init+0xb4>)
 8003450:	2204      	movs	r2, #4
 8003452:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003454:	4b25      	ldr	r3, [pc, #148]	; (80034ec <BSP_SDRAM_Init+0xb4>)
 8003456:	2207      	movs	r2, #7
 8003458:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800345a:	4b24      	ldr	r3, [pc, #144]	; (80034ec <BSP_SDRAM_Init+0xb4>)
 800345c:	2202      	movs	r2, #2
 800345e:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003460:	4b22      	ldr	r3, [pc, #136]	; (80034ec <BSP_SDRAM_Init+0xb4>)
 8003462:	2202      	movs	r2, #2
 8003464:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003466:	4b21      	ldr	r3, [pc, #132]	; (80034ec <BSP_SDRAM_Init+0xb4>)
 8003468:	2202      	movs	r2, #2
 800346a:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 800346c:	4b1d      	ldr	r3, [pc, #116]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 800346e:	2201      	movs	r2, #1
 8003470:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003472:	4b1c      	ldr	r3, [pc, #112]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 8003474:	2200      	movs	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003478:	4b1a      	ldr	r3, [pc, #104]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 800347a:	2204      	movs	r2, #4
 800347c:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800347e:	4b19      	ldr	r3, [pc, #100]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 8003480:	2210      	movs	r2, #16
 8003482:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003484:	4b17      	ldr	r3, [pc, #92]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 8003486:	2240      	movs	r2, #64	; 0x40
 8003488:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800348a:	4b16      	ldr	r3, [pc, #88]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 800348c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003490:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003492:	4b14      	ldr	r3, [pc, #80]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 8003494:	2200      	movs	r2, #0
 8003496:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003498:	4b12      	ldr	r3, [pc, #72]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 800349a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800349e:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 80034a0:	4b10      	ldr	r3, [pc, #64]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80034a6:	4b0f      	ldr	r3, [pc, #60]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 80034a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034ac:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80034ae:	2100      	movs	r1, #0
 80034b0:	480c      	ldr	r0, [pc, #48]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 80034b2:	f000 f87f 	bl	80035b4 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 80034b6:	490d      	ldr	r1, [pc, #52]	; (80034ec <BSP_SDRAM_Init+0xb4>)
 80034b8:	480a      	ldr	r0, [pc, #40]	; (80034e4 <BSP_SDRAM_Init+0xac>)
 80034ba:	f003 fca9 	bl	8006e10 <HAL_SDRAM_Init>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80034c4:	4b0a      	ldr	r3, [pc, #40]	; (80034f0 <BSP_SDRAM_Init+0xb8>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	701a      	strb	r2, [r3, #0]
 80034ca:	e002      	b.n	80034d2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80034cc:	4b08      	ldr	r3, [pc, #32]	; (80034f0 <BSP_SDRAM_Init+0xb8>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80034d2:	f240 506a 	movw	r0, #1386	; 0x56a
 80034d6:	f000 f80d 	bl	80034f4 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80034da:	4b05      	ldr	r3, [pc, #20]	; (80034f0 <BSP_SDRAM_Init+0xb8>)
 80034dc:	781b      	ldrb	r3, [r3, #0]
}
 80034de:	4618      	mov	r0, r3
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	2000019c 	.word	0x2000019c
 80034e8:	a0000140 	.word	0xa0000140
 80034ec:	200001d0 	.word	0x200001d0
 80034f0:	20000084 	.word	0x20000084

080034f4 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80034fc:	2300      	movs	r3, #0
 80034fe:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003500:	4b2a      	ldr	r3, [pc, #168]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003502:	2201      	movs	r2, #1
 8003504:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003506:	4b29      	ldr	r3, [pc, #164]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003508:	2208      	movs	r2, #8
 800350a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800350c:	4b27      	ldr	r3, [pc, #156]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 800350e:	2201      	movs	r2, #1
 8003510:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003512:	4b26      	ldr	r3, [pc, #152]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003514:	2200      	movs	r2, #0
 8003516:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003518:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800351c:	4923      	ldr	r1, [pc, #140]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 800351e:	4824      	ldr	r0, [pc, #144]	; (80035b0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003520:	f003 fcaa 	bl	8006e78 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003524:	2001      	movs	r0, #1
 8003526:	f000 fa7f 	bl	8003a28 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800352a:	4b20      	ldr	r3, [pc, #128]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 800352c:	2202      	movs	r2, #2
 800352e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003530:	4b1e      	ldr	r3, [pc, #120]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003532:	2208      	movs	r2, #8
 8003534:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003536:	4b1d      	ldr	r3, [pc, #116]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003538:	2201      	movs	r2, #1
 800353a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800353c:	4b1b      	ldr	r3, [pc, #108]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 800353e:	2200      	movs	r2, #0
 8003540:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003542:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003546:	4919      	ldr	r1, [pc, #100]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003548:	4819      	ldr	r0, [pc, #100]	; (80035b0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800354a:	f003 fc95 	bl	8006e78 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800354e:	4b17      	ldr	r3, [pc, #92]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003550:	2203      	movs	r2, #3
 8003552:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003554:	4b15      	ldr	r3, [pc, #84]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003556:	2208      	movs	r2, #8
 8003558:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800355a:	4b14      	ldr	r3, [pc, #80]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 800355c:	2204      	movs	r2, #4
 800355e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003560:	4b12      	ldr	r3, [pc, #72]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003562:	2200      	movs	r2, #0
 8003564:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003566:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800356a:	4910      	ldr	r1, [pc, #64]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 800356c:	4810      	ldr	r0, [pc, #64]	; (80035b0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800356e:	f003 fc83 	bl	8006e78 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003572:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003576:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003578:	4b0c      	ldr	r3, [pc, #48]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 800357a:	2204      	movs	r2, #4
 800357c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800357e:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003580:	2208      	movs	r2, #8
 8003582:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003584:	4b09      	ldr	r3, [pc, #36]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003586:	2201      	movs	r2, #1
 8003588:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	4a07      	ldr	r2, [pc, #28]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 800358e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003590:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003594:	4905      	ldr	r1, [pc, #20]	; (80035ac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003596:	4806      	ldr	r0, [pc, #24]	; (80035b0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003598:	f003 fc6e 	bl	8006e78 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	4804      	ldr	r0, [pc, #16]	; (80035b0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80035a0:	f003 fc95 	bl	8006ece <HAL_SDRAM_ProgramRefreshRate>
}
 80035a4:	bf00      	nop
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	200001ec 	.word	0x200001ec
 80035b0:	2000019c 	.word	0x2000019c

080035b4 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b090      	sub	sp, #64	; 0x40
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 80ec 	beq.w	800379e <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80035ca:	4b77      	ldr	r3, [pc, #476]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 80035cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ce:	4a76      	ldr	r2, [pc, #472]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 80035d0:	f043 0301 	orr.w	r3, r3, #1
 80035d4:	6393      	str	r3, [r2, #56]	; 0x38
 80035d6:	4b74      	ldr	r3, [pc, #464]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 80035d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	62bb      	str	r3, [r7, #40]	; 0x28
 80035e0:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80035e2:	2300      	movs	r3, #0
 80035e4:	627b      	str	r3, [r7, #36]	; 0x24
 80035e6:	4b70      	ldr	r3, [pc, #448]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ea:	4a6f      	ldr	r2, [pc, #444]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 80035ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80035f0:	6313      	str	r3, [r2, #48]	; 0x30
 80035f2:	4b6d      	ldr	r3, [pc, #436]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035fa:	627b      	str	r3, [r7, #36]	; 0x24
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	623b      	str	r3, [r7, #32]
 8003602:	4b69      	ldr	r3, [pc, #420]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003606:	4a68      	ldr	r2, [pc, #416]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003608:	f043 0302 	orr.w	r3, r3, #2
 800360c:	6313      	str	r3, [r2, #48]	; 0x30
 800360e:	4b66      	ldr	r3, [pc, #408]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	623b      	str	r3, [r7, #32]
 8003618:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]
 800361e:	4b62      	ldr	r3, [pc, #392]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	4a61      	ldr	r2, [pc, #388]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003624:	f043 0304 	orr.w	r3, r3, #4
 8003628:	6313      	str	r3, [r2, #48]	; 0x30
 800362a:	4b5f      	ldr	r3, [pc, #380]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	61fb      	str	r3, [r7, #28]
 8003634:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	61bb      	str	r3, [r7, #24]
 800363a:	4b5b      	ldr	r3, [pc, #364]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	4a5a      	ldr	r2, [pc, #360]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003640:	f043 0308 	orr.w	r3, r3, #8
 8003644:	6313      	str	r3, [r2, #48]	; 0x30
 8003646:	4b58      	ldr	r3, [pc, #352]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	f003 0308 	and.w	r3, r3, #8
 800364e:	61bb      	str	r3, [r7, #24]
 8003650:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
 8003656:	4b54      	ldr	r3, [pc, #336]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	4a53      	ldr	r2, [pc, #332]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 800365c:	f043 0310 	orr.w	r3, r3, #16
 8003660:	6313      	str	r3, [r2, #48]	; 0x30
 8003662:	4b51      	ldr	r3, [pc, #324]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	f003 0310 	and.w	r3, r3, #16
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	4b4d      	ldr	r3, [pc, #308]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	4a4c      	ldr	r2, [pc, #304]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003678:	f043 0320 	orr.w	r3, r3, #32
 800367c:	6313      	str	r3, [r2, #48]	; 0x30
 800367e:	4b4a      	ldr	r3, [pc, #296]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003682:	f003 0320 	and.w	r3, r3, #32
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	4b46      	ldr	r3, [pc, #280]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003692:	4a45      	ldr	r2, [pc, #276]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 8003694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003698:	6313      	str	r3, [r2, #48]	; 0x30
 800369a:	4b43      	ldr	r3, [pc, #268]	; (80037a8 <BSP_SDRAM_MspInit+0x1f4>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80036a6:	2302      	movs	r3, #2
 80036a8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80036aa:	2302      	movs	r3, #2
 80036ac:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80036ae:	2300      	movs	r3, #0
 80036b0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80036b2:	230c      	movs	r3, #12
 80036b4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80036b6:	2360      	movs	r3, #96	; 0x60
 80036b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 80036ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036be:	4619      	mov	r1, r3
 80036c0:	483a      	ldr	r0, [pc, #232]	; (80037ac <BSP_SDRAM_MspInit+0x1f8>)
 80036c2:	f000 fefd 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80036c6:	2301      	movs	r3, #1
 80036c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80036ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036ce:	4619      	mov	r1, r3
 80036d0:	4837      	ldr	r0, [pc, #220]	; (80037b0 <BSP_SDRAM_MspInit+0x1fc>)
 80036d2:	f000 fef5 	bl	80044c0 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80036d6:	f24c 7303 	movw	r3, #50947	; 0xc703
 80036da:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80036dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036e0:	4619      	mov	r1, r3
 80036e2:	4834      	ldr	r0, [pc, #208]	; (80037b4 <BSP_SDRAM_MspInit+0x200>)
 80036e4:	f000 feec 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80036e8:	f64f 7383 	movw	r3, #65411	; 0xff83
 80036ec:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80036ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036f2:	4619      	mov	r1, r3
 80036f4:	4830      	ldr	r0, [pc, #192]	; (80037b8 <BSP_SDRAM_MspInit+0x204>)
 80036f6:	f000 fee3 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80036fa:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80036fe:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003700:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003704:	4619      	mov	r1, r3
 8003706:	482d      	ldr	r0, [pc, #180]	; (80037bc <BSP_SDRAM_MspInit+0x208>)
 8003708:	f000 feda 	bl	80044c0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 800370c:	f248 1333 	movw	r3, #33075	; 0x8133
 8003710:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003712:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003716:	4619      	mov	r1, r3
 8003718:	4829      	ldr	r0, [pc, #164]	; (80037c0 <BSP_SDRAM_MspInit+0x20c>)
 800371a:	f000 fed1 	bl	80044c0 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800371e:	4b29      	ldr	r3, [pc, #164]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003720:	2200      	movs	r2, #0
 8003722:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003724:	4b27      	ldr	r3, [pc, #156]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003726:	2280      	movs	r2, #128	; 0x80
 8003728:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800372a:	4b26      	ldr	r3, [pc, #152]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 800372c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003730:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003732:	4b24      	ldr	r3, [pc, #144]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003734:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003738:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800373a:	4b22      	ldr	r3, [pc, #136]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 800373c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003740:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003742:	4b20      	ldr	r3, [pc, #128]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003744:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003748:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 800374a:	4b1e      	ldr	r3, [pc, #120]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 800374c:	2200      	movs	r2, #0
 800374e:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003750:	4b1c      	ldr	r3, [pc, #112]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003752:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003756:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003758:	4b1a      	ldr	r3, [pc, #104]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 800375a:	2200      	movs	r2, #0
 800375c:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800375e:	4b19      	ldr	r3, [pc, #100]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003760:	2203      	movs	r2, #3
 8003762:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003764:	4b17      	ldr	r3, [pc, #92]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003766:	2200      	movs	r2, #0
 8003768:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800376a:	4b16      	ldr	r3, [pc, #88]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 800376c:	2200      	movs	r2, #0
 800376e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003770:	4b14      	ldr	r3, [pc, #80]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003772:	4a15      	ldr	r2, [pc, #84]	; (80037c8 <BSP_SDRAM_MspInit+0x214>)
 8003774:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a12      	ldr	r2, [pc, #72]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 800377a:	631a      	str	r2, [r3, #48]	; 0x30
 800377c:	4a11      	ldr	r2, [pc, #68]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003782:	4810      	ldr	r0, [pc, #64]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 8003784:	f000 fb02 	bl	8003d8c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003788:	480e      	ldr	r0, [pc, #56]	; (80037c4 <BSP_SDRAM_MspInit+0x210>)
 800378a:	f000 fa51 	bl	8003c30 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800378e:	2200      	movs	r2, #0
 8003790:	210f      	movs	r1, #15
 8003792:	2038      	movs	r0, #56	; 0x38
 8003794:	f000 fa22 	bl	8003bdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003798:	2038      	movs	r0, #56	; 0x38
 800379a:	f000 fa3b 	bl	8003c14 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800379e:	bf00      	nop
 80037a0:	3740      	adds	r7, #64	; 0x40
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	40023800 	.word	0x40023800
 80037ac:	40020400 	.word	0x40020400
 80037b0:	40020800 	.word	0x40020800
 80037b4:	40020c00 	.word	0x40020c00
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40021400 	.word	0x40021400
 80037c0:	40021800 	.word	0x40021800
 80037c4:	200001fc 	.word	0x200001fc
 80037c8:	40026410 	.word	0x40026410

080037cc <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	4603      	mov	r3, r0
 80037d4:	460a      	mov	r2, r1
 80037d6:	80fb      	strh	r3, [r7, #6]
 80037d8:	4613      	mov	r3, r2
 80037da:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80037e0:	4a13      	ldr	r2, [pc, #76]	; (8003830 <BSP_TS_Init+0x64>)
 80037e2:	88fb      	ldrh	r3, [r7, #6]
 80037e4:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80037e6:	4a13      	ldr	r2, [pc, #76]	; (8003834 <BSP_TS_Init+0x68>)
 80037e8:	88bb      	ldrh	r3, [r7, #4]
 80037ea:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80037ec:	4b12      	ldr	r3, [pc, #72]	; (8003838 <BSP_TS_Init+0x6c>)
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2082      	movs	r0, #130	; 0x82
 80037f2:	4798      	blx	r3
 80037f4:	4603      	mov	r3, r0
 80037f6:	461a      	mov	r2, r3
 80037f8:	f640 0311 	movw	r3, #2065	; 0x811
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d104      	bne.n	800380a <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003800:	4b0e      	ldr	r3, [pc, #56]	; (800383c <BSP_TS_Init+0x70>)
 8003802:	4a0d      	ldr	r2, [pc, #52]	; (8003838 <BSP_TS_Init+0x6c>)
 8003804:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 800380a:	7bfb      	ldrb	r3, [r7, #15]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d109      	bne.n	8003824 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003810:	4b0a      	ldr	r3, [pc, #40]	; (800383c <BSP_TS_Init+0x70>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2082      	movs	r0, #130	; 0x82
 8003818:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 800381a:	4b08      	ldr	r3, [pc, #32]	; (800383c <BSP_TS_Init+0x70>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	2082      	movs	r0, #130	; 0x82
 8003822:	4798      	blx	r3
  }

  return ret;
 8003824:	7bfb      	ldrb	r3, [r7, #15]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000260 	.word	0x20000260
 8003834:	20000262 	.word	0x20000262
 8003838:	20000044 	.word	0x20000044
 800383c:	2000025c 	.word	0x2000025c

08003840 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8003848:	4b4f      	ldr	r3, [pc, #316]	; (8003988 <BSP_TS_GetState+0x148>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	2082      	movs	r0, #130	; 0x82
 8003850:	4798      	blx	r3
 8003852:	4603      	mov	r3, r0
 8003854:	b29a      	uxth	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	881b      	ldrh	r3, [r3, #0]
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 808d 	beq.w	800397e <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8003864:	4b48      	ldr	r3, [pc, #288]	; (8003988 <BSP_TS_GetState+0x148>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f107 020c 	add.w	r2, r7, #12
 800386e:	f107 010e 	add.w	r1, r7, #14
 8003872:	2082      	movs	r0, #130	; 0x82
 8003874:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8003876:	89bb      	ldrh	r3, [r7, #12]
 8003878:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800387c:	b29b      	uxth	r3, r3
 800387e:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8003880:	89bb      	ldrh	r3, [r7, #12]
 8003882:	4a42      	ldr	r2, [pc, #264]	; (800398c <BSP_TS_GetState+0x14c>)
 8003884:	fba2 2303 	umull	r2, r3, r2, r3
 8003888:	08db      	lsrs	r3, r3, #3
 800388a:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 800388c:	8abb      	ldrh	r3, [r7, #20]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d102      	bne.n	8003898 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 8003892:	2300      	movs	r3, #0
 8003894:	82bb      	strh	r3, [r7, #20]
 8003896:	e008      	b.n	80038aa <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8003898:	4b3d      	ldr	r3, [pc, #244]	; (8003990 <BSP_TS_GetState+0x150>)
 800389a:	881b      	ldrh	r3, [r3, #0]
 800389c:	8aba      	ldrh	r2, [r7, #20]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d903      	bls.n	80038aa <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 80038a2:	4b3b      	ldr	r3, [pc, #236]	; (8003990 <BSP_TS_GetState+0x150>)
 80038a4:	881b      	ldrh	r3, [r3, #0]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 80038aa:	8abb      	ldrh	r3, [r7, #20]
 80038ac:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 80038ae:	89fb      	ldrh	r3, [r7, #14]
 80038b0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d806      	bhi.n	80038c6 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 80038b8:	89fb      	ldrh	r3, [r7, #14]
 80038ba:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 80038be:	330e      	adds	r3, #14
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	81fb      	strh	r3, [r7, #14]
 80038c4:	e005      	b.n	80038d2 <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 80038c6:	89fb      	ldrh	r3, [r7, #14]
 80038c8:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 80038cc:	3308      	adds	r3, #8
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 80038d2:	89fb      	ldrh	r3, [r7, #14]
 80038d4:	4a2f      	ldr	r2, [pc, #188]	; (8003994 <BSP_TS_GetState+0x154>)
 80038d6:	fba2 2303 	umull	r2, r3, r2, r3
 80038da:	08db      	lsrs	r3, r3, #3
 80038dc:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 80038de:	8afb      	ldrh	r3, [r7, #22]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d102      	bne.n	80038ea <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 80038e4:	2300      	movs	r3, #0
 80038e6:	82fb      	strh	r3, [r7, #22]
 80038e8:	e008      	b.n	80038fc <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 80038ea:	4b2b      	ldr	r3, [pc, #172]	; (8003998 <BSP_TS_GetState+0x158>)
 80038ec:	881b      	ldrh	r3, [r3, #0]
 80038ee:	8afa      	ldrh	r2, [r7, #22]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d903      	bls.n	80038fc <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 80038f4:	4b28      	ldr	r3, [pc, #160]	; (8003998 <BSP_TS_GetState+0x158>)
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	3b01      	subs	r3, #1
 80038fa:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 80038fc:	8afb      	ldrh	r3, [r7, #22]
 80038fe:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8003900:	89fb      	ldrh	r3, [r7, #14]
 8003902:	461a      	mov	r2, r3
 8003904:	4b25      	ldr	r3, [pc, #148]	; (800399c <BSP_TS_GetState+0x15c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	429a      	cmp	r2, r3
 800390a:	d906      	bls.n	800391a <BSP_TS_GetState+0xda>
 800390c:	89fa      	ldrh	r2, [r7, #14]
 800390e:	4b23      	ldr	r3, [pc, #140]	; (800399c <BSP_TS_GetState+0x15c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	b29b      	uxth	r3, r3
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	b29b      	uxth	r3, r3
 8003918:	e005      	b.n	8003926 <BSP_TS_GetState+0xe6>
 800391a:	4b20      	ldr	r3, [pc, #128]	; (800399c <BSP_TS_GetState+0x15c>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	b29a      	uxth	r2, r3
 8003920:	89fb      	ldrh	r3, [r7, #14]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	b29b      	uxth	r3, r3
 8003926:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8003928:	89bb      	ldrh	r3, [r7, #12]
 800392a:	461a      	mov	r2, r3
 800392c:	4b1c      	ldr	r3, [pc, #112]	; (80039a0 <BSP_TS_GetState+0x160>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	429a      	cmp	r2, r3
 8003932:	d906      	bls.n	8003942 <BSP_TS_GetState+0x102>
 8003934:	89ba      	ldrh	r2, [r7, #12]
 8003936:	4b1a      	ldr	r3, [pc, #104]	; (80039a0 <BSP_TS_GetState+0x160>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	b29b      	uxth	r3, r3
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	b29b      	uxth	r3, r3
 8003940:	e005      	b.n	800394e <BSP_TS_GetState+0x10e>
 8003942:	4b17      	ldr	r3, [pc, #92]	; (80039a0 <BSP_TS_GetState+0x160>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	b29a      	uxth	r2, r3
 8003948:	89bb      	ldrh	r3, [r7, #12]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	b29b      	uxth	r3, r3
 800394e:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8003950:	8a7a      	ldrh	r2, [r7, #18]
 8003952:	8a3b      	ldrh	r3, [r7, #16]
 8003954:	4413      	add	r3, r2
 8003956:	2b05      	cmp	r3, #5
 8003958:	dd07      	ble.n	800396a <BSP_TS_GetState+0x12a>
    {
      _x = x;
 800395a:	89fb      	ldrh	r3, [r7, #14]
 800395c:	461a      	mov	r2, r3
 800395e:	4b0f      	ldr	r3, [pc, #60]	; (800399c <BSP_TS_GetState+0x15c>)
 8003960:	601a      	str	r2, [r3, #0]
      _y = y; 
 8003962:	89bb      	ldrh	r3, [r7, #12]
 8003964:	461a      	mov	r2, r3
 8003966:	4b0e      	ldr	r3, [pc, #56]	; (80039a0 <BSP_TS_GetState+0x160>)
 8003968:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 800396a:	4b0c      	ldr	r3, [pc, #48]	; (800399c <BSP_TS_GetState+0x15c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	b29a      	uxth	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8003974:	4b0a      	ldr	r3, [pc, #40]	; (80039a0 <BSP_TS_GetState+0x160>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	b29a      	uxth	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	809a      	strh	r2, [r3, #4]
  }
}
 800397e:	bf00      	nop
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	2000025c 	.word	0x2000025c
 800398c:	ba2e8ba3 	.word	0xba2e8ba3
 8003990:	20000262 	.word	0x20000262
 8003994:	88888889 	.word	0x88888889
 8003998:	20000260 	.word	0x20000260
 800399c:	20000264 	.word	0x20000264
 80039a0:	20000268 	.word	0x20000268

080039a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80039a8:	4b0e      	ldr	r3, [pc, #56]	; (80039e4 <HAL_Init+0x40>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a0d      	ldr	r2, [pc, #52]	; (80039e4 <HAL_Init+0x40>)
 80039ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80039b4:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <HAL_Init+0x40>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a0a      	ldr	r2, [pc, #40]	; (80039e4 <HAL_Init+0x40>)
 80039ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039c0:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <HAL_Init+0x40>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a07      	ldr	r2, [pc, #28]	; (80039e4 <HAL_Init+0x40>)
 80039c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039cc:	2003      	movs	r0, #3
 80039ce:	f000 f8fa 	bl	8003bc6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039d2:	2000      	movs	r0, #0
 80039d4:	f7fd fd6e 	bl	80014b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039d8:	f7fd fd44 	bl	8001464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	40023c00 	.word	0x40023c00

080039e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039ec:	4b06      	ldr	r3, [pc, #24]	; (8003a08 <HAL_IncTick+0x20>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	461a      	mov	r2, r3
 80039f2:	4b06      	ldr	r3, [pc, #24]	; (8003a0c <HAL_IncTick+0x24>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4413      	add	r3, r2
 80039f8:	4a04      	ldr	r2, [pc, #16]	; (8003a0c <HAL_IncTick+0x24>)
 80039fa:	6013      	str	r3, [r2, #0]
}
 80039fc:	bf00      	nop
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	2000008c 	.word	0x2000008c
 8003a0c:	200005bc 	.word	0x200005bc

08003a10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a10:	b480      	push	{r7}
 8003a12:	af00      	add	r7, sp, #0
  return uwTick;
 8003a14:	4b03      	ldr	r3, [pc, #12]	; (8003a24 <HAL_GetTick+0x14>)
 8003a16:	681b      	ldr	r3, [r3, #0]
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	200005bc 	.word	0x200005bc

08003a28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a30:	f7ff ffee 	bl	8003a10 <HAL_GetTick>
 8003a34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a40:	d005      	beq.n	8003a4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a42:	4b09      	ldr	r3, [pc, #36]	; (8003a68 <HAL_Delay+0x40>)
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	461a      	mov	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a4e:	bf00      	nop
 8003a50:	f7ff ffde 	bl	8003a10 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d8f7      	bhi.n	8003a50 <HAL_Delay+0x28>
  {
  }
}
 8003a60:	bf00      	nop
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	2000008c 	.word	0x2000008c

08003a6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a7c:	4b0c      	ldr	r3, [pc, #48]	; (8003ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a88:	4013      	ands	r3, r2
 8003a8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a9e:	4a04      	ldr	r2, [pc, #16]	; (8003ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	60d3      	str	r3, [r2, #12]
}
 8003aa4:	bf00      	nop
 8003aa6:	3714      	adds	r7, #20
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	e000ed00 	.word	0xe000ed00

08003ab4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ab8:	4b04      	ldr	r3, [pc, #16]	; (8003acc <__NVIC_GetPriorityGrouping+0x18>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	0a1b      	lsrs	r3, r3, #8
 8003abe:	f003 0307 	and.w	r3, r3, #7
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	db0b      	blt.n	8003afa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ae2:	79fb      	ldrb	r3, [r7, #7]
 8003ae4:	f003 021f 	and.w	r2, r3, #31
 8003ae8:	4907      	ldr	r1, [pc, #28]	; (8003b08 <__NVIC_EnableIRQ+0x38>)
 8003aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aee:	095b      	lsrs	r3, r3, #5
 8003af0:	2001      	movs	r0, #1
 8003af2:	fa00 f202 	lsl.w	r2, r0, r2
 8003af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	e000e100 	.word	0xe000e100

08003b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	6039      	str	r1, [r7, #0]
 8003b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	db0a      	blt.n	8003b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	b2da      	uxtb	r2, r3
 8003b24:	490c      	ldr	r1, [pc, #48]	; (8003b58 <__NVIC_SetPriority+0x4c>)
 8003b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2a:	0112      	lsls	r2, r2, #4
 8003b2c:	b2d2      	uxtb	r2, r2
 8003b2e:	440b      	add	r3, r1
 8003b30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b34:	e00a      	b.n	8003b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	4908      	ldr	r1, [pc, #32]	; (8003b5c <__NVIC_SetPriority+0x50>)
 8003b3c:	79fb      	ldrb	r3, [r7, #7]
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	3b04      	subs	r3, #4
 8003b44:	0112      	lsls	r2, r2, #4
 8003b46:	b2d2      	uxtb	r2, r2
 8003b48:	440b      	add	r3, r1
 8003b4a:	761a      	strb	r2, [r3, #24]
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	e000e100 	.word	0xe000e100
 8003b5c:	e000ed00 	.word	0xe000ed00

08003b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b089      	sub	sp, #36	; 0x24
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f1c3 0307 	rsb	r3, r3, #7
 8003b7a:	2b04      	cmp	r3, #4
 8003b7c:	bf28      	it	cs
 8003b7e:	2304      	movcs	r3, #4
 8003b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	3304      	adds	r3, #4
 8003b86:	2b06      	cmp	r3, #6
 8003b88:	d902      	bls.n	8003b90 <NVIC_EncodePriority+0x30>
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	3b03      	subs	r3, #3
 8003b8e:	e000      	b.n	8003b92 <NVIC_EncodePriority+0x32>
 8003b90:	2300      	movs	r3, #0
 8003b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b94:	f04f 32ff 	mov.w	r2, #4294967295
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	43da      	mvns	r2, r3
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	401a      	ands	r2, r3
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb2:	43d9      	mvns	r1, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bb8:	4313      	orrs	r3, r2
         );
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3724      	adds	r7, #36	; 0x24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7ff ff4c 	bl	8003a6c <__NVIC_SetPriorityGrouping>
}
 8003bd4:	bf00      	nop
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
 8003be8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bee:	f7ff ff61 	bl	8003ab4 <__NVIC_GetPriorityGrouping>
 8003bf2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	68b9      	ldr	r1, [r7, #8]
 8003bf8:	6978      	ldr	r0, [r7, #20]
 8003bfa:	f7ff ffb1 	bl	8003b60 <NVIC_EncodePriority>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c04:	4611      	mov	r1, r2
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7ff ff80 	bl	8003b0c <__NVIC_SetPriority>
}
 8003c0c:	bf00      	nop
 8003c0e:	3718      	adds	r7, #24
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff ff54 	bl	8003ad0 <__NVIC_EnableIRQ>
}
 8003c28:	bf00      	nop
 8003c2a:	3708      	adds	r7, #8
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c3c:	f7ff fee8 	bl	8003a10 <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e099      	b.n	8003d80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0201 	bic.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c6c:	e00f      	b.n	8003c8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c6e:	f7ff fecf 	bl	8003a10 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b05      	cmp	r3, #5
 8003c7a:	d908      	bls.n	8003c8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2203      	movs	r2, #3
 8003c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e078      	b.n	8003d80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1e8      	bne.n	8003c6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	4b38      	ldr	r3, [pc, #224]	; (8003d88 <HAL_DMA_Init+0x158>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d107      	bne.n	8003cf8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f023 0307 	bic.w	r3, r3, #7
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d117      	bne.n	8003d52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00e      	beq.n	8003d52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 f8bd 	bl	8003eb4 <DMA_CheckFifoParam>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d008      	beq.n	8003d52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2240      	movs	r2, #64	; 0x40
 8003d44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e016      	b.n	8003d80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f874 	bl	8003e48 <DMA_CalcBaseAndBitshift>
 8003d60:	4603      	mov	r3, r0
 8003d62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d68:	223f      	movs	r2, #63	; 0x3f
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	f010803f 	.word	0xf010803f

08003d8c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d101      	bne.n	8003d9e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e050      	b.n	8003e40 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d101      	bne.n	8003dae <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003daa:	2302      	movs	r3, #2
 8003dac:	e048      	b.n	8003e40 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 0201 	bic.w	r2, r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2200      	movs	r2, #0
 8003de4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2221      	movs	r2, #33	; 0x21
 8003dec:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f82a 	bl	8003e48 <DMA_CalcBaseAndBitshift>
 8003df4:	4603      	mov	r3, r0
 8003df6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e20:	223f      	movs	r2, #63	; 0x3f
 8003e22:	409a      	lsls	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	3b10      	subs	r3, #16
 8003e58:	4a14      	ldr	r2, [pc, #80]	; (8003eac <DMA_CalcBaseAndBitshift+0x64>)
 8003e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5e:	091b      	lsrs	r3, r3, #4
 8003e60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e62:	4a13      	ldr	r2, [pc, #76]	; (8003eb0 <DMA_CalcBaseAndBitshift+0x68>)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	4413      	add	r3, r2
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	d909      	bls.n	8003e8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e7e:	f023 0303 	bic.w	r3, r3, #3
 8003e82:	1d1a      	adds	r2, r3, #4
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	659a      	str	r2, [r3, #88]	; 0x58
 8003e88:	e007      	b.n	8003e9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e92:	f023 0303 	bic.w	r3, r3, #3
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3714      	adds	r7, #20
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	aaaaaaab 	.word	0xaaaaaaab
 8003eb0:	0800aff0 	.word	0x0800aff0

08003eb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d11f      	bne.n	8003f0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	2b03      	cmp	r3, #3
 8003ed2:	d855      	bhi.n	8003f80 <DMA_CheckFifoParam+0xcc>
 8003ed4:	a201      	add	r2, pc, #4	; (adr r2, 8003edc <DMA_CheckFifoParam+0x28>)
 8003ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eda:	bf00      	nop
 8003edc:	08003eed 	.word	0x08003eed
 8003ee0:	08003eff 	.word	0x08003eff
 8003ee4:	08003eed 	.word	0x08003eed
 8003ee8:	08003f81 	.word	0x08003f81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d045      	beq.n	8003f84 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003efc:	e042      	b.n	8003f84 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f02:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f06:	d13f      	bne.n	8003f88 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f0c:	e03c      	b.n	8003f88 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f16:	d121      	bne.n	8003f5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b03      	cmp	r3, #3
 8003f1c:	d836      	bhi.n	8003f8c <DMA_CheckFifoParam+0xd8>
 8003f1e:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <DMA_CheckFifoParam+0x70>)
 8003f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f24:	08003f35 	.word	0x08003f35
 8003f28:	08003f3b 	.word	0x08003f3b
 8003f2c:	08003f35 	.word	0x08003f35
 8003f30:	08003f4d 	.word	0x08003f4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	73fb      	strb	r3, [r7, #15]
      break;
 8003f38:	e02f      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d024      	beq.n	8003f90 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f4a:	e021      	b.n	8003f90 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f50:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f54:	d11e      	bne.n	8003f94 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f5a:	e01b      	b.n	8003f94 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d902      	bls.n	8003f68 <DMA_CheckFifoParam+0xb4>
 8003f62:	2b03      	cmp	r3, #3
 8003f64:	d003      	beq.n	8003f6e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f66:	e018      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f6c:	e015      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00e      	beq.n	8003f98 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	73fb      	strb	r3, [r7, #15]
      break;
 8003f7e:	e00b      	b.n	8003f98 <DMA_CheckFifoParam+0xe4>
      break;
 8003f80:	bf00      	nop
 8003f82:	e00a      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      break;
 8003f84:	bf00      	nop
 8003f86:	e008      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      break;
 8003f88:	bf00      	nop
 8003f8a:	e006      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      break;
 8003f8c:	bf00      	nop
 8003f8e:	e004      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      break;
 8003f90:	bf00      	nop
 8003f92:	e002      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      break;   
 8003f94:	bf00      	nop
 8003f96:	e000      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      break;
 8003f98:	bf00      	nop
    }
  } 
  
  return status; 
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e03b      	b.n	8004032 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d106      	bne.n	8003fd4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7fc faaa 	bl	8000528 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685a      	ldr	r2, [r3, #4]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff8:	f023 0107 	bic.w	r1, r3, #7
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689a      	ldr	r2, [r3, #8]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004012:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	68d1      	ldr	r1, [r2, #12]
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	430b      	orrs	r3, r1
 8004020:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b086      	sub	sp, #24
 800403e:	af02      	add	r7, sp, #8
 8004040:	60f8      	str	r0, [r7, #12]
 8004042:	60b9      	str	r1, [r7, #8]
 8004044:	607a      	str	r2, [r7, #4]
 8004046:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800404e:	2b01      	cmp	r3, #1
 8004050:	d101      	bne.n	8004056 <HAL_DMA2D_Start+0x1c>
 8004052:	2302      	movs	r3, #2
 8004054:	e018      	b.n	8004088 <HAL_DMA2D_Start+0x4e>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2202      	movs	r2, #2
 8004062:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	68b9      	ldr	r1, [r7, #8]
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f000 f989 	bl	8004388 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f042 0201 	orr.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800409a:	2300      	movs	r3, #0
 800409c:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0301 	and.w	r3, r3, #1
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d056      	beq.n	800415a <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80040ac:	f7ff fcb0 	bl	8003a10 <HAL_GetTick>
 80040b0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80040b2:	e04b      	b.n	800414c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d023      	beq.n	800410e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d4:	f043 0202 	orr.w	r2, r3, #2
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d005      	beq.n	80040f2 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ea:	f043 0201 	orr.w	r2, r3, #1
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2221      	movs	r2, #33	; 0x21
 80040f8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2204      	movs	r2, #4
 80040fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e0a5      	b.n	800425a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004114:	d01a      	beq.n	800414c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004116:	f7ff fc7b 	bl	8003a10 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d302      	bcc.n	800412c <HAL_DMA2D_PollForTransfer+0x9c>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d10f      	bne.n	800414c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004130:	f043 0220 	orr.w	r2, r3, #32
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2203      	movs	r2, #3
 800413c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e086      	b.n	800425a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d0ac      	beq.n	80040b4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	f003 0320 	and.w	r3, r3, #32
 8004164:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416c:	f003 0320 	and.w	r3, r3, #32
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	4313      	orrs	r3, r2
 8004174:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d061      	beq.n	8004240 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800417c:	f7ff fc48 	bl	8003a10 <HAL_GetTick>
 8004180:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004182:	e056      	b.n	8004232 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004192:	2b00      	cmp	r3, #0
 8004194:	d02e      	beq.n	80041f4 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f003 0308 	and.w	r3, r3, #8
 800419c:	2b00      	cmp	r3, #0
 800419e:	d005      	beq.n	80041ac <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041a4:	f043 0204 	orr.w	r2, r3, #4
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d005      	beq.n	80041c2 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ba:	f043 0202 	orr.w	r2, r3, #2
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041d0:	f043 0201 	orr.w	r2, r3, #1
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2229      	movs	r2, #41	; 0x29
 80041de:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2204      	movs	r2, #4
 80041e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e032      	b.n	800425a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fa:	d01a      	beq.n	8004232 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80041fc:	f7ff fc08 	bl	8003a10 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	429a      	cmp	r2, r3
 800420a:	d302      	bcc.n	8004212 <HAL_DMA2D_PollForTransfer+0x182>
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10f      	bne.n	8004232 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004216:	f043 0220 	orr.w	r2, r3, #32
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2203      	movs	r2, #3
 8004222:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e013      	b.n	800425a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f003 0310 	and.w	r3, r3, #16
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0a1      	beq.n	8004184 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2212      	movs	r2, #18
 8004246:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3718      	adds	r7, #24
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
	...

08004264 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004264:	b480      	push	{r7}
 8004266:	b087      	sub	sp, #28
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_DMA2D_ConfigLayer+0x20>
 8004280:	2302      	movs	r3, #2
 8004282:	e079      	b.n	8004378 <HAL_DMA2D_ConfigLayer+0x114>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	3318      	adds	r3, #24
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	4413      	add	r3, r2
 800429e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	685a      	ldr	r2, [r3, #4]
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	041b      	lsls	r3, r3, #16
 80042aa:	4313      	orrs	r3, r2
 80042ac:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80042ae:	4b35      	ldr	r3, [pc, #212]	; (8004384 <HAL_DMA2D_ConfigLayer+0x120>)
 80042b0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2b0a      	cmp	r3, #10
 80042b8:	d003      	beq.n	80042c2 <HAL_DMA2D_ConfigLayer+0x5e>
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2b09      	cmp	r3, #9
 80042c0:	d107      	bne.n	80042d2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	617b      	str	r3, [r7, #20]
 80042d0:	e005      	b.n	80042de <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	061b      	lsls	r3, r3, #24
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	4313      	orrs	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d120      	bne.n	8004326 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	43db      	mvns	r3, r3
 80042ee:	ea02 0103 	and.w	r1, r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	430a      	orrs	r2, r1
 80042fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	6812      	ldr	r2, [r2, #0]
 8004304:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b0a      	cmp	r3, #10
 800430c:	d003      	beq.n	8004316 <HAL_DMA2D_ConfigLayer+0xb2>
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b09      	cmp	r3, #9
 8004314:	d127      	bne.n	8004366 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004322:	629a      	str	r2, [r3, #40]	; 0x28
 8004324:	e01f      	b.n	8004366 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	69da      	ldr	r2, [r3, #28]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	43db      	mvns	r3, r3
 8004330:	ea02 0103 	and.w	r1, r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	430a      	orrs	r2, r1
 800433c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	6812      	ldr	r2, [r2, #0]
 8004346:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b0a      	cmp	r3, #10
 800434e:	d003      	beq.n	8004358 <HAL_DMA2D_ConfigLayer+0xf4>
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2b09      	cmp	r3, #9
 8004356:	d106      	bne.n	8004366 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	68da      	ldr	r2, [r3, #12]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004364:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004376:	2300      	movs	r3, #0
}
 8004378:	4618      	mov	r0, r3
 800437a:	371c      	adds	r7, #28
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	ff03000f 	.word	0xff03000f

08004388 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8004388:	b480      	push	{r7}
 800438a:	b08b      	sub	sp, #44	; 0x2c
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
 8004394:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	041a      	lsls	r2, r3, #16
 80043a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a6:	431a      	orrs	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	430a      	orrs	r2, r1
 80043ae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80043c0:	d174      	bne.n	80044ac <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80043c8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80043d0:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80043d8:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d108      	bne.n	80043fa <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	431a      	orrs	r2, r3
 80043ee:	6a3b      	ldr	r3, [r7, #32]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	627b      	str	r3, [r7, #36]	; 0x24
 80043f8:	e053      	b.n	80044a2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d106      	bne.n	8004410 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	4313      	orrs	r3, r2
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	4313      	orrs	r3, r2
 800440c:	627b      	str	r3, [r7, #36]	; 0x24
 800440e:	e048      	b.n	80044a2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	2b02      	cmp	r3, #2
 8004416:	d111      	bne.n	800443c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	0cdb      	lsrs	r3, r3, #19
 800441c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	0a9b      	lsrs	r3, r3, #10
 8004422:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	08db      	lsrs	r3, r3, #3
 8004428:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	015a      	lsls	r2, r3, #5
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	02db      	lsls	r3, r3, #11
 8004432:	4313      	orrs	r3, r2
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	4313      	orrs	r3, r2
 8004438:	627b      	str	r3, [r7, #36]	; 0x24
 800443a:	e032      	b.n	80044a2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	2b03      	cmp	r3, #3
 8004442:	d117      	bne.n	8004474 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	0fdb      	lsrs	r3, r3, #31
 8004448:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	0cdb      	lsrs	r3, r3, #19
 800444e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	0adb      	lsrs	r3, r3, #11
 8004454:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	08db      	lsrs	r3, r3, #3
 800445a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	015a      	lsls	r2, r3, #5
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	029b      	lsls	r3, r3, #10
 8004464:	431a      	orrs	r2, r3
 8004466:	6a3b      	ldr	r3, [r7, #32]
 8004468:	03db      	lsls	r3, r3, #15
 800446a:	4313      	orrs	r3, r2
 800446c:	697a      	ldr	r2, [r7, #20]
 800446e:	4313      	orrs	r3, r2
 8004470:	627b      	str	r3, [r7, #36]	; 0x24
 8004472:	e016      	b.n	80044a2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	0f1b      	lsrs	r3, r3, #28
 8004478:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	0d1b      	lsrs	r3, r3, #20
 800447e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	0b1b      	lsrs	r3, r3, #12
 8004484:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	091b      	lsrs	r3, r3, #4
 800448a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	011a      	lsls	r2, r3, #4
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	021b      	lsls	r3, r3, #8
 8004494:	431a      	orrs	r2, r3
 8004496:	6a3b      	ldr	r3, [r7, #32]
 8004498:	031b      	lsls	r3, r3, #12
 800449a:	4313      	orrs	r3, r2
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	4313      	orrs	r3, r2
 80044a0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044a8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80044aa:	e003      	b.n	80044b4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	60da      	str	r2, [r3, #12]
}
 80044b4:	bf00      	nop
 80044b6:	372c      	adds	r7, #44	; 0x2c
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b089      	sub	sp, #36	; 0x24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044ce:	2300      	movs	r3, #0
 80044d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044d2:	2300      	movs	r3, #0
 80044d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044d6:	2300      	movs	r3, #0
 80044d8:	61fb      	str	r3, [r7, #28]
 80044da:	e177      	b.n	80047cc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044dc:	2201      	movs	r2, #1
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	4013      	ands	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	f040 8166 	bne.w	80047c6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d00b      	beq.n	800451a <HAL_GPIO_Init+0x5a>
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	2b02      	cmp	r3, #2
 8004508:	d007      	beq.n	800451a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800450e:	2b11      	cmp	r3, #17
 8004510:	d003      	beq.n	800451a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b12      	cmp	r3, #18
 8004518:	d130      	bne.n	800457c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	2203      	movs	r2, #3
 8004526:	fa02 f303 	lsl.w	r3, r2, r3
 800452a:	43db      	mvns	r3, r3
 800452c:	69ba      	ldr	r2, [r7, #24]
 800452e:	4013      	ands	r3, r2
 8004530:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	68da      	ldr	r2, [r3, #12]
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	005b      	lsls	r3, r3, #1
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	4313      	orrs	r3, r2
 8004542:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69ba      	ldr	r2, [r7, #24]
 8004548:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004550:	2201      	movs	r2, #1
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	fa02 f303 	lsl.w	r3, r2, r3
 8004558:	43db      	mvns	r3, r3
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	4013      	ands	r3, r2
 800455e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	091b      	lsrs	r3, r3, #4
 8004566:	f003 0201 	and.w	r2, r3, #1
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	4313      	orrs	r3, r2
 8004574:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	005b      	lsls	r3, r3, #1
 8004586:	2203      	movs	r2, #3
 8004588:	fa02 f303 	lsl.w	r3, r2, r3
 800458c:	43db      	mvns	r3, r3
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	4013      	ands	r3, r2
 8004592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	fa02 f303 	lsl.w	r3, r2, r3
 80045a0:	69ba      	ldr	r2, [r7, #24]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d003      	beq.n	80045bc <HAL_GPIO_Init+0xfc>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b12      	cmp	r3, #18
 80045ba:	d123      	bne.n	8004604 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	08da      	lsrs	r2, r3, #3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3208      	adds	r2, #8
 80045c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	220f      	movs	r2, #15
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	43db      	mvns	r3, r3
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	4013      	ands	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	691a      	ldr	r2, [r3, #16]
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f003 0307 	and.w	r3, r3, #7
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	fa02 f303 	lsl.w	r3, r2, r3
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	08da      	lsrs	r2, r3, #3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	3208      	adds	r2, #8
 80045fe:	69b9      	ldr	r1, [r7, #24]
 8004600:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	005b      	lsls	r3, r3, #1
 800460e:	2203      	movs	r2, #3
 8004610:	fa02 f303 	lsl.w	r3, r2, r3
 8004614:	43db      	mvns	r3, r3
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	4013      	ands	r3, r2
 800461a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0203 	and.w	r2, r3, #3
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	4313      	orrs	r3, r2
 8004630:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 80c0 	beq.w	80047c6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]
 800464a:	4b65      	ldr	r3, [pc, #404]	; (80047e0 <HAL_GPIO_Init+0x320>)
 800464c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800464e:	4a64      	ldr	r2, [pc, #400]	; (80047e0 <HAL_GPIO_Init+0x320>)
 8004650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004654:	6453      	str	r3, [r2, #68]	; 0x44
 8004656:	4b62      	ldr	r3, [pc, #392]	; (80047e0 <HAL_GPIO_Init+0x320>)
 8004658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004662:	4a60      	ldr	r2, [pc, #384]	; (80047e4 <HAL_GPIO_Init+0x324>)
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	089b      	lsrs	r3, r3, #2
 8004668:	3302      	adds	r3, #2
 800466a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800466e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	f003 0303 	and.w	r3, r3, #3
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	220f      	movs	r2, #15
 800467a:	fa02 f303 	lsl.w	r3, r2, r3
 800467e:	43db      	mvns	r3, r3
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4013      	ands	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a57      	ldr	r2, [pc, #348]	; (80047e8 <HAL_GPIO_Init+0x328>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d037      	beq.n	80046fe <HAL_GPIO_Init+0x23e>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a56      	ldr	r2, [pc, #344]	; (80047ec <HAL_GPIO_Init+0x32c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d031      	beq.n	80046fa <HAL_GPIO_Init+0x23a>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a55      	ldr	r2, [pc, #340]	; (80047f0 <HAL_GPIO_Init+0x330>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d02b      	beq.n	80046f6 <HAL_GPIO_Init+0x236>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a54      	ldr	r2, [pc, #336]	; (80047f4 <HAL_GPIO_Init+0x334>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d025      	beq.n	80046f2 <HAL_GPIO_Init+0x232>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a53      	ldr	r2, [pc, #332]	; (80047f8 <HAL_GPIO_Init+0x338>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d01f      	beq.n	80046ee <HAL_GPIO_Init+0x22e>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a52      	ldr	r2, [pc, #328]	; (80047fc <HAL_GPIO_Init+0x33c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d019      	beq.n	80046ea <HAL_GPIO_Init+0x22a>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a51      	ldr	r2, [pc, #324]	; (8004800 <HAL_GPIO_Init+0x340>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d013      	beq.n	80046e6 <HAL_GPIO_Init+0x226>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a50      	ldr	r2, [pc, #320]	; (8004804 <HAL_GPIO_Init+0x344>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d00d      	beq.n	80046e2 <HAL_GPIO_Init+0x222>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a4f      	ldr	r2, [pc, #316]	; (8004808 <HAL_GPIO_Init+0x348>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d007      	beq.n	80046de <HAL_GPIO_Init+0x21e>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a4e      	ldr	r2, [pc, #312]	; (800480c <HAL_GPIO_Init+0x34c>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d101      	bne.n	80046da <HAL_GPIO_Init+0x21a>
 80046d6:	2309      	movs	r3, #9
 80046d8:	e012      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046da:	230a      	movs	r3, #10
 80046dc:	e010      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046de:	2308      	movs	r3, #8
 80046e0:	e00e      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046e2:	2307      	movs	r3, #7
 80046e4:	e00c      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046e6:	2306      	movs	r3, #6
 80046e8:	e00a      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046ea:	2305      	movs	r3, #5
 80046ec:	e008      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046ee:	2304      	movs	r3, #4
 80046f0:	e006      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046f2:	2303      	movs	r3, #3
 80046f4:	e004      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e002      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046fa:	2301      	movs	r3, #1
 80046fc:	e000      	b.n	8004700 <HAL_GPIO_Init+0x240>
 80046fe:	2300      	movs	r3, #0
 8004700:	69fa      	ldr	r2, [r7, #28]
 8004702:	f002 0203 	and.w	r2, r2, #3
 8004706:	0092      	lsls	r2, r2, #2
 8004708:	4093      	lsls	r3, r2
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	4313      	orrs	r3, r2
 800470e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004710:	4934      	ldr	r1, [pc, #208]	; (80047e4 <HAL_GPIO_Init+0x324>)
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	089b      	lsrs	r3, r3, #2
 8004716:	3302      	adds	r3, #2
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800471e:	4b3c      	ldr	r3, [pc, #240]	; (8004810 <HAL_GPIO_Init+0x350>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	43db      	mvns	r3, r3
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	4013      	ands	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d003      	beq.n	8004742 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	4313      	orrs	r3, r2
 8004740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004742:	4a33      	ldr	r2, [pc, #204]	; (8004810 <HAL_GPIO_Init+0x350>)
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004748:	4b31      	ldr	r3, [pc, #196]	; (8004810 <HAL_GPIO_Init+0x350>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	43db      	mvns	r3, r3
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	4013      	ands	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d003      	beq.n	800476c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	4313      	orrs	r3, r2
 800476a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800476c:	4a28      	ldr	r2, [pc, #160]	; (8004810 <HAL_GPIO_Init+0x350>)
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004772:	4b27      	ldr	r3, [pc, #156]	; (8004810 <HAL_GPIO_Init+0x350>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	43db      	mvns	r3, r3
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	4013      	ands	r3, r2
 8004780:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d003      	beq.n	8004796 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	4313      	orrs	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004796:	4a1e      	ldr	r2, [pc, #120]	; (8004810 <HAL_GPIO_Init+0x350>)
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800479c:	4b1c      	ldr	r3, [pc, #112]	; (8004810 <HAL_GPIO_Init+0x350>)
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	43db      	mvns	r3, r3
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4013      	ands	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d003      	beq.n	80047c0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	4313      	orrs	r3, r2
 80047be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047c0:	4a13      	ldr	r2, [pc, #76]	; (8004810 <HAL_GPIO_Init+0x350>)
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3301      	adds	r3, #1
 80047ca:	61fb      	str	r3, [r7, #28]
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	2b0f      	cmp	r3, #15
 80047d0:	f67f ae84 	bls.w	80044dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047d4:	bf00      	nop
 80047d6:	3724      	adds	r7, #36	; 0x24
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr
 80047e0:	40023800 	.word	0x40023800
 80047e4:	40013800 	.word	0x40013800
 80047e8:	40020000 	.word	0x40020000
 80047ec:	40020400 	.word	0x40020400
 80047f0:	40020800 	.word	0x40020800
 80047f4:	40020c00 	.word	0x40020c00
 80047f8:	40021000 	.word	0x40021000
 80047fc:	40021400 	.word	0x40021400
 8004800:	40021800 	.word	0x40021800
 8004804:	40021c00 	.word	0x40021c00
 8004808:	40022000 	.word	0x40022000
 800480c:	40022400 	.word	0x40022400
 8004810:	40013c00 	.word	0x40013c00

08004814 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004814:	b480      	push	{r7}
 8004816:	b087      	sub	sp, #28
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800481e:	2300      	movs	r3, #0
 8004820:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004822:	2300      	movs	r3, #0
 8004824:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004826:	2300      	movs	r3, #0
 8004828:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800482a:	2300      	movs	r3, #0
 800482c:	617b      	str	r3, [r7, #20]
 800482e:	e0d9      	b.n	80049e4 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004830:	2201      	movs	r2, #1
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	fa02 f303 	lsl.w	r3, r2, r3
 8004838:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	4013      	ands	r3, r2
 8004840:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	429a      	cmp	r2, r3
 8004848:	f040 80c9 	bne.w	80049de <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800484c:	4a6a      	ldr	r2, [pc, #424]	; (80049f8 <HAL_GPIO_DeInit+0x1e4>)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	089b      	lsrs	r3, r3, #2
 8004852:	3302      	adds	r3, #2
 8004854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004858:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f003 0303 	and.w	r3, r3, #3
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	220f      	movs	r2, #15
 8004864:	fa02 f303 	lsl.w	r3, r2, r3
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	4013      	ands	r3, r2
 800486c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a62      	ldr	r2, [pc, #392]	; (80049fc <HAL_GPIO_DeInit+0x1e8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d037      	beq.n	80048e6 <HAL_GPIO_DeInit+0xd2>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a61      	ldr	r2, [pc, #388]	; (8004a00 <HAL_GPIO_DeInit+0x1ec>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d031      	beq.n	80048e2 <HAL_GPIO_DeInit+0xce>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a60      	ldr	r2, [pc, #384]	; (8004a04 <HAL_GPIO_DeInit+0x1f0>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d02b      	beq.n	80048de <HAL_GPIO_DeInit+0xca>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a5f      	ldr	r2, [pc, #380]	; (8004a08 <HAL_GPIO_DeInit+0x1f4>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d025      	beq.n	80048da <HAL_GPIO_DeInit+0xc6>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a5e      	ldr	r2, [pc, #376]	; (8004a0c <HAL_GPIO_DeInit+0x1f8>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d01f      	beq.n	80048d6 <HAL_GPIO_DeInit+0xc2>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a5d      	ldr	r2, [pc, #372]	; (8004a10 <HAL_GPIO_DeInit+0x1fc>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d019      	beq.n	80048d2 <HAL_GPIO_DeInit+0xbe>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a5c      	ldr	r2, [pc, #368]	; (8004a14 <HAL_GPIO_DeInit+0x200>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d013      	beq.n	80048ce <HAL_GPIO_DeInit+0xba>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a5b      	ldr	r2, [pc, #364]	; (8004a18 <HAL_GPIO_DeInit+0x204>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d00d      	beq.n	80048ca <HAL_GPIO_DeInit+0xb6>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a5a      	ldr	r2, [pc, #360]	; (8004a1c <HAL_GPIO_DeInit+0x208>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d007      	beq.n	80048c6 <HAL_GPIO_DeInit+0xb2>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a59      	ldr	r2, [pc, #356]	; (8004a20 <HAL_GPIO_DeInit+0x20c>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d101      	bne.n	80048c2 <HAL_GPIO_DeInit+0xae>
 80048be:	2309      	movs	r3, #9
 80048c0:	e012      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048c2:	230a      	movs	r3, #10
 80048c4:	e010      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048c6:	2308      	movs	r3, #8
 80048c8:	e00e      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048ca:	2307      	movs	r3, #7
 80048cc:	e00c      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048ce:	2306      	movs	r3, #6
 80048d0:	e00a      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048d2:	2305      	movs	r3, #5
 80048d4:	e008      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048d6:	2304      	movs	r3, #4
 80048d8:	e006      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048da:	2303      	movs	r3, #3
 80048dc:	e004      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048de:	2302      	movs	r3, #2
 80048e0:	e002      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <HAL_GPIO_DeInit+0xd4>
 80048e6:	2300      	movs	r3, #0
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	f002 0203 	and.w	r2, r2, #3
 80048ee:	0092      	lsls	r2, r2, #2
 80048f0:	4093      	lsls	r3, r2
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d132      	bne.n	800495e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80048f8:	4b4a      	ldr	r3, [pc, #296]	; (8004a24 <HAL_GPIO_DeInit+0x210>)
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	43db      	mvns	r3, r3
 8004900:	4948      	ldr	r1, [pc, #288]	; (8004a24 <HAL_GPIO_DeInit+0x210>)
 8004902:	4013      	ands	r3, r2
 8004904:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004906:	4b47      	ldr	r3, [pc, #284]	; (8004a24 <HAL_GPIO_DeInit+0x210>)
 8004908:	685a      	ldr	r2, [r3, #4]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	43db      	mvns	r3, r3
 800490e:	4945      	ldr	r1, [pc, #276]	; (8004a24 <HAL_GPIO_DeInit+0x210>)
 8004910:	4013      	ands	r3, r2
 8004912:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004914:	4b43      	ldr	r3, [pc, #268]	; (8004a24 <HAL_GPIO_DeInit+0x210>)
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	43db      	mvns	r3, r3
 800491c:	4941      	ldr	r1, [pc, #260]	; (8004a24 <HAL_GPIO_DeInit+0x210>)
 800491e:	4013      	ands	r3, r2
 8004920:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004922:	4b40      	ldr	r3, [pc, #256]	; (8004a24 <HAL_GPIO_DeInit+0x210>)
 8004924:	68da      	ldr	r2, [r3, #12]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	43db      	mvns	r3, r3
 800492a:	493e      	ldr	r1, [pc, #248]	; (8004a24 <HAL_GPIO_DeInit+0x210>)
 800492c:	4013      	ands	r3, r2
 800492e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	f003 0303 	and.w	r3, r3, #3
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	220f      	movs	r2, #15
 800493a:	fa02 f303 	lsl.w	r3, r2, r3
 800493e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004940:	4a2d      	ldr	r2, [pc, #180]	; (80049f8 <HAL_GPIO_DeInit+0x1e4>)
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	089b      	lsrs	r3, r3, #2
 8004946:	3302      	adds	r3, #2
 8004948:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	43da      	mvns	r2, r3
 8004950:	4829      	ldr	r0, [pc, #164]	; (80049f8 <HAL_GPIO_DeInit+0x1e4>)
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	089b      	lsrs	r3, r3, #2
 8004956:	400a      	ands	r2, r1
 8004958:	3302      	adds	r3, #2
 800495a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	005b      	lsls	r3, r3, #1
 8004966:	2103      	movs	r1, #3
 8004968:	fa01 f303 	lsl.w	r3, r1, r3
 800496c:	43db      	mvns	r3, r3
 800496e:	401a      	ands	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	08da      	lsrs	r2, r3, #3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	3208      	adds	r2, #8
 800497c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	220f      	movs	r2, #15
 800498a:	fa02 f303 	lsl.w	r3, r2, r3
 800498e:	43db      	mvns	r3, r3
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	08d2      	lsrs	r2, r2, #3
 8004994:	4019      	ands	r1, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3208      	adds	r2, #8
 800499a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	2103      	movs	r1, #3
 80049a8:	fa01 f303 	lsl.w	r3, r1, r3
 80049ac:	43db      	mvns	r3, r3
 80049ae:	401a      	ands	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	685a      	ldr	r2, [r3, #4]
 80049b8:	2101      	movs	r1, #1
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	fa01 f303 	lsl.w	r3, r1, r3
 80049c0:	43db      	mvns	r3, r3
 80049c2:	401a      	ands	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	2103      	movs	r1, #3
 80049d2:	fa01 f303 	lsl.w	r3, r1, r3
 80049d6:	43db      	mvns	r3, r3
 80049d8:	401a      	ands	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	3301      	adds	r3, #1
 80049e2:	617b      	str	r3, [r7, #20]
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	2b0f      	cmp	r3, #15
 80049e8:	f67f af22 	bls.w	8004830 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80049ec:	bf00      	nop
 80049ee:	371c      	adds	r7, #28
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr
 80049f8:	40013800 	.word	0x40013800
 80049fc:	40020000 	.word	0x40020000
 8004a00:	40020400 	.word	0x40020400
 8004a04:	40020800 	.word	0x40020800
 8004a08:	40020c00 	.word	0x40020c00
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	40021400 	.word	0x40021400
 8004a14:	40021800 	.word	0x40021800
 8004a18:	40021c00 	.word	0x40021c00
 8004a1c:	40022000 	.word	0x40022000
 8004a20:	40022400 	.word	0x40022400
 8004a24:	40013c00 	.word	0x40013c00

08004a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	460b      	mov	r3, r1
 8004a32:	807b      	strh	r3, [r7, #2]
 8004a34:	4613      	mov	r3, r2
 8004a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a38:	787b      	ldrb	r3, [r7, #1]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a3e:	887a      	ldrh	r2, [r7, #2]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a44:	e003      	b.n	8004a4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a46:	887b      	ldrh	r3, [r7, #2]
 8004a48:	041a      	lsls	r2, r3, #16
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	619a      	str	r2, [r3, #24]
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
	...

08004a5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e11f      	b.n	8004cae <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d106      	bne.n	8004a88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7fb ff1a 	bl	80008bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2224      	movs	r2, #36	; 0x24
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 0201 	bic.w	r2, r2, #1
 8004a9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004aae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004abe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ac0:	f001 ff8e 	bl	80069e0 <HAL_RCC_GetPCLK1Freq>
 8004ac4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	4a7b      	ldr	r2, [pc, #492]	; (8004cb8 <HAL_I2C_Init+0x25c>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d807      	bhi.n	8004ae0 <HAL_I2C_Init+0x84>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4a7a      	ldr	r2, [pc, #488]	; (8004cbc <HAL_I2C_Init+0x260>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	bf94      	ite	ls
 8004ad8:	2301      	movls	r3, #1
 8004ada:	2300      	movhi	r3, #0
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	e006      	b.n	8004aee <HAL_I2C_Init+0x92>
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4a77      	ldr	r2, [pc, #476]	; (8004cc0 <HAL_I2C_Init+0x264>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	bf94      	ite	ls
 8004ae8:	2301      	movls	r3, #1
 8004aea:	2300      	movhi	r3, #0
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e0db      	b.n	8004cae <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4a72      	ldr	r2, [pc, #456]	; (8004cc4 <HAL_I2C_Init+0x268>)
 8004afa:	fba2 2303 	umull	r2, r3, r2, r3
 8004afe:	0c9b      	lsrs	r3, r3, #18
 8004b00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	4a64      	ldr	r2, [pc, #400]	; (8004cb8 <HAL_I2C_Init+0x25c>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d802      	bhi.n	8004b30 <HAL_I2C_Init+0xd4>
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	e009      	b.n	8004b44 <HAL_I2C_Init+0xe8>
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b36:	fb02 f303 	mul.w	r3, r2, r3
 8004b3a:	4a63      	ldr	r2, [pc, #396]	; (8004cc8 <HAL_I2C_Init+0x26c>)
 8004b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b40:	099b      	lsrs	r3, r3, #6
 8004b42:	3301      	adds	r3, #1
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	6812      	ldr	r2, [r2, #0]
 8004b48:	430b      	orrs	r3, r1
 8004b4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004b56:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	4956      	ldr	r1, [pc, #344]	; (8004cb8 <HAL_I2C_Init+0x25c>)
 8004b60:	428b      	cmp	r3, r1
 8004b62:	d80d      	bhi.n	8004b80 <HAL_I2C_Init+0x124>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	1e59      	subs	r1, r3, #1
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b72:	3301      	adds	r3, #1
 8004b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	bf38      	it	cc
 8004b7c:	2304      	movcc	r3, #4
 8004b7e:	e04f      	b.n	8004c20 <HAL_I2C_Init+0x1c4>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d111      	bne.n	8004bac <HAL_I2C_Init+0x150>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	1e58      	subs	r0, r3, #1
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6859      	ldr	r1, [r3, #4]
 8004b90:	460b      	mov	r3, r1
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	440b      	add	r3, r1
 8004b96:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	bf0c      	ite	eq
 8004ba4:	2301      	moveq	r3, #1
 8004ba6:	2300      	movne	r3, #0
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	e012      	b.n	8004bd2 <HAL_I2C_Init+0x176>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	1e58      	subs	r0, r3, #1
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6859      	ldr	r1, [r3, #4]
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	440b      	add	r3, r1
 8004bba:	0099      	lsls	r1, r3, #2
 8004bbc:	440b      	add	r3, r1
 8004bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	bf0c      	ite	eq
 8004bcc:	2301      	moveq	r3, #1
 8004bce:	2300      	movne	r3, #0
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <HAL_I2C_Init+0x17e>
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e022      	b.n	8004c20 <HAL_I2C_Init+0x1c4>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d10e      	bne.n	8004c00 <HAL_I2C_Init+0x1a4>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	1e58      	subs	r0, r3, #1
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6859      	ldr	r1, [r3, #4]
 8004bea:	460b      	mov	r3, r1
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	440b      	add	r3, r1
 8004bf0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bfe:	e00f      	b.n	8004c20 <HAL_I2C_Init+0x1c4>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	1e58      	subs	r0, r3, #1
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6859      	ldr	r1, [r3, #4]
 8004c08:	460b      	mov	r3, r1
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	440b      	add	r3, r1
 8004c0e:	0099      	lsls	r1, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c16:	3301      	adds	r3, #1
 8004c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c20:	6879      	ldr	r1, [r7, #4]
 8004c22:	6809      	ldr	r1, [r1, #0]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69da      	ldr	r2, [r3, #28]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	431a      	orrs	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004c4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	6911      	ldr	r1, [r2, #16]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	68d2      	ldr	r2, [r2, #12]
 8004c5a:	4311      	orrs	r1, r2
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6812      	ldr	r2, [r2, #0]
 8004c60:	430b      	orrs	r3, r1
 8004c62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	695a      	ldr	r2, [r3, #20]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f042 0201 	orr.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2220      	movs	r2, #32
 8004c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	000186a0 	.word	0x000186a0
 8004cbc:	001e847f 	.word	0x001e847f
 8004cc0:	003d08ff 	.word	0x003d08ff
 8004cc4:	431bde83 	.word	0x431bde83
 8004cc8:	10624dd3 	.word	0x10624dd3

08004ccc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b082      	sub	sp, #8
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d101      	bne.n	8004cde <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e021      	b.n	8004d22 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2224      	movs	r2, #36	; 0x24
 8004ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 0201 	bic.w	r2, r2, #1
 8004cf4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7fb fe4a 	bl	8000990 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3708      	adds	r7, #8
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
	...

08004d2c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af02      	add	r7, sp, #8
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	4608      	mov	r0, r1
 8004d36:	4611      	mov	r1, r2
 8004d38:	461a      	mov	r2, r3
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	817b      	strh	r3, [r7, #10]
 8004d3e:	460b      	mov	r3, r1
 8004d40:	813b      	strh	r3, [r7, #8]
 8004d42:	4613      	mov	r3, r2
 8004d44:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d46:	f7fe fe63 	bl	8003a10 <HAL_GetTick>
 8004d4a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b20      	cmp	r3, #32
 8004d56:	f040 80d9 	bne.w	8004f0c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	9300      	str	r3, [sp, #0]
 8004d5e:	2319      	movs	r3, #25
 8004d60:	2201      	movs	r2, #1
 8004d62:	496d      	ldr	r1, [pc, #436]	; (8004f18 <HAL_I2C_Mem_Write+0x1ec>)
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 fc89 	bl	800567c <I2C_WaitOnFlagUntilTimeout>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d001      	beq.n	8004d74 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004d70:	2302      	movs	r3, #2
 8004d72:	e0cc      	b.n	8004f0e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d101      	bne.n	8004d82 <HAL_I2C_Mem_Write+0x56>
 8004d7e:	2302      	movs	r3, #2
 8004d80:	e0c5      	b.n	8004f0e <HAL_I2C_Mem_Write+0x1e2>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d007      	beq.n	8004da8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0201 	orr.w	r2, r2, #1
 8004da6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004db6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2221      	movs	r2, #33	; 0x21
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2240      	movs	r2, #64	; 0x40
 8004dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6a3a      	ldr	r2, [r7, #32]
 8004dd2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004dd8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	4a4d      	ldr	r2, [pc, #308]	; (8004f1c <HAL_I2C_Mem_Write+0x1f0>)
 8004de8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004dea:	88f8      	ldrh	r0, [r7, #6]
 8004dec:	893a      	ldrh	r2, [r7, #8]
 8004dee:	8979      	ldrh	r1, [r7, #10]
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	9301      	str	r3, [sp, #4]
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	4603      	mov	r3, r0
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f000 fac4 	bl	8005388 <I2C_RequestMemoryWrite>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d052      	beq.n	8004eac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e081      	b.n	8004f0e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f000 fd0a 	bl	8005828 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00d      	beq.n	8004e36 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1e:	2b04      	cmp	r3, #4
 8004e20:	d107      	bne.n	8004e32 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e30:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e06b      	b.n	8004f0e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3a:	781a      	ldrb	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e50:	3b01      	subs	r3, #1
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695b      	ldr	r3, [r3, #20]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b04      	cmp	r3, #4
 8004e72:	d11b      	bne.n	8004eac <HAL_I2C_Mem_Write+0x180>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d017      	beq.n	8004eac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e80:	781a      	ldrb	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e96:	3b01      	subs	r3, #1
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1aa      	bne.n	8004e0a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 fcf6 	bl	80058aa <I2C_WaitOnBTFFlagUntilTimeout>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d00d      	beq.n	8004ee0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec8:	2b04      	cmp	r3, #4
 8004eca:	d107      	bne.n	8004edc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eda:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e016      	b.n	8004f0e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2220      	movs	r2, #32
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	e000      	b.n	8004f0e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f0c:	2302      	movs	r3, #2
  }
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3718      	adds	r7, #24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	00100002 	.word	0x00100002
 8004f1c:	ffff0000 	.word	0xffff0000

08004f20 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b08c      	sub	sp, #48	; 0x30
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	4608      	mov	r0, r1
 8004f2a:	4611      	mov	r1, r2
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	4603      	mov	r3, r0
 8004f30:	817b      	strh	r3, [r7, #10]
 8004f32:	460b      	mov	r3, r1
 8004f34:	813b      	strh	r3, [r7, #8]
 8004f36:	4613      	mov	r3, r2
 8004f38:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f3a:	f7fe fd69 	bl	8003a10 <HAL_GetTick>
 8004f3e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b20      	cmp	r3, #32
 8004f4a:	f040 8208 	bne.w	800535e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	2319      	movs	r3, #25
 8004f54:	2201      	movs	r2, #1
 8004f56:	497b      	ldr	r1, [pc, #492]	; (8005144 <HAL_I2C_Mem_Read+0x224>)
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f000 fb8f 	bl	800567c <I2C_WaitOnFlagUntilTimeout>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004f64:	2302      	movs	r3, #2
 8004f66:	e1fb      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d101      	bne.n	8004f76 <HAL_I2C_Mem_Read+0x56>
 8004f72:	2302      	movs	r3, #2
 8004f74:	e1f4      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d007      	beq.n	8004f9c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004faa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2222      	movs	r2, #34	; 0x22
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2240      	movs	r2, #64	; 0x40
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004fcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4a5b      	ldr	r2, [pc, #364]	; (8005148 <HAL_I2C_Mem_Read+0x228>)
 8004fdc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fde:	88f8      	ldrh	r0, [r7, #6]
 8004fe0:	893a      	ldrh	r2, [r7, #8]
 8004fe2:	8979      	ldrh	r1, [r7, #10]
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe6:	9301      	str	r3, [sp, #4]
 8004fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fea:	9300      	str	r3, [sp, #0]
 8004fec:	4603      	mov	r3, r0
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f000 fa5e 	bl	80054b0 <I2C_RequestMemoryRead>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e1b0      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005002:	2b00      	cmp	r3, #0
 8005004:	d113      	bne.n	800502e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005006:	2300      	movs	r3, #0
 8005008:	623b      	str	r3, [r7, #32]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	623b      	str	r3, [r7, #32]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	623b      	str	r3, [r7, #32]
 800501a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	e184      	b.n	8005338 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005032:	2b01      	cmp	r3, #1
 8005034:	d11b      	bne.n	800506e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005044:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005046:	2300      	movs	r3, #0
 8005048:	61fb      	str	r3, [r7, #28]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	61fb      	str	r3, [r7, #28]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	61fb      	str	r3, [r7, #28]
 800505a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	e164      	b.n	8005338 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005072:	2b02      	cmp	r3, #2
 8005074:	d11b      	bne.n	80050ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005084:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005094:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005096:	2300      	movs	r3, #0
 8005098:	61bb      	str	r3, [r7, #24]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	61bb      	str	r3, [r7, #24]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	61bb      	str	r3, [r7, #24]
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	e144      	b.n	8005338 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050ae:	2300      	movs	r3, #0
 80050b0:	617b      	str	r3, [r7, #20]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	617b      	str	r3, [r7, #20]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	699b      	ldr	r3, [r3, #24]
 80050c0:	617b      	str	r3, [r7, #20]
 80050c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050c4:	e138      	b.n	8005338 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ca:	2b03      	cmp	r3, #3
 80050cc:	f200 80f1 	bhi.w	80052b2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d123      	bne.n	8005120 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 fc25 	bl	800592c <I2C_WaitOnRXNEFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e139      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	691a      	ldr	r2, [r3, #16]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f6:	b2d2      	uxtb	r2, r2
 80050f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fe:	1c5a      	adds	r2, r3, #1
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005108:	3b01      	subs	r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005114:	b29b      	uxth	r3, r3
 8005116:	3b01      	subs	r3, #1
 8005118:	b29a      	uxth	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800511e:	e10b      	b.n	8005338 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005124:	2b02      	cmp	r3, #2
 8005126:	d14e      	bne.n	80051c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800512e:	2200      	movs	r2, #0
 8005130:	4906      	ldr	r1, [pc, #24]	; (800514c <HAL_I2C_Mem_Read+0x22c>)
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 faa2 	bl	800567c <I2C_WaitOnFlagUntilTimeout>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d008      	beq.n	8005150 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e10e      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
 8005142:	bf00      	nop
 8005144:	00100002 	.word	0x00100002
 8005148:	ffff0000 	.word	0xffff0000
 800514c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800515e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	691a      	ldr	r2, [r3, #16]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516a:	b2d2      	uxtb	r2, r2
 800516c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005172:	1c5a      	adds	r2, r3, #1
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800517c:	3b01      	subs	r3, #1
 800517e:	b29a      	uxth	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005188:	b29b      	uxth	r3, r3
 800518a:	3b01      	subs	r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	691a      	ldr	r2, [r3, #16]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519c:	b2d2      	uxtb	r2, r2
 800519e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a4:	1c5a      	adds	r2, r3, #1
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051c4:	e0b8      	b.n	8005338 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051cc:	2200      	movs	r2, #0
 80051ce:	4966      	ldr	r1, [pc, #408]	; (8005368 <HAL_I2C_Mem_Read+0x448>)
 80051d0:	68f8      	ldr	r0, [r7, #12]
 80051d2:	f000 fa53 	bl	800567c <I2C_WaitOnFlagUntilTimeout>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d001      	beq.n	80051e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e0bf      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	691a      	ldr	r2, [r3, #16]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fa:	b2d2      	uxtb	r2, r2
 80051fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800520c:	3b01      	subs	r3, #1
 800520e:	b29a      	uxth	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005218:	b29b      	uxth	r3, r3
 800521a:	3b01      	subs	r3, #1
 800521c:	b29a      	uxth	r2, r3
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005224:	9300      	str	r3, [sp, #0]
 8005226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005228:	2200      	movs	r2, #0
 800522a:	494f      	ldr	r1, [pc, #316]	; (8005368 <HAL_I2C_Mem_Read+0x448>)
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 fa25 	bl	800567c <I2C_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d001      	beq.n	800523c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e091      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800524a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	691a      	ldr	r2, [r3, #16]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005256:	b2d2      	uxtb	r2, r2
 8005258:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525e:	1c5a      	adds	r2, r3, #1
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005268:	3b01      	subs	r3, #1
 800526a:	b29a      	uxth	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005274:	b29b      	uxth	r3, r3
 8005276:	3b01      	subs	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	691a      	ldr	r2, [r3, #16]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005288:	b2d2      	uxtb	r2, r2
 800528a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005290:	1c5a      	adds	r2, r3, #1
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800529a:	3b01      	subs	r3, #1
 800529c:	b29a      	uxth	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	3b01      	subs	r3, #1
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052b0:	e042      	b.n	8005338 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f000 fb38 	bl	800592c <I2C_WaitOnRXNEFlagUntilTimeout>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e04c      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	691a      	ldr	r2, [r3, #16]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d0:	b2d2      	uxtb	r2, r2
 80052d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d8:	1c5a      	adds	r2, r3, #1
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e2:	3b01      	subs	r3, #1
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	f003 0304 	and.w	r3, r3, #4
 8005302:	2b04      	cmp	r3, #4
 8005304:	d118      	bne.n	8005338 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	691a      	ldr	r2, [r3, #16]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	b2d2      	uxtb	r2, r2
 8005312:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005318:	1c5a      	adds	r2, r3, #1
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005322:	3b01      	subs	r3, #1
 8005324:	b29a      	uxth	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800532e:	b29b      	uxth	r3, r3
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800533c:	2b00      	cmp	r3, #0
 800533e:	f47f aec2 	bne.w	80050c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2220      	movs	r2, #32
 8005346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800535a:	2300      	movs	r3, #0
 800535c:	e000      	b.n	8005360 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800535e:	2302      	movs	r3, #2
  }
}
 8005360:	4618      	mov	r0, r3
 8005362:	3728      	adds	r7, #40	; 0x28
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	00010004 	.word	0x00010004

0800536c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800537a:	b2db      	uxtb	r3, r3
}
 800537c:	4618      	mov	r0, r3
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b088      	sub	sp, #32
 800538c:	af02      	add	r7, sp, #8
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	4608      	mov	r0, r1
 8005392:	4611      	mov	r1, r2
 8005394:	461a      	mov	r2, r3
 8005396:	4603      	mov	r3, r0
 8005398:	817b      	strh	r3, [r7, #10]
 800539a:	460b      	mov	r3, r1
 800539c:	813b      	strh	r3, [r7, #8]
 800539e:	4613      	mov	r3, r2
 80053a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 f95c 	bl	800567c <I2C_WaitOnFlagUntilTimeout>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00c      	beq.n	80053e4 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d003      	beq.n	80053e0 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e05f      	b.n	80054a4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053e4:	897b      	ldrh	r3, [r7, #10]
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	461a      	mov	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053f2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f6:	6a3a      	ldr	r2, [r7, #32]
 80053f8:	492c      	ldr	r1, [pc, #176]	; (80054ac <I2C_RequestMemoryWrite+0x124>)
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f000 f995 	bl	800572a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e04c      	b.n	80054a4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800540a:	2300      	movs	r3, #0
 800540c:	617b      	str	r3, [r7, #20]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	617b      	str	r3, [r7, #20]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	617b      	str	r3, [r7, #20]
 800541e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005422:	6a39      	ldr	r1, [r7, #32]
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 f9ff 	bl	8005828 <I2C_WaitOnTXEFlagUntilTimeout>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00d      	beq.n	800544c <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005434:	2b04      	cmp	r3, #4
 8005436:	d107      	bne.n	8005448 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005446:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e02b      	b.n	80054a4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800544c:	88fb      	ldrh	r3, [r7, #6]
 800544e:	2b01      	cmp	r3, #1
 8005450:	d105      	bne.n	800545e <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005452:	893b      	ldrh	r3, [r7, #8]
 8005454:	b2da      	uxtb	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	611a      	str	r2, [r3, #16]
 800545c:	e021      	b.n	80054a2 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800545e:	893b      	ldrh	r3, [r7, #8]
 8005460:	0a1b      	lsrs	r3, r3, #8
 8005462:	b29b      	uxth	r3, r3
 8005464:	b2da      	uxtb	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800546c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800546e:	6a39      	ldr	r1, [r7, #32]
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f000 f9d9 	bl	8005828 <I2C_WaitOnTXEFlagUntilTimeout>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00d      	beq.n	8005498 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005480:	2b04      	cmp	r3, #4
 8005482:	d107      	bne.n	8005494 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005492:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e005      	b.n	80054a4 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005498:	893b      	ldrh	r3, [r7, #8]
 800549a:	b2da      	uxtb	r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3718      	adds	r7, #24
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	00010002 	.word	0x00010002

080054b0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	af02      	add	r7, sp, #8
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	4608      	mov	r0, r1
 80054ba:	4611      	mov	r1, r2
 80054bc:	461a      	mov	r2, r3
 80054be:	4603      	mov	r3, r0
 80054c0:	817b      	strh	r3, [r7, #10]
 80054c2:	460b      	mov	r3, r1
 80054c4:	813b      	strh	r3, [r7, #8]
 80054c6:	4613      	mov	r3, r2
 80054c8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054d8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f000 f8c0 	bl	800567c <I2C_WaitOnFlagUntilTimeout>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00c      	beq.n	800551c <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005516:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e0a9      	b.n	8005670 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800551c:	897b      	ldrh	r3, [r7, #10]
 800551e:	b2db      	uxtb	r3, r3
 8005520:	461a      	mov	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800552a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800552c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552e:	6a3a      	ldr	r2, [r7, #32]
 8005530:	4951      	ldr	r1, [pc, #324]	; (8005678 <I2C_RequestMemoryRead+0x1c8>)
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f000 f8f9 	bl	800572a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e096      	b.n	8005670 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005542:	2300      	movs	r3, #0
 8005544:	617b      	str	r3, [r7, #20]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	617b      	str	r3, [r7, #20]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	617b      	str	r3, [r7, #20]
 8005556:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800555a:	6a39      	ldr	r1, [r7, #32]
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 f963 	bl	8005828 <I2C_WaitOnTXEFlagUntilTimeout>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00d      	beq.n	8005584 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556c:	2b04      	cmp	r3, #4
 800556e:	d107      	bne.n	8005580 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800557e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e075      	b.n	8005670 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005584:	88fb      	ldrh	r3, [r7, #6]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d105      	bne.n	8005596 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800558a:	893b      	ldrh	r3, [r7, #8]
 800558c:	b2da      	uxtb	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	611a      	str	r2, [r3, #16]
 8005594:	e021      	b.n	80055da <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005596:	893b      	ldrh	r3, [r7, #8]
 8005598:	0a1b      	lsrs	r3, r3, #8
 800559a:	b29b      	uxth	r3, r3
 800559c:	b2da      	uxtb	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055a6:	6a39      	ldr	r1, [r7, #32]
 80055a8:	68f8      	ldr	r0, [r7, #12]
 80055aa:	f000 f93d 	bl	8005828 <I2C_WaitOnTXEFlagUntilTimeout>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d00d      	beq.n	80055d0 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b8:	2b04      	cmp	r3, #4
 80055ba:	d107      	bne.n	80055cc <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e04f      	b.n	8005670 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055d0:	893b      	ldrh	r3, [r7, #8]
 80055d2:	b2da      	uxtb	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055dc:	6a39      	ldr	r1, [r7, #32]
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 f922 	bl	8005828 <I2C_WaitOnTXEFlagUntilTimeout>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00d      	beq.n	8005606 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ee:	2b04      	cmp	r3, #4
 80055f0:	d107      	bne.n	8005602 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005600:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e034      	b.n	8005670 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005614:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	2200      	movs	r2, #0
 800561e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 f82a 	bl	800567c <I2C_WaitOnFlagUntilTimeout>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00c      	beq.n	8005648 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005642:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	e013      	b.n	8005670 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005648:	897b      	ldrh	r3, [r7, #10]
 800564a:	b2db      	uxtb	r3, r3
 800564c:	f043 0301 	orr.w	r3, r3, #1
 8005650:	b2da      	uxtb	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565a:	6a3a      	ldr	r2, [r7, #32]
 800565c:	4906      	ldr	r1, [pc, #24]	; (8005678 <I2C_RequestMemoryRead+0x1c8>)
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 f863 	bl	800572a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d001      	beq.n	800566e <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3718      	adds	r7, #24
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}
 8005678:	00010002 	.word	0x00010002

0800567c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	603b      	str	r3, [r7, #0]
 8005688:	4613      	mov	r3, r2
 800568a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800568c:	e025      	b.n	80056da <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005694:	d021      	beq.n	80056da <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005696:	f7fe f9bb 	bl	8003a10 <HAL_GetTick>
 800569a:	4602      	mov	r2, r0
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	1ad3      	subs	r3, r2, r3
 80056a0:	683a      	ldr	r2, [r7, #0]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d302      	bcc.n	80056ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d116      	bne.n	80056da <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2220      	movs	r2, #32
 80056b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c6:	f043 0220 	orr.w	r2, r3, #32
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e023      	b.n	8005722 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	0c1b      	lsrs	r3, r3, #16
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d10d      	bne.n	8005700 <I2C_WaitOnFlagUntilTimeout+0x84>
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	43da      	mvns	r2, r3
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	4013      	ands	r3, r2
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	bf0c      	ite	eq
 80056f6:	2301      	moveq	r3, #1
 80056f8:	2300      	movne	r3, #0
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	461a      	mov	r2, r3
 80056fe:	e00c      	b.n	800571a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	43da      	mvns	r2, r3
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	4013      	ands	r3, r2
 800570c:	b29b      	uxth	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	bf0c      	ite	eq
 8005712:	2301      	moveq	r3, #1
 8005714:	2300      	movne	r3, #0
 8005716:	b2db      	uxtb	r3, r3
 8005718:	461a      	mov	r2, r3
 800571a:	79fb      	ldrb	r3, [r7, #7]
 800571c:	429a      	cmp	r2, r3
 800571e:	d0b6      	beq.n	800568e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b084      	sub	sp, #16
 800572e:	af00      	add	r7, sp, #0
 8005730:	60f8      	str	r0, [r7, #12]
 8005732:	60b9      	str	r1, [r7, #8]
 8005734:	607a      	str	r2, [r7, #4]
 8005736:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005738:	e051      	b.n	80057de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	695b      	ldr	r3, [r3, #20]
 8005740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005748:	d123      	bne.n	8005792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005758:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005762:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577e:	f043 0204 	orr.w	r2, r3, #4
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e046      	b.n	8005820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005798:	d021      	beq.n	80057de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800579a:	f7fe f939 	bl	8003a10 <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d302      	bcc.n	80057b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d116      	bne.n	80057de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	f043 0220 	orr.w	r2, r3, #32
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e020      	b.n	8005820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	0c1b      	lsrs	r3, r3, #16
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d10c      	bne.n	8005802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	43da      	mvns	r2, r3
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	4013      	ands	r3, r2
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	bf14      	ite	ne
 80057fa:	2301      	movne	r3, #1
 80057fc:	2300      	moveq	r3, #0
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	e00b      	b.n	800581a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	43da      	mvns	r2, r3
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	4013      	ands	r3, r2
 800580e:	b29b      	uxth	r3, r3
 8005810:	2b00      	cmp	r3, #0
 8005812:	bf14      	ite	ne
 8005814:	2301      	movne	r3, #1
 8005816:	2300      	moveq	r3, #0
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d18d      	bne.n	800573a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005834:	e02d      	b.n	8005892 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f000 f8ce 	bl	80059d8 <I2C_IsAcknowledgeFailed>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e02d      	b.n	80058a2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800584c:	d021      	beq.n	8005892 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800584e:	f7fe f8df 	bl	8003a10 <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	429a      	cmp	r2, r3
 800585c:	d302      	bcc.n	8005864 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d116      	bne.n	8005892 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2220      	movs	r2, #32
 800586e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587e:	f043 0220 	orr.w	r2, r3, #32
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e007      	b.n	80058a2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800589c:	2b80      	cmp	r3, #128	; 0x80
 800589e:	d1ca      	bne.n	8005836 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b084      	sub	sp, #16
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	60f8      	str	r0, [r7, #12]
 80058b2:	60b9      	str	r1, [r7, #8]
 80058b4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058b6:	e02d      	b.n	8005914 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058b8:	68f8      	ldr	r0, [r7, #12]
 80058ba:	f000 f88d 	bl	80059d8 <I2C_IsAcknowledgeFailed>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d001      	beq.n	80058c8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e02d      	b.n	8005924 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ce:	d021      	beq.n	8005914 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d0:	f7fe f89e 	bl	8003a10 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d302      	bcc.n	80058e6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d116      	bne.n	8005914 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2220      	movs	r2, #32
 80058f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005900:	f043 0220 	orr.w	r2, r3, #32
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e007      	b.n	8005924 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	695b      	ldr	r3, [r3, #20]
 800591a:	f003 0304 	and.w	r3, r3, #4
 800591e:	2b04      	cmp	r3, #4
 8005920:	d1ca      	bne.n	80058b8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005938:	e042      	b.n	80059c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	f003 0310 	and.w	r3, r3, #16
 8005944:	2b10      	cmp	r3, #16
 8005946:	d119      	bne.n	800597c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f06f 0210 	mvn.w	r2, #16
 8005950:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2220      	movs	r2, #32
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e029      	b.n	80059d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800597c:	f7fe f848 	bl	8003a10 <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	429a      	cmp	r2, r3
 800598a:	d302      	bcc.n	8005992 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d116      	bne.n	80059c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2220      	movs	r2, #32
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ac:	f043 0220 	orr.w	r2, r3, #32
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e007      	b.n	80059d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ca:	2b40      	cmp	r3, #64	; 0x40
 80059cc:	d1b5      	bne.n	800593a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3710      	adds	r7, #16
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059ee:	d11b      	bne.n	8005a28 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059f8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a14:	f043 0204 	orr.w	r2, r3, #4
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e000      	b.n	8005a2a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	370c      	adds	r7, #12
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr

08005a36 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005a36:	b480      	push	{r7}
 8005a38:	b083      	sub	sp, #12
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]
 8005a3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b20      	cmp	r3, #32
 8005a4a:	d129      	bne.n	8005aa0 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2224      	movs	r2, #36	; 0x24
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f022 0201 	bic.w	r2, r2, #1
 8005a62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f022 0210 	bic.w	r2, r2, #16
 8005a72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	430a      	orrs	r2, r1
 8005a82:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0201 	orr.w	r2, r2, #1
 8005a92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2220      	movs	r2, #32
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	e000      	b.n	8005aa2 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005aa0:	2302      	movs	r3, #2
  }
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr

08005aae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b085      	sub	sp, #20
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
 8005ab6:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	d12a      	bne.n	8005b1e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2224      	movs	r2, #36	; 0x24
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f022 0201 	bic.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae6:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005ae8:	89fb      	ldrh	r3, [r7, #14]
 8005aea:	f023 030f 	bic.w	r3, r3, #15
 8005aee:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	b29a      	uxth	r2, r3
 8005af4:	89fb      	ldrh	r3, [r7, #14]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	89fa      	ldrh	r2, [r7, #14]
 8005b00:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f042 0201 	orr.w	r2, r2, #1
 8005b10:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2220      	movs	r2, #32
 8005b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	e000      	b.n	8005b20 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005b1e:	2302      	movs	r3, #2
  }
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d101      	bne.n	8005b3e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e0bf      	b.n	8005cbe <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d106      	bne.n	8005b58 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7fa fff4 	bl	8000b40 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	699a      	ldr	r2, [r3, #24]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005b6e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6999      	ldr	r1, [r3, #24]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	685a      	ldr	r2, [r3, #4]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b84:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	430a      	orrs	r2, r1
 8005b92:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	6899      	ldr	r1, [r3, #8]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	4b4a      	ldr	r3, [pc, #296]	; (8005cc8 <HAL_LTDC_Init+0x19c>)
 8005ba0:	400b      	ands	r3, r1
 8005ba2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	041b      	lsls	r3, r3, #16
 8005baa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6899      	ldr	r1, [r3, #8]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699a      	ldr	r2, [r3, #24]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68d9      	ldr	r1, [r3, #12]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	4b3e      	ldr	r3, [pc, #248]	; (8005cc8 <HAL_LTDC_Init+0x19c>)
 8005bce:	400b      	ands	r3, r1
 8005bd0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	041b      	lsls	r3, r3, #16
 8005bd8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	68d9      	ldr	r1, [r3, #12]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a1a      	ldr	r2, [r3, #32]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	431a      	orrs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	430a      	orrs	r2, r1
 8005bee:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6919      	ldr	r1, [r3, #16]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	4b33      	ldr	r3, [pc, #204]	; (8005cc8 <HAL_LTDC_Init+0x19c>)
 8005bfc:	400b      	ands	r3, r1
 8005bfe:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c04:	041b      	lsls	r3, r3, #16
 8005c06:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6919      	ldr	r1, [r3, #16]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	431a      	orrs	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	6959      	ldr	r1, [r3, #20]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	4b27      	ldr	r3, [pc, #156]	; (8005cc8 <HAL_LTDC_Init+0x19c>)
 8005c2a:	400b      	ands	r3, r1
 8005c2c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c32:	041b      	lsls	r3, r3, #16
 8005c34:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	6959      	ldr	r1, [r3, #20]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	431a      	orrs	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c52:	021b      	lsls	r3, r3, #8
 8005c54:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005c5c:	041b      	lsls	r3, r3, #16
 8005c5e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005c6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005c82:	431a      	orrs	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	430a      	orrs	r2, r1
 8005c8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f042 0206 	orr.w	r2, r2, #6
 8005c9a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	699a      	ldr	r2, [r3, #24]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f042 0201 	orr.w	r2, r2, #1
 8005caa:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	f000f800 	.word	0xf000f800

08005ccc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005ccc:	b5b0      	push	{r4, r5, r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d101      	bne.n	8005ce6 <HAL_LTDC_ConfigLayer+0x1a>
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	e02c      	b.n	8005d40 <HAL_LTDC_ConfigLayer+0x74>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2134      	movs	r1, #52	; 0x34
 8005cfc:	fb01 f303 	mul.w	r3, r1, r3
 8005d00:	4413      	add	r3, r2
 8005d02:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	4614      	mov	r4, r2
 8005d0a:	461d      	mov	r5, r3
 8005d0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d18:	682b      	ldr	r3, [r5, #0]
 8005d1a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	68b9      	ldr	r1, [r7, #8]
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 f83b 	bl	8005d9c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bdb0      	pop	{r4, r5, r7, pc}

08005d48 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d101      	bne.n	8005d5e <HAL_LTDC_EnableDither+0x16>
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	e016      	b.n	8005d8c <HAL_LTDC_EnableDither+0x44>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2202      	movs	r2, #2
 8005d6a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8005d6e:	4b0a      	ldr	r3, [pc, #40]	; (8005d98 <HAL_LTDC_EnableDither+0x50>)
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	4a09      	ldr	r2, [pc, #36]	; (8005d98 <HAL_LTDC_EnableDither+0x50>)
 8005d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d78:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr
 8005d98:	40016800 	.word	0x40016800

08005d9c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b089      	sub	sp, #36	; 0x24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	685a      	ldr	r2, [r3, #4]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	0c1b      	lsrs	r3, r3, #16
 8005db4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005db8:	4413      	add	r3, r2
 8005dba:	041b      	lsls	r3, r3, #16
 8005dbc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	01db      	lsls	r3, r3, #7
 8005dc8:	4413      	add	r3, r2
 8005dca:	3384      	adds	r3, #132	; 0x84
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	6812      	ldr	r2, [r2, #0]
 8005dd2:	4611      	mov	r1, r2
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	01d2      	lsls	r2, r2, #7
 8005dd8:	440a      	add	r2, r1
 8005dda:	3284      	adds	r2, #132	; 0x84
 8005ddc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005de0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	0c1b      	lsrs	r3, r3, #16
 8005dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df2:	4413      	add	r3, r2
 8005df4:	1c5a      	adds	r2, r3, #1
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	01db      	lsls	r3, r3, #7
 8005e00:	440b      	add	r3, r1
 8005e02:	3384      	adds	r3, #132	; 0x84
 8005e04:	4619      	mov	r1, r3
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	68da      	ldr	r2, [r3, #12]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e1a:	4413      	add	r3, r2
 8005e1c:	041b      	lsls	r3, r3, #16
 8005e1e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	461a      	mov	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	01db      	lsls	r3, r3, #7
 8005e2a:	4413      	add	r3, r2
 8005e2c:	3384      	adds	r3, #132	; 0x84
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	68fa      	ldr	r2, [r7, #12]
 8005e32:	6812      	ldr	r2, [r2, #0]
 8005e34:	4611      	mov	r1, r2
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	01d2      	lsls	r2, r2, #7
 8005e3a:	440a      	add	r2, r1
 8005e3c:	3284      	adds	r2, #132	; 0x84
 8005e3e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005e42:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e52:	4413      	add	r3, r2
 8005e54:	1c5a      	adds	r2, r3, #1
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	01db      	lsls	r3, r3, #7
 8005e60:	440b      	add	r3, r1
 8005e62:	3384      	adds	r3, #132	; 0x84
 8005e64:	4619      	mov	r1, r3
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	461a      	mov	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	01db      	lsls	r3, r3, #7
 8005e76:	4413      	add	r3, r2
 8005e78:	3384      	adds	r3, #132	; 0x84
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	6812      	ldr	r2, [r2, #0]
 8005e80:	4611      	mov	r1, r2
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	01d2      	lsls	r2, r2, #7
 8005e86:	440a      	add	r2, r1
 8005e88:	3284      	adds	r2, #132	; 0x84
 8005e8a:	f023 0307 	bic.w	r3, r3, #7
 8005e8e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	461a      	mov	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	01db      	lsls	r3, r3, #7
 8005e9a:	4413      	add	r3, r2
 8005e9c:	3384      	adds	r3, #132	; 0x84
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005eac:	021b      	lsls	r3, r3, #8
 8005eae:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005eb6:	041b      	lsls	r3, r3, #16
 8005eb8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	061b      	lsls	r3, r3, #24
 8005ec0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	01db      	lsls	r3, r3, #7
 8005ecc:	4413      	add	r3, r2
 8005ece:	3384      	adds	r3, #132	; 0x84
 8005ed0:	699b      	ldr	r3, [r3, #24]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	01db      	lsls	r3, r3, #7
 8005edc:	4413      	add	r3, r2
 8005ede:	3384      	adds	r3, #132	; 0x84
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005eec:	461a      	mov	r2, r3
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	431a      	orrs	r2, r3
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4619      	mov	r1, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	01db      	lsls	r3, r3, #7
 8005f00:	440b      	add	r3, r1
 8005f02:	3384      	adds	r3, #132	; 0x84
 8005f04:	4619      	mov	r1, r3
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	461a      	mov	r2, r3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	01db      	lsls	r3, r3, #7
 8005f16:	4413      	add	r3, r2
 8005f18:	3384      	adds	r3, #132	; 0x84
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	6812      	ldr	r2, [r2, #0]
 8005f20:	4611      	mov	r1, r2
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	01d2      	lsls	r2, r2, #7
 8005f26:	440a      	add	r2, r1
 8005f28:	3284      	adds	r2, #132	; 0x84
 8005f2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005f2e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	461a      	mov	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	01db      	lsls	r3, r3, #7
 8005f3a:	4413      	add	r3, r2
 8005f3c:	3384      	adds	r3, #132	; 0x84
 8005f3e:	461a      	mov	r2, r3
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	695b      	ldr	r3, [r3, #20]
 8005f44:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	01db      	lsls	r3, r3, #7
 8005f50:	4413      	add	r3, r2
 8005f52:	3384      	adds	r3, #132	; 0x84
 8005f54:	69db      	ldr	r3, [r3, #28]
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	6812      	ldr	r2, [r2, #0]
 8005f5a:	4611      	mov	r1, r2
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	01d2      	lsls	r2, r2, #7
 8005f60:	440a      	add	r2, r1
 8005f62:	3284      	adds	r2, #132	; 0x84
 8005f64:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005f68:	f023 0307 	bic.w	r3, r3, #7
 8005f6c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	69da      	ldr	r2, [r3, #28]
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	6a1b      	ldr	r3, [r3, #32]
 8005f76:	68f9      	ldr	r1, [r7, #12]
 8005f78:	6809      	ldr	r1, [r1, #0]
 8005f7a:	4608      	mov	r0, r1
 8005f7c:	6879      	ldr	r1, [r7, #4]
 8005f7e:	01c9      	lsls	r1, r1, #7
 8005f80:	4401      	add	r1, r0
 8005f82:	3184      	adds	r1, #132	; 0x84
 8005f84:	4313      	orrs	r3, r2
 8005f86:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	01db      	lsls	r3, r3, #7
 8005f92:	4413      	add	r3, r2
 8005f94:	3384      	adds	r3, #132	; 0x84
 8005f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	01db      	lsls	r3, r3, #7
 8005fa2:	4413      	add	r3, r2
 8005fa4:	3384      	adds	r3, #132	; 0x84
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	2300      	movs	r3, #0
 8005faa:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	01db      	lsls	r3, r3, #7
 8005fb6:	4413      	add	r3, r2
 8005fb8:	3384      	adds	r3, #132	; 0x84
 8005fba:	461a      	mov	r2, r3
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc0:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	691b      	ldr	r3, [r3, #16]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d102      	bne.n	8005fd0 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005fca:	2304      	movs	r3, #4
 8005fcc:	61fb      	str	r3, [r7, #28]
 8005fce:	e01b      	b.n	8006008 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d102      	bne.n	8005fde <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005fd8:	2303      	movs	r3, #3
 8005fda:	61fb      	str	r3, [r7, #28]
 8005fdc:	e014      	b.n	8006008 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	2b04      	cmp	r3, #4
 8005fe4:	d00b      	beq.n	8005ffe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d007      	beq.n	8005ffe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005ff2:	2b03      	cmp	r3, #3
 8005ff4:	d003      	beq.n	8005ffe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005ffa:	2b07      	cmp	r3, #7
 8005ffc:	d102      	bne.n	8006004 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005ffe:	2302      	movs	r3, #2
 8006000:	61fb      	str	r3, [r7, #28]
 8006002:	e001      	b.n	8006008 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006004:	2301      	movs	r3, #1
 8006006:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	461a      	mov	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	01db      	lsls	r3, r3, #7
 8006012:	4413      	add	r3, r2
 8006014:	3384      	adds	r3, #132	; 0x84
 8006016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	6812      	ldr	r2, [r2, #0]
 800601c:	4611      	mov	r1, r2
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	01d2      	lsls	r2, r2, #7
 8006022:	440a      	add	r2, r1
 8006024:	3284      	adds	r2, #132	; 0x84
 8006026:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800602a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006030:	69fa      	ldr	r2, [r7, #28]
 8006032:	fb02 f303 	mul.w	r3, r2, r3
 8006036:	041a      	lsls	r2, r3, #16
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	6859      	ldr	r1, [r3, #4]
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	1acb      	subs	r3, r1, r3
 8006042:	69f9      	ldr	r1, [r7, #28]
 8006044:	fb01 f303 	mul.w	r3, r1, r3
 8006048:	3303      	adds	r3, #3
 800604a:	68f9      	ldr	r1, [r7, #12]
 800604c:	6809      	ldr	r1, [r1, #0]
 800604e:	4608      	mov	r0, r1
 8006050:	6879      	ldr	r1, [r7, #4]
 8006052:	01c9      	lsls	r1, r1, #7
 8006054:	4401      	add	r1, r0
 8006056:	3184      	adds	r1, #132	; 0x84
 8006058:	4313      	orrs	r3, r2
 800605a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	461a      	mov	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	01db      	lsls	r3, r3, #7
 8006066:	4413      	add	r3, r2
 8006068:	3384      	adds	r3, #132	; 0x84
 800606a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	6812      	ldr	r2, [r2, #0]
 8006070:	4611      	mov	r1, r2
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	01d2      	lsls	r2, r2, #7
 8006076:	440a      	add	r2, r1
 8006078:	3284      	adds	r2, #132	; 0x84
 800607a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800607e:	f023 0307 	bic.w	r3, r3, #7
 8006082:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	461a      	mov	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	01db      	lsls	r3, r3, #7
 800608e:	4413      	add	r3, r2
 8006090:	3384      	adds	r3, #132	; 0x84
 8006092:	461a      	mov	r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006098:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	461a      	mov	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	01db      	lsls	r3, r3, #7
 80060a4:	4413      	add	r3, r2
 80060a6:	3384      	adds	r3, #132	; 0x84
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	6812      	ldr	r2, [r2, #0]
 80060ae:	4611      	mov	r1, r2
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	01d2      	lsls	r2, r2, #7
 80060b4:	440a      	add	r2, r1
 80060b6:	3284      	adds	r2, #132	; 0x84
 80060b8:	f043 0301 	orr.w	r3, r3, #1
 80060bc:	6013      	str	r3, [r2, #0]
}
 80060be:	bf00      	nop
 80060c0:	3724      	adds	r7, #36	; 0x24
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
	...

080060cc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80060d2:	2300      	movs	r3, #0
 80060d4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80060d6:	2300      	movs	r3, #0
 80060d8:	603b      	str	r3, [r7, #0]
 80060da:	4b20      	ldr	r3, [pc, #128]	; (800615c <HAL_PWREx_EnableOverDrive+0x90>)
 80060dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060de:	4a1f      	ldr	r2, [pc, #124]	; (800615c <HAL_PWREx_EnableOverDrive+0x90>)
 80060e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060e4:	6413      	str	r3, [r2, #64]	; 0x40
 80060e6:	4b1d      	ldr	r3, [pc, #116]	; (800615c <HAL_PWREx_EnableOverDrive+0x90>)
 80060e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060ee:	603b      	str	r3, [r7, #0]
 80060f0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80060f2:	4b1b      	ldr	r3, [pc, #108]	; (8006160 <HAL_PWREx_EnableOverDrive+0x94>)
 80060f4:	2201      	movs	r2, #1
 80060f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060f8:	f7fd fc8a 	bl	8003a10 <HAL_GetTick>
 80060fc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80060fe:	e009      	b.n	8006114 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006100:	f7fd fc86 	bl	8003a10 <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800610e:	d901      	bls.n	8006114 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e01f      	b.n	8006154 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006114:	4b13      	ldr	r3, [pc, #76]	; (8006164 <HAL_PWREx_EnableOverDrive+0x98>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800611c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006120:	d1ee      	bne.n	8006100 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006122:	4b11      	ldr	r3, [pc, #68]	; (8006168 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006124:	2201      	movs	r2, #1
 8006126:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006128:	f7fd fc72 	bl	8003a10 <HAL_GetTick>
 800612c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800612e:	e009      	b.n	8006144 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006130:	f7fd fc6e 	bl	8003a10 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800613e:	d901      	bls.n	8006144 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e007      	b.n	8006154 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006144:	4b07      	ldr	r3, [pc, #28]	; (8006164 <HAL_PWREx_EnableOverDrive+0x98>)
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800614c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006150:	d1ee      	bne.n	8006130 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	40023800 	.word	0x40023800
 8006160:	420e0040 	.word	0x420e0040
 8006164:	40007000 	.word	0x40007000
 8006168:	420e0044 	.word	0x420e0044

0800616c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e25b      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	2b00      	cmp	r3, #0
 8006188:	d075      	beq.n	8006276 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800618a:	4ba3      	ldr	r3, [pc, #652]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f003 030c 	and.w	r3, r3, #12
 8006192:	2b04      	cmp	r3, #4
 8006194:	d00c      	beq.n	80061b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006196:	4ba0      	ldr	r3, [pc, #640]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800619e:	2b08      	cmp	r3, #8
 80061a0:	d112      	bne.n	80061c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061a2:	4b9d      	ldr	r3, [pc, #628]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061ae:	d10b      	bne.n	80061c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061b0:	4b99      	ldr	r3, [pc, #612]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d05b      	beq.n	8006274 <HAL_RCC_OscConfig+0x108>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d157      	bne.n	8006274 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	e236      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061d0:	d106      	bne.n	80061e0 <HAL_RCC_OscConfig+0x74>
 80061d2:	4b91      	ldr	r3, [pc, #580]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a90      	ldr	r2, [pc, #576]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80061d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061dc:	6013      	str	r3, [r2, #0]
 80061de:	e01d      	b.n	800621c <HAL_RCC_OscConfig+0xb0>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80061e8:	d10c      	bne.n	8006204 <HAL_RCC_OscConfig+0x98>
 80061ea:	4b8b      	ldr	r3, [pc, #556]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a8a      	ldr	r2, [pc, #552]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80061f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061f4:	6013      	str	r3, [r2, #0]
 80061f6:	4b88      	ldr	r3, [pc, #544]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a87      	ldr	r2, [pc, #540]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80061fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006200:	6013      	str	r3, [r2, #0]
 8006202:	e00b      	b.n	800621c <HAL_RCC_OscConfig+0xb0>
 8006204:	4b84      	ldr	r3, [pc, #528]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a83      	ldr	r2, [pc, #524]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 800620a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	4b81      	ldr	r3, [pc, #516]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a80      	ldr	r2, [pc, #512]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800621a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d013      	beq.n	800624c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006224:	f7fd fbf4 	bl	8003a10 <HAL_GetTick>
 8006228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800622a:	e008      	b.n	800623e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800622c:	f7fd fbf0 	bl	8003a10 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b64      	cmp	r3, #100	; 0x64
 8006238:	d901      	bls.n	800623e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e1fb      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800623e:	4b76      	ldr	r3, [pc, #472]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d0f0      	beq.n	800622c <HAL_RCC_OscConfig+0xc0>
 800624a:	e014      	b.n	8006276 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800624c:	f7fd fbe0 	bl	8003a10 <HAL_GetTick>
 8006250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006252:	e008      	b.n	8006266 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006254:	f7fd fbdc 	bl	8003a10 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b64      	cmp	r3, #100	; 0x64
 8006260:	d901      	bls.n	8006266 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e1e7      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006266:	4b6c      	ldr	r3, [pc, #432]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1f0      	bne.n	8006254 <HAL_RCC_OscConfig+0xe8>
 8006272:	e000      	b.n	8006276 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006274:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b00      	cmp	r3, #0
 8006280:	d063      	beq.n	800634a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006282:	4b65      	ldr	r3, [pc, #404]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f003 030c 	and.w	r3, r3, #12
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00b      	beq.n	80062a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800628e:	4b62      	ldr	r3, [pc, #392]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006296:	2b08      	cmp	r3, #8
 8006298:	d11c      	bne.n	80062d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800629a:	4b5f      	ldr	r3, [pc, #380]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d116      	bne.n	80062d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062a6:	4b5c      	ldr	r3, [pc, #368]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 0302 	and.w	r3, r3, #2
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d005      	beq.n	80062be <HAL_RCC_OscConfig+0x152>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d001      	beq.n	80062be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e1bb      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062be:	4b56      	ldr	r3, [pc, #344]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	00db      	lsls	r3, r3, #3
 80062cc:	4952      	ldr	r1, [pc, #328]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062d2:	e03a      	b.n	800634a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d020      	beq.n	800631e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062dc:	4b4f      	ldr	r3, [pc, #316]	; (800641c <HAL_RCC_OscConfig+0x2b0>)
 80062de:	2201      	movs	r2, #1
 80062e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062e2:	f7fd fb95 	bl	8003a10 <HAL_GetTick>
 80062e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062e8:	e008      	b.n	80062fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062ea:	f7fd fb91 	bl	8003a10 <HAL_GetTick>
 80062ee:	4602      	mov	r2, r0
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d901      	bls.n	80062fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80062f8:	2303      	movs	r3, #3
 80062fa:	e19c      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062fc:	4b46      	ldr	r3, [pc, #280]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0f0      	beq.n	80062ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006308:	4b43      	ldr	r3, [pc, #268]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	00db      	lsls	r3, r3, #3
 8006316:	4940      	ldr	r1, [pc, #256]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006318:	4313      	orrs	r3, r2
 800631a:	600b      	str	r3, [r1, #0]
 800631c:	e015      	b.n	800634a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800631e:	4b3f      	ldr	r3, [pc, #252]	; (800641c <HAL_RCC_OscConfig+0x2b0>)
 8006320:	2200      	movs	r2, #0
 8006322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006324:	f7fd fb74 	bl	8003a10 <HAL_GetTick>
 8006328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800632a:	e008      	b.n	800633e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800632c:	f7fd fb70 	bl	8003a10 <HAL_GetTick>
 8006330:	4602      	mov	r2, r0
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	2b02      	cmp	r3, #2
 8006338:	d901      	bls.n	800633e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e17b      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800633e:	4b36      	ldr	r3, [pc, #216]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0302 	and.w	r3, r3, #2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1f0      	bne.n	800632c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0308 	and.w	r3, r3, #8
 8006352:	2b00      	cmp	r3, #0
 8006354:	d030      	beq.n	80063b8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	695b      	ldr	r3, [r3, #20]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d016      	beq.n	800638c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800635e:	4b30      	ldr	r3, [pc, #192]	; (8006420 <HAL_RCC_OscConfig+0x2b4>)
 8006360:	2201      	movs	r2, #1
 8006362:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006364:	f7fd fb54 	bl	8003a10 <HAL_GetTick>
 8006368:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800636a:	e008      	b.n	800637e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800636c:	f7fd fb50 	bl	8003a10 <HAL_GetTick>
 8006370:	4602      	mov	r2, r0
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	2b02      	cmp	r3, #2
 8006378:	d901      	bls.n	800637e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e15b      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800637e:	4b26      	ldr	r3, [pc, #152]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006380:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006382:	f003 0302 	and.w	r3, r3, #2
 8006386:	2b00      	cmp	r3, #0
 8006388:	d0f0      	beq.n	800636c <HAL_RCC_OscConfig+0x200>
 800638a:	e015      	b.n	80063b8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800638c:	4b24      	ldr	r3, [pc, #144]	; (8006420 <HAL_RCC_OscConfig+0x2b4>)
 800638e:	2200      	movs	r2, #0
 8006390:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006392:	f7fd fb3d 	bl	8003a10 <HAL_GetTick>
 8006396:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006398:	e008      	b.n	80063ac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800639a:	f7fd fb39 	bl	8003a10 <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d901      	bls.n	80063ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e144      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063ac:	4b1a      	ldr	r3, [pc, #104]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80063ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063b0:	f003 0302 	and.w	r3, r3, #2
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d1f0      	bne.n	800639a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0304 	and.w	r3, r3, #4
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f000 80a0 	beq.w	8006506 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063c6:	2300      	movs	r3, #0
 80063c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063ca:	4b13      	ldr	r3, [pc, #76]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10f      	bne.n	80063f6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063d6:	2300      	movs	r3, #0
 80063d8:	60bb      	str	r3, [r7, #8]
 80063da:	4b0f      	ldr	r3, [pc, #60]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	4a0e      	ldr	r2, [pc, #56]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80063e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063e4:	6413      	str	r3, [r2, #64]	; 0x40
 80063e6:	4b0c      	ldr	r3, [pc, #48]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 80063e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ee:	60bb      	str	r3, [r7, #8]
 80063f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063f2:	2301      	movs	r3, #1
 80063f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063f6:	4b0b      	ldr	r3, [pc, #44]	; (8006424 <HAL_RCC_OscConfig+0x2b8>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d121      	bne.n	8006446 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006402:	4b08      	ldr	r3, [pc, #32]	; (8006424 <HAL_RCC_OscConfig+0x2b8>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a07      	ldr	r2, [pc, #28]	; (8006424 <HAL_RCC_OscConfig+0x2b8>)
 8006408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800640c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800640e:	f7fd faff 	bl	8003a10 <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006414:	e011      	b.n	800643a <HAL_RCC_OscConfig+0x2ce>
 8006416:	bf00      	nop
 8006418:	40023800 	.word	0x40023800
 800641c:	42470000 	.word	0x42470000
 8006420:	42470e80 	.word	0x42470e80
 8006424:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006428:	f7fd faf2 	bl	8003a10 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	2b02      	cmp	r3, #2
 8006434:	d901      	bls.n	800643a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e0fd      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800643a:	4b81      	ldr	r3, [pc, #516]	; (8006640 <HAL_RCC_OscConfig+0x4d4>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0f0      	beq.n	8006428 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d106      	bne.n	800645c <HAL_RCC_OscConfig+0x2f0>
 800644e:	4b7d      	ldr	r3, [pc, #500]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006452:	4a7c      	ldr	r2, [pc, #496]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006454:	f043 0301 	orr.w	r3, r3, #1
 8006458:	6713      	str	r3, [r2, #112]	; 0x70
 800645a:	e01c      	b.n	8006496 <HAL_RCC_OscConfig+0x32a>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	2b05      	cmp	r3, #5
 8006462:	d10c      	bne.n	800647e <HAL_RCC_OscConfig+0x312>
 8006464:	4b77      	ldr	r3, [pc, #476]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006468:	4a76      	ldr	r2, [pc, #472]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 800646a:	f043 0304 	orr.w	r3, r3, #4
 800646e:	6713      	str	r3, [r2, #112]	; 0x70
 8006470:	4b74      	ldr	r3, [pc, #464]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006474:	4a73      	ldr	r2, [pc, #460]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006476:	f043 0301 	orr.w	r3, r3, #1
 800647a:	6713      	str	r3, [r2, #112]	; 0x70
 800647c:	e00b      	b.n	8006496 <HAL_RCC_OscConfig+0x32a>
 800647e:	4b71      	ldr	r3, [pc, #452]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006482:	4a70      	ldr	r2, [pc, #448]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006484:	f023 0301 	bic.w	r3, r3, #1
 8006488:	6713      	str	r3, [r2, #112]	; 0x70
 800648a:	4b6e      	ldr	r3, [pc, #440]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 800648c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800648e:	4a6d      	ldr	r2, [pc, #436]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006490:	f023 0304 	bic.w	r3, r3, #4
 8006494:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d015      	beq.n	80064ca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800649e:	f7fd fab7 	bl	8003a10 <HAL_GetTick>
 80064a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064a4:	e00a      	b.n	80064bc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064a6:	f7fd fab3 	bl	8003a10 <HAL_GetTick>
 80064aa:	4602      	mov	r2, r0
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d901      	bls.n	80064bc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e0bc      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064bc:	4b61      	ldr	r3, [pc, #388]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 80064be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064c0:	f003 0302 	and.w	r3, r3, #2
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d0ee      	beq.n	80064a6 <HAL_RCC_OscConfig+0x33a>
 80064c8:	e014      	b.n	80064f4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064ca:	f7fd faa1 	bl	8003a10 <HAL_GetTick>
 80064ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064d0:	e00a      	b.n	80064e8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064d2:	f7fd fa9d 	bl	8003a10 <HAL_GetTick>
 80064d6:	4602      	mov	r2, r0
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d901      	bls.n	80064e8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e0a6      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064e8:	4b56      	ldr	r3, [pc, #344]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 80064ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ec:	f003 0302 	and.w	r3, r3, #2
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1ee      	bne.n	80064d2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80064f4:	7dfb      	ldrb	r3, [r7, #23]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d105      	bne.n	8006506 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064fa:	4b52      	ldr	r3, [pc, #328]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 80064fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fe:	4a51      	ldr	r2, [pc, #324]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006500:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006504:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	2b00      	cmp	r3, #0
 800650c:	f000 8092 	beq.w	8006634 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006510:	4b4c      	ldr	r3, [pc, #304]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	f003 030c 	and.w	r3, r3, #12
 8006518:	2b08      	cmp	r3, #8
 800651a:	d05c      	beq.n	80065d6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	2b02      	cmp	r3, #2
 8006522:	d141      	bne.n	80065a8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006524:	4b48      	ldr	r3, [pc, #288]	; (8006648 <HAL_RCC_OscConfig+0x4dc>)
 8006526:	2200      	movs	r2, #0
 8006528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800652a:	f7fd fa71 	bl	8003a10 <HAL_GetTick>
 800652e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006530:	e008      	b.n	8006544 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006532:	f7fd fa6d 	bl	8003a10 <HAL_GetTick>
 8006536:	4602      	mov	r2, r0
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	2b02      	cmp	r3, #2
 800653e:	d901      	bls.n	8006544 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	e078      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006544:	4b3f      	ldr	r3, [pc, #252]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1f0      	bne.n	8006532 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	69da      	ldr	r2, [r3, #28]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	431a      	orrs	r2, r3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655e:	019b      	lsls	r3, r3, #6
 8006560:	431a      	orrs	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006566:	085b      	lsrs	r3, r3, #1
 8006568:	3b01      	subs	r3, #1
 800656a:	041b      	lsls	r3, r3, #16
 800656c:	431a      	orrs	r2, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006572:	061b      	lsls	r3, r3, #24
 8006574:	4933      	ldr	r1, [pc, #204]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 8006576:	4313      	orrs	r3, r2
 8006578:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800657a:	4b33      	ldr	r3, [pc, #204]	; (8006648 <HAL_RCC_OscConfig+0x4dc>)
 800657c:	2201      	movs	r2, #1
 800657e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006580:	f7fd fa46 	bl	8003a10 <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006588:	f7fd fa42 	bl	8003a10 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e04d      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800659a:	4b2a      	ldr	r3, [pc, #168]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d0f0      	beq.n	8006588 <HAL_RCC_OscConfig+0x41c>
 80065a6:	e045      	b.n	8006634 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065a8:	4b27      	ldr	r3, [pc, #156]	; (8006648 <HAL_RCC_OscConfig+0x4dc>)
 80065aa:	2200      	movs	r2, #0
 80065ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ae:	f7fd fa2f 	bl	8003a10 <HAL_GetTick>
 80065b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065b4:	e008      	b.n	80065c8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065b6:	f7fd fa2b 	bl	8003a10 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d901      	bls.n	80065c8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	e036      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c8:	4b1e      	ldr	r3, [pc, #120]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1f0      	bne.n	80065b6 <HAL_RCC_OscConfig+0x44a>
 80065d4:	e02e      	b.n	8006634 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	699b      	ldr	r3, [r3, #24]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d101      	bne.n	80065e2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e029      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80065e2:	4b18      	ldr	r3, [pc, #96]	; (8006644 <HAL_RCC_OscConfig+0x4d8>)
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d11c      	bne.n	8006630 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006600:	429a      	cmp	r2, r3
 8006602:	d115      	bne.n	8006630 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800660a:	4013      	ands	r3, r2
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006610:	4293      	cmp	r3, r2
 8006612:	d10d      	bne.n	8006630 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800661e:	429a      	cmp	r2, r3
 8006620:	d106      	bne.n	8006630 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800662c:	429a      	cmp	r2, r3
 800662e:	d001      	beq.n	8006634 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e000      	b.n	8006636 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006634:	2300      	movs	r3, #0
}
 8006636:	4618      	mov	r0, r3
 8006638:	3718      	adds	r7, #24
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	40007000 	.word	0x40007000
 8006644:	40023800 	.word	0x40023800
 8006648:	42470060 	.word	0x42470060

0800664c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d101      	bne.n	8006660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e0cc      	b.n	80067fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006660:	4b68      	ldr	r3, [pc, #416]	; (8006804 <HAL_RCC_ClockConfig+0x1b8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 030f 	and.w	r3, r3, #15
 8006668:	683a      	ldr	r2, [r7, #0]
 800666a:	429a      	cmp	r2, r3
 800666c:	d90c      	bls.n	8006688 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800666e:	4b65      	ldr	r3, [pc, #404]	; (8006804 <HAL_RCC_ClockConfig+0x1b8>)
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	b2d2      	uxtb	r2, r2
 8006674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006676:	4b63      	ldr	r3, [pc, #396]	; (8006804 <HAL_RCC_ClockConfig+0x1b8>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 030f 	and.w	r3, r3, #15
 800667e:	683a      	ldr	r2, [r7, #0]
 8006680:	429a      	cmp	r2, r3
 8006682:	d001      	beq.n	8006688 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e0b8      	b.n	80067fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0302 	and.w	r3, r3, #2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d020      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 0304 	and.w	r3, r3, #4
 800669c:	2b00      	cmp	r3, #0
 800669e:	d005      	beq.n	80066ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066a0:	4b59      	ldr	r3, [pc, #356]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	4a58      	ldr	r2, [pc, #352]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80066a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80066aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 0308 	and.w	r3, r3, #8
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d005      	beq.n	80066c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066b8:	4b53      	ldr	r3, [pc, #332]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	4a52      	ldr	r2, [pc, #328]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80066be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80066c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066c4:	4b50      	ldr	r3, [pc, #320]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	494d      	ldr	r1, [pc, #308]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0301 	and.w	r3, r3, #1
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d044      	beq.n	800676c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d107      	bne.n	80066fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066ea:	4b47      	ldr	r3, [pc, #284]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d119      	bne.n	800672a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e07f      	b.n	80067fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d003      	beq.n	800670a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006706:	2b03      	cmp	r3, #3
 8006708:	d107      	bne.n	800671a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800670a:	4b3f      	ldr	r3, [pc, #252]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d109      	bne.n	800672a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e06f      	b.n	80067fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800671a:	4b3b      	ldr	r3, [pc, #236]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d101      	bne.n	800672a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e067      	b.n	80067fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800672a:	4b37      	ldr	r3, [pc, #220]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f023 0203 	bic.w	r2, r3, #3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	4934      	ldr	r1, [pc, #208]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 8006738:	4313      	orrs	r3, r2
 800673a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800673c:	f7fd f968 	bl	8003a10 <HAL_GetTick>
 8006740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006742:	e00a      	b.n	800675a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006744:	f7fd f964 	bl	8003a10 <HAL_GetTick>
 8006748:	4602      	mov	r2, r0
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006752:	4293      	cmp	r3, r2
 8006754:	d901      	bls.n	800675a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	e04f      	b.n	80067fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800675a:	4b2b      	ldr	r3, [pc, #172]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	f003 020c 	and.w	r2, r3, #12
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	429a      	cmp	r2, r3
 800676a:	d1eb      	bne.n	8006744 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800676c:	4b25      	ldr	r3, [pc, #148]	; (8006804 <HAL_RCC_ClockConfig+0x1b8>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 030f 	and.w	r3, r3, #15
 8006774:	683a      	ldr	r2, [r7, #0]
 8006776:	429a      	cmp	r2, r3
 8006778:	d20c      	bcs.n	8006794 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800677a:	4b22      	ldr	r3, [pc, #136]	; (8006804 <HAL_RCC_ClockConfig+0x1b8>)
 800677c:	683a      	ldr	r2, [r7, #0]
 800677e:	b2d2      	uxtb	r2, r2
 8006780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006782:	4b20      	ldr	r3, [pc, #128]	; (8006804 <HAL_RCC_ClockConfig+0x1b8>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 030f 	and.w	r3, r3, #15
 800678a:	683a      	ldr	r2, [r7, #0]
 800678c:	429a      	cmp	r2, r3
 800678e:	d001      	beq.n	8006794 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	e032      	b.n	80067fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 0304 	and.w	r3, r3, #4
 800679c:	2b00      	cmp	r3, #0
 800679e:	d008      	beq.n	80067b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067a0:	4b19      	ldr	r3, [pc, #100]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	4916      	ldr	r1, [pc, #88]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80067ae:	4313      	orrs	r3, r2
 80067b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0308 	and.w	r3, r3, #8
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d009      	beq.n	80067d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067be:	4b12      	ldr	r3, [pc, #72]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	490e      	ldr	r1, [pc, #56]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80067ce:	4313      	orrs	r3, r2
 80067d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80067d2:	f000 f821 	bl	8006818 <HAL_RCC_GetSysClockFreq>
 80067d6:	4601      	mov	r1, r0
 80067d8:	4b0b      	ldr	r3, [pc, #44]	; (8006808 <HAL_RCC_ClockConfig+0x1bc>)
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	091b      	lsrs	r3, r3, #4
 80067de:	f003 030f 	and.w	r3, r3, #15
 80067e2:	4a0a      	ldr	r2, [pc, #40]	; (800680c <HAL_RCC_ClockConfig+0x1c0>)
 80067e4:	5cd3      	ldrb	r3, [r2, r3]
 80067e6:	fa21 f303 	lsr.w	r3, r1, r3
 80067ea:	4a09      	ldr	r2, [pc, #36]	; (8006810 <HAL_RCC_ClockConfig+0x1c4>)
 80067ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80067ee:	4b09      	ldr	r3, [pc, #36]	; (8006814 <HAL_RCC_ClockConfig+0x1c8>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fa fe5e 	bl	80014b4 <HAL_InitTick>

  return HAL_OK;
 80067f8:	2300      	movs	r3, #0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	40023c00 	.word	0x40023c00
 8006808:	40023800 	.word	0x40023800
 800680c:	08008940 	.word	0x08008940
 8006810:	20000008 	.word	0x20000008
 8006814:	20000088 	.word	0x20000088

08006818 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800681e:	2300      	movs	r3, #0
 8006820:	607b      	str	r3, [r7, #4]
 8006822:	2300      	movs	r3, #0
 8006824:	60fb      	str	r3, [r7, #12]
 8006826:	2300      	movs	r3, #0
 8006828:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800682a:	2300      	movs	r3, #0
 800682c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800682e:	4b63      	ldr	r3, [pc, #396]	; (80069bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f003 030c 	and.w	r3, r3, #12
 8006836:	2b04      	cmp	r3, #4
 8006838:	d007      	beq.n	800684a <HAL_RCC_GetSysClockFreq+0x32>
 800683a:	2b08      	cmp	r3, #8
 800683c:	d008      	beq.n	8006850 <HAL_RCC_GetSysClockFreq+0x38>
 800683e:	2b00      	cmp	r3, #0
 8006840:	f040 80b4 	bne.w	80069ac <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006844:	4b5e      	ldr	r3, [pc, #376]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006846:	60bb      	str	r3, [r7, #8]
       break;
 8006848:	e0b3      	b.n	80069b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800684a:	4b5e      	ldr	r3, [pc, #376]	; (80069c4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800684c:	60bb      	str	r3, [r7, #8]
      break;
 800684e:	e0b0      	b.n	80069b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006850:	4b5a      	ldr	r3, [pc, #360]	; (80069bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006858:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800685a:	4b58      	ldr	r3, [pc, #352]	; (80069bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006862:	2b00      	cmp	r3, #0
 8006864:	d04a      	beq.n	80068fc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006866:	4b55      	ldr	r3, [pc, #340]	; (80069bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	099b      	lsrs	r3, r3, #6
 800686c:	f04f 0400 	mov.w	r4, #0
 8006870:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006874:	f04f 0200 	mov.w	r2, #0
 8006878:	ea03 0501 	and.w	r5, r3, r1
 800687c:	ea04 0602 	and.w	r6, r4, r2
 8006880:	4629      	mov	r1, r5
 8006882:	4632      	mov	r2, r6
 8006884:	f04f 0300 	mov.w	r3, #0
 8006888:	f04f 0400 	mov.w	r4, #0
 800688c:	0154      	lsls	r4, r2, #5
 800688e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006892:	014b      	lsls	r3, r1, #5
 8006894:	4619      	mov	r1, r3
 8006896:	4622      	mov	r2, r4
 8006898:	1b49      	subs	r1, r1, r5
 800689a:	eb62 0206 	sbc.w	r2, r2, r6
 800689e:	f04f 0300 	mov.w	r3, #0
 80068a2:	f04f 0400 	mov.w	r4, #0
 80068a6:	0194      	lsls	r4, r2, #6
 80068a8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80068ac:	018b      	lsls	r3, r1, #6
 80068ae:	1a5b      	subs	r3, r3, r1
 80068b0:	eb64 0402 	sbc.w	r4, r4, r2
 80068b4:	f04f 0100 	mov.w	r1, #0
 80068b8:	f04f 0200 	mov.w	r2, #0
 80068bc:	00e2      	lsls	r2, r4, #3
 80068be:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80068c2:	00d9      	lsls	r1, r3, #3
 80068c4:	460b      	mov	r3, r1
 80068c6:	4614      	mov	r4, r2
 80068c8:	195b      	adds	r3, r3, r5
 80068ca:	eb44 0406 	adc.w	r4, r4, r6
 80068ce:	f04f 0100 	mov.w	r1, #0
 80068d2:	f04f 0200 	mov.w	r2, #0
 80068d6:	0262      	lsls	r2, r4, #9
 80068d8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80068dc:	0259      	lsls	r1, r3, #9
 80068de:	460b      	mov	r3, r1
 80068e0:	4614      	mov	r4, r2
 80068e2:	4618      	mov	r0, r3
 80068e4:	4621      	mov	r1, r4
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f04f 0400 	mov.w	r4, #0
 80068ec:	461a      	mov	r2, r3
 80068ee:	4623      	mov	r3, r4
 80068f0:	f7f9 fc7c 	bl	80001ec <__aeabi_uldivmod>
 80068f4:	4603      	mov	r3, r0
 80068f6:	460c      	mov	r4, r1
 80068f8:	60fb      	str	r3, [r7, #12]
 80068fa:	e049      	b.n	8006990 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068fc:	4b2f      	ldr	r3, [pc, #188]	; (80069bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	099b      	lsrs	r3, r3, #6
 8006902:	f04f 0400 	mov.w	r4, #0
 8006906:	f240 11ff 	movw	r1, #511	; 0x1ff
 800690a:	f04f 0200 	mov.w	r2, #0
 800690e:	ea03 0501 	and.w	r5, r3, r1
 8006912:	ea04 0602 	and.w	r6, r4, r2
 8006916:	4629      	mov	r1, r5
 8006918:	4632      	mov	r2, r6
 800691a:	f04f 0300 	mov.w	r3, #0
 800691e:	f04f 0400 	mov.w	r4, #0
 8006922:	0154      	lsls	r4, r2, #5
 8006924:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006928:	014b      	lsls	r3, r1, #5
 800692a:	4619      	mov	r1, r3
 800692c:	4622      	mov	r2, r4
 800692e:	1b49      	subs	r1, r1, r5
 8006930:	eb62 0206 	sbc.w	r2, r2, r6
 8006934:	f04f 0300 	mov.w	r3, #0
 8006938:	f04f 0400 	mov.w	r4, #0
 800693c:	0194      	lsls	r4, r2, #6
 800693e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006942:	018b      	lsls	r3, r1, #6
 8006944:	1a5b      	subs	r3, r3, r1
 8006946:	eb64 0402 	sbc.w	r4, r4, r2
 800694a:	f04f 0100 	mov.w	r1, #0
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	00e2      	lsls	r2, r4, #3
 8006954:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006958:	00d9      	lsls	r1, r3, #3
 800695a:	460b      	mov	r3, r1
 800695c:	4614      	mov	r4, r2
 800695e:	195b      	adds	r3, r3, r5
 8006960:	eb44 0406 	adc.w	r4, r4, r6
 8006964:	f04f 0100 	mov.w	r1, #0
 8006968:	f04f 0200 	mov.w	r2, #0
 800696c:	02a2      	lsls	r2, r4, #10
 800696e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006972:	0299      	lsls	r1, r3, #10
 8006974:	460b      	mov	r3, r1
 8006976:	4614      	mov	r4, r2
 8006978:	4618      	mov	r0, r3
 800697a:	4621      	mov	r1, r4
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f04f 0400 	mov.w	r4, #0
 8006982:	461a      	mov	r2, r3
 8006984:	4623      	mov	r3, r4
 8006986:	f7f9 fc31 	bl	80001ec <__aeabi_uldivmod>
 800698a:	4603      	mov	r3, r0
 800698c:	460c      	mov	r4, r1
 800698e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006990:	4b0a      	ldr	r3, [pc, #40]	; (80069bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	0c1b      	lsrs	r3, r3, #16
 8006996:	f003 0303 	and.w	r3, r3, #3
 800699a:	3301      	adds	r3, #1
 800699c:	005b      	lsls	r3, r3, #1
 800699e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a8:	60bb      	str	r3, [r7, #8]
      break;
 80069aa:	e002      	b.n	80069b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069ac:	4b04      	ldr	r3, [pc, #16]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80069ae:	60bb      	str	r3, [r7, #8]
      break;
 80069b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069b2:	68bb      	ldr	r3, [r7, #8]
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3714      	adds	r7, #20
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069bc:	40023800 	.word	0x40023800
 80069c0:	00f42400 	.word	0x00f42400
 80069c4:	007a1200 	.word	0x007a1200

080069c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069c8:	b480      	push	{r7}
 80069ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069cc:	4b03      	ldr	r3, [pc, #12]	; (80069dc <HAL_RCC_GetHCLKFreq+0x14>)
 80069ce:	681b      	ldr	r3, [r3, #0]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	20000008 	.word	0x20000008

080069e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80069e4:	f7ff fff0 	bl	80069c8 <HAL_RCC_GetHCLKFreq>
 80069e8:	4601      	mov	r1, r0
 80069ea:	4b05      	ldr	r3, [pc, #20]	; (8006a00 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	0a9b      	lsrs	r3, r3, #10
 80069f0:	f003 0307 	and.w	r3, r3, #7
 80069f4:	4a03      	ldr	r2, [pc, #12]	; (8006a04 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069f6:	5cd3      	ldrb	r3, [r2, r3]
 80069f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	40023800 	.word	0x40023800
 8006a04:	08008950 	.word	0x08008950

08006a08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006a0c:	f7ff ffdc 	bl	80069c8 <HAL_RCC_GetHCLKFreq>
 8006a10:	4601      	mov	r1, r0
 8006a12:	4b05      	ldr	r3, [pc, #20]	; (8006a28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	0b5b      	lsrs	r3, r3, #13
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	4a03      	ldr	r2, [pc, #12]	; (8006a2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a1e:	5cd3      	ldrb	r3, [r2, r3]
 8006a20:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	40023800 	.word	0x40023800
 8006a2c:	08008950 	.word	0x08008950

08006a30 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	220f      	movs	r2, #15
 8006a3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006a40:	4b12      	ldr	r3, [pc, #72]	; (8006a8c <HAL_RCC_GetClockConfig+0x5c>)
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	f003 0203 	and.w	r2, r3, #3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006a4c:	4b0f      	ldr	r3, [pc, #60]	; (8006a8c <HAL_RCC_GetClockConfig+0x5c>)
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006a58:	4b0c      	ldr	r3, [pc, #48]	; (8006a8c <HAL_RCC_GetClockConfig+0x5c>)
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006a64:	4b09      	ldr	r3, [pc, #36]	; (8006a8c <HAL_RCC_GetClockConfig+0x5c>)
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	08db      	lsrs	r3, r3, #3
 8006a6a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a72:	4b07      	ldr	r3, [pc, #28]	; (8006a90 <HAL_RCC_GetClockConfig+0x60>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 020f 	and.w	r2, r3, #15
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	601a      	str	r2, [r3, #0]
}
 8006a7e:	bf00      	nop
 8006a80:	370c      	adds	r7, #12
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40023800 	.word	0x40023800
 8006a90:	40023c00 	.word	0x40023c00

08006a94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 0301 	and.w	r3, r3, #1
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10b      	bne.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d105      	bne.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d075      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006ac8:	4bad      	ldr	r3, [pc, #692]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8006aca:	2200      	movs	r2, #0
 8006acc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ace:	f7fc ff9f 	bl	8003a10 <HAL_GetTick>
 8006ad2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ad4:	e008      	b.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006ad6:	f7fc ff9b 	bl	8003a10 <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d901      	bls.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	e18b      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ae8:	4ba6      	ldr	r3, [pc, #664]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1f0      	bne.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0301 	and.w	r3, r3, #1
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d009      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	019a      	lsls	r2, r3, #6
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	071b      	lsls	r3, r3, #28
 8006b0c:	499d      	ldr	r1, [pc, #628]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 0302 	and.w	r3, r3, #2
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d01f      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006b20:	4b98      	ldr	r3, [pc, #608]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006b22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b26:	0f1b      	lsrs	r3, r3, #28
 8006b28:	f003 0307 	and.w	r3, r3, #7
 8006b2c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	019a      	lsls	r2, r3, #6
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	061b      	lsls	r3, r3, #24
 8006b3a:	431a      	orrs	r2, r3
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	071b      	lsls	r3, r3, #28
 8006b40:	4990      	ldr	r1, [pc, #576]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006b42:	4313      	orrs	r3, r2
 8006b44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006b48:	4b8e      	ldr	r3, [pc, #568]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006b4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b4e:	f023 021f 	bic.w	r2, r3, #31
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	69db      	ldr	r3, [r3, #28]
 8006b56:	3b01      	subs	r3, #1
 8006b58:	498a      	ldr	r1, [pc, #552]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00d      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	019a      	lsls	r2, r3, #6
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	061b      	lsls	r3, r3, #24
 8006b78:	431a      	orrs	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	071b      	lsls	r3, r3, #28
 8006b80:	4980      	ldr	r1, [pc, #512]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006b82:	4313      	orrs	r3, r2
 8006b84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006b88:	4b7d      	ldr	r3, [pc, #500]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b8e:	f7fc ff3f 	bl	8003a10 <HAL_GetTick>
 8006b92:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b94:	e008      	b.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b96:	f7fc ff3b 	bl	8003a10 <HAL_GetTick>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	2b02      	cmp	r3, #2
 8006ba2:	d901      	bls.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	e12b      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ba8:	4b76      	ldr	r3, [pc, #472]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d0f0      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0304 	and.w	r3, r3, #4
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d105      	bne.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d079      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006bcc:	4b6e      	ldr	r3, [pc, #440]	; (8006d88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006bd2:	f7fc ff1d 	bl	8003a10 <HAL_GetTick>
 8006bd6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006bd8:	e008      	b.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006bda:	f7fc ff19 	bl	8003a10 <HAL_GetTick>
 8006bde:	4602      	mov	r2, r0
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	d901      	bls.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e109      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006bec:	4b65      	ldr	r3, [pc, #404]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bf4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006bf8:	d0ef      	beq.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 0304 	and.w	r3, r3, #4
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d020      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006c06:	4b5f      	ldr	r3, [pc, #380]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c0c:	0f1b      	lsrs	r3, r3, #28
 8006c0e:	f003 0307 	and.w	r3, r3, #7
 8006c12:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	019a      	lsls	r2, r3, #6
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	695b      	ldr	r3, [r3, #20]
 8006c1e:	061b      	lsls	r3, r3, #24
 8006c20:	431a      	orrs	r2, r3
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	071b      	lsls	r3, r3, #28
 8006c26:	4957      	ldr	r1, [pc, #348]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006c2e:	4b55      	ldr	r3, [pc, #340]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006c30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c34:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6a1b      	ldr	r3, [r3, #32]
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	021b      	lsls	r3, r3, #8
 8006c40:	4950      	ldr	r1, [pc, #320]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006c42:	4313      	orrs	r3, r2
 8006c44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 0308 	and.w	r3, r3, #8
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d01e      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006c54:	4b4b      	ldr	r3, [pc, #300]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c5a:	0e1b      	lsrs	r3, r3, #24
 8006c5c:	f003 030f 	and.w	r3, r3, #15
 8006c60:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	019a      	lsls	r2, r3, #6
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	061b      	lsls	r3, r3, #24
 8006c6c:	431a      	orrs	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	071b      	lsls	r3, r3, #28
 8006c74:	4943      	ldr	r1, [pc, #268]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006c7c:	4b41      	ldr	r3, [pc, #260]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006c7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c82:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8a:	493e      	ldr	r1, [pc, #248]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006c92:	4b3d      	ldr	r3, [pc, #244]	; (8006d88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006c94:	2201      	movs	r2, #1
 8006c96:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c98:	f7fc feba 	bl	8003a10 <HAL_GetTick>
 8006c9c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c9e:	e008      	b.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006ca0:	f7fc feb6 	bl	8003a10 <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e0a6      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006cb2:	4b34      	ldr	r3, [pc, #208]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cbe:	d1ef      	bne.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0320 	and.w	r3, r3, #32
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f000 808d 	beq.w	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60fb      	str	r3, [r7, #12]
 8006cd2:	4b2c      	ldr	r3, [pc, #176]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd6:	4a2b      	ldr	r2, [pc, #172]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cdc:	6413      	str	r3, [r2, #64]	; 0x40
 8006cde:	4b29      	ldr	r3, [pc, #164]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006cea:	4b28      	ldr	r3, [pc, #160]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a27      	ldr	r2, [pc, #156]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cf4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006cf6:	f7fc fe8b 	bl	8003a10 <HAL_GetTick>
 8006cfa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006cfc:	e008      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006cfe:	f7fc fe87 	bl	8003a10 <HAL_GetTick>
 8006d02:	4602      	mov	r2, r0
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	1ad3      	subs	r3, r2, r3
 8006d08:	2b02      	cmp	r3, #2
 8006d0a:	d901      	bls.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e077      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d10:	4b1e      	ldr	r3, [pc, #120]	; (8006d8c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d0f0      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d1c:	4b19      	ldr	r3, [pc, #100]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006d1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d24:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d039      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d34:	693a      	ldr	r2, [r7, #16]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d032      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d3a:	4b12      	ldr	r3, [pc, #72]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d42:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d44:	4b12      	ldr	r3, [pc, #72]	; (8006d90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006d46:	2201      	movs	r2, #1
 8006d48:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d4a:	4b11      	ldr	r3, [pc, #68]	; (8006d90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006d50:	4a0c      	ldr	r2, [pc, #48]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006d56:	4b0b      	ldr	r3, [pc, #44]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d5a:	f003 0301 	and.w	r3, r3, #1
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d11e      	bne.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006d62:	f7fc fe55 	bl	8003a10 <HAL_GetTick>
 8006d66:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d68:	e014      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d6a:	f7fc fe51 	bl	8003a10 <HAL_GetTick>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	1ad3      	subs	r3, r2, r3
 8006d74:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d90b      	bls.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8006d7c:	2303      	movs	r3, #3
 8006d7e:	e03f      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8006d80:	42470068 	.word	0x42470068
 8006d84:	40023800 	.word	0x40023800
 8006d88:	42470070 	.word	0x42470070
 8006d8c:	40007000 	.word	0x40007000
 8006d90:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d94:	4b1c      	ldr	r3, [pc, #112]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d98:	f003 0302 	and.w	r3, r3, #2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d0e4      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006da4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006da8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dac:	d10d      	bne.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x336>
 8006dae:	4b16      	ldr	r3, [pc, #88]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dc2:	4911      	ldr	r1, [pc, #68]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	608b      	str	r3, [r1, #8]
 8006dc8:	e005      	b.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8006dca:	4b0f      	ldr	r3, [pc, #60]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	4a0e      	ldr	r2, [pc, #56]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006dd0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006dd4:	6093      	str	r3, [r2, #8]
 8006dd6:	4b0c      	ldr	r3, [pc, #48]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006dd8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006de2:	4909      	ldr	r1, [pc, #36]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0310 	and.w	r3, r3, #16
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d004      	beq.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006dfa:	4b04      	ldr	r3, [pc, #16]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006dfc:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3718      	adds	r7, #24
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	40023800 	.word	0x40023800
 8006e0c:	424711e0 	.word	0x424711e0

08006e10 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b082      	sub	sp, #8
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d101      	bne.n	8006e24 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e025      	b.n	8006e70 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d106      	bne.n	8006e3e <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f7f9 fc79 	bl	8000730 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2202      	movs	r2, #2
 8006e42:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	3304      	adds	r3, #4
 8006e4e:	4619      	mov	r1, r3
 8006e50:	4610      	mov	r0, r2
 8006e52:	f001 fbef 	bl	8008634 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6818      	ldr	r0, [r3, #0]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	461a      	mov	r2, r3
 8006e60:	6839      	ldr	r1, [r7, #0]
 8006e62:	f001 fc5a 	bl	800871a <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3708      	adds	r7, #8
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d101      	bne.n	8006e94 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8006e90:	2302      	movs	r3, #2
 8006e92:	e018      	b.n	8006ec6 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	68b9      	ldr	r1, [r7, #8]
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f001 fcb7 	bl	8008818 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d104      	bne.n	8006ebc <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2205      	movs	r2, #5
 8006eb6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8006eba:	e003      	b.n	8006ec4 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b082      	sub	sp, #8
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
 8006ed6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	d101      	bne.n	8006ee8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	e00e      	b.n	8006f06 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2202      	movs	r2, #2
 8006eec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f001 fcca 	bl	8008890 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3708      	adds	r7, #8
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}

08006f0e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f0e:	b580      	push	{r7, lr}
 8006f10:	b082      	sub	sp, #8
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d101      	bne.n	8006f20 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e056      	b.n	8006fce <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d106      	bne.n	8006f40 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f7fa fa2c 	bl	8001398 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2202      	movs	r2, #2
 8006f44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f56:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	685a      	ldr	r2, [r3, #4]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	431a      	orrs	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68db      	ldr	r3, [r3, #12]
 8006f66:	431a      	orrs	r2, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	691b      	ldr	r3, [r3, #16]
 8006f6c:	431a      	orrs	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	695b      	ldr	r3, [r3, #20]
 8006f72:	431a      	orrs	r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	699b      	ldr	r3, [r3, #24]
 8006f78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f7c:	431a      	orrs	r2, r3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	431a      	orrs	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a1b      	ldr	r3, [r3, #32]
 8006f88:	ea42 0103 	orr.w	r1, r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	430a      	orrs	r2, r1
 8006f96:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	0c1b      	lsrs	r3, r3, #16
 8006f9e:	f003 0104 	and.w	r1, r3, #4
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	430a      	orrs	r2, r1
 8006fac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	69da      	ldr	r2, [r3, #28]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006fbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3708      	adds	r7, #8
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b082      	sub	sp, #8
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d101      	bne.n	8006fe8 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e01a      	b.n	800701e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2202      	movs	r2, #2
 8006fec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ffe:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f7fa fa11 	bl	8001428 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	3708      	adds	r7, #8
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007026:	b580      	push	{r7, lr}
 8007028:	b088      	sub	sp, #32
 800702a:	af00      	add	r7, sp, #0
 800702c:	60f8      	str	r0, [r7, #12]
 800702e:	60b9      	str	r1, [r7, #8]
 8007030:	603b      	str	r3, [r7, #0]
 8007032:	4613      	mov	r3, r2
 8007034:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007036:	2300      	movs	r3, #0
 8007038:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007040:	2b01      	cmp	r3, #1
 8007042:	d101      	bne.n	8007048 <HAL_SPI_Transmit+0x22>
 8007044:	2302      	movs	r3, #2
 8007046:	e11e      	b.n	8007286 <HAL_SPI_Transmit+0x260>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007050:	f7fc fcde 	bl	8003a10 <HAL_GetTick>
 8007054:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007056:	88fb      	ldrh	r3, [r7, #6]
 8007058:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007060:	b2db      	uxtb	r3, r3
 8007062:	2b01      	cmp	r3, #1
 8007064:	d002      	beq.n	800706c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007066:	2302      	movs	r3, #2
 8007068:	77fb      	strb	r3, [r7, #31]
    goto error;
 800706a:	e103      	b.n	8007274 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d002      	beq.n	8007078 <HAL_SPI_Transmit+0x52>
 8007072:	88fb      	ldrh	r3, [r7, #6]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d102      	bne.n	800707e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800707c:	e0fa      	b.n	8007274 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2203      	movs	r2, #3
 8007082:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	88fa      	ldrh	r2, [r7, #6]
 8007096:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	88fa      	ldrh	r2, [r7, #6]
 800709c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2200      	movs	r2, #0
 80070b4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070c4:	d107      	bne.n	80070d6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070e0:	2b40      	cmp	r3, #64	; 0x40
 80070e2:	d007      	beq.n	80070f4 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070fc:	d14b      	bne.n	8007196 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d002      	beq.n	800710c <HAL_SPI_Transmit+0xe6>
 8007106:	8afb      	ldrh	r3, [r7, #22]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d13e      	bne.n	800718a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007110:	881a      	ldrh	r2, [r3, #0]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800711c:	1c9a      	adds	r2, r3, #2
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007126:	b29b      	uxth	r3, r3
 8007128:	3b01      	subs	r3, #1
 800712a:	b29a      	uxth	r2, r3
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007130:	e02b      	b.n	800718a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	f003 0302 	and.w	r3, r3, #2
 800713c:	2b02      	cmp	r3, #2
 800713e:	d112      	bne.n	8007166 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007144:	881a      	ldrh	r2, [r3, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007150:	1c9a      	adds	r2, r3, #2
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800715a:	b29b      	uxth	r3, r3
 800715c:	3b01      	subs	r3, #1
 800715e:	b29a      	uxth	r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	86da      	strh	r2, [r3, #54]	; 0x36
 8007164:	e011      	b.n	800718a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007166:	f7fc fc53 	bl	8003a10 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	683a      	ldr	r2, [r7, #0]
 8007172:	429a      	cmp	r2, r3
 8007174:	d803      	bhi.n	800717e <HAL_SPI_Transmit+0x158>
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800717c:	d102      	bne.n	8007184 <HAL_SPI_Transmit+0x15e>
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d102      	bne.n	800718a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007188:	e074      	b.n	8007274 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800718e:	b29b      	uxth	r3, r3
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1ce      	bne.n	8007132 <HAL_SPI_Transmit+0x10c>
 8007194:	e04c      	b.n	8007230 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d002      	beq.n	80071a4 <HAL_SPI_Transmit+0x17e>
 800719e:	8afb      	ldrh	r3, [r7, #22]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d140      	bne.n	8007226 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	330c      	adds	r3, #12
 80071ae:	7812      	ldrb	r2, [r2, #0]
 80071b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b6:	1c5a      	adds	r2, r3, #1
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	3b01      	subs	r3, #1
 80071c4:	b29a      	uxth	r2, r3
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80071ca:	e02c      	b.n	8007226 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f003 0302 	and.w	r3, r3, #2
 80071d6:	2b02      	cmp	r3, #2
 80071d8:	d113      	bne.n	8007202 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	330c      	adds	r3, #12
 80071e4:	7812      	ldrb	r2, [r2, #0]
 80071e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ec:	1c5a      	adds	r2, r3, #1
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	3b01      	subs	r3, #1
 80071fa:	b29a      	uxth	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8007200:	e011      	b.n	8007226 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007202:	f7fc fc05 	bl	8003a10 <HAL_GetTick>
 8007206:	4602      	mov	r2, r0
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	1ad3      	subs	r3, r2, r3
 800720c:	683a      	ldr	r2, [r7, #0]
 800720e:	429a      	cmp	r2, r3
 8007210:	d803      	bhi.n	800721a <HAL_SPI_Transmit+0x1f4>
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007218:	d102      	bne.n	8007220 <HAL_SPI_Transmit+0x1fa>
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d102      	bne.n	8007226 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007224:	e026      	b.n	8007274 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800722a:	b29b      	uxth	r3, r3
 800722c:	2b00      	cmp	r3, #0
 800722e:	d1cd      	bne.n	80071cc <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007230:	69ba      	ldr	r2, [r7, #24]
 8007232:	6839      	ldr	r1, [r7, #0]
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f000 fbb3 	bl	80079a0 <SPI_EndRxTxTransaction>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d002      	beq.n	8007246 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2220      	movs	r2, #32
 8007244:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d10a      	bne.n	8007264 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800724e:	2300      	movs	r3, #0
 8007250:	613b      	str	r3, [r7, #16]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	613b      	str	r3, [r7, #16]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	613b      	str	r3, [r7, #16]
 8007262:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007268:	2b00      	cmp	r3, #0
 800726a:	d002      	beq.n	8007272 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	77fb      	strb	r3, [r7, #31]
 8007270:	e000      	b.n	8007274 <HAL_SPI_Transmit+0x24e>
  }

error:
 8007272:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007284:	7ffb      	ldrb	r3, [r7, #31]
}
 8007286:	4618      	mov	r0, r3
 8007288:	3720      	adds	r7, #32
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800728e:	b580      	push	{r7, lr}
 8007290:	b088      	sub	sp, #32
 8007292:	af02      	add	r7, sp, #8
 8007294:	60f8      	str	r0, [r7, #12]
 8007296:	60b9      	str	r1, [r7, #8]
 8007298:	603b      	str	r3, [r7, #0]
 800729a:	4613      	mov	r3, r2
 800729c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800729e:	2300      	movs	r3, #0
 80072a0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072aa:	d112      	bne.n	80072d2 <HAL_SPI_Receive+0x44>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d10e      	bne.n	80072d2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2204      	movs	r2, #4
 80072b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80072bc:	88fa      	ldrh	r2, [r7, #6]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	9300      	str	r3, [sp, #0]
 80072c2:	4613      	mov	r3, r2
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	68b9      	ldr	r1, [r7, #8]
 80072c8:	68f8      	ldr	r0, [r7, #12]
 80072ca:	f000 f8e9 	bl	80074a0 <HAL_SPI_TransmitReceive>
 80072ce:	4603      	mov	r3, r0
 80072d0:	e0e2      	b.n	8007498 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d101      	bne.n	80072e0 <HAL_SPI_Receive+0x52>
 80072dc:	2302      	movs	r3, #2
 80072de:	e0db      	b.n	8007498 <HAL_SPI_Receive+0x20a>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80072e8:	f7fc fb92 	bl	8003a10 <HAL_GetTick>
 80072ec:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d002      	beq.n	8007300 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80072fa:	2302      	movs	r3, #2
 80072fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80072fe:	e0c2      	b.n	8007486 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d002      	beq.n	800730c <HAL_SPI_Receive+0x7e>
 8007306:	88fb      	ldrh	r3, [r7, #6]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d102      	bne.n	8007312 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007310:	e0b9      	b.n	8007486 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2204      	movs	r2, #4
 8007316:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2200      	movs	r2, #0
 800731e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	88fa      	ldrh	r2, [r7, #6]
 800732a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	88fa      	ldrh	r2, [r7, #6]
 8007330:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2200      	movs	r2, #0
 800733c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2200      	movs	r2, #0
 800734e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007358:	d107      	bne.n	800736a <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007368:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007374:	2b40      	cmp	r3, #64	; 0x40
 8007376:	d007      	beq.n	8007388 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007386:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d162      	bne.n	8007456 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007390:	e02e      	b.n	80073f0 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f003 0301 	and.w	r3, r3, #1
 800739c:	2b01      	cmp	r3, #1
 800739e:	d115      	bne.n	80073cc <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f103 020c 	add.w	r2, r3, #12
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ac:	7812      	ldrb	r2, [r2, #0]
 80073ae:	b2d2      	uxtb	r2, r2
 80073b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b6:	1c5a      	adds	r2, r3, #1
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	3b01      	subs	r3, #1
 80073c4:	b29a      	uxth	r2, r3
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80073ca:	e011      	b.n	80073f0 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073cc:	f7fc fb20 	bl	8003a10 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	683a      	ldr	r2, [r7, #0]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d803      	bhi.n	80073e4 <HAL_SPI_Receive+0x156>
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e2:	d102      	bne.n	80073ea <HAL_SPI_Receive+0x15c>
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d102      	bne.n	80073f0 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	75fb      	strb	r3, [r7, #23]
          goto error;
 80073ee:	e04a      	b.n	8007486 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d1cb      	bne.n	8007392 <HAL_SPI_Receive+0x104>
 80073fa:	e031      	b.n	8007460 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b01      	cmp	r3, #1
 8007408:	d113      	bne.n	8007432 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	68da      	ldr	r2, [r3, #12]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007414:	b292      	uxth	r2, r2
 8007416:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800741c:	1c9a      	adds	r2, r3, #2
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007426:	b29b      	uxth	r3, r3
 8007428:	3b01      	subs	r3, #1
 800742a:	b29a      	uxth	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007430:	e011      	b.n	8007456 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007432:	f7fc faed 	bl	8003a10 <HAL_GetTick>
 8007436:	4602      	mov	r2, r0
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	683a      	ldr	r2, [r7, #0]
 800743e:	429a      	cmp	r2, r3
 8007440:	d803      	bhi.n	800744a <HAL_SPI_Receive+0x1bc>
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007448:	d102      	bne.n	8007450 <HAL_SPI_Receive+0x1c2>
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d102      	bne.n	8007456 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007454:	e017      	b.n	8007486 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800745a:	b29b      	uxth	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1cd      	bne.n	80073fc <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	6839      	ldr	r1, [r7, #0]
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f000 fa35 	bl	80078d4 <SPI_EndRxTransaction>
 800746a:	4603      	mov	r3, r0
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2220      	movs	r2, #32
 8007474:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	75fb      	strb	r3, [r7, #23]
 8007482:	e000      	b.n	8007486 <HAL_SPI_Receive+0x1f8>
  }

error :
 8007484:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2201      	movs	r2, #1
 800748a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007496:	7dfb      	ldrb	r3, [r7, #23]
}
 8007498:	4618      	mov	r0, r3
 800749a:	3718      	adds	r7, #24
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b08c      	sub	sp, #48	; 0x30
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	607a      	str	r2, [r7, #4]
 80074ac:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80074ae:	2301      	movs	r3, #1
 80074b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80074b2:	2300      	movs	r3, #0
 80074b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d101      	bne.n	80074c6 <HAL_SPI_TransmitReceive+0x26>
 80074c2:	2302      	movs	r3, #2
 80074c4:	e18a      	b.n	80077dc <HAL_SPI_TransmitReceive+0x33c>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074ce:	f7fc fa9f 	bl	8003a10 <HAL_GetTick>
 80074d2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80074e4:	887b      	ldrh	r3, [r7, #2]
 80074e6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80074e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d00f      	beq.n	8007510 <HAL_SPI_TransmitReceive+0x70>
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074f6:	d107      	bne.n	8007508 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d103      	bne.n	8007508 <HAL_SPI_TransmitReceive+0x68>
 8007500:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007504:	2b04      	cmp	r3, #4
 8007506:	d003      	beq.n	8007510 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007508:	2302      	movs	r3, #2
 800750a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800750e:	e15b      	b.n	80077c8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d005      	beq.n	8007522 <HAL_SPI_TransmitReceive+0x82>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d002      	beq.n	8007522 <HAL_SPI_TransmitReceive+0x82>
 800751c:	887b      	ldrh	r3, [r7, #2]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d103      	bne.n	800752a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007528:	e14e      	b.n	80077c8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007530:	b2db      	uxtb	r3, r3
 8007532:	2b04      	cmp	r3, #4
 8007534:	d003      	beq.n	800753e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2205      	movs	r2, #5
 800753a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	887a      	ldrh	r2, [r7, #2]
 800754e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	887a      	ldrh	r2, [r7, #2]
 8007554:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	887a      	ldrh	r2, [r7, #2]
 8007560:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	887a      	ldrh	r2, [r7, #2]
 8007566:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2200      	movs	r2, #0
 800756c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2200      	movs	r2, #0
 8007572:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800757e:	2b40      	cmp	r3, #64	; 0x40
 8007580:	d007      	beq.n	8007592 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007590:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800759a:	d178      	bne.n	800768e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <HAL_SPI_TransmitReceive+0x10a>
 80075a4:	8b7b      	ldrh	r3, [r7, #26]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d166      	bne.n	8007678 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ae:	881a      	ldrh	r2, [r3, #0]
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ba:	1c9a      	adds	r2, r3, #2
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	3b01      	subs	r3, #1
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075ce:	e053      	b.n	8007678 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f003 0302 	and.w	r3, r3, #2
 80075da:	2b02      	cmp	r3, #2
 80075dc:	d11b      	bne.n	8007616 <HAL_SPI_TransmitReceive+0x176>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d016      	beq.n	8007616 <HAL_SPI_TransmitReceive+0x176>
 80075e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d113      	bne.n	8007616 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f2:	881a      	ldrh	r2, [r3, #0]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075fe:	1c9a      	adds	r2, r3, #2
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007608:	b29b      	uxth	r3, r3
 800760a:	3b01      	subs	r3, #1
 800760c:	b29a      	uxth	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007612:	2300      	movs	r3, #0
 8007614:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	f003 0301 	and.w	r3, r3, #1
 8007620:	2b01      	cmp	r3, #1
 8007622:	d119      	bne.n	8007658 <HAL_SPI_TransmitReceive+0x1b8>
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007628:	b29b      	uxth	r3, r3
 800762a:	2b00      	cmp	r3, #0
 800762c:	d014      	beq.n	8007658 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68da      	ldr	r2, [r3, #12]
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007638:	b292      	uxth	r2, r2
 800763a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007640:	1c9a      	adds	r2, r3, #2
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800764a:	b29b      	uxth	r3, r3
 800764c:	3b01      	subs	r3, #1
 800764e:	b29a      	uxth	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007654:	2301      	movs	r3, #1
 8007656:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007658:	f7fc f9da 	bl	8003a10 <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007664:	429a      	cmp	r2, r3
 8007666:	d807      	bhi.n	8007678 <HAL_SPI_TransmitReceive+0x1d8>
 8007668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800766e:	d003      	beq.n	8007678 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007670:	2303      	movs	r3, #3
 8007672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007676:	e0a7      	b.n	80077c8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800767c:	b29b      	uxth	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	d1a6      	bne.n	80075d0 <HAL_SPI_TransmitReceive+0x130>
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007686:	b29b      	uxth	r3, r3
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1a1      	bne.n	80075d0 <HAL_SPI_TransmitReceive+0x130>
 800768c:	e07c      	b.n	8007788 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d002      	beq.n	800769c <HAL_SPI_TransmitReceive+0x1fc>
 8007696:	8b7b      	ldrh	r3, [r7, #26]
 8007698:	2b01      	cmp	r3, #1
 800769a:	d16b      	bne.n	8007774 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	330c      	adds	r3, #12
 80076a6:	7812      	ldrb	r2, [r2, #0]
 80076a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ae:	1c5a      	adds	r2, r3, #1
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	3b01      	subs	r3, #1
 80076bc:	b29a      	uxth	r2, r3
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076c2:	e057      	b.n	8007774 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	f003 0302 	and.w	r3, r3, #2
 80076ce:	2b02      	cmp	r3, #2
 80076d0:	d11c      	bne.n	800770c <HAL_SPI_TransmitReceive+0x26c>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d017      	beq.n	800770c <HAL_SPI_TransmitReceive+0x26c>
 80076dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d114      	bne.n	800770c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	330c      	adds	r3, #12
 80076ec:	7812      	ldrb	r2, [r2, #0]
 80076ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f4:	1c5a      	adds	r2, r3, #1
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076fe:	b29b      	uxth	r3, r3
 8007700:	3b01      	subs	r3, #1
 8007702:	b29a      	uxth	r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007708:	2300      	movs	r3, #0
 800770a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	2b01      	cmp	r3, #1
 8007718:	d119      	bne.n	800774e <HAL_SPI_TransmitReceive+0x2ae>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800771e:	b29b      	uxth	r3, r3
 8007720:	2b00      	cmp	r3, #0
 8007722:	d014      	beq.n	800774e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68da      	ldr	r2, [r3, #12]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800772e:	b2d2      	uxtb	r2, r2
 8007730:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007736:	1c5a      	adds	r2, r3, #1
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007740:	b29b      	uxth	r3, r3
 8007742:	3b01      	subs	r3, #1
 8007744:	b29a      	uxth	r2, r3
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800774a:	2301      	movs	r3, #1
 800774c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800774e:	f7fc f95f 	bl	8003a10 <HAL_GetTick>
 8007752:	4602      	mov	r2, r0
 8007754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800775a:	429a      	cmp	r2, r3
 800775c:	d803      	bhi.n	8007766 <HAL_SPI_TransmitReceive+0x2c6>
 800775e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007764:	d102      	bne.n	800776c <HAL_SPI_TransmitReceive+0x2cc>
 8007766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007768:	2b00      	cmp	r3, #0
 800776a:	d103      	bne.n	8007774 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800776c:	2303      	movs	r3, #3
 800776e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007772:	e029      	b.n	80077c8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007778:	b29b      	uxth	r3, r3
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1a2      	bne.n	80076c4 <HAL_SPI_TransmitReceive+0x224>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007782:	b29b      	uxth	r3, r3
 8007784:	2b00      	cmp	r3, #0
 8007786:	d19d      	bne.n	80076c4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800778a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800778c:	68f8      	ldr	r0, [r7, #12]
 800778e:	f000 f907 	bl	80079a0 <SPI_EndRxTxTransaction>
 8007792:	4603      	mov	r3, r0
 8007794:	2b00      	cmp	r3, #0
 8007796:	d006      	beq.n	80077a6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2220      	movs	r2, #32
 80077a2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80077a4:	e010      	b.n	80077c8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10b      	bne.n	80077c6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077ae:	2300      	movs	r3, #0
 80077b0:	617b      	str	r3, [r7, #20]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	617b      	str	r3, [r7, #20]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	e000      	b.n	80077c8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80077c6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80077d8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3730      	adds	r7, #48	; 0x30
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077f2:	b2db      	uxtb	r3, r3
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	603b      	str	r3, [r7, #0]
 800780c:	4613      	mov	r3, r2
 800780e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007810:	e04c      	b.n	80078ac <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007818:	d048      	beq.n	80078ac <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800781a:	f7fc f8f9 	bl	8003a10 <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	683a      	ldr	r2, [r7, #0]
 8007826:	429a      	cmp	r2, r3
 8007828:	d902      	bls.n	8007830 <SPI_WaitFlagStateUntilTimeout+0x30>
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d13d      	bne.n	80078ac <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685a      	ldr	r2, [r3, #4]
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800783e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007848:	d111      	bne.n	800786e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007852:	d004      	beq.n	800785e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800785c:	d107      	bne.n	800786e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800786c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007872:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007876:	d10f      	bne.n	8007898 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007886:	601a      	str	r2, [r3, #0]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007896:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2201      	movs	r2, #1
 800789c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2200      	movs	r2, #0
 80078a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80078a8:	2303      	movs	r3, #3
 80078aa:	e00f      	b.n	80078cc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	689a      	ldr	r2, [r3, #8]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	4013      	ands	r3, r2
 80078b6:	68ba      	ldr	r2, [r7, #8]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	bf0c      	ite	eq
 80078bc:	2301      	moveq	r3, #1
 80078be:	2300      	movne	r3, #0
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	461a      	mov	r2, r3
 80078c4:	79fb      	ldrb	r3, [r7, #7]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d1a3      	bne.n	8007812 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80078ca:	2300      	movs	r3, #0
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3710      	adds	r7, #16
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}

080078d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b086      	sub	sp, #24
 80078d8:	af02      	add	r7, sp, #8
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078e8:	d111      	bne.n	800790e <SPI_EndRxTransaction+0x3a>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078f2:	d004      	beq.n	80078fe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078fc:	d107      	bne.n	800790e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800790c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007916:	d12a      	bne.n	800796e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007920:	d012      	beq.n	8007948 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	2200      	movs	r2, #0
 800792a:	2180      	movs	r1, #128	; 0x80
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f7ff ff67 	bl	8007800 <SPI_WaitFlagStateUntilTimeout>
 8007932:	4603      	mov	r3, r0
 8007934:	2b00      	cmp	r3, #0
 8007936:	d02d      	beq.n	8007994 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800793c:	f043 0220 	orr.w	r2, r3, #32
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007944:	2303      	movs	r3, #3
 8007946:	e026      	b.n	8007996 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	9300      	str	r3, [sp, #0]
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	2200      	movs	r2, #0
 8007950:	2101      	movs	r1, #1
 8007952:	68f8      	ldr	r0, [r7, #12]
 8007954:	f7ff ff54 	bl	8007800 <SPI_WaitFlagStateUntilTimeout>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d01a      	beq.n	8007994 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007962:	f043 0220 	orr.w	r2, r3, #32
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800796a:	2303      	movs	r3, #3
 800796c:	e013      	b.n	8007996 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	2200      	movs	r2, #0
 8007976:	2101      	movs	r1, #1
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f7ff ff41 	bl	8007800 <SPI_WaitFlagStateUntilTimeout>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d007      	beq.n	8007994 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007988:	f043 0220 	orr.w	r2, r3, #32
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007990:	2303      	movs	r3, #3
 8007992:	e000      	b.n	8007996 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	3710      	adds	r7, #16
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
	...

080079a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b088      	sub	sp, #32
 80079a4:	af02      	add	r7, sp, #8
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80079ac:	4b1b      	ldr	r3, [pc, #108]	; (8007a1c <SPI_EndRxTxTransaction+0x7c>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a1b      	ldr	r2, [pc, #108]	; (8007a20 <SPI_EndRxTxTransaction+0x80>)
 80079b2:	fba2 2303 	umull	r2, r3, r2, r3
 80079b6:	0d5b      	lsrs	r3, r3, #21
 80079b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80079bc:	fb02 f303 	mul.w	r3, r2, r3
 80079c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079ca:	d112      	bne.n	80079f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	9300      	str	r3, [sp, #0]
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	2200      	movs	r2, #0
 80079d4:	2180      	movs	r1, #128	; 0x80
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f7ff ff12 	bl	8007800 <SPI_WaitFlagStateUntilTimeout>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d016      	beq.n	8007a10 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079e6:	f043 0220 	orr.w	r2, r3, #32
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80079ee:	2303      	movs	r3, #3
 80079f0:	e00f      	b.n	8007a12 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00a      	beq.n	8007a0e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	3b01      	subs	r3, #1
 80079fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a08:	2b80      	cmp	r3, #128	; 0x80
 8007a0a:	d0f2      	beq.n	80079f2 <SPI_EndRxTxTransaction+0x52>
 8007a0c:	e000      	b.n	8007a10 <SPI_EndRxTxTransaction+0x70>
        break;
 8007a0e:	bf00      	nop
  }

  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3718      	adds	r7, #24
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	20000008 	.word	0x20000008
 8007a20:	165e9f81 	.word	0x165e9f81

08007a24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b082      	sub	sp, #8
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d101      	bne.n	8007a36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e01d      	b.n	8007a72 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d106      	bne.n	8007a50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f815 	bl	8007a7a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2202      	movs	r2, #2
 8007a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	3304      	adds	r3, #4
 8007a60:	4619      	mov	r1, r3
 8007a62:	4610      	mov	r0, r2
 8007a64:	f000 f968 	bl	8007d38 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3708      	adds	r7, #8
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b083      	sub	sp, #12
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007a82:	bf00      	nop
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b085      	sub	sp, #20
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	68da      	ldr	r2, [r3, #12]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f042 0201 	orr.w	r2, r2, #1
 8007aa4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	f003 0307 	and.w	r3, r3, #7
 8007ab0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2b06      	cmp	r3, #6
 8007ab6:	d007      	beq.n	8007ac8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f042 0201 	orr.w	r2, r2, #1
 8007ac6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007ac8:	2300      	movs	r3, #0
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3714      	adds	r7, #20
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr

08007ad6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b082      	sub	sp, #8
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	f003 0302 	and.w	r3, r3, #2
 8007ae8:	2b02      	cmp	r3, #2
 8007aea:	d122      	bne.n	8007b32 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	f003 0302 	and.w	r3, r3, #2
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d11b      	bne.n	8007b32 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f06f 0202 	mvn.w	r2, #2
 8007b02:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	f003 0303 	and.w	r3, r3, #3
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d003      	beq.n	8007b20 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 f8ee 	bl	8007cfa <HAL_TIM_IC_CaptureCallback>
 8007b1e:	e005      	b.n	8007b2c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 f8e0 	bl	8007ce6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 f8f1 	bl	8007d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	f003 0304 	and.w	r3, r3, #4
 8007b3c:	2b04      	cmp	r3, #4
 8007b3e:	d122      	bne.n	8007b86 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	68db      	ldr	r3, [r3, #12]
 8007b46:	f003 0304 	and.w	r3, r3, #4
 8007b4a:	2b04      	cmp	r3, #4
 8007b4c:	d11b      	bne.n	8007b86 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f06f 0204 	mvn.w	r2, #4
 8007b56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2202      	movs	r2, #2
 8007b5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	699b      	ldr	r3, [r3, #24]
 8007b64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d003      	beq.n	8007b74 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f000 f8c4 	bl	8007cfa <HAL_TIM_IC_CaptureCallback>
 8007b72:	e005      	b.n	8007b80 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 f8b6 	bl	8007ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 f8c7 	bl	8007d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	f003 0308 	and.w	r3, r3, #8
 8007b90:	2b08      	cmp	r3, #8
 8007b92:	d122      	bne.n	8007bda <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	f003 0308 	and.w	r3, r3, #8
 8007b9e:	2b08      	cmp	r3, #8
 8007ba0:	d11b      	bne.n	8007bda <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f06f 0208 	mvn.w	r2, #8
 8007baa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2204      	movs	r2, #4
 8007bb0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	69db      	ldr	r3, [r3, #28]
 8007bb8:	f003 0303 	and.w	r3, r3, #3
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d003      	beq.n	8007bc8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 f89a 	bl	8007cfa <HAL_TIM_IC_CaptureCallback>
 8007bc6:	e005      	b.n	8007bd4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 f88c 	bl	8007ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f89d 	bl	8007d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	691b      	ldr	r3, [r3, #16]
 8007be0:	f003 0310 	and.w	r3, r3, #16
 8007be4:	2b10      	cmp	r3, #16
 8007be6:	d122      	bne.n	8007c2e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	f003 0310 	and.w	r3, r3, #16
 8007bf2:	2b10      	cmp	r3, #16
 8007bf4:	d11b      	bne.n	8007c2e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f06f 0210 	mvn.w	r2, #16
 8007bfe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2208      	movs	r2, #8
 8007c04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	69db      	ldr	r3, [r3, #28]
 8007c0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d003      	beq.n	8007c1c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f000 f870 	bl	8007cfa <HAL_TIM_IC_CaptureCallback>
 8007c1a:	e005      	b.n	8007c28 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f000 f862 	bl	8007ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f873 	bl	8007d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	f003 0301 	and.w	r3, r3, #1
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d10e      	bne.n	8007c5a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	f003 0301 	and.w	r3, r3, #1
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d107      	bne.n	8007c5a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f06f 0201 	mvn.w	r2, #1
 8007c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f7f9 f92b 	bl	8000eb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c64:	2b80      	cmp	r3, #128	; 0x80
 8007c66:	d10e      	bne.n	8007c86 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	68db      	ldr	r3, [r3, #12]
 8007c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c72:	2b80      	cmp	r3, #128	; 0x80
 8007c74:	d107      	bne.n	8007c86 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007c7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f903 	bl	8007e8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	691b      	ldr	r3, [r3, #16]
 8007c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c90:	2b40      	cmp	r3, #64	; 0x40
 8007c92:	d10e      	bne.n	8007cb2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c9e:	2b40      	cmp	r3, #64	; 0x40
 8007ca0:	d107      	bne.n	8007cb2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007caa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 f838 	bl	8007d22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	691b      	ldr	r3, [r3, #16]
 8007cb8:	f003 0320 	and.w	r3, r3, #32
 8007cbc:	2b20      	cmp	r3, #32
 8007cbe:	d10e      	bne.n	8007cde <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	f003 0320 	and.w	r3, r3, #32
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	d107      	bne.n	8007cde <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f06f 0220 	mvn.w	r2, #32
 8007cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f000 f8cd 	bl	8007e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007cde:	bf00      	nop
 8007ce0:	3708      	adds	r7, #8
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}

08007ce6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ce6:	b480      	push	{r7}
 8007ce8:	b083      	sub	sp, #12
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007cee:	bf00      	nop
 8007cf0:	370c      	adds	r7, #12
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr

08007cfa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007cfa:	b480      	push	{r7}
 8007cfc:	b083      	sub	sp, #12
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d02:	bf00      	nop
 8007d04:	370c      	adds	r7, #12
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr

08007d0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d0e:	b480      	push	{r7}
 8007d10:	b083      	sub	sp, #12
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d16:	bf00      	nop
 8007d18:	370c      	adds	r7, #12
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr

08007d22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d22:	b480      	push	{r7}
 8007d24:	b083      	sub	sp, #12
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d2a:	bf00      	nop
 8007d2c:	370c      	adds	r7, #12
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
	...

08007d38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	4a40      	ldr	r2, [pc, #256]	; (8007e4c <TIM_Base_SetConfig+0x114>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d013      	beq.n	8007d78 <TIM_Base_SetConfig+0x40>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d56:	d00f      	beq.n	8007d78 <TIM_Base_SetConfig+0x40>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	4a3d      	ldr	r2, [pc, #244]	; (8007e50 <TIM_Base_SetConfig+0x118>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d00b      	beq.n	8007d78 <TIM_Base_SetConfig+0x40>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a3c      	ldr	r2, [pc, #240]	; (8007e54 <TIM_Base_SetConfig+0x11c>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d007      	beq.n	8007d78 <TIM_Base_SetConfig+0x40>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	4a3b      	ldr	r2, [pc, #236]	; (8007e58 <TIM_Base_SetConfig+0x120>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d003      	beq.n	8007d78 <TIM_Base_SetConfig+0x40>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4a3a      	ldr	r2, [pc, #232]	; (8007e5c <TIM_Base_SetConfig+0x124>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d108      	bne.n	8007d8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	68fa      	ldr	r2, [r7, #12]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a2f      	ldr	r2, [pc, #188]	; (8007e4c <TIM_Base_SetConfig+0x114>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d02b      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d98:	d027      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	4a2c      	ldr	r2, [pc, #176]	; (8007e50 <TIM_Base_SetConfig+0x118>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d023      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a2b      	ldr	r2, [pc, #172]	; (8007e54 <TIM_Base_SetConfig+0x11c>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d01f      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a2a      	ldr	r2, [pc, #168]	; (8007e58 <TIM_Base_SetConfig+0x120>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d01b      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4a29      	ldr	r2, [pc, #164]	; (8007e5c <TIM_Base_SetConfig+0x124>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d017      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a28      	ldr	r2, [pc, #160]	; (8007e60 <TIM_Base_SetConfig+0x128>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d013      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4a27      	ldr	r2, [pc, #156]	; (8007e64 <TIM_Base_SetConfig+0x12c>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d00f      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a26      	ldr	r2, [pc, #152]	; (8007e68 <TIM_Base_SetConfig+0x130>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d00b      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4a25      	ldr	r2, [pc, #148]	; (8007e6c <TIM_Base_SetConfig+0x134>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d007      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a24      	ldr	r2, [pc, #144]	; (8007e70 <TIM_Base_SetConfig+0x138>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d003      	beq.n	8007dea <TIM_Base_SetConfig+0xb2>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a23      	ldr	r2, [pc, #140]	; (8007e74 <TIM_Base_SetConfig+0x13c>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d108      	bne.n	8007dfc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007df0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	689a      	ldr	r2, [r3, #8]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a0a      	ldr	r2, [pc, #40]	; (8007e4c <TIM_Base_SetConfig+0x114>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d003      	beq.n	8007e30 <TIM_Base_SetConfig+0xf8>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	4a0c      	ldr	r2, [pc, #48]	; (8007e5c <TIM_Base_SetConfig+0x124>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d103      	bne.n	8007e38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	691a      	ldr	r2, [r3, #16]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	615a      	str	r2, [r3, #20]
}
 8007e3e:	bf00      	nop
 8007e40:	3714      	adds	r7, #20
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr
 8007e4a:	bf00      	nop
 8007e4c:	40010000 	.word	0x40010000
 8007e50:	40000400 	.word	0x40000400
 8007e54:	40000800 	.word	0x40000800
 8007e58:	40000c00 	.word	0x40000c00
 8007e5c:	40010400 	.word	0x40010400
 8007e60:	40014000 	.word	0x40014000
 8007e64:	40014400 	.word	0x40014400
 8007e68:	40014800 	.word	0x40014800
 8007e6c:	40001800 	.word	0x40001800
 8007e70:	40001c00 	.word	0x40001c00
 8007e74:	40002000 	.word	0x40002000

08007e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b083      	sub	sp, #12
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e80:	bf00      	nop
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e94:	bf00      	nop
 8007e96:	370c      	adds	r7, #12
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b082      	sub	sp, #8
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d101      	bne.n	8007eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e03f      	b.n	8007f32 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d106      	bne.n	8007ecc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f7f9 fbc0 	bl	800164c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2224      	movs	r2, #36	; 0x24
 8007ed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	68da      	ldr	r2, [r3, #12]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ee2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 f829 	bl	8007f3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	691a      	ldr	r2, [r3, #16]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	695a      	ldr	r2, [r3, #20]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68da      	ldr	r2, [r3, #12]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2220      	movs	r2, #32
 8007f24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2220      	movs	r2, #32
 8007f2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3708      	adds	r7, #8
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
	...

08007f3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f40:	b085      	sub	sp, #20
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	691b      	ldr	r3, [r3, #16]
 8007f4c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	68da      	ldr	r2, [r3, #12]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	430a      	orrs	r2, r1
 8007f5a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	689a      	ldr	r2, [r3, #8]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	691b      	ldr	r3, [r3, #16]
 8007f64:	431a      	orrs	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	695b      	ldr	r3, [r3, #20]
 8007f6a:	431a      	orrs	r2, r3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	69db      	ldr	r3, [r3, #28]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	68db      	ldr	r3, [r3, #12]
 8007f7a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007f7e:	f023 030c 	bic.w	r3, r3, #12
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	6812      	ldr	r2, [r2, #0]
 8007f86:	68f9      	ldr	r1, [r7, #12]
 8007f88:	430b      	orrs	r3, r1
 8007f8a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	695b      	ldr	r3, [r3, #20]
 8007f92:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	699a      	ldr	r2, [r3, #24]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	69db      	ldr	r3, [r3, #28]
 8007fa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007faa:	f040 818b 	bne.w	80082c4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4ac1      	ldr	r2, [pc, #772]	; (80082b8 <UART_SetConfig+0x37c>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d005      	beq.n	8007fc4 <UART_SetConfig+0x88>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4abf      	ldr	r2, [pc, #764]	; (80082bc <UART_SetConfig+0x380>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	f040 80bd 	bne.w	800813e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007fc4:	f7fe fd20 	bl	8006a08 <HAL_RCC_GetPCLK2Freq>
 8007fc8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	461d      	mov	r5, r3
 8007fce:	f04f 0600 	mov.w	r6, #0
 8007fd2:	46a8      	mov	r8, r5
 8007fd4:	46b1      	mov	r9, r6
 8007fd6:	eb18 0308 	adds.w	r3, r8, r8
 8007fda:	eb49 0409 	adc.w	r4, r9, r9
 8007fde:	4698      	mov	r8, r3
 8007fe0:	46a1      	mov	r9, r4
 8007fe2:	eb18 0805 	adds.w	r8, r8, r5
 8007fe6:	eb49 0906 	adc.w	r9, r9, r6
 8007fea:	f04f 0100 	mov.w	r1, #0
 8007fee:	f04f 0200 	mov.w	r2, #0
 8007ff2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007ff6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007ffa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007ffe:	4688      	mov	r8, r1
 8008000:	4691      	mov	r9, r2
 8008002:	eb18 0005 	adds.w	r0, r8, r5
 8008006:	eb49 0106 	adc.w	r1, r9, r6
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	461d      	mov	r5, r3
 8008010:	f04f 0600 	mov.w	r6, #0
 8008014:	196b      	adds	r3, r5, r5
 8008016:	eb46 0406 	adc.w	r4, r6, r6
 800801a:	461a      	mov	r2, r3
 800801c:	4623      	mov	r3, r4
 800801e:	f7f8 f8e5 	bl	80001ec <__aeabi_uldivmod>
 8008022:	4603      	mov	r3, r0
 8008024:	460c      	mov	r4, r1
 8008026:	461a      	mov	r2, r3
 8008028:	4ba5      	ldr	r3, [pc, #660]	; (80082c0 <UART_SetConfig+0x384>)
 800802a:	fba3 2302 	umull	r2, r3, r3, r2
 800802e:	095b      	lsrs	r3, r3, #5
 8008030:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	461d      	mov	r5, r3
 8008038:	f04f 0600 	mov.w	r6, #0
 800803c:	46a9      	mov	r9, r5
 800803e:	46b2      	mov	sl, r6
 8008040:	eb19 0309 	adds.w	r3, r9, r9
 8008044:	eb4a 040a 	adc.w	r4, sl, sl
 8008048:	4699      	mov	r9, r3
 800804a:	46a2      	mov	sl, r4
 800804c:	eb19 0905 	adds.w	r9, r9, r5
 8008050:	eb4a 0a06 	adc.w	sl, sl, r6
 8008054:	f04f 0100 	mov.w	r1, #0
 8008058:	f04f 0200 	mov.w	r2, #0
 800805c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008060:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008064:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008068:	4689      	mov	r9, r1
 800806a:	4692      	mov	sl, r2
 800806c:	eb19 0005 	adds.w	r0, r9, r5
 8008070:	eb4a 0106 	adc.w	r1, sl, r6
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	461d      	mov	r5, r3
 800807a:	f04f 0600 	mov.w	r6, #0
 800807e:	196b      	adds	r3, r5, r5
 8008080:	eb46 0406 	adc.w	r4, r6, r6
 8008084:	461a      	mov	r2, r3
 8008086:	4623      	mov	r3, r4
 8008088:	f7f8 f8b0 	bl	80001ec <__aeabi_uldivmod>
 800808c:	4603      	mov	r3, r0
 800808e:	460c      	mov	r4, r1
 8008090:	461a      	mov	r2, r3
 8008092:	4b8b      	ldr	r3, [pc, #556]	; (80082c0 <UART_SetConfig+0x384>)
 8008094:	fba3 1302 	umull	r1, r3, r3, r2
 8008098:	095b      	lsrs	r3, r3, #5
 800809a:	2164      	movs	r1, #100	; 0x64
 800809c:	fb01 f303 	mul.w	r3, r1, r3
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	00db      	lsls	r3, r3, #3
 80080a4:	3332      	adds	r3, #50	; 0x32
 80080a6:	4a86      	ldr	r2, [pc, #536]	; (80082c0 <UART_SetConfig+0x384>)
 80080a8:	fba2 2303 	umull	r2, r3, r2, r3
 80080ac:	095b      	lsrs	r3, r3, #5
 80080ae:	005b      	lsls	r3, r3, #1
 80080b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80080b4:	4498      	add	r8, r3
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	461d      	mov	r5, r3
 80080ba:	f04f 0600 	mov.w	r6, #0
 80080be:	46a9      	mov	r9, r5
 80080c0:	46b2      	mov	sl, r6
 80080c2:	eb19 0309 	adds.w	r3, r9, r9
 80080c6:	eb4a 040a 	adc.w	r4, sl, sl
 80080ca:	4699      	mov	r9, r3
 80080cc:	46a2      	mov	sl, r4
 80080ce:	eb19 0905 	adds.w	r9, r9, r5
 80080d2:	eb4a 0a06 	adc.w	sl, sl, r6
 80080d6:	f04f 0100 	mov.w	r1, #0
 80080da:	f04f 0200 	mov.w	r2, #0
 80080de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80080e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80080ea:	4689      	mov	r9, r1
 80080ec:	4692      	mov	sl, r2
 80080ee:	eb19 0005 	adds.w	r0, r9, r5
 80080f2:	eb4a 0106 	adc.w	r1, sl, r6
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	461d      	mov	r5, r3
 80080fc:	f04f 0600 	mov.w	r6, #0
 8008100:	196b      	adds	r3, r5, r5
 8008102:	eb46 0406 	adc.w	r4, r6, r6
 8008106:	461a      	mov	r2, r3
 8008108:	4623      	mov	r3, r4
 800810a:	f7f8 f86f 	bl	80001ec <__aeabi_uldivmod>
 800810e:	4603      	mov	r3, r0
 8008110:	460c      	mov	r4, r1
 8008112:	461a      	mov	r2, r3
 8008114:	4b6a      	ldr	r3, [pc, #424]	; (80082c0 <UART_SetConfig+0x384>)
 8008116:	fba3 1302 	umull	r1, r3, r3, r2
 800811a:	095b      	lsrs	r3, r3, #5
 800811c:	2164      	movs	r1, #100	; 0x64
 800811e:	fb01 f303 	mul.w	r3, r1, r3
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	00db      	lsls	r3, r3, #3
 8008126:	3332      	adds	r3, #50	; 0x32
 8008128:	4a65      	ldr	r2, [pc, #404]	; (80082c0 <UART_SetConfig+0x384>)
 800812a:	fba2 2303 	umull	r2, r3, r2, r3
 800812e:	095b      	lsrs	r3, r3, #5
 8008130:	f003 0207 	and.w	r2, r3, #7
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4442      	add	r2, r8
 800813a:	609a      	str	r2, [r3, #8]
 800813c:	e26f      	b.n	800861e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800813e:	f7fe fc4f 	bl	80069e0 <HAL_RCC_GetPCLK1Freq>
 8008142:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	461d      	mov	r5, r3
 8008148:	f04f 0600 	mov.w	r6, #0
 800814c:	46a8      	mov	r8, r5
 800814e:	46b1      	mov	r9, r6
 8008150:	eb18 0308 	adds.w	r3, r8, r8
 8008154:	eb49 0409 	adc.w	r4, r9, r9
 8008158:	4698      	mov	r8, r3
 800815a:	46a1      	mov	r9, r4
 800815c:	eb18 0805 	adds.w	r8, r8, r5
 8008160:	eb49 0906 	adc.w	r9, r9, r6
 8008164:	f04f 0100 	mov.w	r1, #0
 8008168:	f04f 0200 	mov.w	r2, #0
 800816c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008170:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008174:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008178:	4688      	mov	r8, r1
 800817a:	4691      	mov	r9, r2
 800817c:	eb18 0005 	adds.w	r0, r8, r5
 8008180:	eb49 0106 	adc.w	r1, r9, r6
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	461d      	mov	r5, r3
 800818a:	f04f 0600 	mov.w	r6, #0
 800818e:	196b      	adds	r3, r5, r5
 8008190:	eb46 0406 	adc.w	r4, r6, r6
 8008194:	461a      	mov	r2, r3
 8008196:	4623      	mov	r3, r4
 8008198:	f7f8 f828 	bl	80001ec <__aeabi_uldivmod>
 800819c:	4603      	mov	r3, r0
 800819e:	460c      	mov	r4, r1
 80081a0:	461a      	mov	r2, r3
 80081a2:	4b47      	ldr	r3, [pc, #284]	; (80082c0 <UART_SetConfig+0x384>)
 80081a4:	fba3 2302 	umull	r2, r3, r3, r2
 80081a8:	095b      	lsrs	r3, r3, #5
 80081aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	461d      	mov	r5, r3
 80081b2:	f04f 0600 	mov.w	r6, #0
 80081b6:	46a9      	mov	r9, r5
 80081b8:	46b2      	mov	sl, r6
 80081ba:	eb19 0309 	adds.w	r3, r9, r9
 80081be:	eb4a 040a 	adc.w	r4, sl, sl
 80081c2:	4699      	mov	r9, r3
 80081c4:	46a2      	mov	sl, r4
 80081c6:	eb19 0905 	adds.w	r9, r9, r5
 80081ca:	eb4a 0a06 	adc.w	sl, sl, r6
 80081ce:	f04f 0100 	mov.w	r1, #0
 80081d2:	f04f 0200 	mov.w	r2, #0
 80081d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80081da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80081de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80081e2:	4689      	mov	r9, r1
 80081e4:	4692      	mov	sl, r2
 80081e6:	eb19 0005 	adds.w	r0, r9, r5
 80081ea:	eb4a 0106 	adc.w	r1, sl, r6
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	461d      	mov	r5, r3
 80081f4:	f04f 0600 	mov.w	r6, #0
 80081f8:	196b      	adds	r3, r5, r5
 80081fa:	eb46 0406 	adc.w	r4, r6, r6
 80081fe:	461a      	mov	r2, r3
 8008200:	4623      	mov	r3, r4
 8008202:	f7f7 fff3 	bl	80001ec <__aeabi_uldivmod>
 8008206:	4603      	mov	r3, r0
 8008208:	460c      	mov	r4, r1
 800820a:	461a      	mov	r2, r3
 800820c:	4b2c      	ldr	r3, [pc, #176]	; (80082c0 <UART_SetConfig+0x384>)
 800820e:	fba3 1302 	umull	r1, r3, r3, r2
 8008212:	095b      	lsrs	r3, r3, #5
 8008214:	2164      	movs	r1, #100	; 0x64
 8008216:	fb01 f303 	mul.w	r3, r1, r3
 800821a:	1ad3      	subs	r3, r2, r3
 800821c:	00db      	lsls	r3, r3, #3
 800821e:	3332      	adds	r3, #50	; 0x32
 8008220:	4a27      	ldr	r2, [pc, #156]	; (80082c0 <UART_SetConfig+0x384>)
 8008222:	fba2 2303 	umull	r2, r3, r2, r3
 8008226:	095b      	lsrs	r3, r3, #5
 8008228:	005b      	lsls	r3, r3, #1
 800822a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800822e:	4498      	add	r8, r3
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	461d      	mov	r5, r3
 8008234:	f04f 0600 	mov.w	r6, #0
 8008238:	46a9      	mov	r9, r5
 800823a:	46b2      	mov	sl, r6
 800823c:	eb19 0309 	adds.w	r3, r9, r9
 8008240:	eb4a 040a 	adc.w	r4, sl, sl
 8008244:	4699      	mov	r9, r3
 8008246:	46a2      	mov	sl, r4
 8008248:	eb19 0905 	adds.w	r9, r9, r5
 800824c:	eb4a 0a06 	adc.w	sl, sl, r6
 8008250:	f04f 0100 	mov.w	r1, #0
 8008254:	f04f 0200 	mov.w	r2, #0
 8008258:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800825c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008260:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008264:	4689      	mov	r9, r1
 8008266:	4692      	mov	sl, r2
 8008268:	eb19 0005 	adds.w	r0, r9, r5
 800826c:	eb4a 0106 	adc.w	r1, sl, r6
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	461d      	mov	r5, r3
 8008276:	f04f 0600 	mov.w	r6, #0
 800827a:	196b      	adds	r3, r5, r5
 800827c:	eb46 0406 	adc.w	r4, r6, r6
 8008280:	461a      	mov	r2, r3
 8008282:	4623      	mov	r3, r4
 8008284:	f7f7 ffb2 	bl	80001ec <__aeabi_uldivmod>
 8008288:	4603      	mov	r3, r0
 800828a:	460c      	mov	r4, r1
 800828c:	461a      	mov	r2, r3
 800828e:	4b0c      	ldr	r3, [pc, #48]	; (80082c0 <UART_SetConfig+0x384>)
 8008290:	fba3 1302 	umull	r1, r3, r3, r2
 8008294:	095b      	lsrs	r3, r3, #5
 8008296:	2164      	movs	r1, #100	; 0x64
 8008298:	fb01 f303 	mul.w	r3, r1, r3
 800829c:	1ad3      	subs	r3, r2, r3
 800829e:	00db      	lsls	r3, r3, #3
 80082a0:	3332      	adds	r3, #50	; 0x32
 80082a2:	4a07      	ldr	r2, [pc, #28]	; (80082c0 <UART_SetConfig+0x384>)
 80082a4:	fba2 2303 	umull	r2, r3, r2, r3
 80082a8:	095b      	lsrs	r3, r3, #5
 80082aa:	f003 0207 	and.w	r2, r3, #7
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4442      	add	r2, r8
 80082b4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80082b6:	e1b2      	b.n	800861e <UART_SetConfig+0x6e2>
 80082b8:	40011000 	.word	0x40011000
 80082bc:	40011400 	.word	0x40011400
 80082c0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4ad7      	ldr	r2, [pc, #860]	; (8008628 <UART_SetConfig+0x6ec>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d005      	beq.n	80082da <UART_SetConfig+0x39e>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4ad6      	ldr	r2, [pc, #856]	; (800862c <UART_SetConfig+0x6f0>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	f040 80d1 	bne.w	800847c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80082da:	f7fe fb95 	bl	8006a08 <HAL_RCC_GetPCLK2Freq>
 80082de:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	469a      	mov	sl, r3
 80082e4:	f04f 0b00 	mov.w	fp, #0
 80082e8:	46d0      	mov	r8, sl
 80082ea:	46d9      	mov	r9, fp
 80082ec:	eb18 0308 	adds.w	r3, r8, r8
 80082f0:	eb49 0409 	adc.w	r4, r9, r9
 80082f4:	4698      	mov	r8, r3
 80082f6:	46a1      	mov	r9, r4
 80082f8:	eb18 080a 	adds.w	r8, r8, sl
 80082fc:	eb49 090b 	adc.w	r9, r9, fp
 8008300:	f04f 0100 	mov.w	r1, #0
 8008304:	f04f 0200 	mov.w	r2, #0
 8008308:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800830c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008310:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008314:	4688      	mov	r8, r1
 8008316:	4691      	mov	r9, r2
 8008318:	eb1a 0508 	adds.w	r5, sl, r8
 800831c:	eb4b 0609 	adc.w	r6, fp, r9
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	4619      	mov	r1, r3
 8008326:	f04f 0200 	mov.w	r2, #0
 800832a:	f04f 0300 	mov.w	r3, #0
 800832e:	f04f 0400 	mov.w	r4, #0
 8008332:	0094      	lsls	r4, r2, #2
 8008334:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008338:	008b      	lsls	r3, r1, #2
 800833a:	461a      	mov	r2, r3
 800833c:	4623      	mov	r3, r4
 800833e:	4628      	mov	r0, r5
 8008340:	4631      	mov	r1, r6
 8008342:	f7f7 ff53 	bl	80001ec <__aeabi_uldivmod>
 8008346:	4603      	mov	r3, r0
 8008348:	460c      	mov	r4, r1
 800834a:	461a      	mov	r2, r3
 800834c:	4bb8      	ldr	r3, [pc, #736]	; (8008630 <UART_SetConfig+0x6f4>)
 800834e:	fba3 2302 	umull	r2, r3, r3, r2
 8008352:	095b      	lsrs	r3, r3, #5
 8008354:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	469b      	mov	fp, r3
 800835c:	f04f 0c00 	mov.w	ip, #0
 8008360:	46d9      	mov	r9, fp
 8008362:	46e2      	mov	sl, ip
 8008364:	eb19 0309 	adds.w	r3, r9, r9
 8008368:	eb4a 040a 	adc.w	r4, sl, sl
 800836c:	4699      	mov	r9, r3
 800836e:	46a2      	mov	sl, r4
 8008370:	eb19 090b 	adds.w	r9, r9, fp
 8008374:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008378:	f04f 0100 	mov.w	r1, #0
 800837c:	f04f 0200 	mov.w	r2, #0
 8008380:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008384:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008388:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800838c:	4689      	mov	r9, r1
 800838e:	4692      	mov	sl, r2
 8008390:	eb1b 0509 	adds.w	r5, fp, r9
 8008394:	eb4c 060a 	adc.w	r6, ip, sl
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	4619      	mov	r1, r3
 800839e:	f04f 0200 	mov.w	r2, #0
 80083a2:	f04f 0300 	mov.w	r3, #0
 80083a6:	f04f 0400 	mov.w	r4, #0
 80083aa:	0094      	lsls	r4, r2, #2
 80083ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80083b0:	008b      	lsls	r3, r1, #2
 80083b2:	461a      	mov	r2, r3
 80083b4:	4623      	mov	r3, r4
 80083b6:	4628      	mov	r0, r5
 80083b8:	4631      	mov	r1, r6
 80083ba:	f7f7 ff17 	bl	80001ec <__aeabi_uldivmod>
 80083be:	4603      	mov	r3, r0
 80083c0:	460c      	mov	r4, r1
 80083c2:	461a      	mov	r2, r3
 80083c4:	4b9a      	ldr	r3, [pc, #616]	; (8008630 <UART_SetConfig+0x6f4>)
 80083c6:	fba3 1302 	umull	r1, r3, r3, r2
 80083ca:	095b      	lsrs	r3, r3, #5
 80083cc:	2164      	movs	r1, #100	; 0x64
 80083ce:	fb01 f303 	mul.w	r3, r1, r3
 80083d2:	1ad3      	subs	r3, r2, r3
 80083d4:	011b      	lsls	r3, r3, #4
 80083d6:	3332      	adds	r3, #50	; 0x32
 80083d8:	4a95      	ldr	r2, [pc, #596]	; (8008630 <UART_SetConfig+0x6f4>)
 80083da:	fba2 2303 	umull	r2, r3, r2, r3
 80083de:	095b      	lsrs	r3, r3, #5
 80083e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80083e4:	4498      	add	r8, r3
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	469b      	mov	fp, r3
 80083ea:	f04f 0c00 	mov.w	ip, #0
 80083ee:	46d9      	mov	r9, fp
 80083f0:	46e2      	mov	sl, ip
 80083f2:	eb19 0309 	adds.w	r3, r9, r9
 80083f6:	eb4a 040a 	adc.w	r4, sl, sl
 80083fa:	4699      	mov	r9, r3
 80083fc:	46a2      	mov	sl, r4
 80083fe:	eb19 090b 	adds.w	r9, r9, fp
 8008402:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008406:	f04f 0100 	mov.w	r1, #0
 800840a:	f04f 0200 	mov.w	r2, #0
 800840e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008412:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008416:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800841a:	4689      	mov	r9, r1
 800841c:	4692      	mov	sl, r2
 800841e:	eb1b 0509 	adds.w	r5, fp, r9
 8008422:	eb4c 060a 	adc.w	r6, ip, sl
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	4619      	mov	r1, r3
 800842c:	f04f 0200 	mov.w	r2, #0
 8008430:	f04f 0300 	mov.w	r3, #0
 8008434:	f04f 0400 	mov.w	r4, #0
 8008438:	0094      	lsls	r4, r2, #2
 800843a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800843e:	008b      	lsls	r3, r1, #2
 8008440:	461a      	mov	r2, r3
 8008442:	4623      	mov	r3, r4
 8008444:	4628      	mov	r0, r5
 8008446:	4631      	mov	r1, r6
 8008448:	f7f7 fed0 	bl	80001ec <__aeabi_uldivmod>
 800844c:	4603      	mov	r3, r0
 800844e:	460c      	mov	r4, r1
 8008450:	461a      	mov	r2, r3
 8008452:	4b77      	ldr	r3, [pc, #476]	; (8008630 <UART_SetConfig+0x6f4>)
 8008454:	fba3 1302 	umull	r1, r3, r3, r2
 8008458:	095b      	lsrs	r3, r3, #5
 800845a:	2164      	movs	r1, #100	; 0x64
 800845c:	fb01 f303 	mul.w	r3, r1, r3
 8008460:	1ad3      	subs	r3, r2, r3
 8008462:	011b      	lsls	r3, r3, #4
 8008464:	3332      	adds	r3, #50	; 0x32
 8008466:	4a72      	ldr	r2, [pc, #456]	; (8008630 <UART_SetConfig+0x6f4>)
 8008468:	fba2 2303 	umull	r2, r3, r2, r3
 800846c:	095b      	lsrs	r3, r3, #5
 800846e:	f003 020f 	and.w	r2, r3, #15
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4442      	add	r2, r8
 8008478:	609a      	str	r2, [r3, #8]
 800847a:	e0d0      	b.n	800861e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800847c:	f7fe fab0 	bl	80069e0 <HAL_RCC_GetPCLK1Freq>
 8008480:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	469a      	mov	sl, r3
 8008486:	f04f 0b00 	mov.w	fp, #0
 800848a:	46d0      	mov	r8, sl
 800848c:	46d9      	mov	r9, fp
 800848e:	eb18 0308 	adds.w	r3, r8, r8
 8008492:	eb49 0409 	adc.w	r4, r9, r9
 8008496:	4698      	mov	r8, r3
 8008498:	46a1      	mov	r9, r4
 800849a:	eb18 080a 	adds.w	r8, r8, sl
 800849e:	eb49 090b 	adc.w	r9, r9, fp
 80084a2:	f04f 0100 	mov.w	r1, #0
 80084a6:	f04f 0200 	mov.w	r2, #0
 80084aa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80084ae:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80084b2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80084b6:	4688      	mov	r8, r1
 80084b8:	4691      	mov	r9, r2
 80084ba:	eb1a 0508 	adds.w	r5, sl, r8
 80084be:	eb4b 0609 	adc.w	r6, fp, r9
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	685b      	ldr	r3, [r3, #4]
 80084c6:	4619      	mov	r1, r3
 80084c8:	f04f 0200 	mov.w	r2, #0
 80084cc:	f04f 0300 	mov.w	r3, #0
 80084d0:	f04f 0400 	mov.w	r4, #0
 80084d4:	0094      	lsls	r4, r2, #2
 80084d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80084da:	008b      	lsls	r3, r1, #2
 80084dc:	461a      	mov	r2, r3
 80084de:	4623      	mov	r3, r4
 80084e0:	4628      	mov	r0, r5
 80084e2:	4631      	mov	r1, r6
 80084e4:	f7f7 fe82 	bl	80001ec <__aeabi_uldivmod>
 80084e8:	4603      	mov	r3, r0
 80084ea:	460c      	mov	r4, r1
 80084ec:	461a      	mov	r2, r3
 80084ee:	4b50      	ldr	r3, [pc, #320]	; (8008630 <UART_SetConfig+0x6f4>)
 80084f0:	fba3 2302 	umull	r2, r3, r3, r2
 80084f4:	095b      	lsrs	r3, r3, #5
 80084f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	469b      	mov	fp, r3
 80084fe:	f04f 0c00 	mov.w	ip, #0
 8008502:	46d9      	mov	r9, fp
 8008504:	46e2      	mov	sl, ip
 8008506:	eb19 0309 	adds.w	r3, r9, r9
 800850a:	eb4a 040a 	adc.w	r4, sl, sl
 800850e:	4699      	mov	r9, r3
 8008510:	46a2      	mov	sl, r4
 8008512:	eb19 090b 	adds.w	r9, r9, fp
 8008516:	eb4a 0a0c 	adc.w	sl, sl, ip
 800851a:	f04f 0100 	mov.w	r1, #0
 800851e:	f04f 0200 	mov.w	r2, #0
 8008522:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008526:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800852a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800852e:	4689      	mov	r9, r1
 8008530:	4692      	mov	sl, r2
 8008532:	eb1b 0509 	adds.w	r5, fp, r9
 8008536:	eb4c 060a 	adc.w	r6, ip, sl
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	4619      	mov	r1, r3
 8008540:	f04f 0200 	mov.w	r2, #0
 8008544:	f04f 0300 	mov.w	r3, #0
 8008548:	f04f 0400 	mov.w	r4, #0
 800854c:	0094      	lsls	r4, r2, #2
 800854e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008552:	008b      	lsls	r3, r1, #2
 8008554:	461a      	mov	r2, r3
 8008556:	4623      	mov	r3, r4
 8008558:	4628      	mov	r0, r5
 800855a:	4631      	mov	r1, r6
 800855c:	f7f7 fe46 	bl	80001ec <__aeabi_uldivmod>
 8008560:	4603      	mov	r3, r0
 8008562:	460c      	mov	r4, r1
 8008564:	461a      	mov	r2, r3
 8008566:	4b32      	ldr	r3, [pc, #200]	; (8008630 <UART_SetConfig+0x6f4>)
 8008568:	fba3 1302 	umull	r1, r3, r3, r2
 800856c:	095b      	lsrs	r3, r3, #5
 800856e:	2164      	movs	r1, #100	; 0x64
 8008570:	fb01 f303 	mul.w	r3, r1, r3
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	011b      	lsls	r3, r3, #4
 8008578:	3332      	adds	r3, #50	; 0x32
 800857a:	4a2d      	ldr	r2, [pc, #180]	; (8008630 <UART_SetConfig+0x6f4>)
 800857c:	fba2 2303 	umull	r2, r3, r2, r3
 8008580:	095b      	lsrs	r3, r3, #5
 8008582:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008586:	4498      	add	r8, r3
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	469b      	mov	fp, r3
 800858c:	f04f 0c00 	mov.w	ip, #0
 8008590:	46d9      	mov	r9, fp
 8008592:	46e2      	mov	sl, ip
 8008594:	eb19 0309 	adds.w	r3, r9, r9
 8008598:	eb4a 040a 	adc.w	r4, sl, sl
 800859c:	4699      	mov	r9, r3
 800859e:	46a2      	mov	sl, r4
 80085a0:	eb19 090b 	adds.w	r9, r9, fp
 80085a4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80085a8:	f04f 0100 	mov.w	r1, #0
 80085ac:	f04f 0200 	mov.w	r2, #0
 80085b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80085b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80085bc:	4689      	mov	r9, r1
 80085be:	4692      	mov	sl, r2
 80085c0:	eb1b 0509 	adds.w	r5, fp, r9
 80085c4:	eb4c 060a 	adc.w	r6, ip, sl
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	4619      	mov	r1, r3
 80085ce:	f04f 0200 	mov.w	r2, #0
 80085d2:	f04f 0300 	mov.w	r3, #0
 80085d6:	f04f 0400 	mov.w	r4, #0
 80085da:	0094      	lsls	r4, r2, #2
 80085dc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80085e0:	008b      	lsls	r3, r1, #2
 80085e2:	461a      	mov	r2, r3
 80085e4:	4623      	mov	r3, r4
 80085e6:	4628      	mov	r0, r5
 80085e8:	4631      	mov	r1, r6
 80085ea:	f7f7 fdff 	bl	80001ec <__aeabi_uldivmod>
 80085ee:	4603      	mov	r3, r0
 80085f0:	460c      	mov	r4, r1
 80085f2:	461a      	mov	r2, r3
 80085f4:	4b0e      	ldr	r3, [pc, #56]	; (8008630 <UART_SetConfig+0x6f4>)
 80085f6:	fba3 1302 	umull	r1, r3, r3, r2
 80085fa:	095b      	lsrs	r3, r3, #5
 80085fc:	2164      	movs	r1, #100	; 0x64
 80085fe:	fb01 f303 	mul.w	r3, r1, r3
 8008602:	1ad3      	subs	r3, r2, r3
 8008604:	011b      	lsls	r3, r3, #4
 8008606:	3332      	adds	r3, #50	; 0x32
 8008608:	4a09      	ldr	r2, [pc, #36]	; (8008630 <UART_SetConfig+0x6f4>)
 800860a:	fba2 2303 	umull	r2, r3, r2, r3
 800860e:	095b      	lsrs	r3, r3, #5
 8008610:	f003 020f 	and.w	r2, r3, #15
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4442      	add	r2, r8
 800861a:	609a      	str	r2, [r3, #8]
}
 800861c:	e7ff      	b.n	800861e <UART_SetConfig+0x6e2>
 800861e:	bf00      	nop
 8008620:	3714      	adds	r7, #20
 8008622:	46bd      	mov	sp, r7
 8008624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008628:	40011000 	.word	0x40011000
 800862c:	40011400 	.word	0x40011400
 8008630:	51eb851f 	.word	0x51eb851f

08008634 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800863e:	2300      	movs	r3, #0
 8008640:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8008642:	2300      	movs	r3, #0
 8008644:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2b01      	cmp	r3, #1
 800864c:	d029      	beq.n	80086a2 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800865a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800865e:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008668:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 800866e:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8008674:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800867a:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8008680:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8008686:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 800868c:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8008692:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	4313      	orrs	r3, r2
 8008698:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	68fa      	ldr	r2, [r7, #12]
 800869e:	601a      	str	r2, [r3, #0]
 80086a0:	e034      	b.n	800870c <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80086ae:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80086b8:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80086be:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80086c0:	68fa      	ldr	r2, [r7, #12]
 80086c2:	4313      	orrs	r3, r2
 80086c4:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80086d2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80086d6:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80086e0:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80086e6:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 80086ec:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 80086f2:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 80086f8:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	68fa      	ldr	r2, [r7, #12]
 8008704:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	68ba      	ldr	r2, [r7, #8]
 800870a:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800871a:	b480      	push	{r7}
 800871c:	b087      	sub	sp, #28
 800871e:	af00      	add	r7, sp, #0
 8008720:	60f8      	str	r0, [r7, #12]
 8008722:	60b9      	str	r1, [r7, #8]
 8008724:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8008726:	2300      	movs	r3, #0
 8008728:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800872a:	2300      	movs	r3, #0
 800872c:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d02e      	beq.n	8008792 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008740:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	3b01      	subs	r3, #1
 800874e:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008750:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	3b01      	subs	r3, #1
 8008758:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800875a:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	68db      	ldr	r3, [r3, #12]
 8008760:	3b01      	subs	r3, #1
 8008762:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008764:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	3b01      	subs	r3, #1
 800876c:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800876e:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	695b      	ldr	r3, [r3, #20]
 8008774:	3b01      	subs	r3, #1
 8008776:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008778:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	699b      	ldr	r3, [r3, #24]
 800877e:	3b01      	subs	r3, #1
 8008780:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008782:	4313      	orrs	r3, r2
 8008784:	697a      	ldr	r2, [r7, #20]
 8008786:	4313      	orrs	r3, r2
 8008788:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	697a      	ldr	r2, [r7, #20]
 800878e:	609a      	str	r2, [r3, #8]
 8008790:	e03b      	b.n	800880a <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800879e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80087a2:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	3b01      	subs	r3, #1
 80087aa:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	695b      	ldr	r3, [r3, #20]
 80087b0:	3b01      	subs	r3, #1
 80087b2:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80087b4:	4313      	orrs	r3, r2
 80087b6:	697a      	ldr	r2, [r7, #20]
 80087b8:	4313      	orrs	r3, r2
 80087ba:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80087c8:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	3b01      	subs	r3, #1
 80087d6:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80087d8:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	3b01      	subs	r3, #1
 80087e0:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80087e2:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	3b01      	subs	r3, #1
 80087ea:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80087ec:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	699b      	ldr	r3, [r3, #24]
 80087f2:	3b01      	subs	r3, #1
 80087f4:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80087f6:	4313      	orrs	r3, r2
 80087f8:	693a      	ldr	r2, [r7, #16]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	697a      	ldr	r2, [r7, #20]
 8008802:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	693a      	ldr	r2, [r7, #16]
 8008808:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800880a:	2300      	movs	r3, #0
}
 800880c:	4618      	mov	r0, r3
 800880e:	371c      	adds	r7, #28
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b086      	sub	sp, #24
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8008824:	2300      	movs	r3, #0
 8008826:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8008828:	2300      	movs	r3, #0
 800882a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008834:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	689b      	ldr	r3, [r3, #8]
 800883a:	3b01      	subs	r3, #1
 800883c:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800883e:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	68db      	ldr	r3, [r3, #12]
 8008844:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008846:	4313      	orrs	r3, r2
 8008848:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008850:	f7fb f8de 	bl	8003a10 <HAL_GetTick>
 8008854:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008856:	e010      	b.n	800887a <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800885e:	d00c      	beq.n	800887a <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d007      	beq.n	8008876 <FMC_SDRAM_SendCommand+0x5e>
 8008866:	f7fb f8d3 	bl	8003a10 <HAL_GetTick>
 800886a:	4602      	mov	r2, r0
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	1ad3      	subs	r3, r2, r3
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	429a      	cmp	r2, r3
 8008874:	d201      	bcs.n	800887a <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8008876:	2303      	movs	r3, #3
 8008878:	e006      	b.n	8008888 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	699b      	ldr	r3, [r3, #24]
 800887e:	f003 0320 	and.w	r3, r3, #32
 8008882:	2b20      	cmp	r3, #32
 8008884:	d0e8      	beq.n	8008858 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8008886:	2300      	movs	r3, #0
}
 8008888:	4618      	mov	r0, r3
 800888a:	3718      	adds	r7, #24
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}

08008890 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008890:	b480      	push	{r7}
 8008892:	b083      	sub	sp, #12
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	695a      	ldr	r2, [r3, #20]
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	005b      	lsls	r3, r3, #1
 80088a2:	431a      	orrs	r2, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
	...

080088b8 <__libc_init_array>:
 80088b8:	b570      	push	{r4, r5, r6, lr}
 80088ba:	4e0d      	ldr	r6, [pc, #52]	; (80088f0 <__libc_init_array+0x38>)
 80088bc:	4c0d      	ldr	r4, [pc, #52]	; (80088f4 <__libc_init_array+0x3c>)
 80088be:	1ba4      	subs	r4, r4, r6
 80088c0:	10a4      	asrs	r4, r4, #2
 80088c2:	2500      	movs	r5, #0
 80088c4:	42a5      	cmp	r5, r4
 80088c6:	d109      	bne.n	80088dc <__libc_init_array+0x24>
 80088c8:	4e0b      	ldr	r6, [pc, #44]	; (80088f8 <__libc_init_array+0x40>)
 80088ca:	4c0c      	ldr	r4, [pc, #48]	; (80088fc <__libc_init_array+0x44>)
 80088cc:	f000 f820 	bl	8008910 <_init>
 80088d0:	1ba4      	subs	r4, r4, r6
 80088d2:	10a4      	asrs	r4, r4, #2
 80088d4:	2500      	movs	r5, #0
 80088d6:	42a5      	cmp	r5, r4
 80088d8:	d105      	bne.n	80088e6 <__libc_init_array+0x2e>
 80088da:	bd70      	pop	{r4, r5, r6, pc}
 80088dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80088e0:	4798      	blx	r3
 80088e2:	3501      	adds	r5, #1
 80088e4:	e7ee      	b.n	80088c4 <__libc_init_array+0xc>
 80088e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80088ea:	4798      	blx	r3
 80088ec:	3501      	adds	r5, #1
 80088ee:	e7f2      	b.n	80088d6 <__libc_init_array+0x1e>
 80088f0:	0800b000 	.word	0x0800b000
 80088f4:	0800b000 	.word	0x0800b000
 80088f8:	0800b000 	.word	0x0800b000
 80088fc:	0800b004 	.word	0x0800b004

08008900 <memset>:
 8008900:	4402      	add	r2, r0
 8008902:	4603      	mov	r3, r0
 8008904:	4293      	cmp	r3, r2
 8008906:	d100      	bne.n	800890a <memset+0xa>
 8008908:	4770      	bx	lr
 800890a:	f803 1b01 	strb.w	r1, [r3], #1
 800890e:	e7f9      	b.n	8008904 <memset+0x4>

08008910 <_init>:
 8008910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008912:	bf00      	nop
 8008914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008916:	bc08      	pop	{r3}
 8008918:	469e      	mov	lr, r3
 800891a:	4770      	bx	lr

0800891c <_fini>:
 800891c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800891e:	bf00      	nop
 8008920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008922:	bc08      	pop	{r3}
 8008924:	469e      	mov	lr, r3
 8008926:	4770      	bx	lr
