module FullAdder (
    input wire a, b, ci,
    output wire sum, co
    );

    assign sum = a ^ b ^ ci;
    assign co = (a & b) | (a & ci) | (b & ci);

endmodule