/* $NoKeywords:$ */
/**
 * @file
 *
 * AMD CPM OEM tables, and callback function.
 *
 * Contains code that defines OEM tables and callback function to override
 * OEM table on run time.
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      CPM
 * @e sub-project:  OEM
 * @e \$Revision: 270847 $   @e \$Date: 2013-08-16 10:52:00 -0400 (Fri, 16 Aug 2013) $
 *
 */
/*****************************************************************************
 *
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
 ******************************************************************************
 */

#include <AmdCpmPei.h>
#include <AmdCpmBaseIo.h>
#include "HygonCpmOemInitPeim.h"

#define LANE40 40
#define LANE80 80
#define LANE112 112
//
// OEM CPM Table Definition
//<xuyj1001-20211105 adjust sata EQ value +>
//<duanjun 20200819 sata phy setting +>
//HDD0 -4.44 DB
#define SATA_PHY_SETTING0\
      PHY_PARAMS_START\
      PHY_PARAM (GEN3_txX_eq_main, 0x13),\
      PHY_PARAM (GEN3_txX_eq_post, 0x18),\
      PHY_PARAM (GEN3_txX_eq_pre,  0x0),\
      PHY_PARAM (GEN2_txX_eq_main, 0x11),\
      PHY_PARAM (GEN2_txX_eq_post, 0x11),\
      PHY_PARAM (GEN2_txX_eq_pre,  0x0),\
      PHY_PARAMS_END
#define SATA_PHY_SETTING1\
      PHY_PARAMS_START\
      PHY_PARAM (GEN3_txX_eq_main, 0x12),\
      PHY_PARAM (GEN3_txX_eq_post, 0x15),\
      PHY_PARAM (GEN3_txX_eq_pre,  0x0),\
      PHY_PARAM (GEN2_txX_eq_main, 0x11),\
      PHY_PARAM (GEN2_txX_eq_post, 0x9),\
      PHY_PARAM (GEN2_txX_eq_pre,  0x0),\
      PHY_PARAMS_END
#define SATA_PHY_SETTING2\
      PHY_PARAMS_START\
      PHY_PARAM (GEN3_txX_eq_main, 0x12),\
      PHY_PARAM (GEN3_txX_eq_post, 0x15),\
      PHY_PARAM (GEN3_txX_eq_pre,  0x0),\
      PHY_PARAM (GEN2_txX_eq_main, 0x11),\
      PHY_PARAM (GEN2_txX_eq_post, 0x9),\
      PHY_PARAM (GEN2_txX_eq_pre,  0x0),\
      PHY_PARAMS_END
#define SATA_PHY_SETTING3\
      PHY_PARAMS_START\
      PHY_PARAM (GEN3_txX_eq_main, 0x12),\
      PHY_PARAM (GEN3_txX_eq_post, 0x15),\
      PHY_PARAM (GEN3_txX_eq_pre,  0x0),\
      PHY_PARAM (GEN2_txX_eq_main, 0x11),\
      PHY_PARAM (GEN2_txX_eq_post, 0x9),\
      PHY_PARAM (GEN2_txX_eq_pre,  0x0),\
      PHY_PARAMS_END
//<duanjun 20200819 sata phy setting ->
//<xuyj1001-20211105 adjust sata EQ value ->
//
//
// Platform Id Table: Get Board Id from SMBUS
//

// Read SMBUS to detect board ID
//BOARD_ID_BIT2  BOARD_ID_BIT1  BOARD_ID_BIT0    PCBA
//    0                      0                          0             Normal  REVA
//    0                      1                          0             SLT REVA
//    1                      0                          0             DAP REVA
AMD_CPM_PLATFORM_ID_TABLE2          gCpmPlatformIdTable = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_GET_PLATFORM_ID2, sizeof (gCpmPlatformIdTable) / sizeof (UINT8), 0, 0, 0, 1},
  {
//   UINT8  SmbusSelect;      ///< SMBUS Number
//   UINT8  SmbusAddress;     ///< SMBUS Address
//   UINT8  SmbusOffset;      ///< SMBUS Offset
//   UINT8  SmbusBit;         ///< SMBUS Bit
    0xFF,
  }
};

//
// Convert Table from Board Id to Platform Id
//

AMD_CPM_PLATFORM_ID_CONVERT_TABLE   gCpmPlatformIdConvertTable = {
  {CPM_SIGNATURE_GET_PLATFORM_ID_CONVERT, sizeof (gCpmPlatformIdConvertTable) / sizeof (UINT8), 0, 0, 0, 1},
  {
    0xFFFF,
  }
};


//
// Pre-Init Table
//
AMD_CPM_PRE_INIT_TABLE              gCpmPreInitTable = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_PRE_INIT, sizeof (gCpmPreInitTable) / sizeof (UINT8), 0, 0, 0, 0x01},
  {
//  {UINT8  Type;     // Register type. 0: FCH MMIO. 1: PCI
//   UINT8  Select;   // Register sub-type
//   UINT8  Offset;   // Register offset
//   UINT8  AndMask;  // AND mask
//   UINT8  OrMask;   // OR mask
//   UINT8  Stage;    // Stage number},
    0xFF,
  }
};

//
// GPIO Init Table for Hygon62DB32
//
AMD_CPM_GPIO_INIT_TABLE             gCpmGpioInitTableHygon62DB32 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table content
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_GPIO_INIT, sizeof (gCpmGpioInitTableHygon62DB32) / sizeof (UINT8), 0, 0, 0, 0x0000000F},
  {//        (socket,die,gpio,function,         output,           pullup)
          //CPU0 XMachine H40
      GPIO_DEF_V2(0, 0, 3  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // BMC_READY_R_N# Low:BMC Ready
      GPIO_DEF_V2(0, 0, 4  , GPIO_FUNCTION_0, GPIO_OUTPUT_LOW   , GPIO_PU_EN    ),  // FM_SMI_ACTIVE_N# Low:Active
      GPIO_DEF_V2(0, 0, 5  , GPIO_FUNCTION_0, GPIO_OUTPUT_HIGH  , GPIO_PU_EN    ),  // FM_VIDEO_DISABLE_N# Low:Disable VGA
      GPIO_DEF_V2(0, 0, 6  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // NODE_TYPE_4# Pcie auto detect Pin
      GPIO_DEF_V2(0, 0, 9  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // Pin reserved
      GPIO_DEF_V2(0, 1, 9  , GPIO_FUNCTION_1, GPIO_NA           , GPIO_PU_EN    ),  // SGPIO_CPU0_G1_DOUT
      GPIO_DEF_V2(0, 2, 9  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // BOARD_ID2
      GPIO_DEF_V2(0, 3, 9  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // NODE_TYPE_1# Pcie auto detect Pin
      GPIO_DEF_V2(0, 0, 10 , GPIO_FUNCTION_1, GPIO_INPUT        , GPIO_PU_EN    ),  // NODE_TYPE_5# Pcie auto detect Pin
      GPIO_DEF_V2(0, 1, 10 , GPIO_FUNCTION_1, GPIO_NA           , GPIO_PU_PD_DIS),  // SGPIO_CPU0_G1_CLK
      GPIO_DEF_V2(0, 2, 10 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // BOARD_ID0
      GPIO_DEF_V2(0, 3, 10 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // NODE_TYPE_3# Pcie auto detect Pin
      GPIO_DEF_V2(0, 1, 23 , GPIO_FUNCTION_1, GPIO_NA           , GPIO_PU_EN    ),  // SGPIO_CPU0_G1_LOAD
      GPIO_DEF_V2(0, 2, 23 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // BOARD_ID3
      GPIO_DEF_V2(0, 3, 23 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // NODE_TYPE_0# Pcie auto detect Pin
      GPIO_DEF_V2(0, 0, 40 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // NODE_TYPE_6# Pcie auto detect Pin
      GPIO_DEF_V2(0, 1, 40 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // PORT_type5# Pcie auto detect Pin
      GPIO_DEF_V2(0, 2, 40 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // BOARD_ID1
      GPIO_DEF_V2(0, 3, 40 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // NODE_TYPE_2# Pcie auto detect Pin
      GPIO_DEF_V2(0, 0, 42 , GPIO_FUNCTION_1, GPIO_OUTPUT_LOW   , GPIO_PU_EN    ),  // BMC_AUTORESET_DIS_N
      GPIO_DEF_V2(0, 0, 70,  GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  //CLR_PASSWORD_N
      GPIO_DEF_V2(0, 0, 76,  GPIO_FUNCTION_1, GPIO_NA           , GPIO_PU_PD_DIS),  //TCM  Chip select
      GPIO_DEF_V2(0, 0, 86 , GPIO_FUNCTION_1, GPIO_INPUT        , GPIO_PU_EN    ),  // CPU0_NMI_R_N
      GPIO_DEF_V2(0, 0, 89,  GPIO_FUNCTION_2, GPIO_INPUT        , GPIO_PU_EN    ),  //CPU0_HP_ALERT_N
      GPIO_DEF_V2(0, 0, 135, GPIO_FUNCTION_2, GPIO_INPUT        , GPIO_PU_EN    ),  //FM_GPU_TYPE#          
      GPIO_DEF_V2(0, 0, 137, GPIO_FUNCTION_2, GPIO_OUTPUT_HIGH  , GPIO_PU_EN    ),  //BIOS_POST_COMPLT_N#          
      // GPIO_DEF_V2(0, 0, 139, GPIO_FUNCTION_1, GPIO_OUTPUT_LOW   , GPIO_PD_EN    ),  //FSR_REQ# High:NVDIMM refresh request (Reserved)   //<xuyj1001-20200401 Support new pcie topo +>       
       GPIO_DEF_V2(0, 0, 147, GPIO_FUNCTION_1, GPIO_INPUT        , GPIO_PU_EN    ),  //BOARD_ID4
       GPIO_DEF_V2(0, 0, 148, GPIO_FUNCTION_1, GPIO_INPUT        , GPIO_PU_EN    ),  //BOARD_ID5
       GPIO_DEF_V2(0, 0, 151, GPIO_FUNCTION_1, GPIO_INPUT        , GPIO_PU_EN    ),  // BIOS_RECOVERY#
       //<xuyj1001-20200401 Support new pcie topo +> 
       GPIO_DEF_V2(0, 0, 23 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ),  // PORT_TYPE4
       GPIO_DEF_V2(0, 0, 19 , GPIO_FUNCTION_2, GPIO_INPUT        , GPIO_PU_EN    ),  // CPU 0 P2 Pcie Type Detect
       GPIO_DEF_V2(0, 0, 20 , GPIO_FUNCTION_2, GPIO_INPUT        , GPIO_PU_EN    ),  // CPU 0 P2 Pcie Type Detect
       GPIO_DEF_V2(0, 0, 139, GPIO_FUNCTION_1, GPIO_INPUT        , GPIO_PD_EN    ),  //FSR_REQ# High:NVDIMM refresh request (Reserved)
       //<xuyj1001-20200401 Support new pcie topo -> 
       
       GPIO_DEF_V2(0, 0, 136, GPIO_FUNCTION_1, GPIO_INPUT      , GPIO_PD_EN    ),  // SATA_CPU0_DETECT0_N
       
      //CPU1
      GPIO_DEF_V2(1, 0, 3  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ), //RISERC_TYPE_N PCIe Configuration pin
      GPIO_DEF_V2(1, 0, 4  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ), //OCP_PCIEX8_DET_N PCIe Configuration pin
      GPIO_DEF_V2(1, 0, 5  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ), //SATA_CPU1_DETECT0_N PCIe/SATA Configuration pin 
      GPIO_DEF_V2(1, 0, 6  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ), //RISERC_NVME_DETECT_N PCIe Configuration pin
      GPIO_DEF_V2(1, 0, 9  , GPIO_FUNCTION_1, GPIO_NA           , GPIO_PU_EN    ), //SGPIO_CPU1_G0_DOUT
      GPIO_DEF_V2(1, 3, 9  , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_EN    ), //RISERB_NVME0_DETECT_N PCIe Configuration pin
      GPIO_DEF_V2(1, 0, 10 , GPIO_FUNCTION_1, GPIO_NA           , GPIO_PU_PD_DIS), //SGPIO_CPU1_G0_CLK
      GPIO_DEF_V2(1, 3, 10 , GPIO_FUNCTION_0, GPIO_INPUT        , GPIO_PU_PD_DIS), //RISERB_TYPE0_N  PCIe Configuration pin
      GPIO_DEF_V2(1, 0, 23 , GPIO_FUNCTION_1, GPIO_NA           , GPIO_PU_PD_DIS), //SGPIO_CPU1_G0_LOAD
      0xFF,
  }
};

//
// GEVENT Init Table
//
AMD_CPM_GEVENT_INIT_TABLE           gCpmGeventInitTableHygon62DB32 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_GEVENT_INIT, sizeof (gCpmGeventInitTableHygon62DB32) / sizeof (UINT8), 0, 0, 0, 0x00000001},
  {//                  GEvent EventEnable   SciTrigE      SciLevl         SmiSciEn        SciS0En         SciMap      SmiTrig       SmiControl
//    GEVENT_DEFINITION (0x03,  EVENT_ENABLE, SCITRIG_HI,   SCILEVEL_EDGE,  SMISCI_DISABLE, SCIS0_DISABLE,  SCIMAP_03,  SMITRIG_HI,   SMICONTROL_DISABLE), // GEVENT03: PM_INT_IN
//    GEVENT_DEFINITION (0x05,  EVENT_ENABLE, SCITRIG_HI,   SCILEVEL_EDGE,  SMISCI_DISABLE, SCIS0_DISABLE,  SCIMAP_05,  SMITRIG_HI,   SMICONTROL_DISABLE), // GEVENT05: LAN_MEDIA_SENSE
//    GEVENT_DEFINITION (0x08,  EVENT_ENABLE, SCITRIG_LOW,  SCILEVEL_EDGE,  SMISCI_DISABLE, SCIS0_DISABLE,  SCIMAP_08,  SMITRIG_LOW,  SMICONTROL_DISABLE), // GEVENT08: PCIE_WAKE_UP#
//    GEVENT_DEFINITION (0x0C,  EVENT_ENABLE, SCITRIG_LOW,  SCILEVEL_EDGE,  SMISCI_DISABLE, SCIS0_DISABLE,  SCIMAP_12,  SMITRIG_LOW,  SMICONTROL_DISABLE), // GEVENT12: USB_OC#
//    GEVENT_DEFINITION (0x0D,  EVENT_ENABLE, SCITRIG_HI,   SCILEVEL_EDGE,  SMISCI_DISABLE, SCIS0_DISABLE,  SCIMAP_13,  SMITRIG_HI,   SMICONTROL_DISABLE), // GEVENT13: LAN_LOW_POWER
//    GEVENT_DEFINITION (0x0E,  EVENT_ENABLE, SCITRIG_LOW,  SCILEVEL_EDGE,  SMISCI_DISABLE, SCIS0_DISABLE,  SCIMAP_14,  SMITRIG_LOW,  SMICONTROL_DISABLE), // GEVENT14: LAN_SMART#
//    GEVENT_DEFINITION (0x0F,  EVENT_ENABLE, SCITRIG_LOW,  SCILEVEL_EDGE,  SMISCI_DISABLE, SCIS0_DISABLE,  SCIMAP_15,  SMITRIG_LOW,  SMICONTROL_DISABLE), // GEVENT15: EVALCARD_ALERT#
    0xFF,
  }
};

//
// CPM GPIO Module
//

AMD_CPM_GPIO_DEVICE_CONFIG_TABLE    gCpmGpioDeviceConfigTableHygon62DB32 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_GPIO_DEVICE_CONFIG, sizeof (gCpmGpioDeviceConfigTableHygon62DB32) / sizeof (UINT8), 0, 0, 0, 0x0000000F},
  {//                       DeviceId          Enable            Assert  Deassert  Hotplugs
//    GPIO_DEVICE_DEFINITION (DEVICE_ID_GBE,    CPM_DEVICE_ON,    0,      0,        0), // GBE
//    GPIO_DEVICE_DEFINITION (DEVICE_ID_BT,     CPM_DEVICE_ON,    0,      0,        0), // BT
//    GPIO_DEVICE_DEFINITION (DEVICE_ID_WLAN,   CPM_DEVICE_ON,    0,      0,        0), // WLAN
//    GPIO_DEVICE_DEFINITION (DEVICE_ID_PCIE_X16_SWITCH,   CPM_DEVICE_ON,    0,      0,        0), // PCIe 1x16/2x8 Switch
//    GPIO_DEVICE_DEFINITION (DEVICE_ID_SATAE_M2_SWITCH,   CPM_DEVICE_ON,    0,      0,        0), // SataExpress/M.2 Switch
    0xFF,
  }
};

//
// CPM Device Detection Table for Hygon62DB32
//
AMD_CPM_GPIO_DEVICE_DETECTION_TABLE gCpmGpioDeviceDetectionTableHygon62DB32 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_GPIO_DEVICE_DETECTION, sizeof (gCpmGpioDeviceDetectionTableHygon62DB32) / sizeof (UINT8), 0, 0, 0, 0x0000000F},
  {
//  {UINT8  DeviceId; // Device Id
//   UINT8  Type;     // Detection type. 0: One GPIO pin. 1: Two GPIO pins. 2: Special Pin
//   UINT16 PinNum1;  // Pin number of GPIO 1
//   UINT8  Value1;   // Value of GPIO 1
//   UINT16 PinNum2;  // Pin number of GPIO 2
//   UINT8  Value2;   // Value of GPIO 2
//   UINT16 PinNum3;  // Pin number of GPIO 3
//   UINT8  Value3;   // Value of GPIO 3},
    0xFF,
  }
};

//
// CPM Device Reset Table
//
AMD_CPM_GPIO_DEVICE_RESET_TABLE gCpmGpioDeviceResetTableHygon62DB32 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_GPIO_DEVICE_RESET, sizeof (gCpmGpioDeviceResetTableHygon62DB32) / sizeof (UINT8), 0, 0, 0, 0x0000000F},
  {
//  {UINT8  DeviceId;       // Device Id
//   UINT8  Mode;           // Reset mode     // 0: Reset Assert. // 1: Reset De-assert             // 2: Delay between Assert and Deassert
//   UINT8  Type;           // Register type  // 0: GPIO.         // 1: Special pin.if Mode = 0 or 1
//   UINT32 ((UINT16)Pin + ((UINT8)Value << 16));                 // GPIO pin value
//   UINT8  InitFlag;       // Init flag in post},
    0xFF,
  }
};

//
// CPM GPIO Device Init Table (Power On/Off)
//
AMD_CPM_GPIO_DEVICE_POWER_TABLE gCpmGpioDevicePowerTableHygon62DB32 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_GPIO_DEVICE_POWER, sizeof (gCpmGpioDevicePowerTableHygon62DB32) / sizeof (UINT8), 0, 0, 0, 0x0000000F},
  {
//  {UINT8  DeviceId;       // Device Id
//   UINT8  Mode;           // Device Power Mode. 1: Power On. 0: Power Off
//   UINT8  Type;           // Device Power Item. 0: Set GPIO. 1: Wait GPIO. 2: Add Delay
//   UINT32 ((UINT16)Pin + ((UINT8)Value << 16));                 // GPIO pin value or delay timer
//   UINT8  InitFlag;       // Init flag in post},
//    {DEVICE_ID_GBE,    CPM_POWER_OFF, CPM_POWER_SET,   CPM_GPIO_PIN (GBE_POWER_CONTROL_REVA, 1),  0},
//    {DEVICE_ID_BT,     CPM_POWER_OFF, CPM_POWER_SET,   CPM_GPIO_PIN (BT_POWER_CONTROL_REVA, 0),   0},
//    {DEVICE_ID_WLAN,   CPM_POWER_OFF, CPM_POWER_SET,   CPM_GPIO_PIN (WLAN_POWER_CONTROL_REVA, 0), 0},
//    {DEVICE_ID_PCIE_X16_SWITCH,   CPM_POWER_OFF, CPM_POWER_SET,   CPM_GPIO_PIN (PCIE_X16_SWITCH, 0), 0},
//    {DEVICE_ID_SATAE_M2_SWITCH,   CPM_POWER_OFF, CPM_POWER_SET,   CPM_GPIO_PIN (SATAE_M2_SWITCH, 0), 0},

//    {DEVICE_ID_GBE,    CPM_POWER_ON,  CPM_POWER_SET,   CPM_GPIO_PIN (GBE_POWER_CONTROL_REVA, 0),  0},
//    {DEVICE_ID_BT,     CPM_POWER_ON,  CPM_POWER_SET,   CPM_GPIO_PIN (BT_POWER_CONTROL_REVA, 1),   0},
//    {DEVICE_ID_WLAN,   CPM_POWER_ON,  CPM_POWER_SET,   CPM_GPIO_PIN (WLAN_POWER_CONTROL_REVA, 1), 0},
//    {DEVICE_ID_PCIE_X16_SWITCH,   CPM_POWER_ON, CPM_POWER_SET,   CPM_GPIO_PIN (PCIE_X16_SWITCH, 1), 0},
//    {DEVICE_ID_SATAE_M2_SWITCH,   CPM_POWER_ON, CPM_POWER_SET,   CPM_GPIO_PIN (SATAE_M2_SWITCH, 1), 0},
    0xFF,
  }
};

//
// PCIE Clock Table
//
AMD_CPM_PCIE_CLOCK_TABLE    gCpmPcieClockTableHygon62DB32 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table content
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_PCIE_CLOCK, sizeof (gCpmPcieClockTableHygon62DB32) / sizeof (UINT8), 0, 0, 0, 0x0F},
  {
//  {UINT8  ClkId;              // FCH PCIe Clock
//   UINT8  ClkReq;             // FCH PCIe ClkReq
//   UINT8  ClkIdExt;           // External Clock Source
//   UINT8  ClkReqExt;          // External ClkReq
//   UINT8  DeviceId;           // Device Id. No Device Id if 0xFF
//   UINT8  Device;             // Device Number of PCIe bridge
//   UINT8  Function;           // Function Number of PCIe bridge
//   UINT8  SlotCheck;          // Slot Check Flag: // BIT0: Check PCI Space // BIT1: Check GPIO pin // BIT2: Check Clock Power Management Enable // BIT3~6: Reserved // BIT7: Change PCIe Clock in ACPI method
//   UINT32 SpecialFunctionId;  // Id of Special Function}
    // GPP_CLK0 clock for PCIE X8 slot is controlled by CLK_REQ0_L. For Bristol, this slot is not used
//    {GPP_CLK0,            CLK_ENABLE,  SRC_CLK4,  CLK_ENABLE,  DEVICE_ID_PCIE_X8_SLOT,  0, 0, NON_SLOT_CHECK,            0},
    // GPP_CLK1 clock for SSD is controlled by CLK_REQ1_L
//    {GPP_CLK1,            CLK_REQ1,    SRC_CLK8,  CLK_REQ8,    DEVICE_ID_M2_CONNECT,    0, 0, NON_SLOT_CHECK,            0},
    // GPP_CLK2 clock for Promontory chip is always on
//    {GPP_CLK2,            CLK_ENABLE,  SRC_CLK6,  CLK_ENABLE,  DEVICE_ID_PROMONTORY,    0, 0, NON_SLOT_CHECK,            0},
    // GFX_CLK clock for PCIE X16 slot is controlled by CLK_REQG_L. For Bristol, this slot is used as x8
//    {GPP_CLK9,            CLK_REQGFX,  SRC_CLK2,  CLK_REQ2,    DEVICE_ID_PCIE_X16_SLOT, 0, 0, NON_SLOT_CHECK,            0},
    // GPP_CLK3 clock for PCIE X4 slot is always on
//    {GPP_CLK3,            CLK_ENABLE,  SRC_CLK10, CLK_ENABLE,  DEVICE_ID_PCIE_X4_SLOT,  0, 0, NON_SLOT_CHECK,            0},
//    {CPM_CLKID_PCIE_RCLK, CLK_DISABLE, SRC_SKIP,  0,           0,                       0, 0, NON_SLOT_CHECK,            0},
    0xFF,
  }
};


//
// CPM DXIO Topology Table Socket 0 
// CPU PORT    PCIE lane   PCIE Configuration           Condition
// CPU0 P0     Lane0       PCIE X1  AST2500             NA
//             Lane1       PCIE X1  ASM1061             NA
//             Lane2       PCIE X1  M.2 NVME            NA
//             Lane3       PCIE X1  M.2 NVME            NA
//             Lane4~7     1: SATAX4                    SATA_CPU0_DETECT0_N=0
//                         2: PCIE X4                   SATA_CPU0_DETECT0_N=1
//             Lane8-15    1: 2* PCIEX4                 RAID_SLOT_NVME_DET_N=0
//                         2: PCIE X8                   RAID_SLOT_NVME_DET_N=1
// CPU0 P1     Lane0-15    1: SATA X8 + PCIE X8         SATA_CPU0_DETECT1_N=0
//                         2: 2*PCIEX4+PCIEX8           SATA_CPU0_DETECT1_N=1, OCP_PCIEX16_DET_N=1
//                         3: PCIE X16                  SATA_CPU0_DETECT1_N=1, OCP_PCIEX16_DET_N=0
// CPU0 P2     Lane0-15    1ï¼šPCIEX8+PCIEX8             RISERA_TYPE0_N=0, RISERA_TYPE1_N=0
//                         2: PCIEX16                   RISERA_TYPE0_N=1, RISERA_TYPE1_N=0
//                         3: 4*PCIE X4                 RISERA_TYPE0_N=0, RISERA_TYPE1_N=1
//                         4: PCIEX8+2*PCIEX4           RISERA_Type0_N=1, RISERA_TYPE1_N=1
// CPU0 P3     Lane0-7        2*PCIEX4    
//             Lane8-15    1: 2*PCIEX4                  RISERA_TYPE1_N=1
//                         2: PCIE X8                   RISERA_TYPE1_N=0
//
AMD_CPM_DXIO_TOPOLOGY_TABLE gCpmDxioTopologyTableHygon62DB32S0 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_DXIO_TOPOLOGY, sizeof (gCpmDxioTopologyTableHygon62DB32S0) / sizeof (UINT8), 0, 0, 0, 0x0000000F},
  0,  // SocketId
  {   // DXIO_PORT_DESCRIPTOR
  //  { UINT32  Flags;                    // Descriptor flags
  //    #define DXIO_ENGINE_DATA_INITIALIZER (mType, mStartLane, mEndLane, mHotplug, mGpioGroupId) {mType, mHotplug, 0, mStartLane, mEndLane, mGpioGroupId, 0, 0, 0}
  //    #define DXIO_PORT_DATA_INITIALIZER_PCIE (mPortPresent, mDevAddress, mDevFunction, mHotplug, mMaxLinkSpeed, mMaxLinkCap, mAspm, mAspmL1_1, mAspmL1_2,  mClkPmSupport) \
  //            {mPortPresent, mDevAddress, mDevFunction, mMaxLinkSpeed, mAspm, mAspmL1_1, mAspmL1_2, 0, mHotplug, {0, mMaxLinkCap, 0, mClkPmSupport}, {0, 0, 0}, DxioEndpointDetect}
           //NBIO0 TypeA 0-15
            { //P0 - x4 Pcie Slot Slimline J157-1 (H40)  // P0 - x4 Pcie Slot J136-1
               0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 0, 3, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                2,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x4 Pcie Slot Slimline J157-2 (H40)  // P0 - x4 Pcie Slot J136-2
               0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 4, 7, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                1,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x8 Pcie Slot Slimline J157 (H40) // P0 - x8 Pcie Slot J136
               0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 0, 7, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                3,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x4 Pcie Slot Slimline J156-1 (H40) // P0 - x4 Pcie Slot J135-1
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 8, 11, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                5,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x4 Pcie Slot Slimline J156-2 (H40)// P0 - x4 Pcie Slot J135-2
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 12, 15, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                4,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x8 Pcie Slot Slimline J156 (H40) // P0 - x8 Pcie Slot J135
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 8, 15, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                6,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x16 Pcie Slot Slimline J156&J157(H40) // P0 - x16 Pcie Slot J135&J136
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 0, 15, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                7,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },

            //NBIO1 TypeA 32-47
            { // P1 - x1 Pcie Slot BMC VGA (H40) // P1 - x1 Pcie Slot Asm1061R
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioPcieEngine, 32, 32, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                1,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                             // Max Link Speed
                DxioGenMaxSupported,                             // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { // P1 - x1 Pcie Slot ASM1061R (H40)// P1 - x1 Pcie Slot BMC VGA
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioPcieEngine, 33, 33, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                2,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                             // Max Link Speed
                DxioGenMaxSupported,                             // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },

            { // P1 - x1 Pcie Slot M2_0
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioPcieEngine, 34, 34, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                3,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                             // Max Link Speed
                DxioGenMaxSupported,                             // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { // P1 - x1 Pcie Slot M2_1
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioPcieEngine, 35, 35, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                4,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                             // Max Link Speed
                DxioGenMaxSupported,                             // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
    /*        { // P1 - x2 Pcie Slot I350
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 34, 35, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                3,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                             // Max Link Speed
                DxioGenMaxSupported,                             // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },*/
                    //<xuyj1001-20211105 adjust sata EQ value +>
                    { //P1 - x4  SAS SATA J160 (H40) // P1 - x4  SAS SATA J170
                      0,
                      DXIO_ENGINE_DATA_INITIALIZER (DxioSATAEngine, 36, 36, DxioHotplugDisabled, 1),
                      DXIO_PORT_DATA_INITIALIZER_SATA (
                        DxioPortEnabled                       // Port Present
                      )
                   SATA_PHY_SETTING0   //<duanjun 20200819 sata phy setting +>
                    },
                    { //P1 - x4  SAS SATA J160 (H40) // P1 - x4  SAS SATA J170
                      0,
                      DXIO_ENGINE_DATA_INITIALIZER (DxioSATAEngine, 37, 37, DxioHotplugDisabled, 1),
                      DXIO_PORT_DATA_INITIALIZER_SATA (
                        DxioPortEnabled                       // Port Present
                      )
                   SATA_PHY_SETTING1   //<duanjun 20200819 sata phy setting +>
                    },
                    { //P1 - x4  SAS SATA J160 (H40) // P1 - x4  SAS SATA J170
                      0,
                      DXIO_ENGINE_DATA_INITIALIZER (DxioSATAEngine, 38, 38, DxioHotplugDisabled, 1),
                      DXIO_PORT_DATA_INITIALIZER_SATA (
                        DxioPortEnabled                       // Port Present
                      )
                   SATA_PHY_SETTING2   //<duanjun 20200819 sata phy setting +>
                    },
                    { //P1 - x4  SAS SATA J160 (H40) // P1 - x4  SAS SATA J170
                      0,
                      DXIO_ENGINE_DATA_INITIALIZER (DxioSATAEngine, 39, 39, DxioHotplugDisabled, 1),
                      DXIO_PORT_DATA_INITIALIZER_SATA (
                        DxioPortEnabled                       // Port Present
                      )
                   SATA_PHY_SETTING3   //<duanjun 20200819 sata phy setting +>
                    },
                    //<xuyj1001-20211105 adjust sata EQ value ->
           { //P1 - x8 Pcie Slot RAID J162 (H40) // P1 - x8 Pcie Slot RAID J169
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioPcieEngine, 40, 47, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               1,                                    // Requested Device
               5,                                    // Requested Function
               DxioHotplugDisabled,                  // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           //NBIO3 TypeB 80-95
           { //P2 - x4 Pcie Slot Slimline J164-1 (H40)// P2 - x4 Pcie Slot Slimline J149-1
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 80, 83, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               2,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P2 - x4 Pcie Slot Slimline J164-2 (H40)// P2 - x4 Pcie Slot Slimline J149-2
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 84, 87, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               1,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P2 - x8 Pcie Slot Slimline J164 (H40)// P2 - x8 Pcie Slot Slimline J149
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 80, 87, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               6,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P2 - x4 Pcie Slot Slimline J163-1 (H40)// P2 - x8 Pcie Slot Slimline J148-1
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 88, 91, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               5,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P2 - x4 Pcie Slot Slimline J163-2 (H40)// P2 - x8 Pcie Slot Slimline J148-2
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 92, 95, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               4,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P2 - x8 Pcie Slot Slimline J163 (H40) // P2 - x8 Pcie Slot Slimline J148
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 88, 95, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               3,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P2 - x16 Pcie Slot Slimline J163&J164 (H40)// P2 - x16 Pcie Slot Slimline J148&J149
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 80, 95, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               7,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           //NBIO2 TypeB 112-127
           { //P3 - x4  Pcie Slot Slimline J166-1 (H40)// P3 - x4 Pcie Slot Slimline J200
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 112, 115, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               2,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P3 - x4  Pcie Slot Slimline J166-2 (H40) // P3 - x4 Pcie Slot Slimline J201
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 116, 119, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               1,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P3 - x4  Pcie Slot Slimline J166 (H40)// P3 - x8 Pcie Slot Slimline J201&J200
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 112, 119, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               3,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P3 - x4 Pcie Slot Slimline J165-1 (H40)// P3 - x4  Pcie Slot Slimline J151-1
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 120, 123, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               5,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P3 - x4 Pcie Slot Slimline J165-2 (H40)// P3 - x4  Pcie Slot Slimline J151-2
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 124, 127, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               4,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P3 - x4 Pcie Slot Slimline J165 (H40)// P3 - x8  Pcie Slot Slimline J151
             0,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 120, 127, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               6,                                    // Requested Function
               DxioHotplugDisabled,             // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           },
           { //P3 - x16 Pcie Slot Slimline J165&J166 (H40)// P3 - x16 Pcie Slot Slimline J151&J200&J201
             DESCRIPTOR_TERMINATE_LIST,
             DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 112, 127, DxioHotplugDisabled, 1),
             DXIO_PORT_DATA_INITIALIZER_PCIE (
               DxioPortEnabled,                      // Port Present
               3,                                    // Requested Device
               7,                                    // Requested Function
               DxioHotplugDisabled,                  // Hotplug
               DxioGenMaxSupported,                  // Max Link Speed
               DxioGenMaxSupported,                  // Max Link Capability
               DxioAspmDisabled,                           // ASPM
               DxioAspmDisabled,                     // ASPM L1.1 disabled
               DxioAspmDisabled,                     // ASPM L1.2 disabled
               DxioClkPmSupportDisabled              // Clock PM
             )
           }
    }   // End of DXIO_PORT_DESCRIPTOR

};

//
// CPM DXIO Topology Table
//
AMD_CPM_DXIO_TOPOLOGY_TABLE gCpmDxioTopologyTableHygon62DB32S1 = {
//{  UINT32 TableSignature;   // Signature of CPM table
//   UINT16 TableSize;        // Table size
//   UINT8  FormatRevision;   // Revision of table format
//   UINT8  ContentRevision;  // Revision of table contect
//   UINT32 PlatformMask;     // The mask of platform table supports
//   UINT32 Attribute;        // Table attribute},
  {CPM_SIGNATURE_DXIO_TOPOLOGY_S1, sizeof (gCpmDxioTopologyTableHygon62DB32S1) / sizeof (UINT8), 0, 0, 0, 0x0000000F},
  1,  // SocketId
  {   // DXIO_PORT_DESCRIPTOR
  //  { UINT32  Flags;                    // Descriptor flags
  //    #define DXIO_ENGINE_DATA_INITIALIZER (mType, mStartLane, mEndLane, mHotplug, mGpioGroupId) {mType, mHotplug, 0, mStartLane, mEndLane, mGpioGroupId, 0, 0, 0}
  //    #define DXIO_PORT_DATA_INITIALIZER_PCIE (mPortPresent, mDevAddress, mDevFunction, mHotplug, mMaxLinkSpeed, mMaxLinkCap, mAspm, mAspmL1_1, mAspmL1_2,  mClkPmSupport) \
  //            {mPortPresent, mDevAddress, mDevFunction, mMaxLinkSpeed, mAspm, mAspmL1_1, mAspmL1_2, 0, mHotplug, {0, mMaxLinkCap, 0, mClkPmSupport}, {0, 0, 0}, DxioEndpointDetect}
            //NBIO0 TypeA 0-15
            { //P0 - x4 Pcie Slot Slimline J168-1 (H40)// P0 - x4 Pcie Slot Slimline J153-1
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 0, 3, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                2,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x4 Pcie Slot Slimline J168-2 (H40)// P0 - x4 Pcie Slot Slimline J153-2
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 4, 7, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                1,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x8 Pcie Slot Slimline J168 (H40) // P0 - x8 Pcie Slot Slimline J153
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 0, 7, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                3,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x4 Pcie Slot Slimline J167-1 (H40)// P0 - x4 Pcie Slot Slimline J152-1
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 8, 11, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                5,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x4 Pcie Slot Slimline J167-2 (H40)// P0 - x4 Pcie Slot Slimline J152-2
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 12, 15, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                4,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x8 Pcie Slot Slimline J167 (H40)// P0 - x8 Pcie Slot Slimline J152
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 8, 15, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                6,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P0 - x16 Pcie Slot Slimline J167&J168 (H40) // P0 - x16 Pcie Slot Slimline J152&J153
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 0, 15, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                7,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            //NBIO1 TypeA 32-47
            { //P1 - x4 Pcie Slot Slimline J170-1 (H40)// P1 - x4 Pcie Slot Slimline J195
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 32, 35, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                2,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P1 - x4 Pcie Slot Slimline J170-2 (H40)// P1 - x4 Pcie Slot Slimline J196
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 36, 39, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                1,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P1 - x8 Pcie Slot Slimline J170 (H40)// P1 - x8 Pcie Slot Slimline J196&J195
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 32, 39, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                3,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P1 - x4 Pcie Slot Slimline J169-1 (H40) // P1 - x4 Pcie Slot Slimline J198
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 40, 43, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                5,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P1 - x4 Pcie Slot Slimline J169-2 (H40)// P1 - x4 Pcie Slot Slimline J197
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 44, 47, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                4,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P1 - x8 Pcie Slot Slimline J169 (H40) // P1 - x8 Pcie Slot Slimline J197&J198
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 40, 47, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                6,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P1 - x16 Pcie Slot Slimline J169&J170 (H40) // P1 - x16 Pcie Slot Slimline J197&J198&J196&J195
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 32, 47, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                1,                                    // Requested Device
                7,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            //NBIO3 TypeA 80-95
            { //P2 - x4 Pcie Slot Slimline J172-1 (H40) // P2 - x4 Pcie Slot Slimline J154-1
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 80, 83, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                2,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P2 - x4 Pcie Slot Slimline J172-2 (H40) // P2 - x4 Pcie Slot Slimline J154-2
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 84, 87, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                1,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P2 - x8 Pcie Slot Slimline J172 (H40)// P2 - x8 Pcie Slot Slimline J154
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 80, 87, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                3,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P2 - x4 Pcie Slot Slimline J171-1 (H40)// P2 - x4 Pcie Slot Slimline J155-1
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 88, 91, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                5,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P2 - x4 Pcie Slot Slimline J171-2 (H40)// P2 - x4 Pcie Slot Slimline J155-2
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 92, 95, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                4,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P2 - x8 Pcie Slot Slimline J171 (H40)// P2 - x8 Pcie Slot Slimline J155
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 88, 95, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                6,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P2 - x16 Pcie Slot Slimline J171&J172 (H40)// P2 - x16 Pcie Slot Slimline J155&J156
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 80, 95, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                7,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            //NBIO2 TypeA 112-127
            { //P3 - x4 Pcie Slot Slimline J174-1 (H40)// P3 - x4 Pcie Slot Slimline J139-1
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 112, 115, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                2,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
           { //P3 - x4 Pcie Slot Slimline J174-2 (H40)// P3 - x4 Pcie Slot Slimline J139-2
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 116, 119, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                1,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P3 - x8 Pcie Slot Slimline J174 (H40)// P3 - x8 Pcie Slot Slimline J139
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 112, 119, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                3,                                    // Requested Function
                DxioHotplugDisabled,             // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P3 - x4 Pcie Slot Slimline J173-1 (H40) // P3 - x4 Pcie Slot Slimline J140-1
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 120, 123, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                5,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P3 - x4 Pcie Slot Slimline J173-2 (H40)// P3 - x4 Pcie Slot Slimline J140-2
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 124, 127, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                4,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P3 - x8 Pcie Slot Slimline J173 (H40)// P3 - x8 Pcie Slot Slimline J140
              0,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 120, 127, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                6,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            },
            { //P3 - x16 Pcie Slot Slimline J173&J174 (H40)// P3 - x16 Pcie Slot Slimline J140&J139
              DESCRIPTOR_TERMINATE_LIST,
              DXIO_ENGINE_DATA_INITIALIZER (DxioUnusedEngine, 112, 127, DxioHotplugDisabled, 1),
              DXIO_PORT_DATA_INITIALIZER_PCIE (
                DxioPortEnabled,                      // Port Present
                3,                                    // Requested Device
                7,                                    // Requested Function
                DxioHotplugDisabled,                  // Hotplug
                DxioGenMaxSupported,                  // Max Link Speed
                DxioGenMaxSupported,                  // Max Link Capability
                DxioAspmDisabled,                           // ASPM
                DxioAspmDisabled,                     // ASPM L1.1 disabled
                DxioAspmDisabled,                     // ASPM L1.2 disabled
                DxioClkPmSupportDisabled              // Clock PM
              )
            }
    }   // End of DXIO_PORT_DESCRIPTOR
};

HYGON_CPM_EQ_CONFIG_TABLE   gCpmEqConfigurationTableHygon62DB32 = {
  {CPM_SIGNATURE_EQ_CONFIG, sizeof ( gCpmEqConfigurationTableHygon62DB32) / sizeof (UINT8), 0, 0, 0, 0x0000000F},
  {
    {FLAG_SPECIFIED, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 2, 0x101915b3, 0xFFFFFFFF, 16,  23, TRUE, {4}},
    {FLAG_SPECIFIED, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 2, 0x101915b3, 0xFFFFFFFF, 24,  31, TRUE, {4}},
    {FLAG_SPECIFIED, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 6, 0x101915b3, 0xFFFFFFFF, 16,  31, TRUE, {4}},
    /*{FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 0, 0xffffffff, 0xa813144d, 0, 3, TRUE, {8,8,8,8}},//libj-20220325-adject C0P0 NVME EQ
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 0, 0xffffffff, 0xa813144d, 4, 7, TRUE, {7,7,7,7}},//libj-20220325-adject C0P0 NVME EQ
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 0, 0xffffffff, 0xa813144d, 8, 11, TRUE, {8,8,8,8}},//libj-20220325-adject C0P0 NVME EQ
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 0, 0xffffffff, 0xa813144d, 12, 15, TRUE, {7,7,7,7}},//libj-20220325-adject C0P0 NVME EQ
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 0, 0xffffffff, 0x00000138, 0, 15, TRUE, {8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8}},//libj-20220406-adject C0P0 sw EQ
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 2, 0xffffffff, 0x805915b3, 16, 23, TRUE, {7,7,7,7,7,7,7,7}},//libj-20220325-adject C0P2 OCP EQ
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 2, 0xffffffff, 0x03131dcf, 16, 31, TRUE, {4,4,4,4,4,4,4,4}},//libj-20220406-adject C0P2 OCP EQ*/
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 0, 0xffffffff, 0x00000138, 0, 15, TRUE, {8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8}},//libj-20220325-adject C0P0 
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 2, 0xffffffff, 0x805915b3, 16, 23, TRUE, {7,7,7,7,7,7,7,7}},//libj-20220325-adject C0P2 OCP EQ
    {FLAG_FORCE, pcie_gen4_ttx_force_otherside_preset, CPU_HYGON_CX, 6, 0xffffffff, 0x40601000, 24, 31, TRUE, {7,7,7,7,7,7,7,7}},//libj-20220412-adject C1P2 EQ
    {EQ_TABLE_END, eq_type_end, 0xFF, 0xFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, TRUE, {0} }
  }       
};

/*----------------------------------------------------------------------------------------*/
/**
 * Detect PCIe Devices Automatically
 *
 * This function patches PCIe Topology Override Table by detecting PCIe devices
 * automatically.
 *
 * @param[in]     AmdCpmTablePpi                Pointer to AMD CPM Table PPI
 * @param[in]     PcieTopologyTablePtr          Pointer to PCIe Topology Table
 * @param[in]     BoardId                       Current Board ID
 *
 */
VOID
DetectPcieDevices (
  IN       AMD_CPM_TABLE_PPI            *AmdCpmTablePpi,
  IN       AMD_CPM_PCIE_TOPOLOGY_TABLE  *PcieTopologyTablePtr,
  IN       UINT16                       BoardId
  )
{

}

/*----------------------------------------------------------------------------------------*/
/**
 * CPM Override Function After AMD CPM Table PPI
 *
 * This function updates CPM OEM Tables according to setup options or the value to be detected
 * on run time after AMD CPM Table PPI is installed.
 *
 * @param[in]     PeiServices    Pointer to Pei Services
 *
 * @retval        EFI_SUCCESS    Function initialized successfully
 * @retval        EFI_ERROR      Function failed (see error for more details)
 *
 */
EFI_STATUS
EFIAPI
AmdCpmTableOverride (
  IN       EFI_PEI_SERVICES       **PeiServices
  )
{
  EFI_STATUS                        Status = EFI_SUCCESS;

  return Status;
}

