
usb_can_sniffer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007db8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  08007e78  08007e78  00017e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800800c  0800800c  00020168  2**0
                  CONTENTS
  4 .ARM          00000000  0800800c  0800800c  00020168  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800800c  0800800c  00020168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800800c  0800800c  0001800c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008010  08008010  00018010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  20000000  08008014  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000aec  20000168  0800817c  00020168  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c54  0800817c  00020c54  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bee8  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039a6  00000000  00000000  0003c078  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001168  00000000  00000000  0003fa20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fc0  00000000  00000000  00040b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a5ed  00000000  00000000  00041b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011e50  00000000  00000000  0005c135  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00082e96  00000000  00000000  0006df85  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f0e1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cf0  00000000  00000000  000f0e98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000168 	.word	0x20000168
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007e60 	.word	0x08007e60

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000016c 	.word	0x2000016c
 8000104:	08007e60 	.word	0x08007e60

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <can_data_logger>:
//static void comm_error(void);

usb_message_t usb_q_buf;
volatile uint32_t tx_cnt = 0;
void can_data_logger(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
	//uint32_t i;
	q_status status = q_empty;
 8000226:	1dfb      	adds	r3, r7, #7
 8000228:	2200      	movs	r2, #0
 800022a:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		//g_can_rx_complete = false;

		/* can message -> usb  */
		status = dequeue(&Q, &usb_q_buf);
 800022c:	1dfc      	adds	r4, r7, #7
 800022e:	4a1e      	ldr	r2, [pc, #120]	; (80002a8 <can_data_logger+0x88>)
 8000230:	4b1e      	ldr	r3, [pc, #120]	; (80002ac <can_data_logger+0x8c>)
 8000232:	0011      	movs	r1, r2
 8000234:	0018      	movs	r0, r3
 8000236:	f000 f8bb 	bl	80003b0 <dequeue>
 800023a:	0003      	movs	r3, r0
 800023c:	7023      	strb	r3, [r4, #0]

		if (status != q_empty)
 800023e:	1dfb      	adds	r3, r7, #7
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d00e      	beq.n	8000264 <can_data_logger+0x44>
		{
			//while(USB_Send(&usb_q_buf) != COMM_OK);
			USB_Send(&usb_q_buf);
 8000246:	4b18      	ldr	r3, [pc, #96]	; (80002a8 <can_data_logger+0x88>)
 8000248:	0018      	movs	r0, r3
 800024a:	f000 f9c5 	bl	80005d8 <USB_Send>
			tx_cnt++;
 800024e:	4b18      	ldr	r3, [pc, #96]	; (80002b0 <can_data_logger+0x90>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	1c5a      	adds	r2, r3, #1
 8000254:	4b16      	ldr	r3, [pc, #88]	; (80002b0 <can_data_logger+0x90>)
 8000256:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000258:	2390      	movs	r3, #144	; 0x90
 800025a:	05db      	lsls	r3, r3, #23
 800025c:	2120      	movs	r1, #32
 800025e:	0018      	movs	r0, r3
 8000260:	f002 f949 	bl	80024f6 <HAL_GPIO_TogglePin>
		}


		/* usb message -> can */
	    if(g_usb_rx_complete == true)
 8000264:	4b13      	ldr	r3, [pc, #76]	; (80002b4 <can_data_logger+0x94>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	b2db      	uxtb	r3, r3
 800026a:	2b00      	cmp	r3, #0
 800026c:	d0de      	beq.n	800022c <can_data_logger+0xc>
	    {
			if(usb_rx_buf.msg.mode != 0x3)
 800026e:	4b12      	ldr	r3, [pc, #72]	; (80002b8 <can_data_logger+0x98>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	2b03      	cmp	r3, #3
 8000274:	d003      	beq.n	800027e <can_data_logger+0x5e>
			{
				sniffer_mode = CONFIG_MODE;
 8000276:	4b11      	ldr	r3, [pc, #68]	; (80002bc <can_data_logger+0x9c>)
 8000278:	2200      	movs	r2, #0
 800027a:	701a      	strb	r2, [r3, #0]
				break;
 800027c:	e00f      	b.n	800029e <can_data_logger+0x7e>
			}

			g_usb_rx_complete = false;
 800027e:	4b0d      	ldr	r3, [pc, #52]	; (80002b4 <can_data_logger+0x94>)
 8000280:	2200      	movs	r2, #0
 8000282:	701a      	strb	r2, [r3, #0]

	    	can_tx_buf.id = usb_rx_buf.msg.cmd;
 8000284:	4b0c      	ldr	r3, [pc, #48]	; (80002b8 <can_data_logger+0x98>)
 8000286:	685a      	ldr	r2, [r3, #4]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <can_data_logger+0xa0>)
 800028a:	605a      	str	r2, [r3, #4]
	    	can_tx_buf.length = (uint8_t) usb_rx_buf.msg.length;
 800028c:	4b0a      	ldr	r3, [pc, #40]	; (80002b8 <can_data_logger+0x98>)
 800028e:	78da      	ldrb	r2, [r3, #3]
 8000290:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <can_data_logger+0xa0>)
 8000292:	731a      	strb	r2, [r3, #12]
	    	CAN_Send(&can_tx_buf);
 8000294:	4b0a      	ldr	r3, [pc, #40]	; (80002c0 <can_data_logger+0xa0>)
 8000296:	0018      	movs	r0, r3
 8000298:	f000 f944 	bl	8000524 <CAN_Send>
		status = dequeue(&Q, &usb_q_buf);
 800029c:	e7c6      	b.n	800022c <can_data_logger+0xc>
//         HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
//         for(i=0;i<1600000;i++)
//            if(g_can_rx_complete == true) break;

	} // End of while(1)
}
 800029e:	46c0      	nop			; (mov r8, r8)
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b003      	add	sp, #12
 80002a4:	bd90      	pop	{r4, r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	200002b8 	.word	0x200002b8
 80002ac:	20000350 	.word	0x20000350
 80002b0:	20000184 	.word	0x20000184
 80002b4:	20000464 	.word	0x20000464
 80002b8:	20000468 	.word	0x20000468
 80002bc:	200004ac 	.word	0x200004ac
 80002c0:	20000454 	.word	0x20000454

080002c4 <message_buffer_init>:
 * Description   : pointer to TX RX buffers
 * Implements    :
 *END**************************************************************************/

void message_buffer_init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	usb_rx_buf.msg.pdata = usb_rx_buf.msg.payload;
 80002c8:	4b0f      	ldr	r3, [pc, #60]	; (8000308 <message_buffer_init+0x44>)
 80002ca:	4a10      	ldr	r2, [pc, #64]	; (800030c <message_buffer_init+0x48>)
 80002cc:	641a      	str	r2, [r3, #64]	; 0x40
	can_tx_buf.pdata = usb_rx_buf.msg.payload;
 80002ce:	4b10      	ldr	r3, [pc, #64]	; (8000310 <message_buffer_init+0x4c>)
 80002d0:	4a0e      	ldr	r2, [pc, #56]	; (800030c <message_buffer_init+0x48>)
 80002d2:	609a      	str	r2, [r3, #8]
	usb_tx_buf.msg.pdata = usb_tx_buf.msg.payload;
 80002d4:	4b0f      	ldr	r3, [pc, #60]	; (8000314 <message_buffer_init+0x50>)
 80002d6:	4a10      	ldr	r2, [pc, #64]	; (8000318 <message_buffer_init+0x54>)
 80002d8:	641a      	str	r2, [r3, #64]	; 0x40
	can_rx_buf.pdata = usb_tx_buf.msg.payload;
 80002da:	4b10      	ldr	r3, [pc, #64]	; (800031c <message_buffer_init+0x58>)
 80002dc:	4a0e      	ldr	r2, [pc, #56]	; (8000318 <message_buffer_init+0x54>)
 80002de:	609a      	str	r2, [r3, #8]

	pre_q_ptr = pre_queue;
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <message_buffer_init+0x5c>)
 80002e2:	4a10      	ldr	r2, [pc, #64]	; (8000324 <message_buffer_init+0x60>)
 80002e4:	601a      	str	r2, [r3, #0]
	pre_q_cnt = 0;
 80002e6:	4b10      	ldr	r3, [pc, #64]	; (8000328 <message_buffer_init+0x64>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	701a      	strb	r2, [r3, #0]
	Q.front = 0;
 80002ec:	4a0f      	ldr	r2, [pc, #60]	; (800032c <message_buffer_init+0x68>)
 80002ee:	2380      	movs	r3, #128	; 0x80
 80002f0:	005b      	lsls	r3, r3, #1
 80002f2:	2100      	movs	r1, #0
 80002f4:	54d1      	strb	r1, [r2, r3]
	Q.rear = 0;
 80002f6:	4a0d      	ldr	r2, [pc, #52]	; (800032c <message_buffer_init+0x68>)
 80002f8:	2302      	movs	r3, #2
 80002fa:	33ff      	adds	r3, #255	; 0xff
 80002fc:	2100      	movs	r1, #0
 80002fe:	54d1      	strb	r1, [r2, r3]
}
 8000300:	46c0      	nop			; (mov r8, r8)
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	46c0      	nop			; (mov r8, r8)
 8000308:	20000468 	.word	0x20000468
 800030c:	20000470 	.word	0x20000470
 8000310:	20000454 	.word	0x20000454
 8000314:	2000030c 	.word	0x2000030c
 8000318:	20000314 	.word	0x20000314
 800031c:	200002fc 	.word	0x200002fc
 8000320:	2000022c 	.word	0x2000022c
 8000324:	200001ec 	.word	0x200001ec
 8000328:	20000230 	.word	0x20000230
 800032c:	20000350 	.word	0x20000350

08000330 <enqueue>:
 * Function Name : Queue operation
 * Description   : Q FIFO push-pop
 * Implements    :
 *END**************************************************************************/
void enqueue(queue_t *Q, uint8_t *tx_msg)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	6039      	str	r1, [r7, #0]
	if ((Q->rear + 1) % Q_MAX_SIZE == Q->front)
 800033a:	687a      	ldr	r2, [r7, #4]
 800033c:	2302      	movs	r3, #2
 800033e:	33ff      	adds	r3, #255	; 0xff
 8000340:	5cd3      	ldrb	r3, [r2, r3]
 8000342:	3301      	adds	r3, #1
 8000344:	4a19      	ldr	r2, [pc, #100]	; (80003ac <enqueue+0x7c>)
 8000346:	4013      	ands	r3, r2
 8000348:	d504      	bpl.n	8000354 <enqueue+0x24>
 800034a:	3b01      	subs	r3, #1
 800034c:	2204      	movs	r2, #4
 800034e:	4252      	negs	r2, r2
 8000350:	4313      	orrs	r3, r2
 8000352:	3301      	adds	r3, #1
 8000354:	0019      	movs	r1, r3
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	2380      	movs	r3, #128	; 0x80
 800035a:	005b      	lsls	r3, r3, #1
 800035c:	5cd3      	ldrb	r3, [r2, r3]
 800035e:	4299      	cmp	r1, r3
 8000360:	d101      	bne.n	8000366 <enqueue+0x36>
	{
		//printf("Queue is full!\n");
		//memory run out
		__BKPT(0);
 8000362:	be00      	bkpt	0x0000
	else
	{
		Q->rear = (Q->rear + 1) % Q_MAX_SIZE;
		memcpy(Q->data[Q->rear], tx_msg, USB_PACKET_SIZE);
	}
}
 8000364:	e01d      	b.n	80003a2 <enqueue+0x72>
		Q->rear = (Q->rear + 1) % Q_MAX_SIZE;
 8000366:	687a      	ldr	r2, [r7, #4]
 8000368:	2302      	movs	r3, #2
 800036a:	33ff      	adds	r3, #255	; 0xff
 800036c:	5cd3      	ldrb	r3, [r2, r3]
 800036e:	3301      	adds	r3, #1
 8000370:	4a0e      	ldr	r2, [pc, #56]	; (80003ac <enqueue+0x7c>)
 8000372:	4013      	ands	r3, r2
 8000374:	d504      	bpl.n	8000380 <enqueue+0x50>
 8000376:	3b01      	subs	r3, #1
 8000378:	2204      	movs	r2, #4
 800037a:	4252      	negs	r2, r2
 800037c:	4313      	orrs	r3, r2
 800037e:	3301      	adds	r3, #1
 8000380:	b2d9      	uxtb	r1, r3
 8000382:	687a      	ldr	r2, [r7, #4]
 8000384:	2302      	movs	r3, #2
 8000386:	33ff      	adds	r3, #255	; 0xff
 8000388:	54d1      	strb	r1, [r2, r3]
		memcpy(Q->data[Q->rear], tx_msg, USB_PACKET_SIZE);
 800038a:	687a      	ldr	r2, [r7, #4]
 800038c:	2302      	movs	r3, #2
 800038e:	33ff      	adds	r3, #255	; 0xff
 8000390:	5cd3      	ldrb	r3, [r2, r3]
 8000392:	019b      	lsls	r3, r3, #6
 8000394:	687a      	ldr	r2, [r7, #4]
 8000396:	18d3      	adds	r3, r2, r3
 8000398:	6839      	ldr	r1, [r7, #0]
 800039a:	2240      	movs	r2, #64	; 0x40
 800039c:	0018      	movs	r0, r3
 800039e:	f007 fd4d 	bl	8007e3c <memcpy>
}
 80003a2:	46c0      	nop			; (mov r8, r8)
 80003a4:	46bd      	mov	sp, r7
 80003a6:	b002      	add	sp, #8
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	46c0      	nop			; (mov r8, r8)
 80003ac:	80000003 	.word	0x80000003

080003b0 <dequeue>:

q_status dequeue(queue_t *Q, usb_message_t *tx_msg)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	6039      	str	r1, [r7, #0]

	if (Q->front == Q->rear)
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	2380      	movs	r3, #128	; 0x80
 80003be:	005b      	lsls	r3, r3, #1
 80003c0:	5cd2      	ldrb	r2, [r2, r3]
 80003c2:	6879      	ldr	r1, [r7, #4]
 80003c4:	2302      	movs	r3, #2
 80003c6:	33ff      	adds	r3, #255	; 0xff
 80003c8:	5ccb      	ldrb	r3, [r1, r3]
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d127      	bne.n	800041e <dequeue+0x6e>
		/*
		 * when Q is emepty, we need to check if data
		 * has been queued in the pre_queue over a period of time.
		 * send them out and reset the pre_q_cnt
		 */
		if ((tim3_cnt > PRE_Q_TIMEOUT) && (pre_q_cnt != 0))
 80003ce:	4b28      	ldr	r3, [pc, #160]	; (8000470 <dequeue+0xc0>)
 80003d0:	881b      	ldrh	r3, [r3, #0]
 80003d2:	b29b      	uxth	r3, r3
 80003d4:	2b64      	cmp	r3, #100	; 0x64
 80003d6:	d920      	bls.n	800041a <dequeue+0x6a>
 80003d8:	4b26      	ldr	r3, [pc, #152]	; (8000474 <dequeue+0xc4>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d01c      	beq.n	800041a <dequeue+0x6a>
		{
			//stop & clear Timer
			TIM32_Stop();
 80003e0:	f000 f850 	bl	8000484 <TIM32_Stop>
			//To grab data from pre_queue
#if 0
			memcpy(tx_msg->packet.payload, pre_queue, USB_PACKET_SIZE);
			tx_msg->packet.pk_length = pre_q_cnt * PRE_Q_LENGTH;
#else
			memset(tx_msg->packet.payload, 0, USB_PACKET_SIZE);
 80003e4:	683b      	ldr	r3, [r7, #0]
 80003e6:	2240      	movs	r2, #64	; 0x40
 80003e8:	2100      	movs	r1, #0
 80003ea:	0018      	movs	r0, r3
 80003ec:	f007 fd2f 	bl	8007e4e <memset>
			memcpy(tx_msg->packet.payload, pre_queue, pre_q_cnt * PRE_Q_LENGTH);
 80003f0:	6838      	ldr	r0, [r7, #0]
 80003f2:	4b20      	ldr	r3, [pc, #128]	; (8000474 <dequeue+0xc4>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	011b      	lsls	r3, r3, #4
 80003f8:	001a      	movs	r2, r3
 80003fa:	4b1f      	ldr	r3, [pc, #124]	; (8000478 <dequeue+0xc8>)
 80003fc:	0019      	movs	r1, r3
 80003fe:	f007 fd1d 	bl	8007e3c <memcpy>
			tx_msg->packet.pk_length = USB_PACKET_SIZE;
 8000402:	683b      	ldr	r3, [r7, #0]
 8000404:	2240      	movs	r2, #64	; 0x40
 8000406:	2140      	movs	r1, #64	; 0x40
 8000408:	5499      	strb	r1, [r3, r2]
#endif
			//reset pre_q
			pre_q_ptr = pre_queue;
 800040a:	4b1c      	ldr	r3, [pc, #112]	; (800047c <dequeue+0xcc>)
 800040c:	4a1a      	ldr	r2, [pc, #104]	; (8000478 <dequeue+0xc8>)
 800040e:	601a      	str	r2, [r3, #0]
			pre_q_cnt = 0;
 8000410:	4b18      	ldr	r3, [pc, #96]	; (8000474 <dequeue+0xc4>)
 8000412:	2200      	movs	r2, #0
 8000414:	701a      	strb	r2, [r3, #0]

			return q_full;
 8000416:	2304      	movs	r3, #4
 8000418:	e026      	b.n	8000468 <dequeue+0xb8>
		}
		//printf("Queue is empty!\n");
		return q_empty;
 800041a:	2300      	movs	r3, #0
 800041c:	e024      	b.n	8000468 <dequeue+0xb8>
	}
	else
	{
		//stop & clear Timer
		TIM32_Stop();
 800041e:	f000 f831 	bl	8000484 <TIM32_Stop>

		Q->front = (Q->front + 1) % Q_MAX_SIZE;
 8000422:	687a      	ldr	r2, [r7, #4]
 8000424:	2380      	movs	r3, #128	; 0x80
 8000426:	005b      	lsls	r3, r3, #1
 8000428:	5cd3      	ldrb	r3, [r2, r3]
 800042a:	3301      	adds	r3, #1
 800042c:	4a14      	ldr	r2, [pc, #80]	; (8000480 <dequeue+0xd0>)
 800042e:	4013      	ands	r3, r2
 8000430:	d504      	bpl.n	800043c <dequeue+0x8c>
 8000432:	3b01      	subs	r3, #1
 8000434:	2204      	movs	r2, #4
 8000436:	4252      	negs	r2, r2
 8000438:	4313      	orrs	r3, r2
 800043a:	3301      	adds	r3, #1
 800043c:	b2d9      	uxtb	r1, r3
 800043e:	687a      	ldr	r2, [r7, #4]
 8000440:	2380      	movs	r3, #128	; 0x80
 8000442:	005b      	lsls	r3, r3, #1
 8000444:	54d1      	strb	r1, [r2, r3]
		memcpy(tx_msg->packet.payload, Q->data[Q->front], USB_PACKET_SIZE);
 8000446:	6838      	ldr	r0, [r7, #0]
 8000448:	687a      	ldr	r2, [r7, #4]
 800044a:	2380      	movs	r3, #128	; 0x80
 800044c:	005b      	lsls	r3, r3, #1
 800044e:	5cd3      	ldrb	r3, [r2, r3]
 8000450:	019b      	lsls	r3, r3, #6
 8000452:	687a      	ldr	r2, [r7, #4]
 8000454:	18d3      	adds	r3, r2, r3
 8000456:	2240      	movs	r2, #64	; 0x40
 8000458:	0019      	movs	r1, r3
 800045a:	f007 fcef 	bl	8007e3c <memcpy>
		tx_msg->packet.pk_length = USB_PACKET_SIZE;
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	2240      	movs	r2, #64	; 0x40
 8000462:	2140      	movs	r1, #64	; 0x40
 8000464:	5499      	strb	r1, [r3, r2]
		return q_full;
 8000466:	2304      	movs	r3, #4
	}
}
 8000468:	0018      	movs	r0, r3
 800046a:	46bd      	mov	sp, r7
 800046c:	b002      	add	sp, #8
 800046e:	bd80      	pop	{r7, pc}
 8000470:	2000018a 	.word	0x2000018a
 8000474:	20000230 	.word	0x20000230
 8000478:	200001ec 	.word	0x200001ec
 800047c:	2000022c 	.word	0x2000022c
 8000480:	80000003 	.word	0x80000003

08000484 <TIM32_Stop>:
    htim3.Instance->CNT = 0;
}
#endif

void TIM32_Stop(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
	/* timer stop and reset */
	while (HAL_TIM_Base_Stop_IT(&htim3) != HAL_OK)
 8000488:	46c0      	nop			; (mov r8, r8)
 800048a:	4b08      	ldr	r3, [pc, #32]	; (80004ac <TIM32_Stop+0x28>)
 800048c:	0018      	movs	r0, r3
 800048e:	f003 fe85 	bl	800419c <HAL_TIM_Base_Stop_IT>
 8000492:	1e03      	subs	r3, r0, #0
 8000494:	d1f9      	bne.n	800048a <TIM32_Stop+0x6>
		;
	htim3.Instance->EGR = 0x0001;
 8000496:	4b05      	ldr	r3, [pc, #20]	; (80004ac <TIM32_Stop+0x28>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	2201      	movs	r2, #1
 800049c:	615a      	str	r2, [r3, #20]
	htim3.Instance->CNT = 0;
 800049e:	4b03      	ldr	r3, [pc, #12]	; (80004ac <TIM32_Stop+0x28>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	2200      	movs	r2, #0
 80004a4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	200004d8 	.word	0x200004d8

080004b0 <CAN_Filter_Init>:
 * Description   : Filter Init and start
 * Implements    :
 *END**************************************************************************/

void CAN_Filter_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
	sFilterConfig.FilterBank = 0;
 80004b4:	4b19      	ldr	r3, [pc, #100]	; (800051c <CAN_Filter_Init+0x6c>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80004ba:	4b18      	ldr	r3, [pc, #96]	; (800051c <CAN_Filter_Init+0x6c>)
 80004bc:	2200      	movs	r2, #0
 80004be:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80004c0:	4b16      	ldr	r3, [pc, #88]	; (800051c <CAN_Filter_Init+0x6c>)
 80004c2:	2201      	movs	r2, #1
 80004c4:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 80004c6:	4b15      	ldr	r3, [pc, #84]	; (800051c <CAN_Filter_Init+0x6c>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80004cc:	4b13      	ldr	r3, [pc, #76]	; (800051c <CAN_Filter_Init+0x6c>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 80004d2:	4b12      	ldr	r3, [pc, #72]	; (800051c <CAN_Filter_Init+0x6c>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80004d8:	4b10      	ldr	r3, [pc, #64]	; (800051c <CAN_Filter_Init+0x6c>)
 80004da:	2200      	movs	r2, #0
 80004dc:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80004de:	4b0f      	ldr	r3, [pc, #60]	; (800051c <CAN_Filter_Init+0x6c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80004e4:	4b0d      	ldr	r3, [pc, #52]	; (800051c <CAN_Filter_Init+0x6c>)
 80004e6:	2201      	movs	r2, #1
 80004e8:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 80004ea:	4b0c      	ldr	r3, [pc, #48]	; (800051c <CAN_Filter_Init+0x6c>)
 80004ec:	220e      	movs	r2, #14
 80004ee:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80004f0:	4a0a      	ldr	r2, [pc, #40]	; (800051c <CAN_Filter_Init+0x6c>)
 80004f2:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <CAN_Filter_Init+0x70>)
 80004f4:	0011      	movs	r1, r2
 80004f6:	0018      	movs	r0, r3
 80004f8:	f000 fea2 	bl	8001240 <HAL_CAN_ConfigFilter>
 80004fc:	1e03      	subs	r3, r0, #0
 80004fe:	d001      	beq.n	8000504 <CAN_Filter_Init+0x54>
	{
		Error_Handler();
 8000500:	f000 fae4 	bl	8000acc <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan,
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <CAN_Filter_Init+0x70>)
 8000506:	2103      	movs	r1, #3
 8000508:	0018      	movs	r0, r3
 800050a:	f001 fa4f 	bl	80019ac <HAL_CAN_ActivateNotification>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <CAN_Filter_Init+0x66>
	CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
	{
		/* Notification Error */
		Error_Handler();
 8000512:	f000 fadb 	bl	8000acc <Error_Handler>
	}

	//HAL_CAN_Start(&hcan);

}
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	2000018c 	.word	0x2000018c
 8000520:	200004b0 	.word	0x200004b0

08000524 <CAN_Send>:
 * Function Name : CAN_Send
 * Description   : CAN message send
 * Implements    :
 *END**************************************************************************/
uint8_t CAN_Send(can_message_t *message)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]

	uint32_t tickstart = 0U;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]

	//can_tx_hd.StdId = 0x321;
	can_tx_hd.ExtId = message->id;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	685a      	ldr	r2, [r3, #4]
 8000534:	4b24      	ldr	r3, [pc, #144]	; (80005c8 <CAN_Send+0xa4>)
 8000536:	605a      	str	r2, [r3, #4]
	can_tx_hd.RTR = CAN_RTR_DATA;
 8000538:	4b23      	ldr	r3, [pc, #140]	; (80005c8 <CAN_Send+0xa4>)
 800053a:	2200      	movs	r2, #0
 800053c:	60da      	str	r2, [r3, #12]
	can_tx_hd.IDE = CAN_ID_EXT;
 800053e:	4b22      	ldr	r3, [pc, #136]	; (80005c8 <CAN_Send+0xa4>)
 8000540:	2204      	movs	r2, #4
 8000542:	609a      	str	r2, [r3, #8]
	can_tx_hd.DLC = message->length;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	7b1b      	ldrb	r3, [r3, #12]
 8000548:	001a      	movs	r2, r3
 800054a:	4b1f      	ldr	r3, [pc, #124]	; (80005c8 <CAN_Send+0xa4>)
 800054c:	611a      	str	r2, [r3, #16]
	can_tx_hd.TransmitGlobalTime = DISABLE;
 800054e:	4b1e      	ldr	r3, [pc, #120]	; (80005c8 <CAN_Send+0xa4>)
 8000550:	2200      	movs	r2, #0
 8000552:	751a      	strb	r2, [r3, #20]

	tickstart = HAL_GetTick();
 8000554:	f000 fd46 	bl	8000fe4 <HAL_GetTick>
 8000558:	0003      	movs	r3, r0
 800055a:	60fb      	str	r3, [r7, #12]
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0)
 800055c:	e00a      	b.n	8000574 <CAN_Send+0x50>
	{
		if ((HAL_GetTick() - tickstart) > COMM_TIMEOUT)
 800055e:	f000 fd41 	bl	8000fe4 <HAL_GetTick>
 8000562:	0002      	movs	r2, r0
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	1ad2      	subs	r2, r2, r3
 8000568:	23fa      	movs	r3, #250	; 0xfa
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	429a      	cmp	r2, r3
 800056e:	d901      	bls.n	8000574 <CAN_Send+0x50>
		{
			// fail to get mailbox
			return COMM_FAIL;
 8000570:	2301      	movs	r3, #1
 8000572:	e025      	b.n	80005c0 <CAN_Send+0x9c>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0)
 8000574:	4b15      	ldr	r3, [pc, #84]	; (80005cc <CAN_Send+0xa8>)
 8000576:	0018      	movs	r0, r3
 8000578:	f001 f8c4 	bl	8001704 <HAL_CAN_GetTxMailboxesFreeLevel>
 800057c:	1e03      	subs	r3, r0, #0
 800057e:	d0ee      	beq.n	800055e <CAN_Send+0x3a>
		}
	}

	can_tx_complete = 0;
 8000580:	4b13      	ldr	r3, [pc, #76]	; (80005d0 <CAN_Send+0xac>)
 8000582:	2200      	movs	r2, #0
 8000584:	701a      	strb	r2, [r3, #0]
	tickstart = HAL_GetTick();
 8000586:	f000 fd2d 	bl	8000fe4 <HAL_GetTick>
 800058a:	0003      	movs	r3, r0
 800058c:	60fb      	str	r3, [r7, #12]

	HAL_CAN_AddTxMessage(&hcan, &can_tx_hd, message->pdata, &messagebox);
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	689a      	ldr	r2, [r3, #8]
 8000592:	4b10      	ldr	r3, [pc, #64]	; (80005d4 <CAN_Send+0xb0>)
 8000594:	490c      	ldr	r1, [pc, #48]	; (80005c8 <CAN_Send+0xa4>)
 8000596:	480d      	ldr	r0, [pc, #52]	; (80005cc <CAN_Send+0xa8>)
 8000598:	f000 ffd5 	bl	8001546 <HAL_CAN_AddTxMessage>

	while (can_tx_complete == 0)
 800059c:	e00a      	b.n	80005b4 <CAN_Send+0x90>
	{
		if ((HAL_GetTick() - tickstart) > COMM_TIMEOUT)
 800059e:	f000 fd21 	bl	8000fe4 <HAL_GetTick>
 80005a2:	0002      	movs	r2, r0
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	1ad2      	subs	r2, r2, r3
 80005a8:	23fa      	movs	r3, #250	; 0xfa
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	429a      	cmp	r2, r3
 80005ae:	d901      	bls.n	80005b4 <CAN_Send+0x90>
		{
			//fail to complete send
			return COMM_FAIL;
 80005b0:	2301      	movs	r3, #1
 80005b2:	e005      	b.n	80005c0 <CAN_Send+0x9c>
	while (can_tx_complete == 0)
 80005b4:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <CAN_Send+0xac>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d0ef      	beq.n	800059e <CAN_Send+0x7a>
		}
	}
	return COMM_OK;
 80005be:	2300      	movs	r3, #0
}
 80005c0:	0018      	movs	r0, r3
 80005c2:	46bd      	mov	sp, r7
 80005c4:	b004      	add	sp, #16
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	200001b4 	.word	0x200001b4
 80005cc:	200004b0 	.word	0x200004b0
 80005d0:	20000188 	.word	0x20000188
 80005d4:	200001e8 	.word	0x200001e8

080005d8 <USB_Send>:
 * Function Name : USB_Send
 * Description   : USB message send
 * Implements    :
 *END**************************************************************************/
uint8_t USB_Send(usb_message_t *message)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

	uint32_t tickstart = 0U;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60fb      	str	r3, [r7, #12]

	tickstart = HAL_GetTick();
 80005e4:	f000 fcfe 	bl	8000fe4 <HAL_GetTick>
 80005e8:	0003      	movs	r3, r0
 80005ea:	60fb      	str	r3, [r7, #12]

	while (USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS,
 80005ec:	e00a      	b.n	8000604 <USB_Send+0x2c>
			(uint8_t*) message->packet.payload, message->packet.pk_length)
			!= USBD_OK)
	{
		if ((HAL_GetTick() - tickstart) > COMM_TIMEOUT)
 80005ee:	f000 fcf9 	bl	8000fe4 <HAL_GetTick>
 80005f2:	0002      	movs	r2, r0
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	1ad2      	subs	r2, r2, r3
 80005f8:	23fa      	movs	r3, #250	; 0xfa
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	429a      	cmp	r2, r3
 80005fe:	d901      	bls.n	8000604 <USB_Send+0x2c>
		{
			//fail to send
			return COMM_FAIL;
 8000600:	2301      	movs	r3, #1
 8000602:	e00b      	b.n	800061c <USB_Send+0x44>
			(uint8_t*) message->packet.payload, message->packet.pk_length)
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2240      	movs	r2, #64	; 0x40
 800060a:	5c9b      	ldrb	r3, [r3, r2]
	while (USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS,
 800060c:	b29a      	uxth	r2, r3
 800060e:	4b05      	ldr	r3, [pc, #20]	; (8000624 <USB_Send+0x4c>)
 8000610:	0018      	movs	r0, r3
 8000612:	f005 fc4d 	bl	8005eb0 <USBD_CUSTOM_HID_SendReport>
 8000616:	1e03      	subs	r3, r0, #0
 8000618:	d1e9      	bne.n	80005ee <USB_Send+0x16>
		}
	}
	return COMM_OK;
 800061a:	2300      	movs	r3, #0
}
 800061c:	0018      	movs	r0, r3
 800061e:	46bd      	mov	sp, r7
 8000620:	b004      	add	sp, #16
 8000622:	bd80      	pop	{r7, pc}
 8000624:	2000051c 	.word	0x2000051c

08000628 <HAL_CAN_TxMailbox0CompleteCallback>:
 * Description   :
 * Implements    :
 *END**************************************************************************/

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	can_tx_complete = 1;
 8000630:	4b03      	ldr	r3, [pc, #12]	; (8000640 <HAL_CAN_TxMailbox0CompleteCallback+0x18>)
 8000632:	2201      	movs	r2, #1
 8000634:	701a      	strb	r2, [r3, #0]
}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	46bd      	mov	sp, r7
 800063a:	b002      	add	sp, #8
 800063c:	bd80      	pop	{r7, pc}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	20000188 	.word	0x20000188

08000644 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_hd, can_rx_buf.pdata);
 800064c:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800064e:	689b      	ldr	r3, [r3, #8]
 8000650:	4a24      	ldr	r2, [pc, #144]	; (80006e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	2100      	movs	r1, #0
 8000656:	f001 f88d 	bl	8001774 <HAL_CAN_GetRxMessage>
	usb_tx_buf.msg.cmd = can_rx_hd.ExtId;
 800065a:	4b22      	ldr	r3, [pc, #136]	; (80006e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 800065c:	685a      	ldr	r2, [r3, #4]
 800065e:	4b22      	ldr	r3, [pc, #136]	; (80006e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 8000660:	605a      	str	r2, [r3, #4]
	usb_tx_buf.msg.length = can_rx_hd.DLC;
 8000662:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8000664:	691b      	ldr	r3, [r3, #16]
 8000666:	b2da      	uxtb	r2, r3
 8000668:	4b1f      	ldr	r3, [pc, #124]	; (80006e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 800066a:	70da      	strb	r2, [r3, #3]
	match_idx = can_rx_hd.FilterMatchIndex;
 800066c:	4b1d      	ldr	r3, [pc, #116]	; (80006e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4b1e      	ldr	r3, [pc, #120]	; (80006ec <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
 8000674:	701a      	strb	r2, [r3, #0]
	memcpy(pre_q_ptr, usb_tx_buf.packet.payload, PRE_Q_LENGTH);
 8000676:	4b1e      	ldr	r3, [pc, #120]	; (80006f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	491b      	ldr	r1, [pc, #108]	; (80006e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 800067c:	2210      	movs	r2, #16
 800067e:	0018      	movs	r0, r3
 8000680:	f007 fbdc 	bl	8007e3c <memcpy>

	pre_q_ptr += PRE_Q_LENGTH;
 8000684:	4b1a      	ldr	r3, [pc, #104]	; (80006f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3310      	adds	r3, #16
 800068a:	001a      	movs	r2, r3
 800068c:	4b18      	ldr	r3, [pc, #96]	; (80006f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
 800068e:	601a      	str	r2, [r3, #0]
	pre_q_cnt++;
 8000690:	4b18      	ldr	r3, [pc, #96]	; (80006f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	3301      	adds	r3, #1
 8000696:	b2da      	uxtb	r2, r3
 8000698:	4b16      	ldr	r3, [pc, #88]	; (80006f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 800069a:	701a      	strb	r2, [r3, #0]
	if (pre_q_cnt == 1)
 800069c:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d106      	bne.n	80006b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
	{
		tim3_cnt = 0;
 80006a4:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	801a      	strh	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim3);
 80006aa:	4b14      	ldr	r3, [pc, #80]	; (80006fc <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 80006ac:	0018      	movs	r0, r3
 80006ae:	f003 fd53 	bl	8004158 <HAL_TIM_Base_Start_IT>
	}
	if (pre_q_cnt == PRE_Q_NUMBER)
 80006b2:	4b10      	ldr	r3, [pc, #64]	; (80006f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b04      	cmp	r3, #4
 80006b8:	d10b      	bne.n	80006d2 <HAL_CAN_RxFifo0MsgPendingCallback+0x8e>
	{
		enqueue(&Q, (uint8_t*) &pre_queue);
 80006ba:	4a11      	ldr	r2, [pc, #68]	; (8000700 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 80006be:	0011      	movs	r1, r2
 80006c0:	0018      	movs	r0, r3
 80006c2:	f7ff fe35 	bl	8000330 <enqueue>
		pre_q_ptr = pre_queue;
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
 80006c8:	4a0d      	ldr	r2, [pc, #52]	; (8000700 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80006ca:	601a      	str	r2, [r3, #0]
		pre_q_cnt = 0;
 80006cc:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
	}

	g_can_rx_complete = true;
 80006d2:	4b0d      	ldr	r3, [pc, #52]	; (8000708 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	701a      	strb	r2, [r3, #0]
}
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	b002      	add	sp, #8
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	200002fc 	.word	0x200002fc
 80006e4:	200001cc 	.word	0x200001cc
 80006e8:	2000030c 	.word	0x2000030c
 80006ec:	20000000 	.word	0x20000000
 80006f0:	2000022c 	.word	0x2000022c
 80006f4:	20000230 	.word	0x20000230
 80006f8:	2000018a 	.word	0x2000018a
 80006fc:	200004d8 	.word	0x200004d8
 8000700:	200001ec 	.word	0x200001ec
 8000704:	20000350 	.word	0x20000350
 8000708:	20000465 	.word	0x20000465

0800070c <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
	Error_Handler();
 8000714:	f000 f9da 	bl	8000acc <Error_Handler>
}
 8000718:	46c0      	nop			; (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	b002      	add	sp, #8
 800071e:	bd80      	pop	{r7, pc}

08000720 <USB_Receive_Callback>:

void USB_Receive_Callback(uint8_t event_idx, uint8_t state)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	0002      	movs	r2, r0
 8000728:	1dfb      	adds	r3, r7, #7
 800072a:	701a      	strb	r2, [r3, #0]
 800072c:	1dbb      	adds	r3, r7, #6
 800072e:	1c0a      	adds	r2, r1, #0
 8000730:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8000732:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <USB_Receive_Callback+0x48>)
 8000734:	2201      	movs	r2, #1
 8000736:	2108      	movs	r1, #8
 8000738:	0018      	movs	r0, r3
 800073a:	f001 febf 	bl	80024bc <HAL_GPIO_WritePin>

	USBD_CUSTOM_HID_HandleTypeDef *hhid = hUsbDeviceFS.pClassData;
 800073e:	4a0b      	ldr	r2, [pc, #44]	; (800076c <USB_Receive_Callback+0x4c>)
 8000740:	23ae      	movs	r3, #174	; 0xae
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	58d3      	ldr	r3, [r2, r3]
 8000746:	60fb      	str	r3, [r7, #12]
	memcpy(usb_rx_buf.packet.payload, hhid->Report_buf, 64);
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	4a09      	ldr	r2, [pc, #36]	; (8000770 <USB_Receive_Callback+0x50>)
 800074c:	0010      	movs	r0, r2
 800074e:	0019      	movs	r1, r3
 8000750:	2340      	movs	r3, #64	; 0x40
 8000752:	001a      	movs	r2, r3
 8000754:	f007 fb72 	bl	8007e3c <memcpy>
	g_usb_rx_complete = true;
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <USB_Receive_Callback+0x54>)
 800075a:	2201      	movs	r2, #1
 800075c:	701a      	strb	r2, [r3, #0]
#ifdef __DEBUG_PRINTF__
	printf("usb data received!\n");
#endif
}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	b004      	add	sp, #16
 8000764:	bd80      	pop	{r7, pc}
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	48000800 	.word	0x48000800
 800076c:	2000051c 	.word	0x2000051c
 8000770:	20000468 	.word	0x20000468
 8000774:	20000464 	.word	0x20000464

08000778 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a06      	ldr	r2, [pc, #24]	; (80007a0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d106      	bne.n	8000798 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		tim3_cnt++;
 800078a:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800078c:	881b      	ldrh	r3, [r3, #0]
 800078e:	b29b      	uxth	r3, r3
 8000790:	3301      	adds	r3, #1
 8000792:	b29a      	uxth	r2, r3
 8000794:	4b03      	ldr	r3, [pc, #12]	; (80007a4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000796:	801a      	strh	r2, [r3, #0]
	}
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b002      	add	sp, #8
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40000400 	.word	0x40000400
 80007a4:	2000018a 	.word	0x2000018a

080007a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007ac:	f000 fbc0 	bl	8000f30 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007b0:	f000 f83a 	bl	8000828 <SystemClock_Config>
  initialise_monitor_handles();
#endif
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007b4:	f000 f918 	bl	80009e8 <MX_GPIO_Init>
	MX_USB_DEVICE_Init();
 80007b8:	f006 fe66 	bl	8007488 <MX_USB_DEVICE_Init>
	MX_CAN_Init();
 80007bc:	f000 f888 	bl	80008d0 <MX_CAN_Init>
	MX_TIM3_Init();
 80007c0:	f000 f8bc 	bl	800093c <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	CAN_Filter_Init();
 80007c4:	f7ff fe74 	bl	80004b0 <CAN_Filter_Init>
	message_buffer_init();
 80007c8:	f7ff fd7c 	bl	80002c4 <message_buffer_init>

	g_usb_rx_complete = false;
 80007cc:	4b11      	ldr	r3, [pc, #68]	; (8000814 <main+0x6c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	701a      	strb	r2, [r3, #0]
	memset(usb_rx_buf.packet.payload, 0, 64);
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <main+0x70>)
 80007d4:	2240      	movs	r2, #64	; 0x40
 80007d6:	2100      	movs	r1, #0
 80007d8:	0018      	movs	r0, r3
 80007da:	f007 fb38 	bl	8007e4e <memset>
	sniffer_mode = CONFIG_MODE;
 80007de:	4b0f      	ldr	r3, [pc, #60]	; (800081c <main+0x74>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN WHILE */

	while (1)
	{

		if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED)
 80007e4:	4a0e      	ldr	r2, [pc, #56]	; (8000820 <main+0x78>)
 80007e6:	23a7      	movs	r3, #167	; 0xa7
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	5cd3      	ldrb	r3, [r2, r3]
 80007ec:	2b03      	cmp	r3, #3
 80007ee:	d1f9      	bne.n	80007e4 <main+0x3c>
		{
			switch (sniffer_mode)
 80007f0:	4b0a      	ldr	r3, [pc, #40]	; (800081c <main+0x74>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d002      	beq.n	80007fe <main+0x56>
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d003      	beq.n	8000804 <main+0x5c>
 80007fc:	e009      	b.n	8000812 <main+0x6a>
			{

			case CONFIG_MODE:

				can_sniffer_config();
 80007fe:	f000 fa13 	bl	8000c28 <can_sniffer_config>

				break;
 8000802:	e006      	b.n	8000812 <main+0x6a>

			case CAPTURE_MODE:

				HAL_CAN_Start(&hcan);
 8000804:	4b07      	ldr	r3, [pc, #28]	; (8000824 <main+0x7c>)
 8000806:	0018      	movs	r0, r3
 8000808:	f000 fe0c 	bl	8001424 <HAL_CAN_Start>
				can_data_logger();
 800080c:	f7ff fd08 	bl	8000220 <can_data_logger>

				break;
 8000810:	46c0      	nop			; (mov r8, r8)
		if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED)
 8000812:	e7e7      	b.n	80007e4 <main+0x3c>
 8000814:	20000464 	.word	0x20000464
 8000818:	20000468 	.word	0x20000468
 800081c:	200004ac 	.word	0x200004ac
 8000820:	2000051c 	.word	0x2000051c
 8000824:	200004b0 	.word	0x200004b0

08000828 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000828:	b590      	push	{r4, r7, lr}
 800082a:	b099      	sub	sp, #100	; 0x64
 800082c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800082e:	242c      	movs	r4, #44	; 0x2c
 8000830:	193b      	adds	r3, r7, r4
 8000832:	0018      	movs	r0, r3
 8000834:	2334      	movs	r3, #52	; 0x34
 8000836:	001a      	movs	r2, r3
 8000838:	2100      	movs	r1, #0
 800083a:	f007 fb08 	bl	8007e4e <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800083e:	231c      	movs	r3, #28
 8000840:	18fb      	adds	r3, r7, r3
 8000842:	0018      	movs	r0, r3
 8000844:	2310      	movs	r3, #16
 8000846:	001a      	movs	r2, r3
 8000848:	2100      	movs	r1, #0
 800084a:	f007 fb00 	bl	8007e4e <memset>
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 800084e:	003b      	movs	r3, r7
 8000850:	0018      	movs	r0, r3
 8000852:	231c      	movs	r3, #28
 8000854:	001a      	movs	r2, r3
 8000856:	2100      	movs	r1, #0
 8000858:	f007 faf9 	bl	8007e4e <memset>
	{ 0 };

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 800085c:	193b      	adds	r3, r7, r4
 800085e:	2220      	movs	r2, #32
 8000860:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	2201      	movs	r2, #1
 8000866:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000868:	193b      	adds	r3, r7, r4
 800086a:	2200      	movs	r2, #0
 800086c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800086e:	193b      	adds	r3, r7, r4
 8000870:	0018      	movs	r0, r3
 8000872:	f002 fe67 	bl	8003544 <HAL_RCC_OscConfig>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <SystemClock_Config+0x56>
	{
		Error_Handler();
 800087a:	f000 f927 	bl	8000acc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800087e:	211c      	movs	r1, #28
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2207      	movs	r2, #7
 8000884:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000886:	187b      	adds	r3, r7, r1
 8000888:	2203      	movs	r2, #3
 800088a:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2101      	movs	r1, #1
 800089c:	0018      	movs	r0, r3
 800089e:	f003 f9d7 	bl	8003c50 <HAL_RCC_ClockConfig>
 80008a2:	1e03      	subs	r3, r0, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0x82>
	{
		Error_Handler();
 80008a6:	f000 f911 	bl	8000acc <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80008aa:	003b      	movs	r3, r7
 80008ac:	2280      	movs	r2, #128	; 0x80
 80008ae:	0292      	lsls	r2, r2, #10
 80008b0:	601a      	str	r2, [r3, #0]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80008b2:	003b      	movs	r3, r7
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008b8:	003b      	movs	r3, r7
 80008ba:	0018      	movs	r0, r3
 80008bc:	f003 fb20 	bl	8003f00 <HAL_RCCEx_PeriphCLKConfig>
 80008c0:	1e03      	subs	r3, r0, #0
 80008c2:	d001      	beq.n	80008c8 <SystemClock_Config+0xa0>
	{
		Error_Handler();
 80008c4:	f000 f902 	bl	8000acc <Error_Handler>
	}
}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	b019      	add	sp, #100	; 0x64
 80008ce:	bd90      	pop	{r4, r7, pc}

080008d0 <MX_CAN_Init>:
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0

	/* USER CODE END CAN_Init 0 */

	/* USER CODE BEGIN CAN_Init 1 */
#if 1 // 1Mbps
	hcan.Instance = CAN;
 80008d4:	4b17      	ldr	r3, [pc, #92]	; (8000934 <MX_CAN_Init+0x64>)
 80008d6:	4a18      	ldr	r2, [pc, #96]	; (8000938 <MX_CAN_Init+0x68>)
 80008d8:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 12;
 80008da:	4b16      	ldr	r3, [pc, #88]	; (8000934 <MX_CAN_Init+0x64>)
 80008dc:	220c      	movs	r2, #12
 80008de:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 80008e0:	4b14      	ldr	r3, [pc, #80]	; (8000934 <MX_CAN_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80008e6:	4b13      	ldr	r3, [pc, #76]	; (8000934 <MX_CAN_Init+0x64>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 80008ec:	4b11      	ldr	r3, [pc, #68]	; (8000934 <MX_CAN_Init+0x64>)
 80008ee:	2280      	movs	r2, #128	; 0x80
 80008f0:	0252      	lsls	r2, r2, #9
 80008f2:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	; (8000934 <MX_CAN_Init+0x64>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <MX_CAN_Init+0x64>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 8000900:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <MX_CAN_Init+0x64>)
 8000902:	2200      	movs	r2, #0
 8000904:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 8000906:	4b0b      	ldr	r3, [pc, #44]	; (8000934 <MX_CAN_Init+0x64>)
 8000908:	2200      	movs	r2, #0
 800090a:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 800090c:	4b09      	ldr	r3, [pc, #36]	; (8000934 <MX_CAN_Init+0x64>)
 800090e:	2200      	movs	r2, #0
 8000910:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8000912:	4b08      	ldr	r3, [pc, #32]	; (8000934 <MX_CAN_Init+0x64>)
 8000914:	2200      	movs	r2, #0
 8000916:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 8000918:	4b06      	ldr	r3, [pc, #24]	; (8000934 <MX_CAN_Init+0x64>)
 800091a:	2200      	movs	r2, #0
 800091c:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK)
 800091e:	4b05      	ldr	r3, [pc, #20]	; (8000934 <MX_CAN_Init+0x64>)
 8000920:	0018      	movs	r0, r3
 8000922:	f000 fb69 	bl	8000ff8 <HAL_CAN_Init>
 8000926:	1e03      	subs	r3, r0, #0
 8000928:	d001      	beq.n	800092e <MX_CAN_Init+0x5e>
	{
		Error_Handler();
 800092a:	f000 f8cf 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
#endif
	/* USER CODE END CAN_Init 2 */

}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	200004b0 	.word	0x200004b0
 8000938:	40006400 	.word	0x40006400

0800093c <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 8000942:	2308      	movs	r3, #8
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	0018      	movs	r0, r3
 8000948:	2310      	movs	r3, #16
 800094a:	001a      	movs	r2, r3
 800094c:	2100      	movs	r1, #0
 800094e:	f007 fa7e 	bl	8007e4e <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8000952:	003b      	movs	r3, r7
 8000954:	0018      	movs	r0, r3
 8000956:	2308      	movs	r3, #8
 8000958:	001a      	movs	r2, r3
 800095a:	2100      	movs	r1, #0
 800095c:	f007 fa77 	bl	8007e4e <memset>
	{ 0 };

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000960:	4b1e      	ldr	r3, [pc, #120]	; (80009dc <MX_TIM3_Init+0xa0>)
 8000962:	4a1f      	ldr	r2, [pc, #124]	; (80009e0 <MX_TIM3_Init+0xa4>)
 8000964:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 47;
 8000966:	4b1d      	ldr	r3, [pc, #116]	; (80009dc <MX_TIM3_Init+0xa0>)
 8000968:	222f      	movs	r2, #47	; 0x2f
 800096a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800096c:	4b1b      	ldr	r3, [pc, #108]	; (80009dc <MX_TIM3_Init+0xa0>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 999;
 8000972:	4b1a      	ldr	r3, [pc, #104]	; (80009dc <MX_TIM3_Init+0xa0>)
 8000974:	4a1b      	ldr	r2, [pc, #108]	; (80009e4 <MX_TIM3_Init+0xa8>)
 8000976:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000978:	4b18      	ldr	r3, [pc, #96]	; (80009dc <MX_TIM3_Init+0xa0>)
 800097a:	2200      	movs	r2, #0
 800097c:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800097e:	4b17      	ldr	r3, [pc, #92]	; (80009dc <MX_TIM3_Init+0xa0>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000984:	4b15      	ldr	r3, [pc, #84]	; (80009dc <MX_TIM3_Init+0xa0>)
 8000986:	0018      	movs	r0, r3
 8000988:	f003 fbba 	bl	8004100 <HAL_TIM_Base_Init>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d001      	beq.n	8000994 <MX_TIM3_Init+0x58>
	{
		Error_Handler();
 8000990:	f000 f89c 	bl	8000acc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000994:	2108      	movs	r1, #8
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2280      	movs	r2, #128	; 0x80
 800099a:	0152      	lsls	r2, r2, #5
 800099c:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800099e:	187a      	adds	r2, r7, r1
 80009a0:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <MX_TIM3_Init+0xa0>)
 80009a2:	0011      	movs	r1, r2
 80009a4:	0018      	movs	r0, r3
 80009a6:	f003 fd39 	bl	800441c <HAL_TIM_ConfigClockSource>
 80009aa:	1e03      	subs	r3, r0, #0
 80009ac:	d001      	beq.n	80009b2 <MX_TIM3_Init+0x76>
	{
		Error_Handler();
 80009ae:	f000 f88d 	bl	8000acc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b2:	003b      	movs	r3, r7
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b8:	003b      	movs	r3, r7
 80009ba:	2200      	movs	r2, #0
 80009bc:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009be:	003a      	movs	r2, r7
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <MX_TIM3_Init+0xa0>)
 80009c2:	0011      	movs	r1, r2
 80009c4:	0018      	movs	r0, r3
 80009c6:	f003 ff21 	bl	800480c <HAL_TIMEx_MasterConfigSynchronization>
 80009ca:	1e03      	subs	r3, r0, #0
 80009cc:	d001      	beq.n	80009d2 <MX_TIM3_Init+0x96>
	{
		Error_Handler();
 80009ce:	f000 f87d 	bl	8000acc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	46bd      	mov	sp, r7
 80009d6:	b006      	add	sp, #24
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	200004d8 	.word	0x200004d8
 80009e0:	40000400 	.word	0x40000400
 80009e4:	000003e7 	.word	0x000003e7

080009e8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b089      	sub	sp, #36	; 0x24
 80009ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80009ee:	240c      	movs	r4, #12
 80009f0:	193b      	adds	r3, r7, r4
 80009f2:	0018      	movs	r0, r3
 80009f4:	2314      	movs	r3, #20
 80009f6:	001a      	movs	r2, r3
 80009f8:	2100      	movs	r1, #0
 80009fa:	f007 fa28 	bl	8007e4e <memset>
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80009fe:	4b31      	ldr	r3, [pc, #196]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a00:	695a      	ldr	r2, [r3, #20]
 8000a02:	4b30      	ldr	r3, [pc, #192]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a04:	2180      	movs	r1, #128	; 0x80
 8000a06:	0309      	lsls	r1, r1, #12
 8000a08:	430a      	orrs	r2, r1
 8000a0a:	615a      	str	r2, [r3, #20]
 8000a0c:	4b2d      	ldr	r3, [pc, #180]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a0e:	695a      	ldr	r2, [r3, #20]
 8000a10:	2380      	movs	r3, #128	; 0x80
 8000a12:	031b      	lsls	r3, r3, #12
 8000a14:	4013      	ands	r3, r2
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1a:	4b2a      	ldr	r3, [pc, #168]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a1c:	695a      	ldr	r2, [r3, #20]
 8000a1e:	4b29      	ldr	r3, [pc, #164]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a20:	2180      	movs	r1, #128	; 0x80
 8000a22:	0289      	lsls	r1, r1, #10
 8000a24:	430a      	orrs	r2, r1
 8000a26:	615a      	str	r2, [r3, #20]
 8000a28:	4b26      	ldr	r3, [pc, #152]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a2a:	695a      	ldr	r2, [r3, #20]
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	029b      	lsls	r3, r3, #10
 8000a30:	4013      	ands	r3, r2
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a36:	4b23      	ldr	r3, [pc, #140]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a38:	695a      	ldr	r2, [r3, #20]
 8000a3a:	4b22      	ldr	r3, [pc, #136]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a3c:	2180      	movs	r1, #128	; 0x80
 8000a3e:	02c9      	lsls	r1, r1, #11
 8000a40:	430a      	orrs	r2, r1
 8000a42:	615a      	str	r2, [r3, #20]
 8000a44:	4b1f      	ldr	r3, [pc, #124]	; (8000ac4 <MX_GPIO_Init+0xdc>)
 8000a46:	695a      	ldr	r2, [r3, #20]
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	02db      	lsls	r3, r3, #11
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	603b      	str	r3, [r7, #0]
 8000a50:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000a52:	4b1d      	ldr	r3, [pc, #116]	; (8000ac8 <MX_GPIO_Init+0xe0>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	2108      	movs	r1, #8
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f001 fd2f 	bl	80024bc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000a5e:	2390      	movs	r3, #144	; 0x90
 8000a60:	05db      	lsls	r3, r3, #23
 8000a62:	2200      	movs	r2, #0
 8000a64:	2120      	movs	r1, #32
 8000a66:	0018      	movs	r0, r3
 8000a68:	f001 fd28 	bl	80024bc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a6c:	0021      	movs	r1, r4
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2208      	movs	r2, #8
 8000a72:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	2201      	movs	r2, #1
 8000a78:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a86:	000c      	movs	r4, r1
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	4a0f      	ldr	r2, [pc, #60]	; (8000ac8 <MX_GPIO_Init+0xe0>)
 8000a8c:	0019      	movs	r1, r3
 8000a8e:	0010      	movs	r0, r2
 8000a90:	f001 fac6 	bl	8002020 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a94:	0021      	movs	r1, r4
 8000a96:	187b      	adds	r3, r7, r1
 8000a98:	2220      	movs	r2, #32
 8000a9a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	187b      	adds	r3, r7, r1
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aae:	187a      	adds	r2, r7, r1
 8000ab0:	2390      	movs	r3, #144	; 0x90
 8000ab2:	05db      	lsls	r3, r3, #23
 8000ab4:	0011      	movs	r1, r2
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f001 fab2 	bl	8002020 <HAL_GPIO_Init>

}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b009      	add	sp, #36	; 0x24
 8000ac2:	bd90      	pop	{r4, r7, pc}
 8000ac4:	40021000 	.word	0x40021000
 8000ac8:	48000800 	.word	0x48000800

08000acc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000ad0:	46c0      	nop			; (mov r8, r8)
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
	...

08000ad8 <config_bitrate>:
		(uint32_t) CAN_BS1_13TQ, .seg2 = (uint32_t) CAN_BS2_2TQ },
{ .speed = (uint8_t*) "10", .prescaler = (uint32_t) 300, .seg1 =
		(uint32_t) CAN_BS1_13TQ, .seg2 = (uint32_t) CAN_BS2_2TQ }, };

static void config_bitrate(usb_message_t cmd)
{
 8000ad8:	b084      	sub	sp, #16
 8000ada:	b5b0      	push	{r4, r5, r7, lr}
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	2510      	movs	r5, #16
 8000ae0:	197c      	adds	r4, r7, r5
 8000ae2:	6020      	str	r0, [r4, #0]
 8000ae4:	6061      	str	r1, [r4, #4]
 8000ae6:	60a2      	str	r2, [r4, #8]
 8000ae8:	60e3      	str	r3, [r4, #12]
	HAL_CAN_DeInit(&hcan);
 8000aea:	4b1f      	ldr	r3, [pc, #124]	; (8000b68 <config_bitrate+0x90>)
 8000aec:	0018      	movs	r0, r3
 8000aee:	f000 fb81 	bl	80011f4 <HAL_CAN_DeInit>

	hcan.Instance = CAN;
 8000af2:	4b1d      	ldr	r3, [pc, #116]	; (8000b68 <config_bitrate+0x90>)
 8000af4:	4a1d      	ldr	r2, [pc, #116]	; (8000b6c <config_bitrate+0x94>)
 8000af6:	601a      	str	r2, [r3, #0]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8000af8:	4b1b      	ldr	r3, [pc, #108]	; (8000b68 <config_bitrate+0x90>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	609a      	str	r2, [r3, #8]

	hcan.Init.Prescaler = g_can_speed[cmd.msg.payload[0]].prescaler;
 8000afe:	197b      	adds	r3, r7, r5
 8000b00:	7a1b      	ldrb	r3, [r3, #8]
 8000b02:	4a1b      	ldr	r2, [pc, #108]	; (8000b70 <config_bitrate+0x98>)
 8000b04:	011b      	lsls	r3, r3, #4
 8000b06:	18d3      	adds	r3, r2, r3
 8000b08:	3304      	adds	r3, #4
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	4b16      	ldr	r3, [pc, #88]	; (8000b68 <config_bitrate+0x90>)
 8000b0e:	605a      	str	r2, [r3, #4]

	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b10:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <config_bitrate+0x90>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000b16:	4b14      	ldr	r3, [pc, #80]	; (8000b68 <config_bitrate+0x90>)
 8000b18:	22c0      	movs	r2, #192	; 0xc0
 8000b1a:	0312      	lsls	r2, r2, #12
 8000b1c:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000b1e:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <config_bitrate+0x90>)
 8000b20:	2280      	movs	r2, #128	; 0x80
 8000b22:	0352      	lsls	r2, r2, #13
 8000b24:	615a      	str	r2, [r3, #20]

	hcan.Init.TimeTriggeredMode = DISABLE;
 8000b26:	4b10      	ldr	r3, [pc, #64]	; (8000b68 <config_bitrate+0x90>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <config_bitrate+0x90>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 8000b32:	4b0d      	ldr	r3, [pc, #52]	; (8000b68 <config_bitrate+0x90>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 8000b38:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <config_bitrate+0x90>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8000b3e:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <config_bitrate+0x90>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <config_bitrate+0x90>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000b4a:	4b07      	ldr	r3, [pc, #28]	; (8000b68 <config_bitrate+0x90>)
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f000 fa53 	bl	8000ff8 <HAL_CAN_Init>
 8000b52:	1e03      	subs	r3, r0, #0
 8000b54:	d001      	beq.n	8000b5a <config_bitrate+0x82>
	{
		Error_Handler();
 8000b56:	f7ff ffb9 	bl	8000acc <Error_Handler>
	}
}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bcb0      	pop	{r4, r5, r7}
 8000b60:	bc08      	pop	{r3}
 8000b62:	b004      	add	sp, #16
 8000b64:	4718      	bx	r3
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	200004b0 	.word	0x200004b0
 8000b6c:	40006400 	.word	0x40006400
 8000b70:	08007efc 	.word	0x08007efc

08000b74 <config_filter>:

static void config_filter(can_filter_config_t value)
{
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	003c      	movs	r4, r7
 8000b7c:	6020      	str	r0, [r4, #0]
 8000b7e:	6061      	str	r1, [r4, #4]
 8000b80:	60a2      	str	r2, [r4, #8]
 8000b82:	60e3      	str	r3, [r4, #12]

	sFilterConfig.FilterBank = value.bank_number;
 8000b84:	003b      	movs	r3, r7
 8000b86:	785b      	ldrb	r3, [r3, #1]
 8000b88:	001a      	movs	r2, r3
 8000b8a:	4b23      	ldr	r3, [pc, #140]	; (8000c18 <config_filter+0xa4>)
 8000b8c:	615a      	str	r2, [r3, #20]

	if (value.en == 1)
 8000b8e:	003b      	movs	r3, r7
 8000b90:	78db      	ldrb	r3, [r3, #3]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d117      	bne.n	8000bc6 <config_filter+0x52>
	{
		if (value.id_mode == 0)
 8000b96:	003b      	movs	r3, r7
 8000b98:	789b      	ldrb	r3, [r3, #2]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d103      	bne.n	8000ba6 <config_filter+0x32>
			sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000b9e:	4b1e      	ldr	r3, [pc, #120]	; (8000c18 <config_filter+0xa4>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	619a      	str	r2, [r3, #24]
 8000ba4:	e002      	b.n	8000bac <config_filter+0x38>
		else
			sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8000ba6:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <config_filter+0xa4>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	619a      	str	r2, [r3, #24]

		sFilterConfig.FilterIdHigh = 0x0000;
 8000bac:	4b1a      	ldr	r3, [pc, #104]	; (8000c18 <config_filter+0xa4>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
		sFilterConfig.FilterIdLow = (0x0100 << 3) | 0x4;
 8000bb2:	4b19      	ldr	r3, [pc, #100]	; (8000c18 <config_filter+0xa4>)
 8000bb4:	4a19      	ldr	r2, [pc, #100]	; (8000c1c <config_filter+0xa8>)
 8000bb6:	605a      	str	r2, [r3, #4]

		sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000bb8:	4b17      	ldr	r3, [pc, #92]	; (8000c18 <config_filter+0xa4>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
		sFilterConfig.FilterMaskIdLow = (0x0200 << 3) | 0x4;
 8000bbe:	4b16      	ldr	r3, [pc, #88]	; (8000c18 <config_filter+0xa4>)
 8000bc0:	4a17      	ldr	r2, [pc, #92]	; (8000c20 <config_filter+0xac>)
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	e00e      	b.n	8000be4 <config_filter+0x70>
	}

	else
	{
		sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000bc6:	4b14      	ldr	r3, [pc, #80]	; (8000c18 <config_filter+0xa4>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
		sFilterConfig.FilterIdHigh = 0x0000;
 8000bcc:	4b12      	ldr	r3, [pc, #72]	; (8000c18 <config_filter+0xa4>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
		sFilterConfig.FilterIdLow = 0x0000;
 8000bd2:	4b11      	ldr	r3, [pc, #68]	; (8000c18 <config_filter+0xa4>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	605a      	str	r2, [r3, #4]
		sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000bd8:	4b0f      	ldr	r3, [pc, #60]	; (8000c18 <config_filter+0xa4>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	609a      	str	r2, [r3, #8]
		sFilterConfig.FilterMaskIdLow = 0x0000;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	; (8000c18 <config_filter+0xa4>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	60da      	str	r2, [r3, #12]
	}

	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000be4:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <config_filter+0xa4>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000bea:	4b0b      	ldr	r3, [pc, #44]	; (8000c18 <config_filter+0xa4>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000bf0:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <config_filter+0xa4>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14; // meaningless
 8000bf6:	4b08      	ldr	r3, [pc, #32]	; (8000c18 <config_filter+0xa4>)
 8000bf8:	220e      	movs	r2, #14
 8000bfa:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000bfc:	4a06      	ldr	r2, [pc, #24]	; (8000c18 <config_filter+0xa4>)
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <config_filter+0xb0>)
 8000c00:	0011      	movs	r1, r2
 8000c02:	0018      	movs	r0, r3
 8000c04:	f000 fb1c 	bl	8001240 <HAL_CAN_ConfigFilter>
 8000c08:	1e03      	subs	r3, r0, #0
 8000c0a:	d001      	beq.n	8000c10 <config_filter+0x9c>
	{
		Error_Handler();
 8000c0c:	f7ff ff5e 	bl	8000acc <Error_Handler>
//	CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
//	{
//		/* Notification Error */
//		Error_Handler();
//	}
}
 8000c10:	46c0      	nop			; (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	b005      	add	sp, #20
 8000c16:	bd90      	pop	{r4, r7, pc}
 8000c18:	20000234 	.word	0x20000234
 8000c1c:	00000804 	.word	0x00000804
 8000c20:	00001004 	.word	0x00001004
 8000c24:	200004b0 	.word	0x200004b0

08000c28 <can_sniffer_config>:
//config CAN bitrate | filter
//	(*config_mode)(cmd);
//}

void can_sniffer_config(void)
{
 8000c28:	b590      	push	{r4, r7, lr}
 8000c2a:	b0a5      	sub	sp, #148	; 0x94
 8000c2c:	af0e      	add	r7, sp, #56	; 0x38

	while (1)
	{

		/* wait for a config command from PC tool */
		if (g_usb_rx_complete == true)
 8000c2e:	4b22      	ldr	r3, [pc, #136]	; (8000cb8 <can_sniffer_config+0x90>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d0fa      	beq.n	8000c2e <can_sniffer_config+0x6>
		{
			g_usb_rx_complete = false;
 8000c38:	4b1f      	ldr	r3, [pc, #124]	; (8000cb8 <can_sniffer_config+0x90>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]

			/* copy the received data to prevent buffer override when new packet comes in */
			memcpy(config_cmd.packet.payload, usb_rx_buf.packet.payload, 64);
 8000c3e:	2414      	movs	r4, #20
 8000c40:	193a      	adds	r2, r7, r4
 8000c42:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <can_sniffer_config+0x94>)
 8000c44:	0010      	movs	r0, r2
 8000c46:	0019      	movs	r1, r3
 8000c48:	2340      	movs	r3, #64	; 0x40
 8000c4a:	001a      	movs	r2, r3
 8000c4c:	f007 f8f6 	bl	8007e3c <memcpy>

			HAL_CAN_Stop(&hcan);
 8000c50:	4b1b      	ldr	r3, [pc, #108]	; (8000cc0 <can_sniffer_config+0x98>)
 8000c52:	0018      	movs	r0, r3
 8000c54:	f000 fc2c 	bl	80014b0 <HAL_CAN_Stop>

			switch (config_cmd.msg.mode)
 8000c58:	193b      	adds	r3, r7, r4
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d002      	beq.n	8000c66 <can_sniffer_config+0x3e>
 8000c60:	2b02      	cmp	r3, #2
 8000c62:	d011      	beq.n	8000c88 <can_sniffer_config+0x60>
				memcpy((uint8_t*) &fval, (uint8_t*) &config_cmd, sizeof(can_filter_config_t));
				config_filter(fval);
				break;

			default:
				break;
 8000c64:	e01f      	b.n	8000ca6 <can_sniffer_config+0x7e>
				config_bitrate(config_cmd);
 8000c66:	2314      	movs	r3, #20
 8000c68:	18fc      	adds	r4, r7, r3
 8000c6a:	466b      	mov	r3, sp
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	0023      	movs	r3, r4
 8000c70:	3310      	adds	r3, #16
 8000c72:	2234      	movs	r2, #52	; 0x34
 8000c74:	0019      	movs	r1, r3
 8000c76:	f007 f8e1 	bl	8007e3c <memcpy>
 8000c7a:	6820      	ldr	r0, [r4, #0]
 8000c7c:	6861      	ldr	r1, [r4, #4]
 8000c7e:	68a2      	ldr	r2, [r4, #8]
 8000c80:	68e3      	ldr	r3, [r4, #12]
 8000c82:	f7ff ff29 	bl	8000ad8 <config_bitrate>
				break;
 8000c86:	e00e      	b.n	8000ca6 <can_sniffer_config+0x7e>
				memcpy((uint8_t*) &fval, (uint8_t*) &config_cmd, sizeof(can_filter_config_t));
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2214      	movs	r2, #20
 8000c8c:	18ba      	adds	r2, r7, r2
 8000c8e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000c90:	c313      	stmia	r3!, {r0, r1, r4}
 8000c92:	6812      	ldr	r2, [r2, #0]
 8000c94:	601a      	str	r2, [r3, #0]
				config_filter(fval);
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	6818      	ldr	r0, [r3, #0]
 8000c9a:	6859      	ldr	r1, [r3, #4]
 8000c9c:	689a      	ldr	r2, [r3, #8]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	f7ff ff68 	bl	8000b74 <config_filter>
				break;
 8000ca4:	46c0      	nop			; (mov r8, r8)
			}

			sniffer_mode = CAPTURE_MODE;
 8000ca6:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <can_sniffer_config+0x9c>)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	701a      	strb	r2, [r3, #0]
			break;
 8000cac:	46c0      	nop			; (mov r8, r8)

		}
	} // End of while(1)

}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b017      	add	sp, #92	; 0x5c
 8000cb4:	bd90      	pop	{r4, r7, pc}
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	20000464 	.word	0x20000464
 8000cbc:	20000468 	.word	0x20000468
 8000cc0:	200004b0 	.word	0x200004b0
 8000cc4:	200004ac 	.word	0x200004ac

08000cc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cce:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <HAL_MspInit+0x44>)
 8000cd0:	699a      	ldr	r2, [r3, #24]
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	; (8000d0c <HAL_MspInit+0x44>)
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	430a      	orrs	r2, r1
 8000cd8:	619a      	str	r2, [r3, #24]
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <HAL_MspInit+0x44>)
 8000cdc:	699b      	ldr	r3, [r3, #24]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	607b      	str	r3, [r7, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <HAL_MspInit+0x44>)
 8000ce8:	69da      	ldr	r2, [r3, #28]
 8000cea:	4b08      	ldr	r3, [pc, #32]	; (8000d0c <HAL_MspInit+0x44>)
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	0549      	lsls	r1, r1, #21
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	61da      	str	r2, [r3, #28]
 8000cf4:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <HAL_MspInit+0x44>)
 8000cf6:	69da      	ldr	r2, [r3, #28]
 8000cf8:	2380      	movs	r3, #128	; 0x80
 8000cfa:	055b      	lsls	r3, r3, #21
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	603b      	str	r3, [r7, #0]
 8000d00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b002      	add	sp, #8
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	40021000 	.word	0x40021000

08000d10 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08a      	sub	sp, #40	; 0x28
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	2314      	movs	r3, #20
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	2314      	movs	r3, #20
 8000d20:	001a      	movs	r2, r3
 8000d22:	2100      	movs	r1, #0
 8000d24:	f007 f893 	bl	8007e4e <memset>
  if(hcan->Instance==CAN)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a20      	ldr	r2, [pc, #128]	; (8000db0 <HAL_CAN_MspInit+0xa0>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d13a      	bne.n	8000da8 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d32:	4b20      	ldr	r3, [pc, #128]	; (8000db4 <HAL_CAN_MspInit+0xa4>)
 8000d34:	69da      	ldr	r2, [r3, #28]
 8000d36:	4b1f      	ldr	r3, [pc, #124]	; (8000db4 <HAL_CAN_MspInit+0xa4>)
 8000d38:	2180      	movs	r1, #128	; 0x80
 8000d3a:	0489      	lsls	r1, r1, #18
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	61da      	str	r2, [r3, #28]
 8000d40:	4b1c      	ldr	r3, [pc, #112]	; (8000db4 <HAL_CAN_MspInit+0xa4>)
 8000d42:	69da      	ldr	r2, [r3, #28]
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	049b      	lsls	r3, r3, #18
 8000d48:	4013      	ands	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
 8000d4c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d4e:	4b19      	ldr	r3, [pc, #100]	; (8000db4 <HAL_CAN_MspInit+0xa4>)
 8000d50:	695a      	ldr	r2, [r3, #20]
 8000d52:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <HAL_CAN_MspInit+0xa4>)
 8000d54:	2180      	movs	r1, #128	; 0x80
 8000d56:	02c9      	lsls	r1, r1, #11
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	615a      	str	r2, [r3, #20]
 8000d5c:	4b15      	ldr	r3, [pc, #84]	; (8000db4 <HAL_CAN_MspInit+0xa4>)
 8000d5e:	695a      	ldr	r2, [r3, #20]
 8000d60:	2380      	movs	r3, #128	; 0x80
 8000d62:	02db      	lsls	r3, r3, #11
 8000d64:	4013      	ands	r3, r2
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d6a:	2114      	movs	r1, #20
 8000d6c:	187b      	adds	r3, r7, r1
 8000d6e:	22c0      	movs	r2, #192	; 0xc0
 8000d70:	0092      	lsls	r2, r2, #2
 8000d72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	187b      	adds	r3, r7, r1
 8000d76:	2202      	movs	r2, #2
 8000d78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	187b      	adds	r3, r7, r1
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d80:	187b      	adds	r3, r7, r1
 8000d82:	2203      	movs	r2, #3
 8000d84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000d86:	187b      	adds	r3, r7, r1
 8000d88:	2204      	movs	r2, #4
 8000d8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8c:	187b      	adds	r3, r7, r1
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	; (8000db8 <HAL_CAN_MspInit+0xa8>)
 8000d90:	0019      	movs	r1, r3
 8000d92:	0010      	movs	r0, r2
 8000d94:	f001 f944 	bl	8002020 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	201e      	movs	r0, #30
 8000d9e:	f001 f8fd 	bl	8001f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000da2:	201e      	movs	r0, #30
 8000da4:	f001 f90f 	bl	8001fc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000da8:	46c0      	nop			; (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	b00a      	add	sp, #40	; 0x28
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	40006400 	.word	0x40006400
 8000db4:	40021000 	.word	0x40021000
 8000db8:	48000400 	.word	0x48000400

08000dbc <HAL_CAN_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a0b      	ldr	r2, [pc, #44]	; (8000df8 <HAL_CAN_MspDeInit+0x3c>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d10f      	bne.n	8000dee <HAL_CAN_MspDeInit+0x32>
  {
  /* USER CODE BEGIN CAN_MspDeInit 0 */

  /* USER CODE END CAN_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8000dce:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <HAL_CAN_MspDeInit+0x40>)
 8000dd0:	69da      	ldr	r2, [r3, #28]
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <HAL_CAN_MspDeInit+0x40>)
 8000dd4:	490a      	ldr	r1, [pc, #40]	; (8000e00 <HAL_CAN_MspDeInit+0x44>)
 8000dd6:	400a      	ands	r2, r1
 8000dd8:	61da      	str	r2, [r3, #28]
  
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8000dda:	23c0      	movs	r3, #192	; 0xc0
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	4a09      	ldr	r2, [pc, #36]	; (8000e04 <HAL_CAN_MspDeInit+0x48>)
 8000de0:	0019      	movs	r1, r3
 8000de2:	0010      	movs	r0, r2
 8000de4:	f001 fa94 	bl	8002310 <HAL_GPIO_DeInit>

    /* CAN interrupt DeInit */
    HAL_NVIC_DisableIRQ(CEC_CAN_IRQn);
 8000de8:	201e      	movs	r0, #30
 8000dea:	f001 f8fc 	bl	8001fe6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN CAN_MspDeInit 1 */

  /* USER CODE END CAN_MspDeInit 1 */
  }

}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	46bd      	mov	sp, r7
 8000df2:	b002      	add	sp, #8
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	40006400 	.word	0x40006400
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	fdffffff 	.word	0xfdffffff
 8000e04:	48000400 	.word	0x48000400

08000e08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a0d      	ldr	r2, [pc, #52]	; (8000e4c <HAL_TIM_Base_MspInit+0x44>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d113      	bne.n	8000e42 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e1a:	4b0d      	ldr	r3, [pc, #52]	; (8000e50 <HAL_TIM_Base_MspInit+0x48>)
 8000e1c:	69da      	ldr	r2, [r3, #28]
 8000e1e:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <HAL_TIM_Base_MspInit+0x48>)
 8000e20:	2102      	movs	r1, #2
 8000e22:	430a      	orrs	r2, r1
 8000e24:	61da      	str	r2, [r3, #28]
 8000e26:	4b0a      	ldr	r3, [pc, #40]	; (8000e50 <HAL_TIM_Base_MspInit+0x48>)
 8000e28:	69db      	ldr	r3, [r3, #28]
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2103      	movs	r1, #3
 8000e36:	2010      	movs	r0, #16
 8000e38:	f001 f8b0 	bl	8001f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000e3c:	2010      	movs	r0, #16
 8000e3e:	f001 f8c2 	bl	8001fc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000e42:	46c0      	nop			; (mov r8, r8)
 8000e44:	46bd      	mov	sp, r7
 8000e46:	b004      	add	sp, #16
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	40000400 	.word	0x40000400
 8000e50:	40021000 	.word	0x40021000

08000e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e58:	46c0      	nop			; (mov r8, r8)
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e62:	e7fe      	b.n	8000e62 <HardFault_Handler+0x4>

08000e64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e68:	46c0      	nop			; (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7c:	f000 f8a0 	bl	8000fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e80:	46c0      	nop			; (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
	...

08000e88 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e8c:	4b03      	ldr	r3, [pc, #12]	; (8000e9c <TIM3_IRQHandler+0x14>)
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f003 f9ae 	bl	80041f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000e94:	46c0      	nop			; (mov r8, r8)
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	200004d8 	.word	0x200004d8

08000ea0 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000ea4:	4b03      	ldr	r3, [pc, #12]	; (8000eb4 <CEC_CAN_IRQHandler+0x14>)
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f000 fdaa 	bl	8001a00 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000eac:	46c0      	nop			; (mov r8, r8)
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	46c0      	nop			; (mov r8, r8)
 8000eb4:	200004b0 	.word	0x200004b0

08000eb8 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000ebc:	4b03      	ldr	r3, [pc, #12]	; (8000ecc <USB_IRQHandler+0x14>)
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f001 fc3e 	bl	8002740 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	46c0      	nop			; (mov r8, r8)
 8000ecc:	200009e0 	.word	0x200009e0

08000ed0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ed4:	46c0      	nop			; (mov r8, r8)
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000edc:	480d      	ldr	r0, [pc, #52]	; (8000f14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ede:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ee0:	480d      	ldr	r0, [pc, #52]	; (8000f18 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ee2:	490e      	ldr	r1, [pc, #56]	; (8000f1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ee4:	4a0e      	ldr	r2, [pc, #56]	; (8000f20 <LoopForever+0xe>)
  movs r3, #0
 8000ee6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee8:	e002      	b.n	8000ef0 <LoopCopyDataInit>

08000eea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eee:	3304      	adds	r3, #4

08000ef0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ef2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef4:	d3f9      	bcc.n	8000eea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef6:	4a0b      	ldr	r2, [pc, #44]	; (8000f24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ef8:	4c0b      	ldr	r4, [pc, #44]	; (8000f28 <LoopForever+0x16>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000efc:	e001      	b.n	8000f02 <LoopFillZerobss>

08000efe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f00:	3204      	adds	r2, #4

08000f02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f04:	d3fb      	bcc.n	8000efe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000f06:	f7ff ffe3 	bl	8000ed0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000f0a:	f006 ff73 	bl	8007df4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f0e:	f7ff fc4b 	bl	80007a8 <main>

08000f12 <LoopForever>:

LoopForever:
    b LoopForever
 8000f12:	e7fe      	b.n	8000f12 <LoopForever>
  ldr   r0, =_estack
 8000f14:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f1c:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8000f20:	08008014 	.word	0x08008014
  ldr r2, =_sbss
 8000f24:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8000f28:	20000c54 	.word	0x20000c54

08000f2c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f2c:	e7fe      	b.n	8000f2c <ADC1_COMP_IRQHandler>
	...

08000f30 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f34:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <HAL_Init+0x24>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <HAL_Init+0x24>)
 8000f3a:	2110      	movs	r1, #16
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f000 f809 	bl	8000f58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f46:	f7ff febf 	bl	8000cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	46c0      	nop			; (mov r8, r8)
 8000f54:	40022000 	.word	0x40022000

08000f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f58:	b590      	push	{r4, r7, lr}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f60:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <HAL_InitTick+0x5c>)
 8000f62:	681c      	ldr	r4, [r3, #0]
 8000f64:	4b14      	ldr	r3, [pc, #80]	; (8000fb8 <HAL_InitTick+0x60>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	0019      	movs	r1, r3
 8000f6a:	23fa      	movs	r3, #250	; 0xfa
 8000f6c:	0098      	lsls	r0, r3, #2
 8000f6e:	f7ff f8cb 	bl	8000108 <__udivsi3>
 8000f72:	0003      	movs	r3, r0
 8000f74:	0019      	movs	r1, r3
 8000f76:	0020      	movs	r0, r4
 8000f78:	f7ff f8c6 	bl	8000108 <__udivsi3>
 8000f7c:	0003      	movs	r3, r0
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f001 f841 	bl	8002006 <HAL_SYSTICK_Config>
 8000f84:	1e03      	subs	r3, r0, #0
 8000f86:	d001      	beq.n	8000f8c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e00f      	b.n	8000fac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b03      	cmp	r3, #3
 8000f90:	d80b      	bhi.n	8000faa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f92:	6879      	ldr	r1, [r7, #4]
 8000f94:	2301      	movs	r3, #1
 8000f96:	425b      	negs	r3, r3
 8000f98:	2200      	movs	r2, #0
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f000 fffe 	bl	8001f9c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_InitTick+0x64>)
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	e000      	b.n	8000fac <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
}
 8000fac:	0018      	movs	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	b003      	add	sp, #12
 8000fb2:	bd90      	pop	{r4, r7, pc}
 8000fb4:	20000004 	.word	0x20000004
 8000fb8:	2000000c 	.word	0x2000000c
 8000fbc:	20000008 	.word	0x20000008

08000fc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fc4:	4b05      	ldr	r3, [pc, #20]	; (8000fdc <HAL_IncTick+0x1c>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	001a      	movs	r2, r3
 8000fca:	4b05      	ldr	r3, [pc, #20]	; (8000fe0 <HAL_IncTick+0x20>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	18d2      	adds	r2, r2, r3
 8000fd0:	4b03      	ldr	r3, [pc, #12]	; (8000fe0 <HAL_IncTick+0x20>)
 8000fd2:	601a      	str	r2, [r3, #0]
}
 8000fd4:	46c0      	nop			; (mov r8, r8)
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	2000000c 	.word	0x2000000c
 8000fe0:	20000518 	.word	0x20000518

08000fe4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fe8:	4b02      	ldr	r3, [pc, #8]	; (8000ff4 <HAL_GetTick+0x10>)
 8000fea:	681b      	ldr	r3, [r3, #0]
}
 8000fec:	0018      	movs	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	20000518 	.word	0x20000518

08000ff8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e0f0      	b.n	80011ec <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2220      	movs	r2, #32
 800100e:	5c9b      	ldrb	r3, [r3, r2]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	d103      	bne.n	800101e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	0018      	movs	r0, r3
 800101a:	f7ff fe79 	bl	8000d10 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2102      	movs	r1, #2
 800102a:	438a      	bics	r2, r1
 800102c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800102e:	f7ff ffd9 	bl	8000fe4 <HAL_GetTick>
 8001032:	0003      	movs	r3, r0
 8001034:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001036:	e013      	b.n	8001060 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001038:	f7ff ffd4 	bl	8000fe4 <HAL_GetTick>
 800103c:	0002      	movs	r2, r0
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b0a      	cmp	r3, #10
 8001044:	d90c      	bls.n	8001060 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104a:	2280      	movs	r2, #128	; 0x80
 800104c:	0292      	lsls	r2, r2, #10
 800104e:	431a      	orrs	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2220      	movs	r2, #32
 8001058:	2105      	movs	r1, #5
 800105a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	e0c5      	b.n	80011ec <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2202      	movs	r2, #2
 8001068:	4013      	ands	r3, r2
 800106a:	d1e5      	bne.n	8001038 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2101      	movs	r1, #1
 8001078:	430a      	orrs	r2, r1
 800107a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800107c:	f7ff ffb2 	bl	8000fe4 <HAL_GetTick>
 8001080:	0003      	movs	r3, r0
 8001082:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001084:	e013      	b.n	80010ae <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001086:	f7ff ffad 	bl	8000fe4 <HAL_GetTick>
 800108a:	0002      	movs	r2, r0
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	2b0a      	cmp	r3, #10
 8001092:	d90c      	bls.n	80010ae <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001098:	2280      	movs	r2, #128	; 0x80
 800109a:	0292      	lsls	r2, r2, #10
 800109c:	431a      	orrs	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2220      	movs	r2, #32
 80010a6:	2105      	movs	r1, #5
 80010a8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e09e      	b.n	80011ec <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	2201      	movs	r2, #1
 80010b6:	4013      	ands	r3, r2
 80010b8:	d0e5      	beq.n	8001086 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	7e1b      	ldrb	r3, [r3, #24]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d108      	bne.n	80010d4 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2180      	movs	r1, #128	; 0x80
 80010ce:	430a      	orrs	r2, r1
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	e007      	b.n	80010e4 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2180      	movs	r1, #128	; 0x80
 80010e0:	438a      	bics	r2, r1
 80010e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	7e5b      	ldrb	r3, [r3, #25]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d108      	bne.n	80010fe <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2140      	movs	r1, #64	; 0x40
 80010f8:	430a      	orrs	r2, r1
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	e007      	b.n	800110e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2140      	movs	r1, #64	; 0x40
 800110a:	438a      	bics	r2, r1
 800110c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	7e9b      	ldrb	r3, [r3, #26]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d108      	bne.n	8001128 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2120      	movs	r1, #32
 8001122:	430a      	orrs	r2, r1
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	e007      	b.n	8001138 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2120      	movs	r1, #32
 8001134:	438a      	bics	r2, r1
 8001136:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	7edb      	ldrb	r3, [r3, #27]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d108      	bne.n	8001152 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2110      	movs	r1, #16
 800114c:	438a      	bics	r2, r1
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	e007      	b.n	8001162 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2110      	movs	r1, #16
 800115e:	430a      	orrs	r2, r1
 8001160:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	7f1b      	ldrb	r3, [r3, #28]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d108      	bne.n	800117c <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2108      	movs	r1, #8
 8001176:	430a      	orrs	r2, r1
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	e007      	b.n	800118c <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2108      	movs	r1, #8
 8001188:	438a      	bics	r2, r1
 800118a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	7f5b      	ldrb	r3, [r3, #29]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d108      	bne.n	80011a6 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2104      	movs	r1, #4
 80011a0:	430a      	orrs	r2, r1
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	e007      	b.n	80011b6 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2104      	movs	r1, #4
 80011b2:	438a      	bics	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689a      	ldr	r2, [r3, #8]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
 80011be:	431a      	orrs	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	691b      	ldr	r3, [r3, #16]
 80011c4:	431a      	orrs	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	431a      	orrs	r2, r3
 80011cc:	0011      	movs	r1, r2
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	1e5a      	subs	r2, r3, #1
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	430a      	orrs	r2, r1
 80011da:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2220      	movs	r2, #32
 80011e6:	2101      	movs	r1, #1
 80011e8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	0018      	movs	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b004      	add	sp, #16
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e018      	b.n	8001238 <HAL_CAN_DeInit+0x44>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	0018      	movs	r0, r3
 800120a:	f000 f951 	bl	80014b0 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	0018      	movs	r0, r3
 8001212:	f7ff fdd3 	bl	8000dbc <HAL_CAN_MspDeInit>
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2180      	movs	r1, #128	; 0x80
 8001222:	0209      	lsls	r1, r1, #8
 8001224:	430a      	orrs	r2, r1
 8001226:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2200      	movs	r2, #0
 800122c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2220      	movs	r2, #32
 8001232:	2100      	movs	r1, #0
 8001234:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	0018      	movs	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	b002      	add	sp, #8
 800123e:	bd80      	pop	{r7, pc}

08001240 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001250:	2013      	movs	r0, #19
 8001252:	183b      	adds	r3, r7, r0
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	2120      	movs	r1, #32
 8001258:	5c52      	ldrb	r2, [r2, r1]
 800125a:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 800125c:	183b      	adds	r3, r7, r0
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d005      	beq.n	8001270 <HAL_CAN_ConfigFilter+0x30>
 8001264:	2313      	movs	r3, #19
 8001266:	18fb      	adds	r3, r7, r3
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b02      	cmp	r3, #2
 800126c:	d000      	beq.n	8001270 <HAL_CAN_ConfigFilter+0x30>
 800126e:	e0cd      	b.n	800140c <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001270:	697a      	ldr	r2, [r7, #20]
 8001272:	2380      	movs	r3, #128	; 0x80
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	58d3      	ldr	r3, [r2, r3]
 8001278:	2201      	movs	r2, #1
 800127a:	431a      	orrs	r2, r3
 800127c:	0011      	movs	r1, r2
 800127e:	697a      	ldr	r2, [r7, #20]
 8001280:	2380      	movs	r3, #128	; 0x80
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	221f      	movs	r2, #31
 800128c:	4013      	ands	r3, r2
 800128e:	2201      	movs	r2, #1
 8001290:	409a      	lsls	r2, r3
 8001292:	0013      	movs	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001296:	697a      	ldr	r2, [r7, #20]
 8001298:	2387      	movs	r3, #135	; 0x87
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	58d3      	ldr	r3, [r2, r3]
 800129e:	68fa      	ldr	r2, [r7, #12]
 80012a0:	43d2      	mvns	r2, r2
 80012a2:	401a      	ands	r2, r3
 80012a4:	0011      	movs	r1, r2
 80012a6:	697a      	ldr	r2, [r7, #20]
 80012a8:	2387      	movs	r3, #135	; 0x87
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d129      	bne.n	800130a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	2383      	movs	r3, #131	; 0x83
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	58d3      	ldr	r3, [r2, r3]
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	43d2      	mvns	r2, r2
 80012c2:	401a      	ands	r2, r3
 80012c4:	0011      	movs	r1, r2
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	2383      	movs	r3, #131	; 0x83
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	041b      	lsls	r3, r3, #16
 80012da:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80012e0:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3248      	adds	r2, #72	; 0x48
 80012e6:	00d2      	lsls	r2, r2, #3
 80012e8:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	041b      	lsls	r3, r3, #16
 80012f6:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012fc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012fe:	6979      	ldr	r1, [r7, #20]
 8001300:	3348      	adds	r3, #72	; 0x48
 8001302:	00db      	lsls	r3, r3, #3
 8001304:	18cb      	adds	r3, r1, r3
 8001306:	3304      	adds	r3, #4
 8001308:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d128      	bne.n	8001364 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001312:	697a      	ldr	r2, [r7, #20]
 8001314:	2383      	movs	r3, #131	; 0x83
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	58d2      	ldr	r2, [r2, r3]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	431a      	orrs	r2, r3
 800131e:	0011      	movs	r1, r2
 8001320:	697a      	ldr	r2, [r7, #20]
 8001322:	2383      	movs	r3, #131	; 0x83
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	041b      	lsls	r3, r3, #16
 8001334:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800133a:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3248      	adds	r2, #72	; 0x48
 8001340:	00d2      	lsls	r2, r2, #3
 8001342:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	041b      	lsls	r3, r3, #16
 8001350:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001356:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001358:	6979      	ldr	r1, [r7, #20]
 800135a:	3348      	adds	r3, #72	; 0x48
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	18cb      	adds	r3, r1, r3
 8001360:	3304      	adds	r3, #4
 8001362:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d10c      	bne.n	8001386 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800136c:	697a      	ldr	r2, [r7, #20]
 800136e:	2381      	movs	r3, #129	; 0x81
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	58d3      	ldr	r3, [r2, r3]
 8001374:	68fa      	ldr	r2, [r7, #12]
 8001376:	43d2      	mvns	r2, r2
 8001378:	401a      	ands	r2, r3
 800137a:	0011      	movs	r1, r2
 800137c:	697a      	ldr	r2, [r7, #20]
 800137e:	2381      	movs	r3, #129	; 0x81
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	50d1      	str	r1, [r2, r3]
 8001384:	e00a      	b.n	800139c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001386:	697a      	ldr	r2, [r7, #20]
 8001388:	2381      	movs	r3, #129	; 0x81
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	58d2      	ldr	r2, [r2, r3]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	431a      	orrs	r2, r3
 8001392:	0011      	movs	r1, r2
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	2381      	movs	r3, #129	; 0x81
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	691b      	ldr	r3, [r3, #16]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d10c      	bne.n	80013be <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80013a4:	697a      	ldr	r2, [r7, #20]
 80013a6:	2385      	movs	r3, #133	; 0x85
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	58d3      	ldr	r3, [r2, r3]
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	43d2      	mvns	r2, r2
 80013b0:	401a      	ands	r2, r3
 80013b2:	0011      	movs	r1, r2
 80013b4:	697a      	ldr	r2, [r7, #20]
 80013b6:	2385      	movs	r3, #133	; 0x85
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	50d1      	str	r1, [r2, r3]
 80013bc:	e00a      	b.n	80013d4 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	2385      	movs	r3, #133	; 0x85
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	58d2      	ldr	r2, [r2, r3]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	431a      	orrs	r2, r3
 80013ca:	0011      	movs	r1, r2
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	2385      	movs	r3, #133	; 0x85
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	6a1b      	ldr	r3, [r3, #32]
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d10a      	bne.n	80013f2 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	2387      	movs	r3, #135	; 0x87
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	58d2      	ldr	r2, [r2, r3]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	431a      	orrs	r2, r3
 80013e8:	0011      	movs	r1, r2
 80013ea:	697a      	ldr	r2, [r7, #20]
 80013ec:	2387      	movs	r3, #135	; 0x87
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	58d3      	ldr	r3, [r2, r3]
 80013fa:	2201      	movs	r2, #1
 80013fc:	4393      	bics	r3, r2
 80013fe:	0019      	movs	r1, r3
 8001400:	697a      	ldr	r2, [r7, #20]
 8001402:	2380      	movs	r3, #128	; 0x80
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8001408:	2300      	movs	r3, #0
 800140a:	e007      	b.n	800141c <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001410:	2280      	movs	r2, #128	; 0x80
 8001412:	02d2      	lsls	r2, r2, #11
 8001414:	431a      	orrs	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
  }
}
 800141c:	0018      	movs	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	b006      	add	sp, #24
 8001422:	bd80      	pop	{r7, pc}

08001424 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2220      	movs	r2, #32
 8001430:	5c9b      	ldrb	r3, [r3, r2]
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b01      	cmp	r3, #1
 8001436:	d12f      	bne.n	8001498 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2220      	movs	r2, #32
 800143c:	2102      	movs	r1, #2
 800143e:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2101      	movs	r1, #1
 800144c:	438a      	bics	r2, r1
 800144e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001450:	f7ff fdc8 	bl	8000fe4 <HAL_GetTick>
 8001454:	0003      	movs	r3, r0
 8001456:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001458:	e013      	b.n	8001482 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800145a:	f7ff fdc3 	bl	8000fe4 <HAL_GetTick>
 800145e:	0002      	movs	r2, r0
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	2b0a      	cmp	r3, #10
 8001466:	d90c      	bls.n	8001482 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146c:	2280      	movs	r2, #128	; 0x80
 800146e:	0292      	lsls	r2, r2, #10
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2220      	movs	r2, #32
 800147a:	2105      	movs	r1, #5
 800147c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e012      	b.n	80014a8 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2201      	movs	r2, #1
 800148a:	4013      	ands	r3, r2
 800148c:	d1e5      	bne.n	800145a <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001494:	2300      	movs	r3, #0
 8001496:	e007      	b.n	80014a8 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149c:	2280      	movs	r2, #128	; 0x80
 800149e:	0312      	lsls	r2, r2, #12
 80014a0:	431a      	orrs	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
  }
}
 80014a8:	0018      	movs	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	b004      	add	sp, #16
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2220      	movs	r2, #32
 80014bc:	5c9b      	ldrb	r3, [r3, r2]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d134      	bne.n	800152e <HAL_CAN_Stop+0x7e>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2101      	movs	r1, #1
 80014d0:	430a      	orrs	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80014d4:	f7ff fd86 	bl	8000fe4 <HAL_GetTick>
 80014d8:	0003      	movs	r3, r0
 80014da:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014dc:	e013      	b.n	8001506 <HAL_CAN_Stop+0x56>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014de:	f7ff fd81 	bl	8000fe4 <HAL_GetTick>
 80014e2:	0002      	movs	r2, r0
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b0a      	cmp	r3, #10
 80014ea:	d90c      	bls.n	8001506 <HAL_CAN_Stop+0x56>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f0:	2280      	movs	r2, #128	; 0x80
 80014f2:	0292      	lsls	r2, r2, #10
 80014f4:	431a      	orrs	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2220      	movs	r2, #32
 80014fe:	2105      	movs	r1, #5
 8001500:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e01b      	b.n	800153e <HAL_CAN_Stop+0x8e>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	2201      	movs	r2, #1
 800150e:	4013      	ands	r3, r2
 8001510:	d0e5      	beq.n	80014de <HAL_CAN_Stop+0x2e>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2102      	movs	r1, #2
 800151e:	438a      	bics	r2, r1
 8001520:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2220      	movs	r2, #32
 8001526:	2101      	movs	r1, #1
 8001528:	5499      	strb	r1, [r3, r2]

    /* Return function status */
    return HAL_OK;
 800152a:	2300      	movs	r3, #0
 800152c:	e007      	b.n	800153e <HAL_CAN_Stop+0x8e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001532:	2280      	movs	r2, #128	; 0x80
 8001534:	0352      	lsls	r2, r2, #13
 8001536:	431a      	orrs	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
  }
}
 800153e:	0018      	movs	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	b004      	add	sp, #16
 8001544:	bd80      	pop	{r7, pc}

08001546 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b088      	sub	sp, #32
 800154a:	af00      	add	r7, sp, #0
 800154c:	60f8      	str	r0, [r7, #12]
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	607a      	str	r2, [r7, #4]
 8001552:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001554:	201f      	movs	r0, #31
 8001556:	183b      	adds	r3, r7, r0
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	2120      	movs	r1, #32
 800155c:	5c52      	ldrb	r2, [r2, r1]
 800155e:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001568:	183b      	adds	r3, r7, r0
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d005      	beq.n	800157c <HAL_CAN_AddTxMessage+0x36>
 8001570:	231f      	movs	r3, #31
 8001572:	18fb      	adds	r3, r7, r3
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b02      	cmp	r3, #2
 8001578:	d000      	beq.n	800157c <HAL_CAN_AddTxMessage+0x36>
 800157a:	e0b7      	b.n	80016ec <HAL_CAN_AddTxMessage+0x1a6>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	2380      	movs	r3, #128	; 0x80
 8001580:	04db      	lsls	r3, r3, #19
 8001582:	4013      	ands	r3, r2
 8001584:	d10a      	bne.n	800159c <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	051b      	lsls	r3, r3, #20
 800158c:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800158e:	d105      	bne.n	800159c <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	2380      	movs	r3, #128	; 0x80
 8001594:	055b      	lsls	r3, r3, #21
 8001596:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001598:	d100      	bne.n	800159c <HAL_CAN_AddTxMessage+0x56>
 800159a:	e09e      	b.n	80016da <HAL_CAN_AddTxMessage+0x194>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	0e1b      	lsrs	r3, r3, #24
 80015a0:	2203      	movs	r2, #3
 80015a2:	4013      	ands	r3, r2
 80015a4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d908      	bls.n	80015be <HAL_CAN_AddTxMessage+0x78>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b0:	2280      	movs	r2, #128	; 0x80
 80015b2:	0412      	lsls	r2, r2, #16
 80015b4:	431a      	orrs	r2, r3
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e09e      	b.n	80016fc <HAL_CAN_AddTxMessage+0x1b6>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80015be:	2201      	movs	r2, #1
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	409a      	lsls	r2, r3
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d10c      	bne.n	80015ea <HAL_CAN_AddTxMessage+0xa4>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4311      	orrs	r1, r2
 80015e0:	697a      	ldr	r2, [r7, #20]
 80015e2:	3218      	adds	r2, #24
 80015e4:	0112      	lsls	r2, r2, #4
 80015e6:	50d1      	str	r1, [r2, r3]
 80015e8:	e00f      	b.n	800160a <HAL_CAN_AddTxMessage+0xc4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015f4:	431a      	orrs	r2, r3
 80015f6:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001600:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	3218      	adds	r2, #24
 8001606:	0112      	lsls	r2, r2, #4
 8001608:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	6819      	ldr	r1, [r3, #0]
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	691a      	ldr	r2, [r3, #16]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	3318      	adds	r3, #24
 8001616:	011b      	lsls	r3, r3, #4
 8001618:	18cb      	adds	r3, r1, r3
 800161a:	3304      	adds	r3, #4
 800161c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	7d1b      	ldrb	r3, [r3, #20]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d112      	bne.n	800164c <HAL_CAN_AddTxMessage+0x106>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	3318      	adds	r3, #24
 800162e:	011b      	lsls	r3, r3, #4
 8001630:	18d3      	adds	r3, r2, r3
 8001632:	3304      	adds	r3, #4
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6819      	ldr	r1, [r3, #0]
 800163a:	2380      	movs	r3, #128	; 0x80
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	431a      	orrs	r2, r3
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	3318      	adds	r3, #24
 8001644:	011b      	lsls	r3, r3, #4
 8001646:	18cb      	adds	r3, r1, r3
 8001648:	3304      	adds	r3, #4
 800164a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3307      	adds	r3, #7
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	061a      	lsls	r2, r3, #24
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3306      	adds	r3, #6
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	041b      	lsls	r3, r3, #16
 800165c:	431a      	orrs	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	3305      	adds	r3, #5
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3304      	adds	r3, #4
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	0019      	movs	r1, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	6818      	ldr	r0, [r3, #0]
 8001674:	430a      	orrs	r2, r1
 8001676:	6979      	ldr	r1, [r7, #20]
 8001678:	23c6      	movs	r3, #198	; 0xc6
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	0109      	lsls	r1, r1, #4
 800167e:	1841      	adds	r1, r0, r1
 8001680:	18cb      	adds	r3, r1, r3
 8001682:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3303      	adds	r3, #3
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	061a      	lsls	r2, r3, #24
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3302      	adds	r3, #2
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	041b      	lsls	r3, r3, #16
 8001694:	431a      	orrs	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	3301      	adds	r3, #1
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	021b      	lsls	r3, r3, #8
 800169e:	431a      	orrs	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	0019      	movs	r1, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6818      	ldr	r0, [r3, #0]
 80016aa:	430a      	orrs	r2, r1
 80016ac:	6979      	ldr	r1, [r7, #20]
 80016ae:	23c4      	movs	r3, #196	; 0xc4
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	0109      	lsls	r1, r1, #4
 80016b4:	1841      	adds	r1, r0, r1
 80016b6:	18cb      	adds	r3, r1, r3
 80016b8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	3218      	adds	r2, #24
 80016c2:	0112      	lsls	r2, r2, #4
 80016c4:	58d2      	ldr	r2, [r2, r3]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2101      	movs	r1, #1
 80016cc:	4311      	orrs	r1, r2
 80016ce:	697a      	ldr	r2, [r7, #20]
 80016d0:	3218      	adds	r2, #24
 80016d2:	0112      	lsls	r2, r2, #4
 80016d4:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	e010      	b.n	80016fc <HAL_CAN_AddTxMessage+0x1b6>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016de:	2280      	movs	r2, #128	; 0x80
 80016e0:	0392      	lsls	r2, r2, #14
 80016e2:	431a      	orrs	r2, r3
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e007      	b.n	80016fc <HAL_CAN_AddTxMessage+0x1b6>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f0:	2280      	movs	r2, #128	; 0x80
 80016f2:	02d2      	lsls	r2, r2, #11
 80016f4:	431a      	orrs	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
  }
}
 80016fc:	0018      	movs	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	b008      	add	sp, #32
 8001702:	bd80      	pop	{r7, pc}

08001704 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001710:	200b      	movs	r0, #11
 8001712:	183b      	adds	r3, r7, r0
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	2120      	movs	r1, #32
 8001718:	5c52      	ldrb	r2, [r2, r1]
 800171a:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 800171c:	183b      	adds	r3, r7, r0
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d004      	beq.n	800172e <HAL_CAN_GetTxMailboxesFreeLevel+0x2a>
 8001724:	230b      	movs	r3, #11
 8001726:	18fb      	adds	r3, r7, r3
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b02      	cmp	r3, #2
 800172c:	d11d      	bne.n	800176a <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	04db      	lsls	r3, r3, #19
 8001738:	4013      	ands	r3, r2
 800173a:	d002      	beq.n	8001742 <HAL_CAN_GetTxMailboxesFreeLevel+0x3e>
    {
      freelevel++;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	3301      	adds	r3, #1
 8001740:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	689a      	ldr	r2, [r3, #8]
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	051b      	lsls	r3, r3, #20
 800174c:	4013      	ands	r3, r2
 800174e:	d002      	beq.n	8001756 <HAL_CAN_GetTxMailboxesFreeLevel+0x52>
    {
      freelevel++;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	3301      	adds	r3, #1
 8001754:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	055b      	lsls	r3, r3, #21
 8001760:	4013      	ands	r3, r2
 8001762:	d002      	beq.n	800176a <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
    {
      freelevel++;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	3301      	adds	r3, #1
 8001768:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800176a:	68fb      	ldr	r3, [r7, #12]
}
 800176c:	0018      	movs	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	b004      	add	sp, #16
 8001772:	bd80      	pop	{r7, pc}

08001774 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
 8001780:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001782:	2017      	movs	r0, #23
 8001784:	183b      	adds	r3, r7, r0
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	2120      	movs	r1, #32
 800178a:	5c52      	ldrb	r2, [r2, r1]
 800178c:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800178e:	183b      	adds	r3, r7, r0
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d005      	beq.n	80017a2 <HAL_CAN_GetRxMessage+0x2e>
 8001796:	2317      	movs	r3, #23
 8001798:	18fb      	adds	r3, r7, r3
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b02      	cmp	r3, #2
 800179e:	d000      	beq.n	80017a2 <HAL_CAN_GetRxMessage+0x2e>
 80017a0:	e0f8      	b.n	8001994 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d10e      	bne.n	80017c6 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	2203      	movs	r2, #3
 80017b0:	4013      	ands	r3, r2
 80017b2:	d117      	bne.n	80017e4 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b8:	2280      	movs	r2, #128	; 0x80
 80017ba:	0392      	lsls	r2, r2, #14
 80017bc:	431a      	orrs	r2, r3
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e0ee      	b.n	80019a4 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	691b      	ldr	r3, [r3, #16]
 80017cc:	2203      	movs	r2, #3
 80017ce:	4013      	ands	r3, r2
 80017d0:	d108      	bne.n	80017e4 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d6:	2280      	movs	r2, #128	; 0x80
 80017d8:	0392      	lsls	r2, r2, #14
 80017da:	431a      	orrs	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0df      	b.n	80019a4 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68ba      	ldr	r2, [r7, #8]
 80017ea:	321b      	adds	r2, #27
 80017ec:	0112      	lsls	r2, r2, #4
 80017ee:	58d3      	ldr	r3, [r2, r3]
 80017f0:	2204      	movs	r2, #4
 80017f2:	401a      	ands	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d10b      	bne.n	8001818 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	68ba      	ldr	r2, [r7, #8]
 8001806:	321b      	adds	r2, #27
 8001808:	0112      	lsls	r2, r2, #4
 800180a:	58d3      	ldr	r3, [r2, r3]
 800180c:	0d5b      	lsrs	r3, r3, #21
 800180e:	055b      	lsls	r3, r3, #21
 8001810:	0d5a      	lsrs	r2, r3, #21
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	e00a      	b.n	800182e <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	68ba      	ldr	r2, [r7, #8]
 800181e:	321b      	adds	r2, #27
 8001820:	0112      	lsls	r2, r2, #4
 8001822:	58d3      	ldr	r3, [r2, r3]
 8001824:	08db      	lsrs	r3, r3, #3
 8001826:	00db      	lsls	r3, r3, #3
 8001828:	08da      	lsrs	r2, r3, #3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	321b      	adds	r2, #27
 8001836:	0112      	lsls	r2, r2, #4
 8001838:	58d3      	ldr	r3, [r2, r3]
 800183a:	2202      	movs	r2, #2
 800183c:	401a      	ands	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	331b      	adds	r3, #27
 800184a:	011b      	lsls	r3, r3, #4
 800184c:	18d3      	adds	r3, r2, r3
 800184e:	3304      	adds	r3, #4
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	220f      	movs	r2, #15
 8001854:	401a      	ands	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	331b      	adds	r3, #27
 8001862:	011b      	lsls	r3, r3, #4
 8001864:	18d3      	adds	r3, r2, r3
 8001866:	3304      	adds	r3, #4
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	0a1b      	lsrs	r3, r3, #8
 800186c:	22ff      	movs	r2, #255	; 0xff
 800186e:	401a      	ands	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	331b      	adds	r3, #27
 800187c:	011b      	lsls	r3, r3, #4
 800187e:	18d3      	adds	r3, r2, r3
 8001880:	3304      	adds	r3, #4
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	0c1b      	lsrs	r3, r3, #16
 8001886:	041b      	lsls	r3, r3, #16
 8001888:	0c1a      	lsrs	r2, r3, #16
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6819      	ldr	r1, [r3, #0]
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	23dc      	movs	r3, #220	; 0xdc
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	0112      	lsls	r2, r2, #4
 800189a:	188a      	adds	r2, r1, r2
 800189c:	18d3      	adds	r3, r2, r3
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6819      	ldr	r1, [r3, #0]
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	23dc      	movs	r3, #220	; 0xdc
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	0112      	lsls	r2, r2, #4
 80018b2:	188a      	adds	r2, r1, r2
 80018b4:	18d3      	adds	r3, r2, r3
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	0a1a      	lsrs	r2, r3, #8
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	3301      	adds	r3, #1
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	6819      	ldr	r1, [r3, #0]
 80018c6:	68ba      	ldr	r2, [r7, #8]
 80018c8:	23dc      	movs	r3, #220	; 0xdc
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	0112      	lsls	r2, r2, #4
 80018ce:	188a      	adds	r2, r1, r2
 80018d0:	18d3      	adds	r3, r2, r3
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	0c1a      	lsrs	r2, r3, #16
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	3302      	adds	r3, #2
 80018da:	b2d2      	uxtb	r2, r2
 80018dc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	6819      	ldr	r1, [r3, #0]
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	23dc      	movs	r3, #220	; 0xdc
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	0112      	lsls	r2, r2, #4
 80018ea:	188a      	adds	r2, r1, r2
 80018ec:	18d3      	adds	r3, r2, r3
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	0e1a      	lsrs	r2, r3, #24
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	3303      	adds	r3, #3
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6819      	ldr	r1, [r3, #0]
 80018fe:	68ba      	ldr	r2, [r7, #8]
 8001900:	23de      	movs	r3, #222	; 0xde
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	0112      	lsls	r2, r2, #4
 8001906:	188a      	adds	r2, r1, r2
 8001908:	18d3      	adds	r3, r2, r3
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	3304      	adds	r3, #4
 8001910:	b2d2      	uxtb	r2, r2
 8001912:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	6819      	ldr	r1, [r3, #0]
 8001918:	68ba      	ldr	r2, [r7, #8]
 800191a:	23de      	movs	r3, #222	; 0xde
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	0112      	lsls	r2, r2, #4
 8001920:	188a      	adds	r2, r1, r2
 8001922:	18d3      	adds	r3, r2, r3
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	0a1a      	lsrs	r2, r3, #8
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	3305      	adds	r3, #5
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6819      	ldr	r1, [r3, #0]
 8001934:	68ba      	ldr	r2, [r7, #8]
 8001936:	23de      	movs	r3, #222	; 0xde
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	188a      	adds	r2, r1, r2
 800193e:	18d3      	adds	r3, r2, r3
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	0c1a      	lsrs	r2, r3, #16
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	3306      	adds	r3, #6
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6819      	ldr	r1, [r3, #0]
 8001950:	68ba      	ldr	r2, [r7, #8]
 8001952:	23de      	movs	r3, #222	; 0xde
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	0112      	lsls	r2, r2, #4
 8001958:	188a      	adds	r2, r1, r2
 800195a:	18d3      	adds	r3, r2, r3
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	0e1a      	lsrs	r2, r3, #24
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	3307      	adds	r3, #7
 8001964:	b2d2      	uxtb	r2, r2
 8001966:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d108      	bne.n	8001980 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2120      	movs	r1, #32
 800197a:	430a      	orrs	r2, r1
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	e007      	b.n	8001990 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	691a      	ldr	r2, [r3, #16]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2120      	movs	r1, #32
 800198c:	430a      	orrs	r2, r1
 800198e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001990:	2300      	movs	r3, #0
 8001992:	e007      	b.n	80019a4 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	02d2      	lsls	r2, r2, #11
 800199c:	431a      	orrs	r2, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
  }
}
 80019a4:	0018      	movs	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	b006      	add	sp, #24
 80019aa:	bd80      	pop	{r7, pc}

080019ac <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019b6:	200f      	movs	r0, #15
 80019b8:	183b      	adds	r3, r7, r0
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	2120      	movs	r1, #32
 80019be:	5c52      	ldrb	r2, [r2, r1]
 80019c0:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80019c2:	183b      	adds	r3, r7, r0
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d004      	beq.n	80019d4 <HAL_CAN_ActivateNotification+0x28>
 80019ca:	230f      	movs	r3, #15
 80019cc:	18fb      	adds	r3, r7, r3
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d109      	bne.n	80019e8 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	6959      	ldr	r1, [r3, #20]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80019e4:	2300      	movs	r3, #0
 80019e6:	e007      	b.n	80019f8 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ec:	2280      	movs	r2, #128	; 0x80
 80019ee:	02d2      	lsls	r2, r2, #11
 80019f0:	431a      	orrs	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
  }
}
 80019f8:	0018      	movs	r0, r3
 80019fa:	46bd      	mov	sp, r7
 80019fc:	b004      	add	sp, #16
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08a      	sub	sp, #40	; 0x28
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	699b      	ldr	r3, [r3, #24]
 8001a3a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001a3c:	6a3b      	ldr	r3, [r7, #32]
 8001a3e:	2201      	movs	r2, #1
 8001a40:	4013      	ands	r3, r2
 8001a42:	d100      	bne.n	8001a46 <HAL_CAN_IRQHandler+0x46>
 8001a44:	e084      	b.n	8001b50 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	2201      	movs	r2, #1
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d024      	beq.n	8001a98 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2201      	movs	r2, #1
 8001a54:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	2202      	movs	r2, #2
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	d004      	beq.n	8001a68 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	0018      	movs	r0, r3
 8001a62:	f7fe fde1 	bl	8000628 <HAL_CAN_TxMailbox0CompleteCallback>
 8001a66:	e017      	b.n	8001a98 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	2204      	movs	r2, #4
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d005      	beq.n	8001a7c <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a72:	2280      	movs	r2, #128	; 0x80
 8001a74:	0112      	lsls	r2, r2, #4
 8001a76:	4313      	orrs	r3, r2
 8001a78:	627b      	str	r3, [r7, #36]	; 0x24
 8001a7a:	e00d      	b.n	8001a98 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	2208      	movs	r2, #8
 8001a80:	4013      	ands	r3, r2
 8001a82:	d005      	beq.n	8001a90 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a86:	2280      	movs	r2, #128	; 0x80
 8001a88:	0152      	lsls	r2, r2, #5
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a8e:	e003      	b.n	8001a98 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	0018      	movs	r0, r3
 8001a94:	f000 f975 	bl	8001d82 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	2380      	movs	r3, #128	; 0x80
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	d028      	beq.n	8001af4 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2280      	movs	r2, #128	; 0x80
 8001aa8:	0052      	lsls	r2, r2, #1
 8001aaa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	2380      	movs	r3, #128	; 0x80
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d004      	beq.n	8001ac0 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f000 f952 	bl	8001d62 <HAL_CAN_TxMailbox1CompleteCallback>
 8001abe:	e019      	b.n	8001af4 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	2380      	movs	r3, #128	; 0x80
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d005      	beq.n	8001ad6 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	2280      	movs	r2, #128	; 0x80
 8001ace:	0192      	lsls	r2, r2, #6
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ad4:	e00e      	b.n	8001af4 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	2380      	movs	r3, #128	; 0x80
 8001ada:	011b      	lsls	r3, r3, #4
 8001adc:	4013      	ands	r3, r2
 8001ade:	d005      	beq.n	8001aec <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae2:	2280      	movs	r2, #128	; 0x80
 8001ae4:	01d2      	lsls	r2, r2, #7
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aea:	e003      	b.n	8001af4 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	0018      	movs	r0, r3
 8001af0:	f000 f94f 	bl	8001d92 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	2380      	movs	r3, #128	; 0x80
 8001af8:	025b      	lsls	r3, r3, #9
 8001afa:	4013      	ands	r3, r2
 8001afc:	d028      	beq.n	8001b50 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2280      	movs	r2, #128	; 0x80
 8001b04:	0252      	lsls	r2, r2, #9
 8001b06:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	029b      	lsls	r3, r3, #10
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d004      	beq.n	8001b1c <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	0018      	movs	r0, r3
 8001b16:	f000 f92c 	bl	8001d72 <HAL_CAN_TxMailbox2CompleteCallback>
 8001b1a:	e019      	b.n	8001b50 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	2380      	movs	r3, #128	; 0x80
 8001b20:	02db      	lsls	r3, r3, #11
 8001b22:	4013      	ands	r3, r2
 8001b24:	d005      	beq.n	8001b32 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b28:	2280      	movs	r2, #128	; 0x80
 8001b2a:	0212      	lsls	r2, r2, #8
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b30:	e00e      	b.n	8001b50 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	2380      	movs	r3, #128	; 0x80
 8001b36:	031b      	lsls	r3, r3, #12
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d005      	beq.n	8001b48 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3e:	2280      	movs	r2, #128	; 0x80
 8001b40:	0252      	lsls	r2, r2, #9
 8001b42:	4313      	orrs	r3, r2
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
 8001b46:	e003      	b.n	8001b50 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	f000 f929 	bl	8001da2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001b50:	6a3b      	ldr	r3, [r7, #32]
 8001b52:	2208      	movs	r2, #8
 8001b54:	4013      	ands	r3, r2
 8001b56:	d00c      	beq.n	8001b72 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2210      	movs	r2, #16
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	d008      	beq.n	8001b72 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b62:	2280      	movs	r2, #128	; 0x80
 8001b64:	0092      	lsls	r2, r2, #2
 8001b66:	4313      	orrs	r3, r2
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2210      	movs	r2, #16
 8001b70:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001b72:	6a3b      	ldr	r3, [r7, #32]
 8001b74:	2204      	movs	r2, #4
 8001b76:	4013      	ands	r3, r2
 8001b78:	d00b      	beq.n	8001b92 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	2208      	movs	r2, #8
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d007      	beq.n	8001b92 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2208      	movs	r2, #8
 8001b88:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f000 f910 	bl	8001db2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001b92:	6a3b      	ldr	r3, [r7, #32]
 8001b94:	2202      	movs	r2, #2
 8001b96:	4013      	ands	r3, r2
 8001b98:	d009      	beq.n	8001bae <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	2203      	movs	r2, #3
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d003      	beq.n	8001bae <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f7fe fd4b 	bl	8000644 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001bae:	6a3b      	ldr	r3, [r7, #32]
 8001bb0:	2240      	movs	r2, #64	; 0x40
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d00c      	beq.n	8001bd0 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	2210      	movs	r2, #16
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d008      	beq.n	8001bd0 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	2280      	movs	r2, #128	; 0x80
 8001bc2:	00d2      	lsls	r2, r2, #3
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2210      	movs	r2, #16
 8001bce:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001bd0:	6a3b      	ldr	r3, [r7, #32]
 8001bd2:	2220      	movs	r2, #32
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	d00b      	beq.n	8001bf0 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	2208      	movs	r2, #8
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d007      	beq.n	8001bf0 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2208      	movs	r2, #8
 8001be6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	0018      	movs	r0, r3
 8001bec:	f000 f8f1 	bl	8001dd2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001bf0:	6a3b      	ldr	r3, [r7, #32]
 8001bf2:	2210      	movs	r2, #16
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d009      	beq.n	8001c0c <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	2203      	movs	r2, #3
 8001c00:	4013      	ands	r3, r2
 8001c02:	d003      	beq.n	8001c0c <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	0018      	movs	r0, r3
 8001c08:	f000 f8db 	bl	8001dc2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001c0c:	6a3a      	ldr	r2, [r7, #32]
 8001c0e:	2380      	movs	r3, #128	; 0x80
 8001c10:	029b      	lsls	r3, r3, #10
 8001c12:	4013      	ands	r3, r2
 8001c14:	d00b      	beq.n	8001c2e <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	2210      	movs	r2, #16
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d007      	beq.n	8001c2e <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2210      	movs	r2, #16
 8001c24:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f000 f8da 	bl	8001de2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001c2e:	6a3a      	ldr	r2, [r7, #32]
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	025b      	lsls	r3, r3, #9
 8001c34:	4013      	ands	r3, r2
 8001c36:	d00b      	beq.n	8001c50 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	2208      	movs	r2, #8
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d007      	beq.n	8001c50 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2208      	movs	r2, #8
 8001c46:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	0018      	movs	r0, r3
 8001c4c:	f000 f8d1 	bl	8001df2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001c50:	6a3a      	ldr	r2, [r7, #32]
 8001c52:	2380      	movs	r3, #128	; 0x80
 8001c54:	021b      	lsls	r3, r3, #8
 8001c56:	4013      	ands	r3, r2
 8001c58:	d100      	bne.n	8001c5c <HAL_CAN_IRQHandler+0x25c>
 8001c5a:	e071      	b.n	8001d40 <HAL_CAN_IRQHandler+0x340>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	2204      	movs	r2, #4
 8001c60:	4013      	ands	r3, r2
 8001c62:	d100      	bne.n	8001c66 <HAL_CAN_IRQHandler+0x266>
 8001c64:	e068      	b.n	8001d38 <HAL_CAN_IRQHandler+0x338>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c66:	6a3a      	ldr	r2, [r7, #32]
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d007      	beq.n	8001c80 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2201      	movs	r2, #1
 8001c74:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c76:	d003      	beq.n	8001c80 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001c80:	6a3a      	ldr	r2, [r7, #32]
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4013      	ands	r3, r2
 8001c88:	d007      	beq.n	8001c9a <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001c90:	d003      	beq.n	8001c9a <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	2202      	movs	r2, #2
 8001c96:	4313      	orrs	r3, r2
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001c9a:	6a3a      	ldr	r2, [r7, #32]
 8001c9c:	2380      	movs	r3, #128	; 0x80
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d007      	beq.n	8001cb4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2204      	movs	r2, #4
 8001ca8:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001caa:	d003      	beq.n	8001cb4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cae:	2204      	movs	r2, #4
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001cb4:	6a3a      	ldr	r2, [r7, #32]
 8001cb6:	2380      	movs	r3, #128	; 0x80
 8001cb8:	011b      	lsls	r3, r3, #4
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d03c      	beq.n	8001d38 <HAL_CAN_IRQHandler+0x338>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2270      	movs	r2, #112	; 0x70
 8001cc2:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001cc4:	d038      	beq.n	8001d38 <HAL_CAN_IRQHandler+0x338>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2270      	movs	r2, #112	; 0x70
 8001cca:	4013      	ands	r3, r2
 8001ccc:	2b30      	cmp	r3, #48	; 0x30
 8001cce:	d016      	beq.n	8001cfe <HAL_CAN_IRQHandler+0x2fe>
 8001cd0:	d804      	bhi.n	8001cdc <HAL_CAN_IRQHandler+0x2dc>
 8001cd2:	2b10      	cmp	r3, #16
 8001cd4:	d009      	beq.n	8001cea <HAL_CAN_IRQHandler+0x2ea>
 8001cd6:	2b20      	cmp	r3, #32
 8001cd8:	d00c      	beq.n	8001cf4 <HAL_CAN_IRQHandler+0x2f4>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001cda:	e025      	b.n	8001d28 <HAL_CAN_IRQHandler+0x328>
        switch (esrflags & CAN_ESR_LEC)
 8001cdc:	2b50      	cmp	r3, #80	; 0x50
 8001cde:	d018      	beq.n	8001d12 <HAL_CAN_IRQHandler+0x312>
 8001ce0:	2b60      	cmp	r3, #96	; 0x60
 8001ce2:	d01b      	beq.n	8001d1c <HAL_CAN_IRQHandler+0x31c>
 8001ce4:	2b40      	cmp	r3, #64	; 0x40
 8001ce6:	d00f      	beq.n	8001d08 <HAL_CAN_IRQHandler+0x308>
            break;
 8001ce8:	e01e      	b.n	8001d28 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_STF;
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	2208      	movs	r2, #8
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001cf2:	e019      	b.n	8001d28 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf6:	2210      	movs	r2, #16
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001cfc:	e014      	b.n	8001d28 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	2220      	movs	r2, #32
 8001d02:	4313      	orrs	r3, r2
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d06:	e00f      	b.n	8001d28 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BR;
 8001d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0a:	2240      	movs	r2, #64	; 0x40
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d10:	e00a      	b.n	8001d28 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BD;
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	2280      	movs	r2, #128	; 0x80
 8001d16:	4313      	orrs	r3, r2
 8001d18:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d1a:	e005      	b.n	8001d28 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1e:	2280      	movs	r2, #128	; 0x80
 8001d20:	0052      	lsls	r2, r2, #1
 8001d22:	4313      	orrs	r3, r2
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d26:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	699a      	ldr	r2, [r3, #24]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2170      	movs	r1, #112	; 0x70
 8001d34:	438a      	bics	r2, r1
 8001d36:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2204      	movs	r2, #4
 8001d3e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d009      	beq.n	8001d5a <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7fe fcd9 	bl	800070c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	b00a      	add	sp, #40	; 0x28
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001d6a:	46c0      	nop			; (mov r8, r8)
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b002      	add	sp, #8
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b002      	add	sp, #8
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	b002      	add	sp, #8
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b082      	sub	sp, #8
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001d9a:	46c0      	nop			; (mov r8, r8)
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b002      	add	sp, #8
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001daa:	46c0      	nop			; (mov r8, r8)
 8001dac:	46bd      	mov	sp, r7
 8001dae:	b002      	add	sp, #8
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001dba:	46c0      	nop			; (mov r8, r8)
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	b002      	add	sp, #8
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b082      	sub	sp, #8
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	b002      	add	sp, #8
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	b002      	add	sp, #8
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b002      	add	sp, #8
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001dfa:	46c0      	nop			; (mov r8, r8)
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	b002      	add	sp, #8
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	0002      	movs	r2, r0
 8001e0c:	1dfb      	adds	r3, r7, #7
 8001e0e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e10:	1dfb      	adds	r3, r7, #7
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	2b7f      	cmp	r3, #127	; 0x7f
 8001e16:	d809      	bhi.n	8001e2c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e18:	1dfb      	adds	r3, r7, #7
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	001a      	movs	r2, r3
 8001e1e:	231f      	movs	r3, #31
 8001e20:	401a      	ands	r2, r3
 8001e22:	4b04      	ldr	r3, [pc, #16]	; (8001e34 <__NVIC_EnableIRQ+0x30>)
 8001e24:	2101      	movs	r1, #1
 8001e26:	4091      	lsls	r1, r2
 8001e28:	000a      	movs	r2, r1
 8001e2a:	601a      	str	r2, [r3, #0]
  }
}
 8001e2c:	46c0      	nop			; (mov r8, r8)
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	b002      	add	sp, #8
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	e000e100 	.word	0xe000e100

08001e38 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	0002      	movs	r2, r0
 8001e40:	1dfb      	adds	r3, r7, #7
 8001e42:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e44:	1dfb      	adds	r3, r7, #7
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b7f      	cmp	r3, #127	; 0x7f
 8001e4a:	d80e      	bhi.n	8001e6a <__NVIC_DisableIRQ+0x32>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e4c:	1dfb      	adds	r3, r7, #7
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	001a      	movs	r2, r3
 8001e52:	231f      	movs	r3, #31
 8001e54:	4013      	ands	r3, r2
 8001e56:	4907      	ldr	r1, [pc, #28]	; (8001e74 <__NVIC_DisableIRQ+0x3c>)
 8001e58:	2201      	movs	r2, #1
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	0013      	movs	r3, r2
 8001e5e:	2280      	movs	r2, #128	; 0x80
 8001e60:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e62:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001e66:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001e6a:	46c0      	nop			; (mov r8, r8)
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	b002      	add	sp, #8
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	e000e100 	.word	0xe000e100

08001e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e78:	b590      	push	{r4, r7, lr}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	0002      	movs	r2, r0
 8001e80:	6039      	str	r1, [r7, #0]
 8001e82:	1dfb      	adds	r3, r7, #7
 8001e84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e86:	1dfb      	adds	r3, r7, #7
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b7f      	cmp	r3, #127	; 0x7f
 8001e8c:	d828      	bhi.n	8001ee0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e8e:	4a2f      	ldr	r2, [pc, #188]	; (8001f4c <__NVIC_SetPriority+0xd4>)
 8001e90:	1dfb      	adds	r3, r7, #7
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	b25b      	sxtb	r3, r3
 8001e96:	089b      	lsrs	r3, r3, #2
 8001e98:	33c0      	adds	r3, #192	; 0xc0
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	589b      	ldr	r3, [r3, r2]
 8001e9e:	1dfa      	adds	r2, r7, #7
 8001ea0:	7812      	ldrb	r2, [r2, #0]
 8001ea2:	0011      	movs	r1, r2
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	400a      	ands	r2, r1
 8001ea8:	00d2      	lsls	r2, r2, #3
 8001eaa:	21ff      	movs	r1, #255	; 0xff
 8001eac:	4091      	lsls	r1, r2
 8001eae:	000a      	movs	r2, r1
 8001eb0:	43d2      	mvns	r2, r2
 8001eb2:	401a      	ands	r2, r3
 8001eb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	019b      	lsls	r3, r3, #6
 8001eba:	22ff      	movs	r2, #255	; 0xff
 8001ebc:	401a      	ands	r2, r3
 8001ebe:	1dfb      	adds	r3, r7, #7
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	4003      	ands	r3, r0
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ecc:	481f      	ldr	r0, [pc, #124]	; (8001f4c <__NVIC_SetPriority+0xd4>)
 8001ece:	1dfb      	adds	r3, r7, #7
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	b25b      	sxtb	r3, r3
 8001ed4:	089b      	lsrs	r3, r3, #2
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	33c0      	adds	r3, #192	; 0xc0
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001ede:	e031      	b.n	8001f44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ee0:	4a1b      	ldr	r2, [pc, #108]	; (8001f50 <__NVIC_SetPriority+0xd8>)
 8001ee2:	1dfb      	adds	r3, r7, #7
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	0019      	movs	r1, r3
 8001ee8:	230f      	movs	r3, #15
 8001eea:	400b      	ands	r3, r1
 8001eec:	3b08      	subs	r3, #8
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	3306      	adds	r3, #6
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	18d3      	adds	r3, r2, r3
 8001ef6:	3304      	adds	r3, #4
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	1dfa      	adds	r2, r7, #7
 8001efc:	7812      	ldrb	r2, [r2, #0]
 8001efe:	0011      	movs	r1, r2
 8001f00:	2203      	movs	r2, #3
 8001f02:	400a      	ands	r2, r1
 8001f04:	00d2      	lsls	r2, r2, #3
 8001f06:	21ff      	movs	r1, #255	; 0xff
 8001f08:	4091      	lsls	r1, r2
 8001f0a:	000a      	movs	r2, r1
 8001f0c:	43d2      	mvns	r2, r2
 8001f0e:	401a      	ands	r2, r3
 8001f10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	019b      	lsls	r3, r3, #6
 8001f16:	22ff      	movs	r2, #255	; 0xff
 8001f18:	401a      	ands	r2, r3
 8001f1a:	1dfb      	adds	r3, r7, #7
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	0018      	movs	r0, r3
 8001f20:	2303      	movs	r3, #3
 8001f22:	4003      	ands	r3, r0
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f28:	4809      	ldr	r0, [pc, #36]	; (8001f50 <__NVIC_SetPriority+0xd8>)
 8001f2a:	1dfb      	adds	r3, r7, #7
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	001c      	movs	r4, r3
 8001f30:	230f      	movs	r3, #15
 8001f32:	4023      	ands	r3, r4
 8001f34:	3b08      	subs	r3, #8
 8001f36:	089b      	lsrs	r3, r3, #2
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	3306      	adds	r3, #6
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	18c3      	adds	r3, r0, r3
 8001f40:	3304      	adds	r3, #4
 8001f42:	601a      	str	r2, [r3, #0]
}
 8001f44:	46c0      	nop			; (mov r8, r8)
 8001f46:	46bd      	mov	sp, r7
 8001f48:	b003      	add	sp, #12
 8001f4a:	bd90      	pop	{r4, r7, pc}
 8001f4c:	e000e100 	.word	0xe000e100
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	4a0c      	ldr	r2, [pc, #48]	; (8001f94 <SysTick_Config+0x40>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d901      	bls.n	8001f6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f66:	2301      	movs	r3, #1
 8001f68:	e010      	b.n	8001f8c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f6a:	4b0b      	ldr	r3, [pc, #44]	; (8001f98 <SysTick_Config+0x44>)
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	3a01      	subs	r2, #1
 8001f70:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f72:	2301      	movs	r3, #1
 8001f74:	425b      	negs	r3, r3
 8001f76:	2103      	movs	r1, #3
 8001f78:	0018      	movs	r0, r3
 8001f7a:	f7ff ff7d 	bl	8001e78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f7e:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <SysTick_Config+0x44>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f84:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <SysTick_Config+0x44>)
 8001f86:	2207      	movs	r2, #7
 8001f88:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f8a:	2300      	movs	r3, #0
}
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	b002      	add	sp, #8
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	00ffffff 	.word	0x00ffffff
 8001f98:	e000e010 	.word	0xe000e010

08001f9c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	607a      	str	r2, [r7, #4]
 8001fa6:	210f      	movs	r1, #15
 8001fa8:	187b      	adds	r3, r7, r1
 8001faa:	1c02      	adds	r2, r0, #0
 8001fac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001fae:	68ba      	ldr	r2, [r7, #8]
 8001fb0:	187b      	adds	r3, r7, r1
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	b25b      	sxtb	r3, r3
 8001fb6:	0011      	movs	r1, r2
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f7ff ff5d 	bl	8001e78 <__NVIC_SetPriority>
}
 8001fbe:	46c0      	nop			; (mov r8, r8)
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	b004      	add	sp, #16
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b082      	sub	sp, #8
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	0002      	movs	r2, r0
 8001fce:	1dfb      	adds	r3, r7, #7
 8001fd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fd2:	1dfb      	adds	r3, r7, #7
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	b25b      	sxtb	r3, r3
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f7ff ff13 	bl	8001e04 <__NVIC_EnableIRQ>
}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	b002      	add	sp, #8
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	0002      	movs	r2, r0
 8001fee:	1dfb      	adds	r3, r7, #7
 8001ff0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001ff2:	1dfb      	adds	r3, r7, #7
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	b25b      	sxtb	r3, r3
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	f7ff ff1d 	bl	8001e38 <__NVIC_DisableIRQ>
}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	46bd      	mov	sp, r7
 8002002:	b002      	add	sp, #8
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	0018      	movs	r0, r3
 8002012:	f7ff ff9f 	bl	8001f54 <SysTick_Config>
 8002016:	0003      	movs	r3, r0
}
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	b002      	add	sp, #8
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800202e:	e155      	b.n	80022dc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2101      	movs	r1, #1
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	4091      	lsls	r1, r2
 800203a:	000a      	movs	r2, r1
 800203c:	4013      	ands	r3, r2
 800203e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d100      	bne.n	8002048 <HAL_GPIO_Init+0x28>
 8002046:	e146      	b.n	80022d6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	2b02      	cmp	r3, #2
 800204e:	d003      	beq.n	8002058 <HAL_GPIO_Init+0x38>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2b12      	cmp	r3, #18
 8002056:	d123      	bne.n	80020a0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	08da      	lsrs	r2, r3, #3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3208      	adds	r2, #8
 8002060:	0092      	lsls	r2, r2, #2
 8002062:	58d3      	ldr	r3, [r2, r3]
 8002064:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	2207      	movs	r2, #7
 800206a:	4013      	ands	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	220f      	movs	r2, #15
 8002070:	409a      	lsls	r2, r3
 8002072:	0013      	movs	r3, r2
 8002074:	43da      	mvns	r2, r3
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	4013      	ands	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	691a      	ldr	r2, [r3, #16]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	2107      	movs	r1, #7
 8002084:	400b      	ands	r3, r1
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	409a      	lsls	r2, r3
 800208a:	0013      	movs	r3, r2
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	08da      	lsrs	r2, r3, #3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	3208      	adds	r2, #8
 800209a:	0092      	lsls	r2, r2, #2
 800209c:	6939      	ldr	r1, [r7, #16]
 800209e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	2203      	movs	r2, #3
 80020ac:	409a      	lsls	r2, r3
 80020ae:	0013      	movs	r3, r2
 80020b0:	43da      	mvns	r2, r3
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2203      	movs	r2, #3
 80020be:	401a      	ands	r2, r3
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	409a      	lsls	r2, r3
 80020c6:	0013      	movs	r3, r2
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d00b      	beq.n	80020f4 <HAL_GPIO_Init+0xd4>
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d007      	beq.n	80020f4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020e8:	2b11      	cmp	r3, #17
 80020ea:	d003      	beq.n	80020f4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2b12      	cmp	r3, #18
 80020f2:	d130      	bne.n	8002156 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	2203      	movs	r2, #3
 8002100:	409a      	lsls	r2, r3
 8002102:	0013      	movs	r3, r2
 8002104:	43da      	mvns	r2, r3
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	4013      	ands	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	409a      	lsls	r2, r3
 8002116:	0013      	movs	r3, r2
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	4313      	orrs	r3, r2
 800211c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800212a:	2201      	movs	r2, #1
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	409a      	lsls	r2, r3
 8002130:	0013      	movs	r3, r2
 8002132:	43da      	mvns	r2, r3
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	4013      	ands	r3, r2
 8002138:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	091b      	lsrs	r3, r3, #4
 8002140:	2201      	movs	r2, #1
 8002142:	401a      	ands	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	409a      	lsls	r2, r3
 8002148:	0013      	movs	r3, r2
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	4313      	orrs	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	2203      	movs	r2, #3
 8002162:	409a      	lsls	r2, r3
 8002164:	0013      	movs	r3, r2
 8002166:	43da      	mvns	r2, r3
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	4013      	ands	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	409a      	lsls	r2, r3
 8002178:	0013      	movs	r3, r2
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	4313      	orrs	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	055b      	lsls	r3, r3, #21
 800218e:	4013      	ands	r3, r2
 8002190:	d100      	bne.n	8002194 <HAL_GPIO_Init+0x174>
 8002192:	e0a0      	b.n	80022d6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002194:	4b57      	ldr	r3, [pc, #348]	; (80022f4 <HAL_GPIO_Init+0x2d4>)
 8002196:	699a      	ldr	r2, [r3, #24]
 8002198:	4b56      	ldr	r3, [pc, #344]	; (80022f4 <HAL_GPIO_Init+0x2d4>)
 800219a:	2101      	movs	r1, #1
 800219c:	430a      	orrs	r2, r1
 800219e:	619a      	str	r2, [r3, #24]
 80021a0:	4b54      	ldr	r3, [pc, #336]	; (80022f4 <HAL_GPIO_Init+0x2d4>)
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	2201      	movs	r2, #1
 80021a6:	4013      	ands	r3, r2
 80021a8:	60bb      	str	r3, [r7, #8]
 80021aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021ac:	4a52      	ldr	r2, [pc, #328]	; (80022f8 <HAL_GPIO_Init+0x2d8>)
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	089b      	lsrs	r3, r3, #2
 80021b2:	3302      	adds	r3, #2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	589b      	ldr	r3, [r3, r2]
 80021b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	2203      	movs	r2, #3
 80021be:	4013      	ands	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	220f      	movs	r2, #15
 80021c4:	409a      	lsls	r2, r3
 80021c6:	0013      	movs	r3, r2
 80021c8:	43da      	mvns	r2, r3
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4013      	ands	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	2390      	movs	r3, #144	; 0x90
 80021d4:	05db      	lsls	r3, r3, #23
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d019      	beq.n	800220e <HAL_GPIO_Init+0x1ee>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a47      	ldr	r2, [pc, #284]	; (80022fc <HAL_GPIO_Init+0x2dc>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d013      	beq.n	800220a <HAL_GPIO_Init+0x1ea>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a46      	ldr	r2, [pc, #280]	; (8002300 <HAL_GPIO_Init+0x2e0>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d00d      	beq.n	8002206 <HAL_GPIO_Init+0x1e6>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a45      	ldr	r2, [pc, #276]	; (8002304 <HAL_GPIO_Init+0x2e4>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d007      	beq.n	8002202 <HAL_GPIO_Init+0x1e2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a44      	ldr	r2, [pc, #272]	; (8002308 <HAL_GPIO_Init+0x2e8>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d101      	bne.n	80021fe <HAL_GPIO_Init+0x1de>
 80021fa:	2304      	movs	r3, #4
 80021fc:	e008      	b.n	8002210 <HAL_GPIO_Init+0x1f0>
 80021fe:	2305      	movs	r3, #5
 8002200:	e006      	b.n	8002210 <HAL_GPIO_Init+0x1f0>
 8002202:	2303      	movs	r3, #3
 8002204:	e004      	b.n	8002210 <HAL_GPIO_Init+0x1f0>
 8002206:	2302      	movs	r3, #2
 8002208:	e002      	b.n	8002210 <HAL_GPIO_Init+0x1f0>
 800220a:	2301      	movs	r3, #1
 800220c:	e000      	b.n	8002210 <HAL_GPIO_Init+0x1f0>
 800220e:	2300      	movs	r3, #0
 8002210:	697a      	ldr	r2, [r7, #20]
 8002212:	2103      	movs	r1, #3
 8002214:	400a      	ands	r2, r1
 8002216:	0092      	lsls	r2, r2, #2
 8002218:	4093      	lsls	r3, r2
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	4313      	orrs	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002220:	4935      	ldr	r1, [pc, #212]	; (80022f8 <HAL_GPIO_Init+0x2d8>)
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	089b      	lsrs	r3, r3, #2
 8002226:	3302      	adds	r3, #2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800222e:	4b37      	ldr	r3, [pc, #220]	; (800230c <HAL_GPIO_Init+0x2ec>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	43da      	mvns	r2, r3
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	4013      	ands	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	2380      	movs	r3, #128	; 0x80
 8002244:	025b      	lsls	r3, r3, #9
 8002246:	4013      	ands	r3, r2
 8002248:	d003      	beq.n	8002252 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002252:	4b2e      	ldr	r3, [pc, #184]	; (800230c <HAL_GPIO_Init+0x2ec>)
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002258:	4b2c      	ldr	r3, [pc, #176]	; (800230c <HAL_GPIO_Init+0x2ec>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	43da      	mvns	r2, r3
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	2380      	movs	r3, #128	; 0x80
 800226e:	029b      	lsls	r3, r3, #10
 8002270:	4013      	ands	r3, r2
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800227c:	4b23      	ldr	r3, [pc, #140]	; (800230c <HAL_GPIO_Init+0x2ec>)
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002282:	4b22      	ldr	r3, [pc, #136]	; (800230c <HAL_GPIO_Init+0x2ec>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	43da      	mvns	r2, r3
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	2380      	movs	r3, #128	; 0x80
 8002298:	035b      	lsls	r3, r3, #13
 800229a:	4013      	ands	r3, r2
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80022a6:	4b19      	ldr	r3, [pc, #100]	; (800230c <HAL_GPIO_Init+0x2ec>)
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80022ac:	4b17      	ldr	r3, [pc, #92]	; (800230c <HAL_GPIO_Init+0x2ec>)
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	43da      	mvns	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	4013      	ands	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	2380      	movs	r3, #128	; 0x80
 80022c2:	039b      	lsls	r3, r3, #14
 80022c4:	4013      	ands	r3, r2
 80022c6:	d003      	beq.n	80022d0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80022d0:	4b0e      	ldr	r3, [pc, #56]	; (800230c <HAL_GPIO_Init+0x2ec>)
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	3301      	adds	r3, #1
 80022da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	40da      	lsrs	r2, r3
 80022e4:	1e13      	subs	r3, r2, #0
 80022e6:	d000      	beq.n	80022ea <HAL_GPIO_Init+0x2ca>
 80022e8:	e6a2      	b.n	8002030 <HAL_GPIO_Init+0x10>
  } 
}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b006      	add	sp, #24
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40010000 	.word	0x40010000
 80022fc:	48000400 	.word	0x48000400
 8002300:	48000800 	.word	0x48000800
 8002304:	48000c00 	.word	0x48000c00
 8002308:	48001000 	.word	0x48001000
 800230c:	40010400 	.word	0x40010400

08002310 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800231e:	e0b7      	b.n	8002490 <HAL_GPIO_DeInit+0x180>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002320:	2201      	movs	r2, #1
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	409a      	lsls	r2, r3
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	4013      	ands	r3, r2
 800232a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d100      	bne.n	8002334 <HAL_GPIO_DeInit+0x24>
 8002332:	e0aa      	b.n	800248a <HAL_GPIO_DeInit+0x17a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002334:	4a5b      	ldr	r2, [pc, #364]	; (80024a4 <HAL_GPIO_DeInit+0x194>)
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	089b      	lsrs	r3, r3, #2
 800233a:	3302      	adds	r3, #2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	589b      	ldr	r3, [r3, r2]
 8002340:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	2203      	movs	r2, #3
 8002346:	4013      	ands	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	220f      	movs	r2, #15
 800234c:	409a      	lsls	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4013      	ands	r3, r2
 8002352:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	2390      	movs	r3, #144	; 0x90
 8002358:	05db      	lsls	r3, r3, #23
 800235a:	429a      	cmp	r2, r3
 800235c:	d019      	beq.n	8002392 <HAL_GPIO_DeInit+0x82>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a51      	ldr	r2, [pc, #324]	; (80024a8 <HAL_GPIO_DeInit+0x198>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d013      	beq.n	800238e <HAL_GPIO_DeInit+0x7e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a50      	ldr	r2, [pc, #320]	; (80024ac <HAL_GPIO_DeInit+0x19c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d00d      	beq.n	800238a <HAL_GPIO_DeInit+0x7a>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a4f      	ldr	r2, [pc, #316]	; (80024b0 <HAL_GPIO_DeInit+0x1a0>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d007      	beq.n	8002386 <HAL_GPIO_DeInit+0x76>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a4e      	ldr	r2, [pc, #312]	; (80024b4 <HAL_GPIO_DeInit+0x1a4>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d101      	bne.n	8002382 <HAL_GPIO_DeInit+0x72>
 800237e:	2304      	movs	r3, #4
 8002380:	e008      	b.n	8002394 <HAL_GPIO_DeInit+0x84>
 8002382:	2305      	movs	r3, #5
 8002384:	e006      	b.n	8002394 <HAL_GPIO_DeInit+0x84>
 8002386:	2303      	movs	r3, #3
 8002388:	e004      	b.n	8002394 <HAL_GPIO_DeInit+0x84>
 800238a:	2302      	movs	r3, #2
 800238c:	e002      	b.n	8002394 <HAL_GPIO_DeInit+0x84>
 800238e:	2301      	movs	r3, #1
 8002390:	e000      	b.n	8002394 <HAL_GPIO_DeInit+0x84>
 8002392:	2300      	movs	r3, #0
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	2103      	movs	r1, #3
 8002398:	400a      	ands	r2, r1
 800239a:	0092      	lsls	r2, r2, #2
 800239c:	4093      	lsls	r3, r2
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d132      	bne.n	800240a <HAL_GPIO_DeInit+0xfa>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80023a4:	4b44      	ldr	r3, [pc, #272]	; (80024b8 <HAL_GPIO_DeInit+0x1a8>)
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	43d9      	mvns	r1, r3
 80023ac:	4b42      	ldr	r3, [pc, #264]	; (80024b8 <HAL_GPIO_DeInit+0x1a8>)
 80023ae:	400a      	ands	r2, r1
 80023b0:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80023b2:	4b41      	ldr	r3, [pc, #260]	; (80024b8 <HAL_GPIO_DeInit+0x1a8>)
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	43d9      	mvns	r1, r3
 80023ba:	4b3f      	ldr	r3, [pc, #252]	; (80024b8 <HAL_GPIO_DeInit+0x1a8>)
 80023bc:	400a      	ands	r2, r1
 80023be:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80023c0:	4b3d      	ldr	r3, [pc, #244]	; (80024b8 <HAL_GPIO_DeInit+0x1a8>)
 80023c2:	689a      	ldr	r2, [r3, #8]
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	43d9      	mvns	r1, r3
 80023c8:	4b3b      	ldr	r3, [pc, #236]	; (80024b8 <HAL_GPIO_DeInit+0x1a8>)
 80023ca:	400a      	ands	r2, r1
 80023cc:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80023ce:	4b3a      	ldr	r3, [pc, #232]	; (80024b8 <HAL_GPIO_DeInit+0x1a8>)
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	43d9      	mvns	r1, r3
 80023d6:	4b38      	ldr	r3, [pc, #224]	; (80024b8 <HAL_GPIO_DeInit+0x1a8>)
 80023d8:	400a      	ands	r2, r1
 80023da:	60da      	str	r2, [r3, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	2203      	movs	r2, #3
 80023e0:	4013      	ands	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	220f      	movs	r2, #15
 80023e6:	409a      	lsls	r2, r3
 80023e8:	0013      	movs	r3, r2
 80023ea:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80023ec:	4a2d      	ldr	r2, [pc, #180]	; (80024a4 <HAL_GPIO_DeInit+0x194>)
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	089b      	lsrs	r3, r3, #2
 80023f2:	3302      	adds	r3, #2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	589a      	ldr	r2, [r3, r2]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	43d9      	mvns	r1, r3
 80023fc:	4829      	ldr	r0, [pc, #164]	; (80024a4 <HAL_GPIO_DeInit+0x194>)
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	089b      	lsrs	r3, r3, #2
 8002402:	400a      	ands	r2, r1
 8002404:	3302      	adds	r3, #2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	0052      	lsls	r2, r2, #1
 8002412:	2103      	movs	r1, #3
 8002414:	4091      	lsls	r1, r2
 8002416:	000a      	movs	r2, r1
 8002418:	43d2      	mvns	r2, r2
 800241a:	401a      	ands	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	08da      	lsrs	r2, r3, #3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3208      	adds	r2, #8
 8002428:	0092      	lsls	r2, r2, #2
 800242a:	58d3      	ldr	r3, [r2, r3]
 800242c:	697a      	ldr	r2, [r7, #20]
 800242e:	2107      	movs	r1, #7
 8002430:	400a      	ands	r2, r1
 8002432:	0092      	lsls	r2, r2, #2
 8002434:	210f      	movs	r1, #15
 8002436:	4091      	lsls	r1, r2
 8002438:	000a      	movs	r2, r1
 800243a:	43d1      	mvns	r1, r2
 800243c:	697a      	ldr	r2, [r7, #20]
 800243e:	08d2      	lsrs	r2, r2, #3
 8002440:	4019      	ands	r1, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	3208      	adds	r2, #8
 8002446:	0092      	lsls	r2, r2, #2
 8002448:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	0052      	lsls	r2, r2, #1
 8002452:	2103      	movs	r1, #3
 8002454:	4091      	lsls	r1, r2
 8002456:	000a      	movs	r2, r1
 8002458:	43d2      	mvns	r2, r2
 800245a:	401a      	ands	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	2101      	movs	r1, #1
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	4091      	lsls	r1, r2
 800246a:	000a      	movs	r2, r1
 800246c:	43d2      	mvns	r2, r2
 800246e:	401a      	ands	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	697a      	ldr	r2, [r7, #20]
 800247a:	0052      	lsls	r2, r2, #1
 800247c:	2103      	movs	r1, #3
 800247e:	4091      	lsls	r1, r2
 8002480:	000a      	movs	r2, r1
 8002482:	43d2      	mvns	r2, r2
 8002484:	401a      	ands	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	60da      	str	r2, [r3, #12]
    }

    position++;
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	3301      	adds	r3, #1
 800248e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	40da      	lsrs	r2, r3
 8002496:	1e13      	subs	r3, r2, #0
 8002498:	d000      	beq.n	800249c <HAL_GPIO_DeInit+0x18c>
 800249a:	e741      	b.n	8002320 <HAL_GPIO_DeInit+0x10>
  }
}
 800249c:	46c0      	nop			; (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b006      	add	sp, #24
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40010000 	.word	0x40010000
 80024a8:	48000400 	.word	0x48000400
 80024ac:	48000800 	.word	0x48000800
 80024b0:	48000c00 	.word	0x48000c00
 80024b4:	48001000 	.word	0x48001000
 80024b8:	40010400 	.word	0x40010400

080024bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	0008      	movs	r0, r1
 80024c6:	0011      	movs	r1, r2
 80024c8:	1cbb      	adds	r3, r7, #2
 80024ca:	1c02      	adds	r2, r0, #0
 80024cc:	801a      	strh	r2, [r3, #0]
 80024ce:	1c7b      	adds	r3, r7, #1
 80024d0:	1c0a      	adds	r2, r1, #0
 80024d2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024d4:	1c7b      	adds	r3, r7, #1
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d004      	beq.n	80024e6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024dc:	1cbb      	adds	r3, r7, #2
 80024de:	881a      	ldrh	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024e4:	e003      	b.n	80024ee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024e6:	1cbb      	adds	r3, r7, #2
 80024e8:	881a      	ldrh	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024ee:	46c0      	nop			; (mov r8, r8)
 80024f0:	46bd      	mov	sp, r7
 80024f2:	b002      	add	sp, #8
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
 80024fe:	000a      	movs	r2, r1
 8002500:	1cbb      	adds	r3, r7, #2
 8002502:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	695b      	ldr	r3, [r3, #20]
 8002508:	1cba      	adds	r2, r7, #2
 800250a:	8812      	ldrh	r2, [r2, #0]
 800250c:	4013      	ands	r3, r2
 800250e:	d005      	beq.n	800251c <HAL_GPIO_TogglePin+0x26>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002510:	1cbb      	adds	r3, r7, #2
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	041a      	lsls	r2, r3, #16
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800251a:	e003      	b.n	8002524 <HAL_GPIO_TogglePin+0x2e>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800251c:	1cbb      	adds	r3, r7, #2
 800251e:	881a      	ldrh	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	619a      	str	r2, [r3, #24]
}
 8002524:	46c0      	nop			; (mov r8, r8)
 8002526:	46bd      	mov	sp, r7
 8002528:	b002      	add	sp, #8
 800252a:	bd80      	pop	{r7, pc}

0800252c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800252c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800252e:	b08b      	sub	sp, #44	; 0x2c
 8002530:	af06      	add	r7, sp, #24
 8002532:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e0d4      	b.n	80026e8 <HAL_PCD_Init+0x1bc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a6b      	ldr	r2, [pc, #428]	; (80026f0 <HAL_PCD_Init+0x1c4>)
 8002542:	5c9b      	ldrb	r3, [r3, r2]
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b00      	cmp	r3, #0
 8002548:	d108      	bne.n	800255c <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	238a      	movs	r3, #138	; 0x8a
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	2100      	movs	r1, #0
 8002552:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	0018      	movs	r0, r3
 8002558:	f005 f918 	bl	800778c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a64      	ldr	r2, [pc, #400]	; (80026f0 <HAL_PCD_Init+0x1c4>)
 8002560:	2103      	movs	r1, #3
 8002562:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	0018      	movs	r0, r3
 800256a:	f002 f9d7 	bl	800491c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800256e:	230f      	movs	r3, #15
 8002570:	18fb      	adds	r3, r7, r3
 8002572:	2200      	movs	r2, #0
 8002574:	701a      	strb	r2, [r3, #0]
 8002576:	e043      	b.n	8002600 <HAL_PCD_Init+0xd4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002578:	200f      	movs	r0, #15
 800257a:	183b      	adds	r3, r7, r0
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	2129      	movs	r1, #41	; 0x29
 8002582:	015b      	lsls	r3, r3, #5
 8002584:	18d3      	adds	r3, r2, r3
 8002586:	185b      	adds	r3, r3, r1
 8002588:	2201      	movs	r2, #1
 800258a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800258c:	183b      	adds	r3, r7, r0
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	2128      	movs	r1, #40	; 0x28
 8002594:	015b      	lsls	r3, r3, #5
 8002596:	18d3      	adds	r3, r2, r3
 8002598:	185b      	adds	r3, r3, r1
 800259a:	183a      	adds	r2, r7, r0
 800259c:	7812      	ldrb	r2, [r2, #0]
 800259e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80025a0:	183b      	adds	r3, r7, r0
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	183a      	adds	r2, r7, r0
 80025a6:	7812      	ldrb	r2, [r2, #0]
 80025a8:	b291      	uxth	r1, r2
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	015b      	lsls	r3, r3, #5
 80025ae:	18d3      	adds	r3, r2, r3
 80025b0:	3336      	adds	r3, #54	; 0x36
 80025b2:	1c0a      	adds	r2, r1, #0
 80025b4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80025b6:	183b      	adds	r3, r7, r0
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	212b      	movs	r1, #43	; 0x2b
 80025be:	015b      	lsls	r3, r3, #5
 80025c0:	18d3      	adds	r3, r2, r3
 80025c2:	185b      	adds	r3, r3, r1
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80025c8:	183b      	adds	r3, r7, r0
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	015b      	lsls	r3, r3, #5
 80025d0:	18d3      	adds	r3, r2, r3
 80025d2:	3338      	adds	r3, #56	; 0x38
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80025d8:	183b      	adds	r3, r7, r0
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	015b      	lsls	r3, r3, #5
 80025e0:	18d3      	adds	r3, r2, r3
 80025e2:	333c      	adds	r3, #60	; 0x3c
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80025e8:	183b      	adds	r3, r7, r0
 80025ea:	781a      	ldrb	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3202      	adds	r2, #2
 80025f0:	0152      	lsls	r2, r2, #5
 80025f2:	2100      	movs	r1, #0
 80025f4:	50d1      	str	r1, [r2, r3]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025f6:	183b      	adds	r3, r7, r0
 80025f8:	781a      	ldrb	r2, [r3, #0]
 80025fa:	183b      	adds	r3, r7, r0
 80025fc:	3201      	adds	r2, #1
 80025fe:	701a      	strb	r2, [r3, #0]
 8002600:	230f      	movs	r3, #15
 8002602:	18fb      	adds	r3, r7, r3
 8002604:	781a      	ldrb	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	429a      	cmp	r2, r3
 800260c:	d3b4      	bcc.n	8002578 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800260e:	230f      	movs	r3, #15
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	2200      	movs	r2, #0
 8002614:	701a      	strb	r2, [r3, #0]
 8002616:	e03f      	b.n	8002698 <HAL_PCD_Init+0x16c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002618:	200f      	movs	r0, #15
 800261a:	183b      	adds	r3, r7, r0
 800261c:	781a      	ldrb	r2, [r3, #0]
 800261e:	6879      	ldr	r1, [r7, #4]
 8002620:	232a      	movs	r3, #42	; 0x2a
 8002622:	33ff      	adds	r3, #255	; 0xff
 8002624:	0152      	lsls	r2, r2, #5
 8002626:	188a      	adds	r2, r1, r2
 8002628:	18d3      	adds	r3, r2, r3
 800262a:	2200      	movs	r2, #0
 800262c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800262e:	183b      	adds	r3, r7, r0
 8002630:	781a      	ldrb	r2, [r3, #0]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	2394      	movs	r3, #148	; 0x94
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	0152      	lsls	r2, r2, #5
 800263a:	188a      	adds	r2, r1, r2
 800263c:	18d3      	adds	r3, r2, r3
 800263e:	183a      	adds	r2, r7, r0
 8002640:	7812      	ldrb	r2, [r2, #0]
 8002642:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002644:	183b      	adds	r3, r7, r0
 8002646:	781a      	ldrb	r2, [r3, #0]
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	232c      	movs	r3, #44	; 0x2c
 800264c:	33ff      	adds	r3, #255	; 0xff
 800264e:	0152      	lsls	r2, r2, #5
 8002650:	188a      	adds	r2, r1, r2
 8002652:	18d3      	adds	r3, r2, r3
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002658:	183b      	adds	r3, r7, r0
 800265a:	781a      	ldrb	r2, [r3, #0]
 800265c:	6879      	ldr	r1, [r7, #4]
 800265e:	239c      	movs	r3, #156	; 0x9c
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	0152      	lsls	r2, r2, #5
 8002664:	188a      	adds	r2, r1, r2
 8002666:	18d3      	adds	r3, r2, r3
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800266c:	183b      	adds	r3, r7, r0
 800266e:	781a      	ldrb	r2, [r3, #0]
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	239e      	movs	r3, #158	; 0x9e
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	0152      	lsls	r2, r2, #5
 8002678:	188a      	adds	r2, r1, r2
 800267a:	18d3      	adds	r3, r2, r3
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002680:	183b      	adds	r3, r7, r0
 8002682:	781a      	ldrb	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	320a      	adds	r2, #10
 8002688:	0152      	lsls	r2, r2, #5
 800268a:	2100      	movs	r1, #0
 800268c:	50d1      	str	r1, [r2, r3]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800268e:	183b      	adds	r3, r7, r0
 8002690:	781a      	ldrb	r2, [r3, #0]
 8002692:	183b      	adds	r3, r7, r0
 8002694:	3201      	adds	r2, #1
 8002696:	701a      	strb	r2, [r3, #0]
 8002698:	230f      	movs	r3, #15
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	781a      	ldrb	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d3b8      	bcc.n	8002618 <HAL_PCD_Init+0xec>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6818      	ldr	r0, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	466a      	mov	r2, sp
 80026ae:	0011      	movs	r1, r2
 80026b0:	001a      	movs	r2, r3
 80026b2:	3210      	adds	r2, #16
 80026b4:	ca70      	ldmia	r2!, {r4, r5, r6}
 80026b6:	c170      	stmia	r1!, {r4, r5, r6}
 80026b8:	ca30      	ldmia	r2!, {r4, r5}
 80026ba:	c130      	stmia	r1!, {r4, r5}
 80026bc:	6859      	ldr	r1, [r3, #4]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	f002 f94b 	bl	800495c <USB_DevInit>

  hpcd->USB_Address = 0U;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2224      	movs	r2, #36	; 0x24
 80026ca:	2100      	movs	r1, #0
 80026cc:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a07      	ldr	r2, [pc, #28]	; (80026f0 <HAL_PCD_Init+0x1c4>)
 80026d2:	2101      	movs	r1, #1
 80026d4:	5499      	strb	r1, [r3, r2]
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d103      	bne.n	80026e6 <HAL_PCD_Init+0x1ba>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	0018      	movs	r0, r3
 80026e2:	f000 fef9 	bl	80034d8 <HAL_PCDEx_ActivateLPM>
  }
  
  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	0018      	movs	r0, r3
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b005      	add	sp, #20
 80026ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026f0:	00000229 	.word	0x00000229

080026f4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	238a      	movs	r3, #138	; 0x8a
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	5cd3      	ldrb	r3, [r2, r3]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <HAL_PCD_Start+0x18>
 8002708:	2302      	movs	r3, #2
 800270a:	e014      	b.n	8002736 <HAL_PCD_Start+0x42>
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	238a      	movs	r3, #138	; 0x8a
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	2101      	movs	r1, #1
 8002714:	54d1      	strb	r1, [r2, r3]
  (void)USB_DevConnect(hpcd->Instance);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	0018      	movs	r0, r3
 800271c:	f003 f976 	bl	8005a0c <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	0018      	movs	r0, r3
 8002726:	f002 f8df 	bl	80048e8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	238a      	movs	r3, #138	; 0x8a
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	2100      	movs	r1, #0
 8002732:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	0018      	movs	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	b002      	add	sp, #8
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	0018      	movs	r0, r3
 800274e:	f003 f973 	bl	8005a38 <USB_ReadInterrupts>
 8002752:	0002      	movs	r2, r0
 8002754:	2380      	movs	r3, #128	; 0x80
 8002756:	021b      	lsls	r3, r3, #8
 8002758:	401a      	ands	r2, r3
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	021b      	lsls	r3, r3, #8
 800275e:	429a      	cmp	r2, r3
 8002760:	d103      	bne.n	800276a <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	0018      	movs	r0, r3
 8002766:	f000 fb9b 	bl	8002ea0 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	0018      	movs	r0, r3
 8002770:	f003 f962 	bl	8005a38 <USB_ReadInterrupts>
 8002774:	0002      	movs	r2, r0
 8002776:	2380      	movs	r3, #128	; 0x80
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	401a      	ands	r2, r3
 800277c:	2380      	movs	r3, #128	; 0x80
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	429a      	cmp	r2, r3
 8002782:	d114      	bne.n	80027ae <HAL_PCD_IRQHandler+0x6e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2244      	movs	r2, #68	; 0x44
 800278a:	5a9b      	ldrh	r3, [r3, r2]
 800278c:	b29a      	uxth	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	49a8      	ldr	r1, [pc, #672]	; (8002a34 <HAL_PCD_IRQHandler+0x2f4>)
 8002794:	400a      	ands	r2, r1
 8002796:	b291      	uxth	r1, r2
 8002798:	2244      	movs	r2, #68	; 0x44
 800279a:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	0018      	movs	r0, r3
 80027a0:	f005 f878 	bl	8007894 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2100      	movs	r1, #0
 80027a8:	0018      	movs	r0, r3
 80027aa:	f000 f951 	bl	8002a50 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	0018      	movs	r0, r3
 80027b4:	f003 f940 	bl	8005a38 <USB_ReadInterrupts>
 80027b8:	0002      	movs	r2, r0
 80027ba:	2380      	movs	r3, #128	; 0x80
 80027bc:	01db      	lsls	r3, r3, #7
 80027be:	401a      	ands	r2, r3
 80027c0:	2380      	movs	r3, #128	; 0x80
 80027c2:	01db      	lsls	r3, r3, #7
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d10b      	bne.n	80027e0 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2244      	movs	r2, #68	; 0x44
 80027ce:	5a9b      	ldrh	r3, [r3, r2]
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4998      	ldr	r1, [pc, #608]	; (8002a38 <HAL_PCD_IRQHandler+0x2f8>)
 80027d8:	400a      	ands	r2, r1
 80027da:	b291      	uxth	r1, r2
 80027dc:	2244      	movs	r2, #68	; 0x44
 80027de:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	0018      	movs	r0, r3
 80027e6:	f003 f927 	bl	8005a38 <USB_ReadInterrupts>
 80027ea:	0002      	movs	r2, r0
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	019b      	lsls	r3, r3, #6
 80027f0:	401a      	ands	r2, r3
 80027f2:	2380      	movs	r3, #128	; 0x80
 80027f4:	019b      	lsls	r3, r3, #6
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d10b      	bne.n	8002812 <HAL_PCD_IRQHandler+0xd2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2244      	movs	r2, #68	; 0x44
 8002800:	5a9b      	ldrh	r3, [r3, r2]
 8002802:	b29a      	uxth	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	498c      	ldr	r1, [pc, #560]	; (8002a3c <HAL_PCD_IRQHandler+0x2fc>)
 800280a:	400a      	ands	r2, r1
 800280c:	b291      	uxth	r1, r2
 800280e:	2244      	movs	r2, #68	; 0x44
 8002810:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	0018      	movs	r0, r3
 8002818:	f003 f90e 	bl	8005a38 <USB_ReadInterrupts>
 800281c:	0002      	movs	r2, r0
 800281e:	2380      	movs	r3, #128	; 0x80
 8002820:	015b      	lsls	r3, r3, #5
 8002822:	401a      	ands	r2, r3
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	015b      	lsls	r3, r3, #5
 8002828:	429a      	cmp	r2, r3
 800282a:	d137      	bne.n	800289c <HAL_PCD_IRQHandler+0x15c>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2240      	movs	r2, #64	; 0x40
 8002832:	5a9b      	ldrh	r3, [r3, r2]
 8002834:	b29a      	uxth	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2104      	movs	r1, #4
 800283c:	438a      	bics	r2, r1
 800283e:	b291      	uxth	r1, r2
 8002840:	2240      	movs	r2, #64	; 0x40
 8002842:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2240      	movs	r2, #64	; 0x40
 800284a:	5a9b      	ldrh	r3, [r3, r2]
 800284c:	b29a      	uxth	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2108      	movs	r1, #8
 8002854:	438a      	bics	r2, r1
 8002856:	b291      	uxth	r1, r2
 8002858:	2240      	movs	r2, #64	; 0x40
 800285a:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	2398      	movs	r3, #152	; 0x98
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	5cd3      	ldrb	r3, [r2, r3]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d109      	bne.n	800287c <HAL_PCD_IRQHandler+0x13c>
    {
      hpcd->LPM_State = LPM_L0;
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	2398      	movs	r3, #152	; 0x98
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	2100      	movs	r1, #0
 8002870:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2100      	movs	r1, #0
 8002876:	0018      	movs	r0, r3
 8002878:	f000 fe58 	bl	800352c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	0018      	movs	r0, r3
 8002880:	f005 f848 	bl	8007914 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2244      	movs	r2, #68	; 0x44
 800288a:	5a9b      	ldrh	r3, [r3, r2]
 800288c:	b29a      	uxth	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	496b      	ldr	r1, [pc, #428]	; (8002a40 <HAL_PCD_IRQHandler+0x300>)
 8002894:	400a      	ands	r2, r1
 8002896:	b291      	uxth	r1, r2
 8002898:	2244      	movs	r2, #68	; 0x44
 800289a:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	0018      	movs	r0, r3
 80028a2:	f003 f8c9 	bl	8005a38 <USB_ReadInterrupts>
 80028a6:	0002      	movs	r2, r0
 80028a8:	2380      	movs	r3, #128	; 0x80
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	401a      	ands	r2, r3
 80028ae:	2380      	movs	r3, #128	; 0x80
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d134      	bne.n	8002920 <HAL_PCD_IRQHandler+0x1e0>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2240      	movs	r2, #64	; 0x40
 80028bc:	5a9b      	ldrh	r3, [r3, r2]
 80028be:	b29a      	uxth	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2108      	movs	r1, #8
 80028c6:	430a      	orrs	r2, r1
 80028c8:	b291      	uxth	r1, r2
 80028ca:	2240      	movs	r2, #64	; 0x40
 80028cc:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2244      	movs	r2, #68	; 0x44
 80028d4:	5a9b      	ldrh	r3, [r3, r2]
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4959      	ldr	r1, [pc, #356]	; (8002a44 <HAL_PCD_IRQHandler+0x304>)
 80028de:	400a      	ands	r2, r1
 80028e0:	b291      	uxth	r1, r2
 80028e2:	2244      	movs	r2, #68	; 0x44
 80028e4:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2240      	movs	r2, #64	; 0x40
 80028ec:	5a9b      	ldrh	r3, [r3, r2]
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2104      	movs	r1, #4
 80028f6:	430a      	orrs	r2, r1
 80028f8:	b291      	uxth	r1, r2
 80028fa:	2240      	movs	r2, #64	; 0x40
 80028fc:	5299      	strh	r1, [r3, r2]

    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	0018      	movs	r0, r3
 8002904:	f003 f898 	bl	8005a38 <USB_ReadInterrupts>
 8002908:	0002      	movs	r2, r0
 800290a:	2380      	movs	r3, #128	; 0x80
 800290c:	015b      	lsls	r3, r3, #5
 800290e:	401a      	ands	r2, r3
 8002910:	2380      	movs	r3, #128	; 0x80
 8002912:	015b      	lsls	r3, r3, #5
 8002914:	429a      	cmp	r2, r3
 8002916:	d003      	beq.n	8002920 <HAL_PCD_IRQHandler+0x1e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	0018      	movs	r0, r3
 800291c:	f004 ffde 	bl	80078dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	0018      	movs	r0, r3
 8002926:	f003 f887 	bl	8005a38 <USB_ReadInterrupts>
 800292a:	0002      	movs	r2, r0
 800292c:	2380      	movs	r3, #128	; 0x80
 800292e:	4013      	ands	r3, r2
 8002930:	2b80      	cmp	r3, #128	; 0x80
 8002932:	d145      	bne.n	80029c0 <HAL_PCD_IRQHandler+0x280>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2244      	movs	r2, #68	; 0x44
 800293a:	5a9b      	ldrh	r3, [r3, r2]
 800293c:	b29a      	uxth	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2180      	movs	r1, #128	; 0x80
 8002944:	438a      	bics	r2, r1
 8002946:	b291      	uxth	r1, r2
 8002948:	2244      	movs	r2, #68	; 0x44
 800294a:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	2398      	movs	r3, #152	; 0x98
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	5cd3      	ldrb	r3, [r2, r3]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d12f      	bne.n	80029b8 <HAL_PCD_IRQHandler+0x278>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2240      	movs	r2, #64	; 0x40
 800295e:	5a9b      	ldrh	r3, [r3, r2]
 8002960:	b29a      	uxth	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2104      	movs	r1, #4
 8002968:	430a      	orrs	r2, r1
 800296a:	b291      	uxth	r1, r2
 800296c:	2240      	movs	r2, #64	; 0x40
 800296e:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2240      	movs	r2, #64	; 0x40
 8002976:	5a9b      	ldrh	r3, [r3, r2]
 8002978:	b29a      	uxth	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2108      	movs	r1, #8
 8002980:	430a      	orrs	r2, r1
 8002982:	b291      	uxth	r1, r2
 8002984:	2240      	movs	r2, #64	; 0x40
 8002986:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	2398      	movs	r3, #152	; 0x98
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	2101      	movs	r1, #1
 8002990:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2254      	movs	r2, #84	; 0x54
 8002998:	5a9b      	ldrh	r3, [r3, r2]
 800299a:	b29b      	uxth	r3, r3
 800299c:	089b      	lsrs	r3, r3, #2
 800299e:	223c      	movs	r2, #60	; 0x3c
 80029a0:	4013      	ands	r3, r2
 80029a2:	0019      	movs	r1, r3
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	2399      	movs	r3, #153	; 0x99
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2101      	movs	r1, #1
 80029b0:	0018      	movs	r0, r3
 80029b2:	f000 fdbb 	bl	800352c <HAL_PCDEx_LPM_Callback>
 80029b6:	e003      	b.n	80029c0 <HAL_PCD_IRQHandler+0x280>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	0018      	movs	r0, r3
 80029bc:	f004 ff8e 	bl	80078dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	0018      	movs	r0, r3
 80029c6:	f003 f837 	bl	8005a38 <USB_ReadInterrupts>
 80029ca:	0002      	movs	r2, r0
 80029cc:	2380      	movs	r3, #128	; 0x80
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	401a      	ands	r2, r3
 80029d2:	2380      	movs	r3, #128	; 0x80
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d10f      	bne.n	80029fa <HAL_PCD_IRQHandler+0x2ba>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2244      	movs	r2, #68	; 0x44
 80029e0:	5a9b      	ldrh	r3, [r3, r2]
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4917      	ldr	r1, [pc, #92]	; (8002a48 <HAL_PCD_IRQHandler+0x308>)
 80029ea:	400a      	ands	r2, r1
 80029ec:	b291      	uxth	r1, r2
 80029ee:	2244      	movs	r2, #68	; 0x44
 80029f0:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	0018      	movs	r0, r3
 80029f6:	f004 ff3e 	bl	8007876 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	0018      	movs	r0, r3
 8002a00:	f003 f81a 	bl	8005a38 <USB_ReadInterrupts>
 8002a04:	0002      	movs	r2, r0
 8002a06:	2380      	movs	r3, #128	; 0x80
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	401a      	ands	r2, r3
 8002a0c:	2380      	movs	r3, #128	; 0x80
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d10b      	bne.n	8002a2c <HAL_PCD_IRQHandler+0x2ec>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2244      	movs	r2, #68	; 0x44
 8002a1a:	5a9b      	ldrh	r3, [r3, r2]
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	490a      	ldr	r1, [pc, #40]	; (8002a4c <HAL_PCD_IRQHandler+0x30c>)
 8002a24:	400a      	ands	r2, r1
 8002a26:	b291      	uxth	r1, r2
 8002a28:	2244      	movs	r2, #68	; 0x44
 8002a2a:	5299      	strh	r1, [r3, r2]
  }
}
 8002a2c:	46c0      	nop			; (mov r8, r8)
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	b002      	add	sp, #8
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	fffffbff 	.word	0xfffffbff
 8002a38:	ffffbfff 	.word	0xffffbfff
 8002a3c:	ffffdfff 	.word	0xffffdfff
 8002a40:	ffffefff 	.word	0xffffefff
 8002a44:	fffff7ff 	.word	0xfffff7ff
 8002a48:	fffffdff 	.word	0xfffffdff
 8002a4c:	fffffeff 	.word	0xfffffeff

08002a50 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	000a      	movs	r2, r1
 8002a5a:	1cfb      	adds	r3, r7, #3
 8002a5c:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	238a      	movs	r3, #138	; 0x8a
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	5cd3      	ldrb	r3, [r2, r3]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d101      	bne.n	8002a6e <HAL_PCD_SetAddress+0x1e>
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	e017      	b.n	8002a9e <HAL_PCD_SetAddress+0x4e>
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	238a      	movs	r3, #138	; 0x8a
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	2101      	movs	r1, #1
 8002a76:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	1cfa      	adds	r2, r7, #3
 8002a7c:	2124      	movs	r1, #36	; 0x24
 8002a7e:	7812      	ldrb	r2, [r2, #0]
 8002a80:	545a      	strb	r2, [r3, r1]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	1cfb      	adds	r3, r7, #3
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	0019      	movs	r1, r3
 8002a8c:	0010      	movs	r0, r2
 8002a8e:	f002 ffa9 	bl	80059e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	238a      	movs	r3, #138	; 0x8a
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	2100      	movs	r1, #0
 8002a9a:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	b002      	add	sp, #8
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002aa6:	b590      	push	{r4, r7, lr}
 8002aa8:	b085      	sub	sp, #20
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
 8002aae:	000c      	movs	r4, r1
 8002ab0:	0010      	movs	r0, r2
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	1cfb      	adds	r3, r7, #3
 8002ab6:	1c22      	adds	r2, r4, #0
 8002ab8:	701a      	strb	r2, [r3, #0]
 8002aba:	003b      	movs	r3, r7
 8002abc:	1c02      	adds	r2, r0, #0
 8002abe:	801a      	strh	r2, [r3, #0]
 8002ac0:	1cbb      	adds	r3, r7, #2
 8002ac2:	1c0a      	adds	r2, r1, #0
 8002ac4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002ac6:	230b      	movs	r3, #11
 8002ac8:	18fb      	adds	r3, r7, r3
 8002aca:	2200      	movs	r2, #0
 8002acc:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ace:	1cfb      	adds	r3, r7, #3
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	b25b      	sxtb	r3, r3
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	da0c      	bge.n	8002af2 <HAL_PCD_EP_Open+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ad8:	1cfb      	adds	r3, r7, #3
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2207      	movs	r2, #7
 8002ade:	4013      	ands	r3, r2
 8002ae0:	015b      	lsls	r3, r3, #5
 8002ae2:	3328      	adds	r3, #40	; 0x28
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	18d3      	adds	r3, r2, r3
 8002ae8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2201      	movs	r2, #1
 8002aee:	705a      	strb	r2, [r3, #1]
 8002af0:	e00c      	b.n	8002b0c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002af2:	1cfb      	adds	r3, r7, #3
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2207      	movs	r2, #7
 8002af8:	4013      	ands	r3, r2
 8002afa:	015b      	lsls	r3, r3, #5
 8002afc:	3329      	adds	r3, #41	; 0x29
 8002afe:	33ff      	adds	r3, #255	; 0xff
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	18d3      	adds	r3, r2, r3
 8002b04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b0c:	1cfb      	adds	r3, r7, #3
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	2207      	movs	r2, #7
 8002b12:	4013      	ands	r3, r2
 8002b14:	b2da      	uxtb	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002b1a:	003b      	movs	r3, r7
 8002b1c:	881a      	ldrh	r2, [r3, #0]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1cba      	adds	r2, r7, #2
 8002b26:	7812      	ldrb	r2, [r2, #0]
 8002b28:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	785b      	ldrb	r3, [r3, #1]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d004      	beq.n	8002b3c <HAL_PCD_EP_Open+0x96>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002b3c:	1cbb      	adds	r3, r7, #2
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d102      	bne.n	8002b4a <HAL_PCD_EP_Open+0xa4>
  {
    ep->data_pid_start = 0U;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	238a      	movs	r3, #138	; 0x8a
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	5cd3      	ldrb	r3, [r2, r3]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_PCD_EP_Open+0xb4>
 8002b56:	2302      	movs	r3, #2
 8002b58:	e013      	b.n	8002b82 <HAL_PCD_EP_Open+0xdc>
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	238a      	movs	r3, #138	; 0x8a
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	2101      	movs	r1, #1
 8002b62:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68fa      	ldr	r2, [r7, #12]
 8002b6a:	0011      	movs	r1, r2
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	f001 ff25 	bl	80049bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	238a      	movs	r3, #138	; 0x8a
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	2100      	movs	r1, #0
 8002b7a:	54d1      	strb	r1, [r2, r3]

  return ret;
 8002b7c:	230b      	movs	r3, #11
 8002b7e:	18fb      	adds	r3, r7, r3
 8002b80:	781b      	ldrb	r3, [r3, #0]
}
 8002b82:	0018      	movs	r0, r3
 8002b84:	46bd      	mov	sp, r7
 8002b86:	b005      	add	sp, #20
 8002b88:	bd90      	pop	{r4, r7, pc}

08002b8a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b084      	sub	sp, #16
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
 8002b92:	000a      	movs	r2, r1
 8002b94:	1cfb      	adds	r3, r7, #3
 8002b96:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b98:	1cfb      	adds	r3, r7, #3
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	b25b      	sxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	da0c      	bge.n	8002bbc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ba2:	1cfb      	adds	r3, r7, #3
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2207      	movs	r2, #7
 8002ba8:	4013      	ands	r3, r2
 8002baa:	015b      	lsls	r3, r3, #5
 8002bac:	3328      	adds	r3, #40	; 0x28
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	18d3      	adds	r3, r2, r3
 8002bb2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	705a      	strb	r2, [r3, #1]
 8002bba:	e00c      	b.n	8002bd6 <HAL_PCD_EP_Close+0x4c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002bbc:	1cfb      	adds	r3, r7, #3
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	2207      	movs	r2, #7
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	015b      	lsls	r3, r3, #5
 8002bc6:	3329      	adds	r3, #41	; 0x29
 8002bc8:	33ff      	adds	r3, #255	; 0xff
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	18d3      	adds	r3, r2, r3
 8002bce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002bd6:	1cfb      	adds	r3, r7, #3
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	2207      	movs	r2, #7
 8002bdc:	4013      	ands	r3, r2
 8002bde:	b2da      	uxtb	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	238a      	movs	r3, #138	; 0x8a
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	5cd3      	ldrb	r3, [r2, r3]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d101      	bne.n	8002bf4 <HAL_PCD_EP_Close+0x6a>
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	e011      	b.n	8002c18 <HAL_PCD_EP_Close+0x8e>
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	238a      	movs	r3, #138	; 0x8a
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68fa      	ldr	r2, [r7, #12]
 8002c04:	0011      	movs	r1, r2
 8002c06:	0018      	movs	r0, r3
 8002c08:	f002 f9d0 	bl	8004fac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	238a      	movs	r3, #138	; 0x8a
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	2100      	movs	r1, #0
 8002c14:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	0018      	movs	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	b004      	add	sp, #16
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	603b      	str	r3, [r7, #0]
 8002c2c:	200b      	movs	r0, #11
 8002c2e:	183b      	adds	r3, r7, r0
 8002c30:	1c0a      	adds	r2, r1, #0
 8002c32:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c34:	0001      	movs	r1, r0
 8002c36:	187b      	adds	r3, r7, r1
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2207      	movs	r2, #7
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	015b      	lsls	r3, r3, #5
 8002c40:	3329      	adds	r3, #41	; 0x29
 8002c42:	33ff      	adds	r3, #255	; 0xff
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	18d3      	adds	r3, r2, r3
 8002c48:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c62:	187b      	adds	r3, r7, r1
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	2207      	movs	r2, #7
 8002c68:	4013      	ands	r3, r2
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002c70:	187b      	adds	r3, r7, r1
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	2207      	movs	r2, #7
 8002c76:	4013      	ands	r3, r2
 8002c78:	d107      	bne.n	8002c8a <HAL_PCD_EP_Receive+0x6a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	697a      	ldr	r2, [r7, #20]
 8002c80:	0011      	movs	r1, r2
 8002c82:	0018      	movs	r0, r3
 8002c84:	f002 fb08 	bl	8005298 <USB_EPStartXfer>
 8002c88:	e006      	b.n	8002c98 <HAL_PCD_EP_Receive+0x78>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	0011      	movs	r1, r2
 8002c92:	0018      	movs	r0, r3
 8002c94:	f002 fb00 	bl	8005298 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	b006      	add	sp, #24
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b086      	sub	sp, #24
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	607a      	str	r2, [r7, #4]
 8002cac:	603b      	str	r3, [r7, #0]
 8002cae:	200b      	movs	r0, #11
 8002cb0:	183b      	adds	r3, r7, r0
 8002cb2:	1c0a      	adds	r2, r1, #0
 8002cb4:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cb6:	0001      	movs	r1, r0
 8002cb8:	187b      	adds	r3, r7, r1
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2207      	movs	r2, #7
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	015b      	lsls	r3, r3, #5
 8002cc2:	3328      	adds	r3, #40	; 0x28
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	18d3      	adds	r3, r2, r3
 8002cc8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ce2:	187b      	adds	r3, r7, r1
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	2207      	movs	r2, #7
 8002ce8:	4013      	ands	r3, r2
 8002cea:	b2da      	uxtb	r2, r3
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002cf0:	187b      	adds	r3, r7, r1
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2207      	movs	r2, #7
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d107      	bne.n	8002d0a <HAL_PCD_EP_Transmit+0x68>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	0011      	movs	r1, r2
 8002d02:	0018      	movs	r0, r3
 8002d04:	f002 fac8 	bl	8005298 <USB_EPStartXfer>
 8002d08:	e006      	b.n	8002d18 <HAL_PCD_EP_Transmit+0x76>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	0011      	movs	r1, r2
 8002d12:	0018      	movs	r0, r3
 8002d14:	f002 fac0 	bl	8005298 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	b006      	add	sp, #24
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b084      	sub	sp, #16
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	000a      	movs	r2, r1
 8002d2c:	1cfb      	adds	r3, r7, #3
 8002d2e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002d30:	1cfb      	adds	r3, r7, #3
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2207      	movs	r2, #7
 8002d36:	401a      	ands	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d901      	bls.n	8002d44 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e050      	b.n	8002de6 <HAL_PCD_EP_SetStall+0xc4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002d44:	1cfb      	adds	r3, r7, #3
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	b25b      	sxtb	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	da0c      	bge.n	8002d68 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d4e:	1cfb      	adds	r3, r7, #3
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2207      	movs	r2, #7
 8002d54:	4013      	ands	r3, r2
 8002d56:	015b      	lsls	r3, r3, #5
 8002d58:	3328      	adds	r3, #40	; 0x28
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	18d3      	adds	r3, r2, r3
 8002d5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2201      	movs	r2, #1
 8002d64:	705a      	strb	r2, [r3, #1]
 8002d66:	e00a      	b.n	8002d7e <HAL_PCD_EP_SetStall+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d68:	1cfb      	adds	r3, r7, #3
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	015b      	lsls	r3, r3, #5
 8002d6e:	3329      	adds	r3, #41	; 0x29
 8002d70:	33ff      	adds	r3, #255	; 0xff
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	18d3      	adds	r3, r2, r3
 8002d76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2201      	movs	r2, #1
 8002d82:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d84:	1cfb      	adds	r3, r7, #3
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2207      	movs	r2, #7
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	238a      	movs	r3, #138	; 0x8a
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	5cd3      	ldrb	r3, [r2, r3]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_PCD_EP_SetStall+0x80>
 8002d9e:	2302      	movs	r3, #2
 8002da0:	e021      	b.n	8002de6 <HAL_PCD_EP_SetStall+0xc4>
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	238a      	movs	r3, #138	; 0x8a
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	2101      	movs	r1, #1
 8002daa:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	0011      	movs	r1, r2
 8002db4:	0018      	movs	r0, r3
 8002db6:	f002 fd41 	bl	800583c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002dba:	1cfb      	adds	r3, r7, #3
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	2207      	movs	r2, #7
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	d10a      	bne.n	8002dda <HAL_PCD_EP_SetStall+0xb8>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	218c      	movs	r1, #140	; 0x8c
 8002dcc:	0089      	lsls	r1, r1, #2
 8002dce:	468c      	mov	ip, r1
 8002dd0:	4463      	add	r3, ip
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	0010      	movs	r0, r2
 8002dd6:	f002 fe3d 	bl	8005a54 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	238a      	movs	r3, #138	; 0x8a
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	2100      	movs	r1, #0
 8002de2:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	0018      	movs	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b004      	add	sp, #16
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b084      	sub	sp, #16
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
 8002df6:	000a      	movs	r2, r1
 8002df8:	1cfb      	adds	r3, r7, #3
 8002dfa:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002dfc:	1cfb      	adds	r3, r7, #3
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	220f      	movs	r2, #15
 8002e02:	401a      	ands	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d901      	bls.n	8002e10 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e042      	b.n	8002e96 <HAL_PCD_EP_ClrStall+0xa8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e10:	1cfb      	adds	r3, r7, #3
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	b25b      	sxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	da0c      	bge.n	8002e34 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e1a:	1cfb      	adds	r3, r7, #3
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2207      	movs	r2, #7
 8002e20:	4013      	ands	r3, r2
 8002e22:	015b      	lsls	r3, r3, #5
 8002e24:	3328      	adds	r3, #40	; 0x28
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	18d3      	adds	r3, r2, r3
 8002e2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	705a      	strb	r2, [r3, #1]
 8002e32:	e00c      	b.n	8002e4e <HAL_PCD_EP_ClrStall+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e34:	1cfb      	adds	r3, r7, #3
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	2207      	movs	r2, #7
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	015b      	lsls	r3, r3, #5
 8002e3e:	3329      	adds	r3, #41	; 0x29
 8002e40:	33ff      	adds	r3, #255	; 0xff
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	18d3      	adds	r3, r2, r3
 8002e46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e54:	1cfb      	adds	r3, r7, #3
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	2207      	movs	r2, #7
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	238a      	movs	r3, #138	; 0x8a
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	5cd3      	ldrb	r3, [r2, r3]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d101      	bne.n	8002e72 <HAL_PCD_EP_ClrStall+0x84>
 8002e6e:	2302      	movs	r3, #2
 8002e70:	e011      	b.n	8002e96 <HAL_PCD_EP_ClrStall+0xa8>
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	238a      	movs	r3, #138	; 0x8a
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	2101      	movs	r1, #1
 8002e7a:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	68fa      	ldr	r2, [r7, #12]
 8002e82:	0011      	movs	r1, r2
 8002e84:	0018      	movs	r0, r3
 8002e86:	f002 fd1b 	bl	80058c0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	238a      	movs	r3, #138	; 0x8a
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	2100      	movs	r1, #0
 8002e92:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	0018      	movs	r0, r3
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	b004      	add	sp, #16
 8002e9c:	bd80      	pop	{r7, pc}
	...

08002ea0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002ea0:	b590      	push	{r4, r7, lr}
 8002ea2:	b089      	sub	sp, #36	; 0x24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002ea8:	e2b3      	b.n	8003412 <PCD_EP_ISR_Handler+0x572>
  {
    wIstr = hpcd->Instance->ISTR;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	2016      	movs	r0, #22
 8002eb0:	183b      	adds	r3, r7, r0
 8002eb2:	2144      	movs	r1, #68	; 0x44
 8002eb4:	5a52      	ldrh	r2, [r2, r1]
 8002eb6:	801a      	strh	r2, [r3, #0]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002eb8:	183b      	adds	r3, r7, r0
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	2015      	movs	r0, #21
 8002ec0:	183b      	adds	r3, r7, r0
 8002ec2:	210f      	movs	r1, #15
 8002ec4:	400a      	ands	r2, r1
 8002ec6:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8002ec8:	183b      	adds	r3, r7, r0
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d000      	beq.n	8002ed2 <PCD_EP_ISR_Handler+0x32>
 8002ed0:	e141      	b.n	8003156 <PCD_EP_ISR_Handler+0x2b6>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002ed2:	2316      	movs	r3, #22
 8002ed4:	18fb      	adds	r3, r7, r3
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	2210      	movs	r2, #16
 8002eda:	4013      	ands	r3, r2
 8002edc:	d14e      	bne.n	8002f7c <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	881b      	ldrh	r3, [r3, #0]
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	4aca      	ldr	r2, [pc, #808]	; (8003210 <PCD_EP_ISR_Handler+0x370>)
 8002ee8:	4013      	ands	r3, r2
 8002eea:	b29c      	uxth	r4, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4ac8      	ldr	r2, [pc, #800]	; (8003214 <PCD_EP_ISR_Handler+0x374>)
 8002ef2:	4322      	orrs	r2, r4
 8002ef4:	b292      	uxth	r2, r2
 8002ef6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3328      	adds	r3, #40	; 0x28
 8002efc:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2250      	movs	r2, #80	; 0x50
 8002f04:	5a9b      	ldrh	r3, [r3, r2]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	001a      	movs	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	18d2      	adds	r2, r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	18d3      	adds	r3, r2, r3
 8002f18:	4abf      	ldr	r2, [pc, #764]	; (8003218 <PCD_EP_ISR_Handler+0x378>)
 8002f1a:	4694      	mov	ip, r2
 8002f1c:	4463      	add	r3, ip
 8002f1e:	881b      	ldrh	r3, [r3, #0]
 8002f20:	059b      	lsls	r3, r3, #22
 8002f22:	0d9a      	lsrs	r2, r3, #22
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	695a      	ldr	r2, [r3, #20]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	69db      	ldr	r3, [r3, #28]
 8002f30:	18d2      	adds	r2, r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2100      	movs	r1, #0
 8002f3a:	0018      	movs	r0, r3
 8002f3c:	f004 fc80 	bl	8007840 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2224      	movs	r2, #36	; 0x24
 8002f44:	5c9b      	ldrb	r3, [r3, r2]
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d100      	bne.n	8002f4e <PCD_EP_ISR_Handler+0xae>
 8002f4c:	e261      	b.n	8003412 <PCD_EP_ISR_Handler+0x572>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d000      	beq.n	8002f58 <PCD_EP_ISR_Handler+0xb8>
 8002f56:	e25c      	b.n	8003412 <PCD_EP_ISR_Handler+0x572>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2224      	movs	r2, #36	; 0x24
 8002f5c:	5c9b      	ldrb	r3, [r3, r2]
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2280      	movs	r2, #128	; 0x80
 8002f62:	4252      	negs	r2, r2
 8002f64:	4313      	orrs	r3, r2
 8002f66:	b2da      	uxtb	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	b291      	uxth	r1, r2
 8002f6e:	224c      	movs	r2, #76	; 0x4c
 8002f70:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2224      	movs	r2, #36	; 0x24
 8002f76:	2100      	movs	r1, #0
 8002f78:	5499      	strb	r1, [r3, r2]
 8002f7a:	e24a      	b.n	8003412 <PCD_EP_ISR_Handler+0x572>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3329      	adds	r3, #41	; 0x29
 8002f80:	33ff      	adds	r3, #255	; 0xff
 8002f82:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	2112      	movs	r1, #18
 8002f8a:	187b      	adds	r3, r7, r1
 8002f8c:	8812      	ldrh	r2, [r2, #0]
 8002f8e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002f90:	187b      	adds	r3, r7, r1
 8002f92:	881a      	ldrh	r2, [r3, #0]
 8002f94:	2380      	movs	r3, #128	; 0x80
 8002f96:	011b      	lsls	r3, r3, #4
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d033      	beq.n	8003004 <PCD_EP_ISR_Handler+0x164>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2250      	movs	r2, #80	; 0x50
 8002fa2:	5a9b      	ldrh	r3, [r3, r2]
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	001a      	movs	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	18d2      	adds	r2, r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	18d3      	adds	r3, r2, r3
 8002fb6:	4a99      	ldr	r2, [pc, #612]	; (800321c <PCD_EP_ISR_Handler+0x37c>)
 8002fb8:	4694      	mov	ip, r2
 8002fba:	4463      	add	r3, ip
 8002fbc:	881b      	ldrh	r3, [r3, #0]
 8002fbe:	059b      	lsls	r3, r3, #22
 8002fc0:	0d9a      	lsrs	r2, r3, #22
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6818      	ldr	r0, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	228c      	movs	r2, #140	; 0x8c
 8002fce:	0092      	lsls	r2, r2, #2
 8002fd0:	1899      	adds	r1, r3, r2
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	f002 fd87 	bl	8005aee <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	4a8d      	ldr	r2, [pc, #564]	; (8003220 <PCD_EP_ISR_Handler+0x380>)
 8002fea:	4013      	ands	r3, r2
 8002fec:	b29c      	uxth	r4, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2280      	movs	r2, #128	; 0x80
 8002ff4:	4322      	orrs	r2, r4
 8002ff6:	b292      	uxth	r2, r2
 8002ff8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f004 fbed 	bl	80077dc <HAL_PCD_SetupStageCallback>
 8003002:	e206      	b.n	8003412 <PCD_EP_ISR_Handler+0x572>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003004:	2312      	movs	r3, #18
 8003006:	18fb      	adds	r3, r7, r3
 8003008:	2200      	movs	r2, #0
 800300a:	5e9b      	ldrsh	r3, [r3, r2]
 800300c:	2b00      	cmp	r3, #0
 800300e:	db00      	blt.n	8003012 <PCD_EP_ISR_Handler+0x172>
 8003010:	e1ff      	b.n	8003412 <PCD_EP_ISR_Handler+0x572>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	881b      	ldrh	r3, [r3, #0]
 8003018:	b29b      	uxth	r3, r3
 800301a:	4a81      	ldr	r2, [pc, #516]	; (8003220 <PCD_EP_ISR_Handler+0x380>)
 800301c:	4013      	ands	r3, r2
 800301e:	b29c      	uxth	r4, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2280      	movs	r2, #128	; 0x80
 8003026:	4322      	orrs	r2, r4
 8003028:	b292      	uxth	r2, r2
 800302a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2250      	movs	r2, #80	; 0x50
 8003032:	5a9b      	ldrh	r3, [r3, r2]
 8003034:	b29b      	uxth	r3, r3
 8003036:	001a      	movs	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	00db      	lsls	r3, r3, #3
 800303e:	18d2      	adds	r2, r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	18d3      	adds	r3, r2, r3
 8003046:	4a75      	ldr	r2, [pc, #468]	; (800321c <PCD_EP_ISR_Handler+0x37c>)
 8003048:	4694      	mov	ip, r2
 800304a:	4463      	add	r3, ip
 800304c:	881b      	ldrh	r3, [r3, #0]
 800304e:	059b      	lsls	r3, r3, #22
 8003050:	0d9a      	lsrs	r2, r3, #22
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d01a      	beq.n	8003094 <PCD_EP_ISR_Handler+0x1f4>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d016      	beq.n	8003094 <PCD_EP_ISR_Handler+0x1f4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6818      	ldr	r0, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6959      	ldr	r1, [r3, #20]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003076:	b29b      	uxth	r3, r3
 8003078:	f002 fd39 	bl	8005aee <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	695a      	ldr	r2, [r3, #20]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	18d2      	adds	r2, r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2100      	movs	r1, #0
 800308e:	0018      	movs	r0, r3
 8003090:	f004 fbb9 	bl	8007806 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	001c      	movs	r4, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2250      	movs	r2, #80	; 0x50
 80030a0:	5a9b      	ldrh	r3, [r3, r2]
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	18e4      	adds	r4, r4, r3
 80030a6:	4b5d      	ldr	r3, [pc, #372]	; (800321c <PCD_EP_ISR_Handler+0x37c>)
 80030a8:	18e3      	adds	r3, r4, r3
 80030aa:	60bb      	str	r3, [r7, #8]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10e      	bne.n	80030d2 <PCD_EP_ISR_Handler+0x232>
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	881b      	ldrh	r3, [r3, #0]
 80030b8:	4a5a      	ldr	r2, [pc, #360]	; (8003224 <PCD_EP_ISR_Handler+0x384>)
 80030ba:	4013      	ands	r3, r2
 80030bc:	b29a      	uxth	r2, r3
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	801a      	strh	r2, [r3, #0]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	881b      	ldrh	r3, [r3, #0]
 80030c6:	4a53      	ldr	r2, [pc, #332]	; (8003214 <PCD_EP_ISR_Handler+0x374>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	801a      	strh	r2, [r3, #0]
 80030d0:	e02b      	b.n	800312a <PCD_EP_ISR_Handler+0x28a>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	2b3e      	cmp	r3, #62	; 0x3e
 80030d8:	d812      	bhi.n	8003100 <PCD_EP_ISR_Handler+0x260>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	085b      	lsrs	r3, r3, #1
 80030e0:	61bb      	str	r3, [r7, #24]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	2201      	movs	r2, #1
 80030e8:	4013      	ands	r3, r2
 80030ea:	d002      	beq.n	80030f2 <PCD_EP_ISR_Handler+0x252>
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	3301      	adds	r3, #1
 80030f0:	61bb      	str	r3, [r7, #24]
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	029b      	lsls	r3, r3, #10
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	801a      	strh	r2, [r3, #0]
 80030fe:	e014      	b.n	800312a <PCD_EP_ISR_Handler+0x28a>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	095b      	lsrs	r3, r3, #5
 8003106:	61bb      	str	r3, [r7, #24]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	221f      	movs	r2, #31
 800310e:	4013      	ands	r3, r2
 8003110:	d102      	bne.n	8003118 <PCD_EP_ISR_Handler+0x278>
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	3b01      	subs	r3, #1
 8003116:	61bb      	str	r3, [r7, #24]
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	b29b      	uxth	r3, r3
 800311c:	029b      	lsls	r3, r3, #10
 800311e:	b29b      	uxth	r3, r3
 8003120:	4a3c      	ldr	r2, [pc, #240]	; (8003214 <PCD_EP_ISR_Handler+0x374>)
 8003122:	4313      	orrs	r3, r2
 8003124:	b29a      	uxth	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	b29b      	uxth	r3, r3
 8003132:	4a3d      	ldr	r2, [pc, #244]	; (8003228 <PCD_EP_ISR_Handler+0x388>)
 8003134:	4013      	ands	r3, r2
 8003136:	b29c      	uxth	r4, r3
 8003138:	2380      	movs	r3, #128	; 0x80
 800313a:	015b      	lsls	r3, r3, #5
 800313c:	4063      	eors	r3, r4
 800313e:	b29c      	uxth	r4, r3
 8003140:	2380      	movs	r3, #128	; 0x80
 8003142:	019b      	lsls	r3, r3, #6
 8003144:	4063      	eors	r3, r4
 8003146:	b29c      	uxth	r4, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a37      	ldr	r2, [pc, #220]	; (800322c <PCD_EP_ISR_Handler+0x38c>)
 800314e:	4322      	orrs	r2, r4
 8003150:	b292      	uxth	r2, r2
 8003152:	801a      	strh	r2, [r3, #0]
 8003154:	e15d      	b.n	8003412 <PCD_EP_ISR_Handler+0x572>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	001a      	movs	r2, r3
 800315c:	2315      	movs	r3, #21
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	18d2      	adds	r2, r2, r3
 8003166:	2112      	movs	r1, #18
 8003168:	187b      	adds	r3, r7, r1
 800316a:	8812      	ldrh	r2, [r2, #0]
 800316c:	801a      	strh	r2, [r3, #0]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800316e:	187b      	adds	r3, r7, r1
 8003170:	2200      	movs	r2, #0
 8003172:	5e9b      	ldrsh	r3, [r3, r2]
 8003174:	2b00      	cmp	r3, #0
 8003176:	db00      	blt.n	800317a <PCD_EP_ISR_Handler+0x2da>
 8003178:	e0f5      	b.n	8003366 <PCD_EP_ISR_Handler+0x4c6>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	001a      	movs	r2, r3
 8003180:	2115      	movs	r1, #21
 8003182:	187b      	adds	r3, r7, r1
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	18d3      	adds	r3, r2, r3
 800318a:	881b      	ldrh	r3, [r3, #0]
 800318c:	b29b      	uxth	r3, r3
 800318e:	4a24      	ldr	r2, [pc, #144]	; (8003220 <PCD_EP_ISR_Handler+0x380>)
 8003190:	4013      	ands	r3, r2
 8003192:	b29c      	uxth	r4, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	001a      	movs	r2, r3
 800319a:	187b      	adds	r3, r7, r1
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	18d3      	adds	r3, r2, r3
 80031a2:	2280      	movs	r2, #128	; 0x80
 80031a4:	4322      	orrs	r2, r4
 80031a6:	b292      	uxth	r2, r2
 80031a8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80031aa:	187b      	adds	r3, r7, r1
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	015b      	lsls	r3, r3, #5
 80031b0:	3329      	adds	r3, #41	; 0x29
 80031b2:	33ff      	adds	r3, #255	; 0xff
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	18d3      	adds	r3, r2, r3
 80031b8:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	7b1b      	ldrb	r3, [r3, #12]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d136      	bne.n	8003230 <PCD_EP_ISR_Handler+0x390>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2250      	movs	r2, #80	; 0x50
 80031c8:	5a9b      	ldrh	r3, [r3, r2]
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	001a      	movs	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	18d2      	adds	r2, r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	18d3      	adds	r3, r2, r3
 80031dc:	4a0f      	ldr	r2, [pc, #60]	; (800321c <PCD_EP_ISR_Handler+0x37c>)
 80031de:	4694      	mov	ip, r2
 80031e0:	4463      	add	r3, ip
 80031e2:	881a      	ldrh	r2, [r3, #0]
 80031e4:	211e      	movs	r1, #30
 80031e6:	187b      	adds	r3, r7, r1
 80031e8:	0592      	lsls	r2, r2, #22
 80031ea:	0d92      	lsrs	r2, r2, #22
 80031ec:	801a      	strh	r2, [r3, #0]
          if (count != 0U)
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d100      	bne.n	80031f8 <PCD_EP_ISR_Handler+0x358>
 80031f6:	e08b      	b.n	8003310 <PCD_EP_ISR_Handler+0x470>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6818      	ldr	r0, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6959      	ldr	r1, [r3, #20]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	88da      	ldrh	r2, [r3, #6]
 8003204:	231e      	movs	r3, #30
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	881b      	ldrh	r3, [r3, #0]
 800320a:	f002 fc70 	bl	8005aee <USB_ReadPMA>
 800320e:	e07f      	b.n	8003310 <PCD_EP_ISR_Handler+0x470>
 8003210:	ffff8f0f 	.word	0xffff8f0f
 8003214:	ffff8000 	.word	0xffff8000
 8003218:	00000402 	.word	0x00000402
 800321c:	00000406 	.word	0x00000406
 8003220:	00000f8f 	.word	0x00000f8f
 8003224:	ffff83ff 	.word	0xffff83ff
 8003228:	ffffbf8f 	.word	0xffffbf8f
 800322c:	ffff8080 	.word	0xffff8080
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	001a      	movs	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	18d3      	adds	r3, r2, r3
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	b29b      	uxth	r3, r3
 8003242:	001a      	movs	r2, r3
 8003244:	2380      	movs	r3, #128	; 0x80
 8003246:	01db      	lsls	r3, r3, #7
 8003248:	4013      	ands	r3, r2
 800324a:	d025      	beq.n	8003298 <PCD_EP_ISR_Handler+0x3f8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2250      	movs	r2, #80	; 0x50
 8003252:	5a9b      	ldrh	r3, [r3, r2]
 8003254:	b29b      	uxth	r3, r3
 8003256:	001a      	movs	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	00db      	lsls	r3, r3, #3
 800325e:	18d2      	adds	r2, r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	18d3      	adds	r3, r2, r3
 8003266:	4a72      	ldr	r2, [pc, #456]	; (8003430 <PCD_EP_ISR_Handler+0x590>)
 8003268:	4694      	mov	ip, r2
 800326a:	4463      	add	r3, ip
 800326c:	881a      	ldrh	r2, [r3, #0]
 800326e:	211e      	movs	r1, #30
 8003270:	187b      	adds	r3, r7, r1
 8003272:	0592      	lsls	r2, r2, #22
 8003274:	0d92      	lsrs	r2, r2, #22
 8003276:	801a      	strh	r2, [r3, #0]
            if (count != 0U)
 8003278:	187b      	adds	r3, r7, r1
 800327a:	881b      	ldrh	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d030      	beq.n	80032e2 <PCD_EP_ISR_Handler+0x442>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6818      	ldr	r0, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6959      	ldr	r1, [r3, #20]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	891a      	ldrh	r2, [r3, #8]
 800328c:	231e      	movs	r3, #30
 800328e:	18fb      	adds	r3, r7, r3
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	f002 fc2c 	bl	8005aee <USB_ReadPMA>
 8003296:	e024      	b.n	80032e2 <PCD_EP_ISR_Handler+0x442>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2250      	movs	r2, #80	; 0x50
 800329e:	5a9b      	ldrh	r3, [r3, r2]
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	001a      	movs	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	18d2      	adds	r2, r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	18d3      	adds	r3, r2, r3
 80032b2:	4a60      	ldr	r2, [pc, #384]	; (8003434 <PCD_EP_ISR_Handler+0x594>)
 80032b4:	4694      	mov	ip, r2
 80032b6:	4463      	add	r3, ip
 80032b8:	881a      	ldrh	r2, [r3, #0]
 80032ba:	211e      	movs	r1, #30
 80032bc:	187b      	adds	r3, r7, r1
 80032be:	0592      	lsls	r2, r2, #22
 80032c0:	0d92      	lsrs	r2, r2, #22
 80032c2:	801a      	strh	r2, [r3, #0]
            if (count != 0U)
 80032c4:	187b      	adds	r3, r7, r1
 80032c6:	881b      	ldrh	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00a      	beq.n	80032e2 <PCD_EP_ISR_Handler+0x442>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6818      	ldr	r0, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6959      	ldr	r1, [r3, #20]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	895a      	ldrh	r2, [r3, #10]
 80032d8:	231e      	movs	r3, #30
 80032da:	18fb      	adds	r3, r7, r3
 80032dc:	881b      	ldrh	r3, [r3, #0]
 80032de:	f002 fc06 	bl	8005aee <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	001a      	movs	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	18d3      	adds	r3, r2, r3
 80032f0:	881b      	ldrh	r3, [r3, #0]
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	4a50      	ldr	r2, [pc, #320]	; (8003438 <PCD_EP_ISR_Handler+0x598>)
 80032f6:	4013      	ands	r3, r2
 80032f8:	b29c      	uxth	r4, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	001a      	movs	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	18d3      	adds	r3, r2, r3
 8003308:	4a4c      	ldr	r2, [pc, #304]	; (800343c <PCD_EP_ISR_Handler+0x59c>)
 800330a:	4322      	orrs	r2, r4
 800330c:	b292      	uxth	r2, r2
 800330e:	801a      	strh	r2, [r3, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	69da      	ldr	r2, [r3, #28]
 8003314:	211e      	movs	r1, #30
 8003316:	187b      	adds	r3, r7, r1
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	18d2      	adds	r2, r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	695a      	ldr	r2, [r3, #20]
 8003324:	187b      	adds	r3, r7, r1
 8003326:	881b      	ldrh	r3, [r3, #0]
 8003328:	18d2      	adds	r2, r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d006      	beq.n	8003344 <PCD_EP_ISR_Handler+0x4a4>
 8003336:	231e      	movs	r3, #30
 8003338:	18fb      	adds	r3, r7, r3
 800333a:	881a      	ldrh	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	429a      	cmp	r2, r3
 8003342:	d207      	bcs.n	8003354 <PCD_EP_ISR_Handler+0x4b4>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	781a      	ldrb	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	0011      	movs	r1, r2
 800334c:	0018      	movs	r0, r3
 800334e:	f004 fa5a 	bl	8007806 <HAL_PCD_DataOutStageCallback>
 8003352:	e008      	b.n	8003366 <PCD_EP_ISR_Handler+0x4c6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	7819      	ldrb	r1, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	695a      	ldr	r2, [r3, #20]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7ff fc5d 	bl	8002c20 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003366:	2312      	movs	r3, #18
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	2280      	movs	r2, #128	; 0x80
 800336e:	4013      	ands	r3, r2
 8003370:	d04f      	beq.n	8003412 <PCD_EP_ISR_Handler+0x572>
      {
        ep = &hpcd->IN_ep[epindex];
 8003372:	2115      	movs	r1, #21
 8003374:	187b      	adds	r3, r7, r1
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	015b      	lsls	r3, r3, #5
 800337a:	3328      	adds	r3, #40	; 0x28
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	18d3      	adds	r3, r2, r3
 8003380:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	001a      	movs	r2, r3
 8003388:	187b      	adds	r3, r7, r1
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	18d3      	adds	r3, r2, r3
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	b29b      	uxth	r3, r3
 8003394:	4a2a      	ldr	r2, [pc, #168]	; (8003440 <PCD_EP_ISR_Handler+0x5a0>)
 8003396:	4013      	ands	r3, r2
 8003398:	b29c      	uxth	r4, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	001a      	movs	r2, r3
 80033a0:	187b      	adds	r3, r7, r1
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	18d3      	adds	r3, r2, r3
 80033a8:	4a26      	ldr	r2, [pc, #152]	; (8003444 <PCD_EP_ISR_Handler+0x5a4>)
 80033aa:	4322      	orrs	r2, r4
 80033ac:	b292      	uxth	r2, r2
 80033ae:	801a      	strh	r2, [r3, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2250      	movs	r2, #80	; 0x50
 80033b6:	5a9b      	ldrh	r3, [r3, r2]
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	001a      	movs	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	18d2      	adds	r2, r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	18d3      	adds	r3, r2, r3
 80033ca:	4a19      	ldr	r2, [pc, #100]	; (8003430 <PCD_EP_ISR_Handler+0x590>)
 80033cc:	4694      	mov	ip, r2
 80033ce:	4463      	add	r3, ip
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	059b      	lsls	r3, r3, #22
 80033d4:	0d9a      	lsrs	r2, r3, #22
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	695a      	ldr	r2, [r3, #20]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	69db      	ldr	r3, [r3, #28]
 80033e2:	18d2      	adds	r2, r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d107      	bne.n	8003400 <PCD_EP_ISR_Handler+0x560>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	781a      	ldrb	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	0011      	movs	r1, r2
 80033f8:	0018      	movs	r0, r3
 80033fa:	f004 fa21 	bl	8007840 <HAL_PCD_DataInStageCallback>
 80033fe:	e008      	b.n	8003412 <PCD_EP_ISR_Handler+0x572>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	7819      	ldrb	r1, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	695a      	ldr	r2, [r3, #20]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f7ff fc48 	bl	8002ca2 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2244      	movs	r2, #68	; 0x44
 8003418:	5a9b      	ldrh	r3, [r3, r2]
 800341a:	b29b      	uxth	r3, r3
 800341c:	b21b      	sxth	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	da00      	bge.n	8003424 <PCD_EP_ISR_Handler+0x584>
 8003422:	e542      	b.n	8002eaa <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	0018      	movs	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	b009      	add	sp, #36	; 0x24
 800342c:	bd90      	pop	{r4, r7, pc}
 800342e:	46c0      	nop			; (mov r8, r8)
 8003430:	00000402 	.word	0x00000402
 8003434:	00000406 	.word	0x00000406
 8003438:	ffff8f8f 	.word	0xffff8f8f
 800343c:	ffff80c0 	.word	0xffff80c0
 8003440:	ffff8f0f 	.word	0xffff8f0f
 8003444:	ffff8000 	.word	0xffff8000

08003448 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b087      	sub	sp, #28
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	0008      	movs	r0, r1
 8003452:	0011      	movs	r1, r2
 8003454:	607b      	str	r3, [r7, #4]
 8003456:	240a      	movs	r4, #10
 8003458:	193b      	adds	r3, r7, r4
 800345a:	1c02      	adds	r2, r0, #0
 800345c:	801a      	strh	r2, [r3, #0]
 800345e:	2308      	movs	r3, #8
 8003460:	18fb      	adds	r3, r7, r3
 8003462:	1c0a      	adds	r2, r1, #0
 8003464:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003466:	193b      	adds	r3, r7, r4
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	2280      	movs	r2, #128	; 0x80
 800346c:	4013      	ands	r3, r2
 800346e:	b29b      	uxth	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_PCDEx_PMAConfig+0x42>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003474:	230a      	movs	r3, #10
 8003476:	18fb      	adds	r3, r7, r3
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	2207      	movs	r2, #7
 800347c:	4013      	ands	r3, r2
 800347e:	015b      	lsls	r3, r3, #5
 8003480:	3328      	adds	r3, #40	; 0x28
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	18d3      	adds	r3, r2, r3
 8003486:	617b      	str	r3, [r7, #20]
 8003488:	e008      	b.n	800349c <HAL_PCDEx_PMAConfig+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800348a:	230a      	movs	r3, #10
 800348c:	18fb      	adds	r3, r7, r3
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	015b      	lsls	r3, r3, #5
 8003492:	3329      	adds	r3, #41	; 0x29
 8003494:	33ff      	adds	r3, #255	; 0xff
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	18d3      	adds	r3, r2, r3
 800349a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800349c:	2308      	movs	r3, #8
 800349e:	18fb      	adds	r3, r7, r3
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d107      	bne.n	80034b6 <HAL_PCDEx_PMAConfig+0x6e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2200      	movs	r2, #0
 80034aa:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	80da      	strh	r2, [r3, #6]
 80034b4:	e00b      	b.n	80034ce <HAL_PCDEx_PMAConfig+0x86>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2201      	movs	r2, #1
 80034ba:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	b29a      	uxth	r2, r3
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	0c1b      	lsrs	r3, r3, #16
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	0018      	movs	r0, r3
 80034d2:	46bd      	mov	sp, r7
 80034d4:	b007      	add	sp, #28
 80034d6:	bd90      	pop	{r4, r7, pc}

080034d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	239a      	movs	r3, #154	; 0x9a
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	2101      	movs	r1, #1
 80034ee:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	2398      	movs	r3, #152	; 0x98
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	2100      	movs	r1, #0
 80034f8:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2254      	movs	r2, #84	; 0x54
 80034fe:	5a9b      	ldrh	r3, [r3, r2]
 8003500:	b29b      	uxth	r3, r3
 8003502:	2201      	movs	r2, #1
 8003504:	4313      	orrs	r3, r2
 8003506:	b299      	uxth	r1, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2254      	movs	r2, #84	; 0x54
 800350c:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2254      	movs	r2, #84	; 0x54
 8003512:	5a9b      	ldrh	r3, [r3, r2]
 8003514:	b29b      	uxth	r3, r3
 8003516:	2202      	movs	r2, #2
 8003518:	4313      	orrs	r3, r2
 800351a:	b299      	uxth	r1, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2254      	movs	r2, #84	; 0x54
 8003520:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	0018      	movs	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	b004      	add	sp, #16
 800352a:	bd80      	pop	{r7, pc}

0800352c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	000a      	movs	r2, r1
 8003536:	1cfb      	adds	r3, r7, #3
 8003538:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800353a:	46c0      	nop			; (mov r8, r8)
 800353c:	46bd      	mov	sp, r7
 800353e:	b002      	add	sp, #8
 8003540:	bd80      	pop	{r7, pc}
	...

08003544 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b088      	sub	sp, #32
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d102      	bne.n	8003558 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	f000 fb76 	bl	8003c44 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2201      	movs	r2, #1
 800355e:	4013      	ands	r3, r2
 8003560:	d100      	bne.n	8003564 <HAL_RCC_OscConfig+0x20>
 8003562:	e08e      	b.n	8003682 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003564:	4bc5      	ldr	r3, [pc, #788]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	220c      	movs	r2, #12
 800356a:	4013      	ands	r3, r2
 800356c:	2b04      	cmp	r3, #4
 800356e:	d00e      	beq.n	800358e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003570:	4bc2      	ldr	r3, [pc, #776]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	220c      	movs	r2, #12
 8003576:	4013      	ands	r3, r2
 8003578:	2b08      	cmp	r3, #8
 800357a:	d117      	bne.n	80035ac <HAL_RCC_OscConfig+0x68>
 800357c:	4bbf      	ldr	r3, [pc, #764]	; (800387c <HAL_RCC_OscConfig+0x338>)
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	23c0      	movs	r3, #192	; 0xc0
 8003582:	025b      	lsls	r3, r3, #9
 8003584:	401a      	ands	r2, r3
 8003586:	2380      	movs	r3, #128	; 0x80
 8003588:	025b      	lsls	r3, r3, #9
 800358a:	429a      	cmp	r2, r3
 800358c:	d10e      	bne.n	80035ac <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800358e:	4bbb      	ldr	r3, [pc, #748]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	2380      	movs	r3, #128	; 0x80
 8003594:	029b      	lsls	r3, r3, #10
 8003596:	4013      	ands	r3, r2
 8003598:	d100      	bne.n	800359c <HAL_RCC_OscConfig+0x58>
 800359a:	e071      	b.n	8003680 <HAL_RCC_OscConfig+0x13c>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d000      	beq.n	80035a6 <HAL_RCC_OscConfig+0x62>
 80035a4:	e06c      	b.n	8003680 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	f000 fb4c 	bl	8003c44 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d107      	bne.n	80035c4 <HAL_RCC_OscConfig+0x80>
 80035b4:	4bb1      	ldr	r3, [pc, #708]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	4bb0      	ldr	r3, [pc, #704]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035ba:	2180      	movs	r1, #128	; 0x80
 80035bc:	0249      	lsls	r1, r1, #9
 80035be:	430a      	orrs	r2, r1
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	e02f      	b.n	8003624 <HAL_RCC_OscConfig+0xe0>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10c      	bne.n	80035e6 <HAL_RCC_OscConfig+0xa2>
 80035cc:	4bab      	ldr	r3, [pc, #684]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	4baa      	ldr	r3, [pc, #680]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035d2:	49ab      	ldr	r1, [pc, #684]	; (8003880 <HAL_RCC_OscConfig+0x33c>)
 80035d4:	400a      	ands	r2, r1
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	4ba8      	ldr	r3, [pc, #672]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	4ba7      	ldr	r3, [pc, #668]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035de:	49a9      	ldr	r1, [pc, #676]	; (8003884 <HAL_RCC_OscConfig+0x340>)
 80035e0:	400a      	ands	r2, r1
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	e01e      	b.n	8003624 <HAL_RCC_OscConfig+0xe0>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b05      	cmp	r3, #5
 80035ec:	d10e      	bne.n	800360c <HAL_RCC_OscConfig+0xc8>
 80035ee:	4ba3      	ldr	r3, [pc, #652]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	4ba2      	ldr	r3, [pc, #648]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035f4:	2180      	movs	r1, #128	; 0x80
 80035f6:	02c9      	lsls	r1, r1, #11
 80035f8:	430a      	orrs	r2, r1
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	4b9f      	ldr	r3, [pc, #636]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	4b9e      	ldr	r3, [pc, #632]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003602:	2180      	movs	r1, #128	; 0x80
 8003604:	0249      	lsls	r1, r1, #9
 8003606:	430a      	orrs	r2, r1
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	e00b      	b.n	8003624 <HAL_RCC_OscConfig+0xe0>
 800360c:	4b9b      	ldr	r3, [pc, #620]	; (800387c <HAL_RCC_OscConfig+0x338>)
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	4b9a      	ldr	r3, [pc, #616]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003612:	499b      	ldr	r1, [pc, #620]	; (8003880 <HAL_RCC_OscConfig+0x33c>)
 8003614:	400a      	ands	r2, r1
 8003616:	601a      	str	r2, [r3, #0]
 8003618:	4b98      	ldr	r3, [pc, #608]	; (800387c <HAL_RCC_OscConfig+0x338>)
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	4b97      	ldr	r3, [pc, #604]	; (800387c <HAL_RCC_OscConfig+0x338>)
 800361e:	4999      	ldr	r1, [pc, #612]	; (8003884 <HAL_RCC_OscConfig+0x340>)
 8003620:	400a      	ands	r2, r1
 8003622:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d014      	beq.n	8003656 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800362c:	f7fd fcda 	bl	8000fe4 <HAL_GetTick>
 8003630:	0003      	movs	r3, r0
 8003632:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003634:	e008      	b.n	8003648 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003636:	f7fd fcd5 	bl	8000fe4 <HAL_GetTick>
 800363a:	0002      	movs	r2, r0
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	2b64      	cmp	r3, #100	; 0x64
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e2fd      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003648:	4b8c      	ldr	r3, [pc, #560]	; (800387c <HAL_RCC_OscConfig+0x338>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	2380      	movs	r3, #128	; 0x80
 800364e:	029b      	lsls	r3, r3, #10
 8003650:	4013      	ands	r3, r2
 8003652:	d0f0      	beq.n	8003636 <HAL_RCC_OscConfig+0xf2>
 8003654:	e015      	b.n	8003682 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003656:	f7fd fcc5 	bl	8000fe4 <HAL_GetTick>
 800365a:	0003      	movs	r3, r0
 800365c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003660:	f7fd fcc0 	bl	8000fe4 <HAL_GetTick>
 8003664:	0002      	movs	r2, r0
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b64      	cmp	r3, #100	; 0x64
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e2e8      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003672:	4b82      	ldr	r3, [pc, #520]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	2380      	movs	r3, #128	; 0x80
 8003678:	029b      	lsls	r3, r3, #10
 800367a:	4013      	ands	r3, r2
 800367c:	d1f0      	bne.n	8003660 <HAL_RCC_OscConfig+0x11c>
 800367e:	e000      	b.n	8003682 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003680:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2202      	movs	r2, #2
 8003688:	4013      	ands	r3, r2
 800368a:	d100      	bne.n	800368e <HAL_RCC_OscConfig+0x14a>
 800368c:	e06c      	b.n	8003768 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800368e:	4b7b      	ldr	r3, [pc, #492]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	220c      	movs	r2, #12
 8003694:	4013      	ands	r3, r2
 8003696:	d00e      	beq.n	80036b6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003698:	4b78      	ldr	r3, [pc, #480]	; (800387c <HAL_RCC_OscConfig+0x338>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	220c      	movs	r2, #12
 800369e:	4013      	ands	r3, r2
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d11f      	bne.n	80036e4 <HAL_RCC_OscConfig+0x1a0>
 80036a4:	4b75      	ldr	r3, [pc, #468]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	23c0      	movs	r3, #192	; 0xc0
 80036aa:	025b      	lsls	r3, r3, #9
 80036ac:	401a      	ands	r2, r3
 80036ae:	2380      	movs	r3, #128	; 0x80
 80036b0:	021b      	lsls	r3, r3, #8
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d116      	bne.n	80036e4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b6:	4b71      	ldr	r3, [pc, #452]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2202      	movs	r2, #2
 80036bc:	4013      	ands	r3, r2
 80036be:	d005      	beq.n	80036cc <HAL_RCC_OscConfig+0x188>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d001      	beq.n	80036cc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e2bb      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036cc:	4b6b      	ldr	r3, [pc, #428]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	22f8      	movs	r2, #248	; 0xf8
 80036d2:	4393      	bics	r3, r2
 80036d4:	0019      	movs	r1, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	00da      	lsls	r2, r3, #3
 80036dc:	4b67      	ldr	r3, [pc, #412]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80036de:	430a      	orrs	r2, r1
 80036e0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036e2:	e041      	b.n	8003768 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d024      	beq.n	8003736 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036ec:	4b63      	ldr	r3, [pc, #396]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	4b62      	ldr	r3, [pc, #392]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80036f2:	2101      	movs	r1, #1
 80036f4:	430a      	orrs	r2, r1
 80036f6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f8:	f7fd fc74 	bl	8000fe4 <HAL_GetTick>
 80036fc:	0003      	movs	r3, r0
 80036fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003702:	f7fd fc6f 	bl	8000fe4 <HAL_GetTick>
 8003706:	0002      	movs	r2, r0
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e297      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003714:	4b59      	ldr	r3, [pc, #356]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2202      	movs	r2, #2
 800371a:	4013      	ands	r3, r2
 800371c:	d0f1      	beq.n	8003702 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800371e:	4b57      	ldr	r3, [pc, #348]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	22f8      	movs	r2, #248	; 0xf8
 8003724:	4393      	bics	r3, r2
 8003726:	0019      	movs	r1, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	00da      	lsls	r2, r3, #3
 800372e:	4b53      	ldr	r3, [pc, #332]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003730:	430a      	orrs	r2, r1
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	e018      	b.n	8003768 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003736:	4b51      	ldr	r3, [pc, #324]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4b50      	ldr	r3, [pc, #320]	; (800387c <HAL_RCC_OscConfig+0x338>)
 800373c:	2101      	movs	r1, #1
 800373e:	438a      	bics	r2, r1
 8003740:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003742:	f7fd fc4f 	bl	8000fe4 <HAL_GetTick>
 8003746:	0003      	movs	r3, r0
 8003748:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800374c:	f7fd fc4a 	bl	8000fe4 <HAL_GetTick>
 8003750:	0002      	movs	r2, r0
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e272      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800375e:	4b47      	ldr	r3, [pc, #284]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2202      	movs	r2, #2
 8003764:	4013      	ands	r3, r2
 8003766:	d1f1      	bne.n	800374c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2208      	movs	r2, #8
 800376e:	4013      	ands	r3, r2
 8003770:	d036      	beq.n	80037e0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d019      	beq.n	80037ae <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800377a:	4b40      	ldr	r3, [pc, #256]	; (800387c <HAL_RCC_OscConfig+0x338>)
 800377c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800377e:	4b3f      	ldr	r3, [pc, #252]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003780:	2101      	movs	r1, #1
 8003782:	430a      	orrs	r2, r1
 8003784:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003786:	f7fd fc2d 	bl	8000fe4 <HAL_GetTick>
 800378a:	0003      	movs	r3, r0
 800378c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800378e:	e008      	b.n	80037a2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003790:	f7fd fc28 	bl	8000fe4 <HAL_GetTick>
 8003794:	0002      	movs	r2, r0
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e250      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037a2:	4b36      	ldr	r3, [pc, #216]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80037a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a6:	2202      	movs	r2, #2
 80037a8:	4013      	ands	r3, r2
 80037aa:	d0f1      	beq.n	8003790 <HAL_RCC_OscConfig+0x24c>
 80037ac:	e018      	b.n	80037e0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ae:	4b33      	ldr	r3, [pc, #204]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80037b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037b2:	4b32      	ldr	r3, [pc, #200]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80037b4:	2101      	movs	r1, #1
 80037b6:	438a      	bics	r2, r1
 80037b8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ba:	f7fd fc13 	bl	8000fe4 <HAL_GetTick>
 80037be:	0003      	movs	r3, r0
 80037c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037c4:	f7fd fc0e 	bl	8000fe4 <HAL_GetTick>
 80037c8:	0002      	movs	r2, r0
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e236      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037d6:	4b29      	ldr	r3, [pc, #164]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80037d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037da:	2202      	movs	r2, #2
 80037dc:	4013      	ands	r3, r2
 80037de:	d1f1      	bne.n	80037c4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2204      	movs	r2, #4
 80037e6:	4013      	ands	r3, r2
 80037e8:	d100      	bne.n	80037ec <HAL_RCC_OscConfig+0x2a8>
 80037ea:	e0b5      	b.n	8003958 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037ec:	231f      	movs	r3, #31
 80037ee:	18fb      	adds	r3, r7, r3
 80037f0:	2200      	movs	r2, #0
 80037f2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037f4:	4b21      	ldr	r3, [pc, #132]	; (800387c <HAL_RCC_OscConfig+0x338>)
 80037f6:	69da      	ldr	r2, [r3, #28]
 80037f8:	2380      	movs	r3, #128	; 0x80
 80037fa:	055b      	lsls	r3, r3, #21
 80037fc:	4013      	ands	r3, r2
 80037fe:	d111      	bne.n	8003824 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003800:	4b1e      	ldr	r3, [pc, #120]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003802:	69da      	ldr	r2, [r3, #28]
 8003804:	4b1d      	ldr	r3, [pc, #116]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003806:	2180      	movs	r1, #128	; 0x80
 8003808:	0549      	lsls	r1, r1, #21
 800380a:	430a      	orrs	r2, r1
 800380c:	61da      	str	r2, [r3, #28]
 800380e:	4b1b      	ldr	r3, [pc, #108]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003810:	69da      	ldr	r2, [r3, #28]
 8003812:	2380      	movs	r3, #128	; 0x80
 8003814:	055b      	lsls	r3, r3, #21
 8003816:	4013      	ands	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800381c:	231f      	movs	r3, #31
 800381e:	18fb      	adds	r3, r7, r3
 8003820:	2201      	movs	r2, #1
 8003822:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003824:	4b18      	ldr	r3, [pc, #96]	; (8003888 <HAL_RCC_OscConfig+0x344>)
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	2380      	movs	r3, #128	; 0x80
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	4013      	ands	r3, r2
 800382e:	d11a      	bne.n	8003866 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003830:	4b15      	ldr	r3, [pc, #84]	; (8003888 <HAL_RCC_OscConfig+0x344>)
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	4b14      	ldr	r3, [pc, #80]	; (8003888 <HAL_RCC_OscConfig+0x344>)
 8003836:	2180      	movs	r1, #128	; 0x80
 8003838:	0049      	lsls	r1, r1, #1
 800383a:	430a      	orrs	r2, r1
 800383c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800383e:	f7fd fbd1 	bl	8000fe4 <HAL_GetTick>
 8003842:	0003      	movs	r3, r0
 8003844:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003846:	e008      	b.n	800385a <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003848:	f7fd fbcc 	bl	8000fe4 <HAL_GetTick>
 800384c:	0002      	movs	r2, r0
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b64      	cmp	r3, #100	; 0x64
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e1f4      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800385a:	4b0b      	ldr	r3, [pc, #44]	; (8003888 <HAL_RCC_OscConfig+0x344>)
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	2380      	movs	r3, #128	; 0x80
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	4013      	ands	r3, r2
 8003864:	d0f0      	beq.n	8003848 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d10e      	bne.n	800388c <HAL_RCC_OscConfig+0x348>
 800386e:	4b03      	ldr	r3, [pc, #12]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003870:	6a1a      	ldr	r2, [r3, #32]
 8003872:	4b02      	ldr	r3, [pc, #8]	; (800387c <HAL_RCC_OscConfig+0x338>)
 8003874:	2101      	movs	r1, #1
 8003876:	430a      	orrs	r2, r1
 8003878:	621a      	str	r2, [r3, #32]
 800387a:	e035      	b.n	80038e8 <HAL_RCC_OscConfig+0x3a4>
 800387c:	40021000 	.word	0x40021000
 8003880:	fffeffff 	.word	0xfffeffff
 8003884:	fffbffff 	.word	0xfffbffff
 8003888:	40007000 	.word	0x40007000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10c      	bne.n	80038ae <HAL_RCC_OscConfig+0x36a>
 8003894:	4bca      	ldr	r3, [pc, #808]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003896:	6a1a      	ldr	r2, [r3, #32]
 8003898:	4bc9      	ldr	r3, [pc, #804]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 800389a:	2101      	movs	r1, #1
 800389c:	438a      	bics	r2, r1
 800389e:	621a      	str	r2, [r3, #32]
 80038a0:	4bc7      	ldr	r3, [pc, #796]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038a2:	6a1a      	ldr	r2, [r3, #32]
 80038a4:	4bc6      	ldr	r3, [pc, #792]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038a6:	2104      	movs	r1, #4
 80038a8:	438a      	bics	r2, r1
 80038aa:	621a      	str	r2, [r3, #32]
 80038ac:	e01c      	b.n	80038e8 <HAL_RCC_OscConfig+0x3a4>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	2b05      	cmp	r3, #5
 80038b4:	d10c      	bne.n	80038d0 <HAL_RCC_OscConfig+0x38c>
 80038b6:	4bc2      	ldr	r3, [pc, #776]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038b8:	6a1a      	ldr	r2, [r3, #32]
 80038ba:	4bc1      	ldr	r3, [pc, #772]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038bc:	2104      	movs	r1, #4
 80038be:	430a      	orrs	r2, r1
 80038c0:	621a      	str	r2, [r3, #32]
 80038c2:	4bbf      	ldr	r3, [pc, #764]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038c4:	6a1a      	ldr	r2, [r3, #32]
 80038c6:	4bbe      	ldr	r3, [pc, #760]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038c8:	2101      	movs	r1, #1
 80038ca:	430a      	orrs	r2, r1
 80038cc:	621a      	str	r2, [r3, #32]
 80038ce:	e00b      	b.n	80038e8 <HAL_RCC_OscConfig+0x3a4>
 80038d0:	4bbb      	ldr	r3, [pc, #748]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038d2:	6a1a      	ldr	r2, [r3, #32]
 80038d4:	4bba      	ldr	r3, [pc, #744]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038d6:	2101      	movs	r1, #1
 80038d8:	438a      	bics	r2, r1
 80038da:	621a      	str	r2, [r3, #32]
 80038dc:	4bb8      	ldr	r3, [pc, #736]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038de:	6a1a      	ldr	r2, [r3, #32]
 80038e0:	4bb7      	ldr	r3, [pc, #732]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80038e2:	2104      	movs	r1, #4
 80038e4:	438a      	bics	r2, r1
 80038e6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d014      	beq.n	800391a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f0:	f7fd fb78 	bl	8000fe4 <HAL_GetTick>
 80038f4:	0003      	movs	r3, r0
 80038f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f8:	e009      	b.n	800390e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038fa:	f7fd fb73 	bl	8000fe4 <HAL_GetTick>
 80038fe:	0002      	movs	r2, r0
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	4aaf      	ldr	r2, [pc, #700]	; (8003bc4 <HAL_RCC_OscConfig+0x680>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e19a      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800390e:	4bac      	ldr	r3, [pc, #688]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	2202      	movs	r2, #2
 8003914:	4013      	ands	r3, r2
 8003916:	d0f0      	beq.n	80038fa <HAL_RCC_OscConfig+0x3b6>
 8003918:	e013      	b.n	8003942 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800391a:	f7fd fb63 	bl	8000fe4 <HAL_GetTick>
 800391e:	0003      	movs	r3, r0
 8003920:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003922:	e009      	b.n	8003938 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003924:	f7fd fb5e 	bl	8000fe4 <HAL_GetTick>
 8003928:	0002      	movs	r2, r0
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	4aa5      	ldr	r2, [pc, #660]	; (8003bc4 <HAL_RCC_OscConfig+0x680>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e185      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003938:	4ba1      	ldr	r3, [pc, #644]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	2202      	movs	r2, #2
 800393e:	4013      	ands	r3, r2
 8003940:	d1f0      	bne.n	8003924 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003942:	231f      	movs	r3, #31
 8003944:	18fb      	adds	r3, r7, r3
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d105      	bne.n	8003958 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800394c:	4b9c      	ldr	r3, [pc, #624]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 800394e:	69da      	ldr	r2, [r3, #28]
 8003950:	4b9b      	ldr	r3, [pc, #620]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003952:	499d      	ldr	r1, [pc, #628]	; (8003bc8 <HAL_RCC_OscConfig+0x684>)
 8003954:	400a      	ands	r2, r1
 8003956:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2210      	movs	r2, #16
 800395e:	4013      	ands	r3, r2
 8003960:	d063      	beq.n	8003a2a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d12a      	bne.n	80039c0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800396a:	4b95      	ldr	r3, [pc, #596]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 800396c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800396e:	4b94      	ldr	r3, [pc, #592]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003970:	2104      	movs	r1, #4
 8003972:	430a      	orrs	r2, r1
 8003974:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003976:	4b92      	ldr	r3, [pc, #584]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003978:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800397a:	4b91      	ldr	r3, [pc, #580]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 800397c:	2101      	movs	r1, #1
 800397e:	430a      	orrs	r2, r1
 8003980:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003982:	f7fd fb2f 	bl	8000fe4 <HAL_GetTick>
 8003986:	0003      	movs	r3, r0
 8003988:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800398c:	f7fd fb2a 	bl	8000fe4 <HAL_GetTick>
 8003990:	0002      	movs	r2, r0
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e152      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800399e:	4b88      	ldr	r3, [pc, #544]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039a2:	2202      	movs	r2, #2
 80039a4:	4013      	ands	r3, r2
 80039a6:	d0f1      	beq.n	800398c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80039a8:	4b85      	ldr	r3, [pc, #532]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ac:	22f8      	movs	r2, #248	; 0xf8
 80039ae:	4393      	bics	r3, r2
 80039b0:	0019      	movs	r1, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	00da      	lsls	r2, r3, #3
 80039b8:	4b81      	ldr	r3, [pc, #516]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039ba:	430a      	orrs	r2, r1
 80039bc:	635a      	str	r2, [r3, #52]	; 0x34
 80039be:	e034      	b.n	8003a2a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	695b      	ldr	r3, [r3, #20]
 80039c4:	3305      	adds	r3, #5
 80039c6:	d111      	bne.n	80039ec <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80039c8:	4b7d      	ldr	r3, [pc, #500]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039cc:	4b7c      	ldr	r3, [pc, #496]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039ce:	2104      	movs	r1, #4
 80039d0:	438a      	bics	r2, r1
 80039d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80039d4:	4b7a      	ldr	r3, [pc, #488]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039d8:	22f8      	movs	r2, #248	; 0xf8
 80039da:	4393      	bics	r3, r2
 80039dc:	0019      	movs	r1, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	00da      	lsls	r2, r3, #3
 80039e4:	4b76      	ldr	r3, [pc, #472]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039e6:	430a      	orrs	r2, r1
 80039e8:	635a      	str	r2, [r3, #52]	; 0x34
 80039ea:	e01e      	b.n	8003a2a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80039ec:	4b74      	ldr	r3, [pc, #464]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039f0:	4b73      	ldr	r3, [pc, #460]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039f2:	2104      	movs	r1, #4
 80039f4:	430a      	orrs	r2, r1
 80039f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80039f8:	4b71      	ldr	r3, [pc, #452]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039fc:	4b70      	ldr	r3, [pc, #448]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 80039fe:	2101      	movs	r1, #1
 8003a00:	438a      	bics	r2, r1
 8003a02:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a04:	f7fd faee 	bl	8000fe4 <HAL_GetTick>
 8003a08:	0003      	movs	r3, r0
 8003a0a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003a0c:	e008      	b.n	8003a20 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003a0e:	f7fd fae9 	bl	8000fe4 <HAL_GetTick>
 8003a12:	0002      	movs	r2, r0
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e111      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003a20:	4b67      	ldr	r3, [pc, #412]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a24:	2202      	movs	r2, #2
 8003a26:	4013      	ands	r3, r2
 8003a28:	d1f1      	bne.n	8003a0e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2220      	movs	r2, #32
 8003a30:	4013      	ands	r3, r2
 8003a32:	d05c      	beq.n	8003aee <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003a34:	4b62      	ldr	r3, [pc, #392]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	220c      	movs	r2, #12
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	2b0c      	cmp	r3, #12
 8003a3e:	d00e      	beq.n	8003a5e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003a40:	4b5f      	ldr	r3, [pc, #380]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	220c      	movs	r2, #12
 8003a46:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003a48:	2b08      	cmp	r3, #8
 8003a4a:	d114      	bne.n	8003a76 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003a4c:	4b5c      	ldr	r3, [pc, #368]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003a4e:	685a      	ldr	r2, [r3, #4]
 8003a50:	23c0      	movs	r3, #192	; 0xc0
 8003a52:	025b      	lsls	r3, r3, #9
 8003a54:	401a      	ands	r2, r3
 8003a56:	23c0      	movs	r3, #192	; 0xc0
 8003a58:	025b      	lsls	r3, r3, #9
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d10b      	bne.n	8003a76 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003a5e:	4b58      	ldr	r3, [pc, #352]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003a60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a62:	2380      	movs	r3, #128	; 0x80
 8003a64:	025b      	lsls	r3, r3, #9
 8003a66:	4013      	ands	r3, r2
 8003a68:	d040      	beq.n	8003aec <HAL_RCC_OscConfig+0x5a8>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a1b      	ldr	r3, [r3, #32]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d03c      	beq.n	8003aec <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e0e6      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d01b      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003a7e:	4b50      	ldr	r3, [pc, #320]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003a80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a82:	4b4f      	ldr	r3, [pc, #316]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003a84:	2180      	movs	r1, #128	; 0x80
 8003a86:	0249      	lsls	r1, r1, #9
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8c:	f7fd faaa 	bl	8000fe4 <HAL_GetTick>
 8003a90:	0003      	movs	r3, r0
 8003a92:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003a94:	e008      	b.n	8003aa8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a96:	f7fd faa5 	bl	8000fe4 <HAL_GetTick>
 8003a9a:	0002      	movs	r2, r0
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e0cd      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003aa8:	4b45      	ldr	r3, [pc, #276]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003aaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aac:	2380      	movs	r3, #128	; 0x80
 8003aae:	025b      	lsls	r3, r3, #9
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	d0f0      	beq.n	8003a96 <HAL_RCC_OscConfig+0x552>
 8003ab4:	e01b      	b.n	8003aee <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003ab6:	4b42      	ldr	r3, [pc, #264]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003ab8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aba:	4b41      	ldr	r3, [pc, #260]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003abc:	4943      	ldr	r1, [pc, #268]	; (8003bcc <HAL_RCC_OscConfig+0x688>)
 8003abe:	400a      	ands	r2, r1
 8003ac0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac2:	f7fd fa8f 	bl	8000fe4 <HAL_GetTick>
 8003ac6:	0003      	movs	r3, r0
 8003ac8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003aca:	e008      	b.n	8003ade <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003acc:	f7fd fa8a 	bl	8000fe4 <HAL_GetTick>
 8003ad0:	0002      	movs	r2, r0
 8003ad2:	69bb      	ldr	r3, [r7, #24]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d901      	bls.n	8003ade <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e0b2      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003ade:	4b38      	ldr	r3, [pc, #224]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003ae0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ae2:	2380      	movs	r3, #128	; 0x80
 8003ae4:	025b      	lsls	r3, r3, #9
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d1f0      	bne.n	8003acc <HAL_RCC_OscConfig+0x588>
 8003aea:	e000      	b.n	8003aee <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003aec:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d100      	bne.n	8003af8 <HAL_RCC_OscConfig+0x5b4>
 8003af6:	e0a4      	b.n	8003c42 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003af8:	4b31      	ldr	r3, [pc, #196]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	220c      	movs	r2, #12
 8003afe:	4013      	ands	r3, r2
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d100      	bne.n	8003b06 <HAL_RCC_OscConfig+0x5c2>
 8003b04:	e078      	b.n	8003bf8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d14c      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b0e:	4b2c      	ldr	r3, [pc, #176]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	4b2b      	ldr	r3, [pc, #172]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b14:	492e      	ldr	r1, [pc, #184]	; (8003bd0 <HAL_RCC_OscConfig+0x68c>)
 8003b16:	400a      	ands	r2, r1
 8003b18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1a:	f7fd fa63 	bl	8000fe4 <HAL_GetTick>
 8003b1e:	0003      	movs	r3, r0
 8003b20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b24:	f7fd fa5e 	bl	8000fe4 <HAL_GetTick>
 8003b28:	0002      	movs	r2, r0
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e086      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b36:	4b22      	ldr	r3, [pc, #136]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	2380      	movs	r3, #128	; 0x80
 8003b3c:	049b      	lsls	r3, r3, #18
 8003b3e:	4013      	ands	r3, r2
 8003b40:	d1f0      	bne.n	8003b24 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b42:	4b1f      	ldr	r3, [pc, #124]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b46:	220f      	movs	r2, #15
 8003b48:	4393      	bics	r3, r2
 8003b4a:	0019      	movs	r1, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b50:	4b1b      	ldr	r3, [pc, #108]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b52:	430a      	orrs	r2, r1
 8003b54:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b56:	4b1a      	ldr	r3, [pc, #104]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	4a1e      	ldr	r2, [pc, #120]	; (8003bd4 <HAL_RCC_OscConfig+0x690>)
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	0019      	movs	r1, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	4b15      	ldr	r3, [pc, #84]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b70:	4b13      	ldr	r3, [pc, #76]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	4b12      	ldr	r3, [pc, #72]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b76:	2180      	movs	r1, #128	; 0x80
 8003b78:	0449      	lsls	r1, r1, #17
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b7e:	f7fd fa31 	bl	8000fe4 <HAL_GetTick>
 8003b82:	0003      	movs	r3, r0
 8003b84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b88:	f7fd fa2c 	bl	8000fe4 <HAL_GetTick>
 8003b8c:	0002      	movs	r2, r0
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e054      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b9a:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	2380      	movs	r3, #128	; 0x80
 8003ba0:	049b      	lsls	r3, r3, #18
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	d0f0      	beq.n	8003b88 <HAL_RCC_OscConfig+0x644>
 8003ba6:	e04c      	b.n	8003c42 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ba8:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4b04      	ldr	r3, [pc, #16]	; (8003bc0 <HAL_RCC_OscConfig+0x67c>)
 8003bae:	4908      	ldr	r1, [pc, #32]	; (8003bd0 <HAL_RCC_OscConfig+0x68c>)
 8003bb0:	400a      	ands	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb4:	f7fd fa16 	bl	8000fe4 <HAL_GetTick>
 8003bb8:	0003      	movs	r3, r0
 8003bba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bbc:	e015      	b.n	8003bea <HAL_RCC_OscConfig+0x6a6>
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	00001388 	.word	0x00001388
 8003bc8:	efffffff 	.word	0xefffffff
 8003bcc:	fffeffff 	.word	0xfffeffff
 8003bd0:	feffffff 	.word	0xfeffffff
 8003bd4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd8:	f7fd fa04 	bl	8000fe4 <HAL_GetTick>
 8003bdc:	0002      	movs	r2, r0
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e02c      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bea:	4b18      	ldr	r3, [pc, #96]	; (8003c4c <HAL_RCC_OscConfig+0x708>)
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	2380      	movs	r3, #128	; 0x80
 8003bf0:	049b      	lsls	r3, r3, #18
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x694>
 8003bf6:	e024      	b.n	8003c42 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e01f      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003c04:	4b11      	ldr	r3, [pc, #68]	; (8003c4c <HAL_RCC_OscConfig+0x708>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003c0a:	4b10      	ldr	r3, [pc, #64]	; (8003c4c <HAL_RCC_OscConfig+0x708>)
 8003c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	23c0      	movs	r3, #192	; 0xc0
 8003c14:	025b      	lsls	r3, r3, #9
 8003c16:	401a      	ands	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d10e      	bne.n	8003c3e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	220f      	movs	r2, #15
 8003c24:	401a      	ands	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d107      	bne.n	8003c3e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	23f0      	movs	r3, #240	; 0xf0
 8003c32:	039b      	lsls	r3, r3, #14
 8003c34:	401a      	ands	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d001      	beq.n	8003c42 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e000      	b.n	8003c44 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	0018      	movs	r0, r3
 8003c46:	46bd      	mov	sp, r7
 8003c48:	b008      	add	sp, #32
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40021000 	.word	0x40021000

08003c50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d101      	bne.n	8003c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e0bf      	b.n	8003de4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c64:	4b61      	ldr	r3, [pc, #388]	; (8003dec <HAL_RCC_ClockConfig+0x19c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d911      	bls.n	8003c96 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c72:	4b5e      	ldr	r3, [pc, #376]	; (8003dec <HAL_RCC_ClockConfig+0x19c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2201      	movs	r2, #1
 8003c78:	4393      	bics	r3, r2
 8003c7a:	0019      	movs	r1, r3
 8003c7c:	4b5b      	ldr	r3, [pc, #364]	; (8003dec <HAL_RCC_ClockConfig+0x19c>)
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	430a      	orrs	r2, r1
 8003c82:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c84:	4b59      	ldr	r3, [pc, #356]	; (8003dec <HAL_RCC_ClockConfig+0x19c>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d001      	beq.n	8003c96 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e0a6      	b.n	8003de4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	d015      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2204      	movs	r2, #4
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d006      	beq.n	8003cb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003caa:	4b51      	ldr	r3, [pc, #324]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	4b50      	ldr	r3, [pc, #320]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003cb0:	21e0      	movs	r1, #224	; 0xe0
 8003cb2:	00c9      	lsls	r1, r1, #3
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cb8:	4b4d      	ldr	r3, [pc, #308]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	22f0      	movs	r2, #240	; 0xf0
 8003cbe:	4393      	bics	r3, r2
 8003cc0:	0019      	movs	r1, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	4b4a      	ldr	r3, [pc, #296]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d04c      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d107      	bne.n	8003cee <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cde:	4b44      	ldr	r3, [pc, #272]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	2380      	movs	r3, #128	; 0x80
 8003ce4:	029b      	lsls	r3, r3, #10
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	d120      	bne.n	8003d2c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e07a      	b.n	8003de4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d107      	bne.n	8003d06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cf6:	4b3e      	ldr	r3, [pc, #248]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	2380      	movs	r3, #128	; 0x80
 8003cfc:	049b      	lsls	r3, r3, #18
 8003cfe:	4013      	ands	r3, r2
 8003d00:	d114      	bne.n	8003d2c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e06e      	b.n	8003de4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	2b03      	cmp	r3, #3
 8003d0c:	d107      	bne.n	8003d1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003d0e:	4b38      	ldr	r3, [pc, #224]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d12:	2380      	movs	r3, #128	; 0x80
 8003d14:	025b      	lsls	r3, r3, #9
 8003d16:	4013      	ands	r3, r2
 8003d18:	d108      	bne.n	8003d2c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e062      	b.n	8003de4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d1e:	4b34      	ldr	r3, [pc, #208]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2202      	movs	r2, #2
 8003d24:	4013      	ands	r3, r2
 8003d26:	d101      	bne.n	8003d2c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e05b      	b.n	8003de4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d2c:	4b30      	ldr	r3, [pc, #192]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	2203      	movs	r2, #3
 8003d32:	4393      	bics	r3, r2
 8003d34:	0019      	movs	r1, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685a      	ldr	r2, [r3, #4]
 8003d3a:	4b2d      	ldr	r3, [pc, #180]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d40:	f7fd f950 	bl	8000fe4 <HAL_GetTick>
 8003d44:	0003      	movs	r3, r0
 8003d46:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d48:	e009      	b.n	8003d5e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d4a:	f7fd f94b 	bl	8000fe4 <HAL_GetTick>
 8003d4e:	0002      	movs	r2, r0
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	4a27      	ldr	r2, [pc, #156]	; (8003df4 <HAL_RCC_ClockConfig+0x1a4>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e042      	b.n	8003de4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d5e:	4b24      	ldr	r3, [pc, #144]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	220c      	movs	r2, #12
 8003d64:	401a      	ands	r2, r3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d1ec      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d70:	4b1e      	ldr	r3, [pc, #120]	; (8003dec <HAL_RCC_ClockConfig+0x19c>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2201      	movs	r2, #1
 8003d76:	4013      	ands	r3, r2
 8003d78:	683a      	ldr	r2, [r7, #0]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d211      	bcs.n	8003da2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d7e:	4b1b      	ldr	r3, [pc, #108]	; (8003dec <HAL_RCC_ClockConfig+0x19c>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2201      	movs	r2, #1
 8003d84:	4393      	bics	r3, r2
 8003d86:	0019      	movs	r1, r3
 8003d88:	4b18      	ldr	r3, [pc, #96]	; (8003dec <HAL_RCC_ClockConfig+0x19c>)
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d90:	4b16      	ldr	r3, [pc, #88]	; (8003dec <HAL_RCC_ClockConfig+0x19c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2201      	movs	r2, #1
 8003d96:	4013      	ands	r3, r2
 8003d98:	683a      	ldr	r2, [r7, #0]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d001      	beq.n	8003da2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e020      	b.n	8003de4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2204      	movs	r2, #4
 8003da8:	4013      	ands	r3, r2
 8003daa:	d009      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003dac:	4b10      	ldr	r3, [pc, #64]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	4a11      	ldr	r2, [pc, #68]	; (8003df8 <HAL_RCC_ClockConfig+0x1a8>)
 8003db2:	4013      	ands	r3, r2
 8003db4:	0019      	movs	r1, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68da      	ldr	r2, [r3, #12]
 8003dba:	4b0d      	ldr	r3, [pc, #52]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003dc0:	f000 f820 	bl	8003e04 <HAL_RCC_GetSysClockFreq>
 8003dc4:	0001      	movs	r1, r0
 8003dc6:	4b0a      	ldr	r3, [pc, #40]	; (8003df0 <HAL_RCC_ClockConfig+0x1a0>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	091b      	lsrs	r3, r3, #4
 8003dcc:	220f      	movs	r2, #15
 8003dce:	4013      	ands	r3, r2
 8003dd0:	4a0a      	ldr	r2, [pc, #40]	; (8003dfc <HAL_RCC_ClockConfig+0x1ac>)
 8003dd2:	5cd3      	ldrb	r3, [r2, r3]
 8003dd4:	000a      	movs	r2, r1
 8003dd6:	40da      	lsrs	r2, r3
 8003dd8:	4b09      	ldr	r3, [pc, #36]	; (8003e00 <HAL_RCC_ClockConfig+0x1b0>)
 8003dda:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003ddc:	2000      	movs	r0, #0
 8003dde:	f7fd f8bb 	bl	8000f58 <HAL_InitTick>
  
  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	0018      	movs	r0, r3
 8003de6:	46bd      	mov	sp, r7
 8003de8:	b004      	add	sp, #16
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40022000 	.word	0x40022000
 8003df0:	40021000 	.word	0x40021000
 8003df4:	00001388 	.word	0x00001388
 8003df8:	fffff8ff 	.word	0xfffff8ff
 8003dfc:	08007f6c 	.word	0x08007f6c
 8003e00:	20000004 	.word	0x20000004

08003e04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e04:	b590      	push	{r4, r7, lr}
 8003e06:	b08f      	sub	sp, #60	; 0x3c
 8003e08:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003e0a:	2314      	movs	r3, #20
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	4a37      	ldr	r2, [pc, #220]	; (8003eec <HAL_RCC_GetSysClockFreq+0xe8>)
 8003e10:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003e12:	c313      	stmia	r3!, {r0, r1, r4}
 8003e14:	6812      	ldr	r2, [r2, #0]
 8003e16:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003e18:	1d3b      	adds	r3, r7, #4
 8003e1a:	4a35      	ldr	r2, [pc, #212]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0xec>)
 8003e1c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003e1e:	c313      	stmia	r3!, {r0, r1, r4}
 8003e20:	6812      	ldr	r2, [r2, #0]
 8003e22:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e28:	2300      	movs	r3, #0
 8003e2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e30:	2300      	movs	r3, #0
 8003e32:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003e34:	2300      	movs	r3, #0
 8003e36:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003e38:	4b2e      	ldr	r3, [pc, #184]	; (8003ef4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e40:	220c      	movs	r2, #12
 8003e42:	4013      	ands	r3, r2
 8003e44:	2b08      	cmp	r3, #8
 8003e46:	d006      	beq.n	8003e56 <HAL_RCC_GetSysClockFreq+0x52>
 8003e48:	2b0c      	cmp	r3, #12
 8003e4a:	d043      	beq.n	8003ed4 <HAL_RCC_GetSysClockFreq+0xd0>
 8003e4c:	2b04      	cmp	r3, #4
 8003e4e:	d144      	bne.n	8003eda <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e50:	4b29      	ldr	r3, [pc, #164]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003e52:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e54:	e044      	b.n	8003ee0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e58:	0c9b      	lsrs	r3, r3, #18
 8003e5a:	220f      	movs	r2, #15
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	2214      	movs	r2, #20
 8003e60:	18ba      	adds	r2, r7, r2
 8003e62:	5cd3      	ldrb	r3, [r2, r3]
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003e66:	4b23      	ldr	r3, [pc, #140]	; (8003ef4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8003e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6a:	220f      	movs	r2, #15
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	1d3a      	adds	r2, r7, #4
 8003e70:	5cd3      	ldrb	r3, [r2, r3]
 8003e72:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003e74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e76:	23c0      	movs	r3, #192	; 0xc0
 8003e78:	025b      	lsls	r3, r3, #9
 8003e7a:	401a      	ands	r2, r3
 8003e7c:	2380      	movs	r3, #128	; 0x80
 8003e7e:	025b      	lsls	r3, r3, #9
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d109      	bne.n	8003e98 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003e84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e86:	481c      	ldr	r0, [pc, #112]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003e88:	f7fc f93e 	bl	8000108 <__udivsi3>
 8003e8c:	0003      	movs	r3, r0
 8003e8e:	001a      	movs	r2, r3
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	4353      	muls	r3, r2
 8003e94:	637b      	str	r3, [r7, #52]	; 0x34
 8003e96:	e01a      	b.n	8003ece <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003e98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e9a:	23c0      	movs	r3, #192	; 0xc0
 8003e9c:	025b      	lsls	r3, r3, #9
 8003e9e:	401a      	ands	r2, r3
 8003ea0:	23c0      	movs	r3, #192	; 0xc0
 8003ea2:	025b      	lsls	r3, r3, #9
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d109      	bne.n	8003ebc <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003ea8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eaa:	4814      	ldr	r0, [pc, #80]	; (8003efc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eac:	f7fc f92c 	bl	8000108 <__udivsi3>
 8003eb0:	0003      	movs	r3, r0
 8003eb2:	001a      	movs	r2, r3
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb6:	4353      	muls	r3, r2
 8003eb8:	637b      	str	r3, [r7, #52]	; 0x34
 8003eba:	e008      	b.n	8003ece <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003ebc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ebe:	480e      	ldr	r0, [pc, #56]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003ec0:	f7fc f922 	bl	8000108 <__udivsi3>
 8003ec4:	0003      	movs	r3, r0
 8003ec6:	001a      	movs	r2, r3
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eca:	4353      	muls	r3, r2
 8003ecc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8003ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003ed2:	e005      	b.n	8003ee0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003ed4:	4b09      	ldr	r3, [pc, #36]	; (8003efc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ed6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003ed8:	e002      	b.n	8003ee0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003eda:	4b07      	ldr	r3, [pc, #28]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003edc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003ede:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	b00f      	add	sp, #60	; 0x3c
 8003ee8:	bd90      	pop	{r4, r7, pc}
 8003eea:	46c0      	nop			; (mov r8, r8)
 8003eec:	08007e98 	.word	0x08007e98
 8003ef0:	08007ea8 	.word	0x08007ea8
 8003ef4:	40021000 	.word	0x40021000
 8003ef8:	007a1200 	.word	0x007a1200
 8003efc:	02dc6c00 	.word	0x02dc6c00

08003f00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	2380      	movs	r3, #128	; 0x80
 8003f16:	025b      	lsls	r3, r3, #9
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d100      	bne.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003f1c:	e08f      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003f1e:	2317      	movs	r3, #23
 8003f20:	18fb      	adds	r3, r7, r3
 8003f22:	2200      	movs	r2, #0
 8003f24:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f26:	4b6f      	ldr	r3, [pc, #444]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003f28:	69da      	ldr	r2, [r3, #28]
 8003f2a:	2380      	movs	r3, #128	; 0x80
 8003f2c:	055b      	lsls	r3, r3, #21
 8003f2e:	4013      	ands	r3, r2
 8003f30:	d111      	bne.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f32:	4b6c      	ldr	r3, [pc, #432]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003f34:	69da      	ldr	r2, [r3, #28]
 8003f36:	4b6b      	ldr	r3, [pc, #428]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003f38:	2180      	movs	r1, #128	; 0x80
 8003f3a:	0549      	lsls	r1, r1, #21
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	61da      	str	r2, [r3, #28]
 8003f40:	4b68      	ldr	r3, [pc, #416]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003f42:	69da      	ldr	r2, [r3, #28]
 8003f44:	2380      	movs	r3, #128	; 0x80
 8003f46:	055b      	lsls	r3, r3, #21
 8003f48:	4013      	ands	r3, r2
 8003f4a:	60bb      	str	r3, [r7, #8]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f4e:	2317      	movs	r3, #23
 8003f50:	18fb      	adds	r3, r7, r3
 8003f52:	2201      	movs	r2, #1
 8003f54:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f56:	4b64      	ldr	r3, [pc, #400]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	2380      	movs	r3, #128	; 0x80
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	4013      	ands	r3, r2
 8003f60:	d11a      	bne.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f62:	4b61      	ldr	r3, [pc, #388]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	4b60      	ldr	r3, [pc, #384]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003f68:	2180      	movs	r1, #128	; 0x80
 8003f6a:	0049      	lsls	r1, r1, #1
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f70:	f7fd f838 	bl	8000fe4 <HAL_GetTick>
 8003f74:	0003      	movs	r3, r0
 8003f76:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f78:	e008      	b.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f7a:	f7fd f833 	bl	8000fe4 <HAL_GetTick>
 8003f7e:	0002      	movs	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b64      	cmp	r3, #100	; 0x64
 8003f86:	d901      	bls.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e0a6      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8c:	4b56      	ldr	r3, [pc, #344]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	2380      	movs	r3, #128	; 0x80
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	4013      	ands	r3, r2
 8003f96:	d0f0      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f98:	4b52      	ldr	r3, [pc, #328]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003f9a:	6a1a      	ldr	r2, [r3, #32]
 8003f9c:	23c0      	movs	r3, #192	; 0xc0
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d034      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	23c0      	movs	r3, #192	; 0xc0
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d02c      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fba:	4b4a      	ldr	r3, [pc, #296]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	4a4b      	ldr	r2, [pc, #300]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fc4:	4b47      	ldr	r3, [pc, #284]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003fc6:	6a1a      	ldr	r2, [r3, #32]
 8003fc8:	4b46      	ldr	r3, [pc, #280]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003fca:	2180      	movs	r1, #128	; 0x80
 8003fcc:	0249      	lsls	r1, r1, #9
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fd2:	4b44      	ldr	r3, [pc, #272]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003fd4:	6a1a      	ldr	r2, [r3, #32]
 8003fd6:	4b43      	ldr	r3, [pc, #268]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003fd8:	4945      	ldr	r1, [pc, #276]	; (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8003fda:	400a      	ands	r2, r1
 8003fdc:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003fde:	4b41      	ldr	r3, [pc, #260]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	4013      	ands	r3, r2
 8003fea:	d013      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fec:	f7fc fffa 	bl	8000fe4 <HAL_GetTick>
 8003ff0:	0003      	movs	r3, r0
 8003ff2:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff4:	e009      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ff6:	f7fc fff5 	bl	8000fe4 <HAL_GetTick>
 8003ffa:	0002      	movs	r2, r0
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	4a3c      	ldr	r2, [pc, #240]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d901      	bls.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e067      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800400a:	4b36      	ldr	r3, [pc, #216]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	2202      	movs	r2, #2
 8004010:	4013      	ands	r3, r2
 8004012:	d0f0      	beq.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004014:	4b33      	ldr	r3, [pc, #204]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004016:	6a1b      	ldr	r3, [r3, #32]
 8004018:	4a34      	ldr	r2, [pc, #208]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800401a:	4013      	ands	r3, r2
 800401c:	0019      	movs	r1, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685a      	ldr	r2, [r3, #4]
 8004022:	4b30      	ldr	r3, [pc, #192]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004024:	430a      	orrs	r2, r1
 8004026:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004028:	2317      	movs	r3, #23
 800402a:	18fb      	adds	r3, r7, r3
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d105      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004032:	4b2c      	ldr	r3, [pc, #176]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004034:	69da      	ldr	r2, [r3, #28]
 8004036:	4b2b      	ldr	r3, [pc, #172]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004038:	492f      	ldr	r1, [pc, #188]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800403a:	400a      	ands	r2, r1
 800403c:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2201      	movs	r2, #1
 8004044:	4013      	ands	r3, r2
 8004046:	d009      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004048:	4b26      	ldr	r3, [pc, #152]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800404a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800404c:	2203      	movs	r2, #3
 800404e:	4393      	bics	r3, r2
 8004050:	0019      	movs	r1, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689a      	ldr	r2, [r3, #8]
 8004056:	4b23      	ldr	r3, [pc, #140]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004058:	430a      	orrs	r2, r1
 800405a:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2202      	movs	r2, #2
 8004062:	4013      	ands	r3, r2
 8004064:	d009      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004066:	4b1f      	ldr	r3, [pc, #124]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406a:	4a24      	ldr	r2, [pc, #144]	; (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800406c:	4013      	ands	r3, r2
 800406e:	0019      	movs	r1, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	4b1b      	ldr	r3, [pc, #108]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004076:	430a      	orrs	r2, r1
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2220      	movs	r2, #32
 8004080:	4013      	ands	r3, r2
 8004082:	d009      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004084:	4b17      	ldr	r3, [pc, #92]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004088:	2210      	movs	r2, #16
 800408a:	4393      	bics	r3, r2
 800408c:	0019      	movs	r1, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691a      	ldr	r2, [r3, #16]
 8004092:	4b14      	ldr	r3, [pc, #80]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004094:	430a      	orrs	r2, r1
 8004096:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	2380      	movs	r3, #128	; 0x80
 800409e:	029b      	lsls	r3, r3, #10
 80040a0:	4013      	ands	r3, r2
 80040a2:	d009      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040a4:	4b0f      	ldr	r3, [pc, #60]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80040a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a8:	2280      	movs	r2, #128	; 0x80
 80040aa:	4393      	bics	r3, r2
 80040ac:	0019      	movs	r1, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	699a      	ldr	r2, [r3, #24]
 80040b2:	4b0c      	ldr	r3, [pc, #48]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80040b4:	430a      	orrs	r2, r1
 80040b6:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	2380      	movs	r3, #128	; 0x80
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	4013      	ands	r3, r2
 80040c2:	d009      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80040c4:	4b07      	ldr	r3, [pc, #28]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80040c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c8:	2240      	movs	r2, #64	; 0x40
 80040ca:	4393      	bics	r3, r2
 80040cc:	0019      	movs	r1, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	695a      	ldr	r2, [r3, #20]
 80040d2:	4b04      	ldr	r3, [pc, #16]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80040d4:	430a      	orrs	r2, r1
 80040d6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	0018      	movs	r0, r3
 80040dc:	46bd      	mov	sp, r7
 80040de:	b006      	add	sp, #24
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	40021000 	.word	0x40021000
 80040e8:	40007000 	.word	0x40007000
 80040ec:	fffffcff 	.word	0xfffffcff
 80040f0:	fffeffff 	.word	0xfffeffff
 80040f4:	00001388 	.word	0x00001388
 80040f8:	efffffff 	.word	0xefffffff
 80040fc:	fffcffff 	.word	0xfffcffff

08004100 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e01e      	b.n	8004150 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	223d      	movs	r2, #61	; 0x3d
 8004116:	5c9b      	ldrb	r3, [r3, r2]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d107      	bne.n	800412e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	223c      	movs	r2, #60	; 0x3c
 8004122:	2100      	movs	r1, #0
 8004124:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	0018      	movs	r0, r3
 800412a:	f7fc fe6d 	bl	8000e08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	223d      	movs	r2, #61	; 0x3d
 8004132:	2102      	movs	r1, #2
 8004134:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	3304      	adds	r3, #4
 800413e:	0019      	movs	r1, r3
 8004140:	0010      	movs	r0, r2
 8004142:	f000 fa49 	bl	80045d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	223d      	movs	r2, #61	; 0x3d
 800414a:	2101      	movs	r1, #1
 800414c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	0018      	movs	r0, r3
 8004152:	46bd      	mov	sp, r7
 8004154:	b002      	add	sp, #8
 8004156:	bd80      	pop	{r7, pc}

08004158 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2101      	movs	r1, #1
 800416c:	430a      	orrs	r2, r1
 800416e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	2207      	movs	r2, #7
 8004178:	4013      	ands	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b06      	cmp	r3, #6
 8004180:	d007      	beq.n	8004192 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2101      	movs	r1, #1
 800418e:	430a      	orrs	r2, r1
 8004190:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	0018      	movs	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	b004      	add	sp, #16
 800419a:	bd80      	pop	{r7, pc}

0800419c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2101      	movs	r1, #1
 80041b0:	438a      	bics	r2, r1
 80041b2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	4a0b      	ldr	r2, [pc, #44]	; (80041e8 <HAL_TIM_Base_Stop_IT+0x4c>)
 80041bc:	4013      	ands	r3, r2
 80041be:	d10d      	bne.n	80041dc <HAL_TIM_Base_Stop_IT+0x40>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	4a09      	ldr	r2, [pc, #36]	; (80041ec <HAL_TIM_Base_Stop_IT+0x50>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	d107      	bne.n	80041dc <HAL_TIM_Base_Stop_IT+0x40>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2101      	movs	r1, #1
 80041d8:	438a      	bics	r2, r1
 80041da:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	0018      	movs	r0, r3
 80041e0:	46bd      	mov	sp, r7
 80041e2:	b002      	add	sp, #8
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	46c0      	nop			; (mov r8, r8)
 80041e8:	00001111 	.word	0x00001111
 80041ec:	00000444 	.word	0x00000444

080041f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	2202      	movs	r2, #2
 8004200:	4013      	ands	r3, r2
 8004202:	2b02      	cmp	r3, #2
 8004204:	d124      	bne.n	8004250 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	2202      	movs	r2, #2
 800420e:	4013      	ands	r3, r2
 8004210:	2b02      	cmp	r3, #2
 8004212:	d11d      	bne.n	8004250 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2203      	movs	r2, #3
 800421a:	4252      	negs	r2, r2
 800421c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	2203      	movs	r2, #3
 800422c:	4013      	ands	r3, r2
 800422e:	d004      	beq.n	800423a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	0018      	movs	r0, r3
 8004234:	f000 f9b8 	bl	80045a8 <HAL_TIM_IC_CaptureCallback>
 8004238:	e007      	b.n	800424a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	0018      	movs	r0, r3
 800423e:	f000 f9ab 	bl	8004598 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	0018      	movs	r0, r3
 8004246:	f000 f9b7 	bl	80045b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	2204      	movs	r2, #4
 8004258:	4013      	ands	r3, r2
 800425a:	2b04      	cmp	r3, #4
 800425c:	d125      	bne.n	80042aa <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	2204      	movs	r2, #4
 8004266:	4013      	ands	r3, r2
 8004268:	2b04      	cmp	r3, #4
 800426a:	d11e      	bne.n	80042aa <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2205      	movs	r2, #5
 8004272:	4252      	negs	r2, r2
 8004274:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2202      	movs	r2, #2
 800427a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	699a      	ldr	r2, [r3, #24]
 8004282:	23c0      	movs	r3, #192	; 0xc0
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4013      	ands	r3, r2
 8004288:	d004      	beq.n	8004294 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	0018      	movs	r0, r3
 800428e:	f000 f98b 	bl	80045a8 <HAL_TIM_IC_CaptureCallback>
 8004292:	e007      	b.n	80042a4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	0018      	movs	r0, r3
 8004298:	f000 f97e 	bl	8004598 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	0018      	movs	r0, r3
 80042a0:	f000 f98a 	bl	80045b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	2208      	movs	r2, #8
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d124      	bne.n	8004302 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	2208      	movs	r2, #8
 80042c0:	4013      	ands	r3, r2
 80042c2:	2b08      	cmp	r3, #8
 80042c4:	d11d      	bne.n	8004302 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2209      	movs	r2, #9
 80042cc:	4252      	negs	r2, r2
 80042ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2204      	movs	r2, #4
 80042d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	69db      	ldr	r3, [r3, #28]
 80042dc:	2203      	movs	r2, #3
 80042de:	4013      	ands	r3, r2
 80042e0:	d004      	beq.n	80042ec <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	0018      	movs	r0, r3
 80042e6:	f000 f95f 	bl	80045a8 <HAL_TIM_IC_CaptureCallback>
 80042ea:	e007      	b.n	80042fc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	0018      	movs	r0, r3
 80042f0:	f000 f952 	bl	8004598 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	0018      	movs	r0, r3
 80042f8:	f000 f95e 	bl	80045b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	2210      	movs	r2, #16
 800430a:	4013      	ands	r3, r2
 800430c:	2b10      	cmp	r3, #16
 800430e:	d125      	bne.n	800435c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	2210      	movs	r2, #16
 8004318:	4013      	ands	r3, r2
 800431a:	2b10      	cmp	r3, #16
 800431c:	d11e      	bne.n	800435c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2211      	movs	r2, #17
 8004324:	4252      	negs	r2, r2
 8004326:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2208      	movs	r2, #8
 800432c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	69da      	ldr	r2, [r3, #28]
 8004334:	23c0      	movs	r3, #192	; 0xc0
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4013      	ands	r3, r2
 800433a:	d004      	beq.n	8004346 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	0018      	movs	r0, r3
 8004340:	f000 f932 	bl	80045a8 <HAL_TIM_IC_CaptureCallback>
 8004344:	e007      	b.n	8004356 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	0018      	movs	r0, r3
 800434a:	f000 f925 	bl	8004598 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	0018      	movs	r0, r3
 8004352:	f000 f931 	bl	80045b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	2201      	movs	r2, #1
 8004364:	4013      	ands	r3, r2
 8004366:	2b01      	cmp	r3, #1
 8004368:	d10f      	bne.n	800438a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	2201      	movs	r2, #1
 8004372:	4013      	ands	r3, r2
 8004374:	2b01      	cmp	r3, #1
 8004376:	d108      	bne.n	800438a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2202      	movs	r2, #2
 800437e:	4252      	negs	r2, r2
 8004380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	0018      	movs	r0, r3
 8004386:	f7fc f9f7 	bl	8000778 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	2280      	movs	r2, #128	; 0x80
 8004392:	4013      	ands	r3, r2
 8004394:	2b80      	cmp	r3, #128	; 0x80
 8004396:	d10f      	bne.n	80043b8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	2280      	movs	r2, #128	; 0x80
 80043a0:	4013      	ands	r3, r2
 80043a2:	2b80      	cmp	r3, #128	; 0x80
 80043a4:	d108      	bne.n	80043b8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2281      	movs	r2, #129	; 0x81
 80043ac:	4252      	negs	r2, r2
 80043ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	0018      	movs	r0, r3
 80043b4:	f000 fa90 	bl	80048d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	2240      	movs	r2, #64	; 0x40
 80043c0:	4013      	ands	r3, r2
 80043c2:	2b40      	cmp	r3, #64	; 0x40
 80043c4:	d10f      	bne.n	80043e6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	2240      	movs	r2, #64	; 0x40
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b40      	cmp	r3, #64	; 0x40
 80043d2:	d108      	bne.n	80043e6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2241      	movs	r2, #65	; 0x41
 80043da:	4252      	negs	r2, r2
 80043dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	0018      	movs	r0, r3
 80043e2:	f000 f8f1 	bl	80045c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	2220      	movs	r2, #32
 80043ee:	4013      	ands	r3, r2
 80043f0:	2b20      	cmp	r3, #32
 80043f2:	d10f      	bne.n	8004414 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	2220      	movs	r2, #32
 80043fc:	4013      	ands	r3, r2
 80043fe:	2b20      	cmp	r3, #32
 8004400:	d108      	bne.n	8004414 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2221      	movs	r2, #33	; 0x21
 8004408:	4252      	negs	r2, r2
 800440a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	0018      	movs	r0, r3
 8004410:	f000 fa5a 	bl	80048c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004414:	46c0      	nop			; (mov r8, r8)
 8004416:	46bd      	mov	sp, r7
 8004418:	b002      	add	sp, #8
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	223c      	movs	r2, #60	; 0x3c
 800442a:	5c9b      	ldrb	r3, [r3, r2]
 800442c:	2b01      	cmp	r3, #1
 800442e:	d101      	bne.n	8004434 <HAL_TIM_ConfigClockSource+0x18>
 8004430:	2302      	movs	r3, #2
 8004432:	e0ab      	b.n	800458c <HAL_TIM_ConfigClockSource+0x170>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	223c      	movs	r2, #60	; 0x3c
 8004438:	2101      	movs	r1, #1
 800443a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	223d      	movs	r2, #61	; 0x3d
 8004440:	2102      	movs	r1, #2
 8004442:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2277      	movs	r2, #119	; 0x77
 8004450:	4393      	bics	r3, r2
 8004452:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4a4f      	ldr	r2, [pc, #316]	; (8004594 <HAL_TIM_ConfigClockSource+0x178>)
 8004458:	4013      	ands	r3, r2
 800445a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2b40      	cmp	r3, #64	; 0x40
 800446a:	d100      	bne.n	800446e <HAL_TIM_ConfigClockSource+0x52>
 800446c:	e06b      	b.n	8004546 <HAL_TIM_ConfigClockSource+0x12a>
 800446e:	d80e      	bhi.n	800448e <HAL_TIM_ConfigClockSource+0x72>
 8004470:	2b10      	cmp	r3, #16
 8004472:	d100      	bne.n	8004476 <HAL_TIM_ConfigClockSource+0x5a>
 8004474:	e077      	b.n	8004566 <HAL_TIM_ConfigClockSource+0x14a>
 8004476:	d803      	bhi.n	8004480 <HAL_TIM_ConfigClockSource+0x64>
 8004478:	2b00      	cmp	r3, #0
 800447a:	d100      	bne.n	800447e <HAL_TIM_ConfigClockSource+0x62>
 800447c:	e073      	b.n	8004566 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800447e:	e07c      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8004480:	2b20      	cmp	r3, #32
 8004482:	d100      	bne.n	8004486 <HAL_TIM_ConfigClockSource+0x6a>
 8004484:	e06f      	b.n	8004566 <HAL_TIM_ConfigClockSource+0x14a>
 8004486:	2b30      	cmp	r3, #48	; 0x30
 8004488:	d100      	bne.n	800448c <HAL_TIM_ConfigClockSource+0x70>
 800448a:	e06c      	b.n	8004566 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800448c:	e075      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800448e:	2b70      	cmp	r3, #112	; 0x70
 8004490:	d00e      	beq.n	80044b0 <HAL_TIM_ConfigClockSource+0x94>
 8004492:	d804      	bhi.n	800449e <HAL_TIM_ConfigClockSource+0x82>
 8004494:	2b50      	cmp	r3, #80	; 0x50
 8004496:	d036      	beq.n	8004506 <HAL_TIM_ConfigClockSource+0xea>
 8004498:	2b60      	cmp	r3, #96	; 0x60
 800449a:	d044      	beq.n	8004526 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800449c:	e06d      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800449e:	2280      	movs	r2, #128	; 0x80
 80044a0:	0152      	lsls	r2, r2, #5
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d068      	beq.n	8004578 <HAL_TIM_ConfigClockSource+0x15c>
 80044a6:	2280      	movs	r2, #128	; 0x80
 80044a8:	0192      	lsls	r2, r2, #6
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d017      	beq.n	80044de <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80044ae:	e064      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	6899      	ldr	r1, [r3, #8]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	f000 f984 	bl	80047cc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2277      	movs	r2, #119	; 0x77
 80044d0:	4313      	orrs	r3, r2
 80044d2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	609a      	str	r2, [r3, #8]
      break;
 80044dc:	e04d      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6818      	ldr	r0, [r3, #0]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	6899      	ldr	r1, [r3, #8]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	f000 f96d 	bl	80047cc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689a      	ldr	r2, [r3, #8]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2180      	movs	r1, #128	; 0x80
 80044fe:	01c9      	lsls	r1, r1, #7
 8004500:	430a      	orrs	r2, r1
 8004502:	609a      	str	r2, [r3, #8]
      break;
 8004504:	e039      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6818      	ldr	r0, [r3, #0]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	6859      	ldr	r1, [r3, #4]
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	001a      	movs	r2, r3
 8004514:	f000 f8e0 	bl	80046d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2150      	movs	r1, #80	; 0x50
 800451e:	0018      	movs	r0, r3
 8004520:	f000 f93a 	bl	8004798 <TIM_ITRx_SetConfig>
      break;
 8004524:	e029      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6818      	ldr	r0, [r3, #0]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	6859      	ldr	r1, [r3, #4]
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	001a      	movs	r2, r3
 8004534:	f000 f8fe 	bl	8004734 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2160      	movs	r1, #96	; 0x60
 800453e:	0018      	movs	r0, r3
 8004540:	f000 f92a 	bl	8004798 <TIM_ITRx_SetConfig>
      break;
 8004544:	e019      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6818      	ldr	r0, [r3, #0]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	6859      	ldr	r1, [r3, #4]
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	001a      	movs	r2, r3
 8004554:	f000 f8c0 	bl	80046d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2140      	movs	r1, #64	; 0x40
 800455e:	0018      	movs	r0, r3
 8004560:	f000 f91a 	bl	8004798 <TIM_ITRx_SetConfig>
      break;
 8004564:	e009      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	0019      	movs	r1, r3
 8004570:	0010      	movs	r0, r2
 8004572:	f000 f911 	bl	8004798 <TIM_ITRx_SetConfig>
      break;
 8004576:	e000      	b.n	800457a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8004578:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	223d      	movs	r2, #61	; 0x3d
 800457e:	2101      	movs	r1, #1
 8004580:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	223c      	movs	r2, #60	; 0x3c
 8004586:	2100      	movs	r1, #0
 8004588:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	0018      	movs	r0, r3
 800458e:	46bd      	mov	sp, r7
 8004590:	b004      	add	sp, #16
 8004592:	bd80      	pop	{r7, pc}
 8004594:	ffff00ff 	.word	0xffff00ff

08004598 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045a0:	46c0      	nop			; (mov r8, r8)
 80045a2:	46bd      	mov	sp, r7
 80045a4:	b002      	add	sp, #8
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b082      	sub	sp, #8
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045b0:	46c0      	nop			; (mov r8, r8)
 80045b2:	46bd      	mov	sp, r7
 80045b4:	b002      	add	sp, #8
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045c0:	46c0      	nop			; (mov r8, r8)
 80045c2:	46bd      	mov	sp, r7
 80045c4:	b002      	add	sp, #8
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045d0:	46c0      	nop			; (mov r8, r8)
 80045d2:	46bd      	mov	sp, r7
 80045d4:	b002      	add	sp, #8
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a34      	ldr	r2, [pc, #208]	; (80046bc <TIM_Base_SetConfig+0xe4>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d008      	beq.n	8004602 <TIM_Base_SetConfig+0x2a>
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	2380      	movs	r3, #128	; 0x80
 80045f4:	05db      	lsls	r3, r3, #23
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d003      	beq.n	8004602 <TIM_Base_SetConfig+0x2a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a30      	ldr	r2, [pc, #192]	; (80046c0 <TIM_Base_SetConfig+0xe8>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d108      	bne.n	8004614 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2270      	movs	r2, #112	; 0x70
 8004606:	4393      	bics	r3, r2
 8004608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	4313      	orrs	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a29      	ldr	r2, [pc, #164]	; (80046bc <TIM_Base_SetConfig+0xe4>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d018      	beq.n	800464e <TIM_Base_SetConfig+0x76>
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	2380      	movs	r3, #128	; 0x80
 8004620:	05db      	lsls	r3, r3, #23
 8004622:	429a      	cmp	r2, r3
 8004624:	d013      	beq.n	800464e <TIM_Base_SetConfig+0x76>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a25      	ldr	r2, [pc, #148]	; (80046c0 <TIM_Base_SetConfig+0xe8>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d00f      	beq.n	800464e <TIM_Base_SetConfig+0x76>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a24      	ldr	r2, [pc, #144]	; (80046c4 <TIM_Base_SetConfig+0xec>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d00b      	beq.n	800464e <TIM_Base_SetConfig+0x76>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a23      	ldr	r2, [pc, #140]	; (80046c8 <TIM_Base_SetConfig+0xf0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d007      	beq.n	800464e <TIM_Base_SetConfig+0x76>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a22      	ldr	r2, [pc, #136]	; (80046cc <TIM_Base_SetConfig+0xf4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d003      	beq.n	800464e <TIM_Base_SetConfig+0x76>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a21      	ldr	r2, [pc, #132]	; (80046d0 <TIM_Base_SetConfig+0xf8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d108      	bne.n	8004660 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	4a20      	ldr	r2, [pc, #128]	; (80046d4 <TIM_Base_SetConfig+0xfc>)
 8004652:	4013      	ands	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	4313      	orrs	r3, r2
 800465e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2280      	movs	r2, #128	; 0x80
 8004664:	4393      	bics	r3, r2
 8004666:	001a      	movs	r2, r3
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	4313      	orrs	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a0c      	ldr	r2, [pc, #48]	; (80046bc <TIM_Base_SetConfig+0xe4>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d00b      	beq.n	80046a6 <TIM_Base_SetConfig+0xce>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a0d      	ldr	r2, [pc, #52]	; (80046c8 <TIM_Base_SetConfig+0xf0>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d007      	beq.n	80046a6 <TIM_Base_SetConfig+0xce>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a0c      	ldr	r2, [pc, #48]	; (80046cc <TIM_Base_SetConfig+0xf4>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d003      	beq.n	80046a6 <TIM_Base_SetConfig+0xce>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a0b      	ldr	r2, [pc, #44]	; (80046d0 <TIM_Base_SetConfig+0xf8>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d103      	bne.n	80046ae <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	691a      	ldr	r2, [r3, #16]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	615a      	str	r2, [r3, #20]
}
 80046b4:	46c0      	nop			; (mov r8, r8)
 80046b6:	46bd      	mov	sp, r7
 80046b8:	b004      	add	sp, #16
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	40012c00 	.word	0x40012c00
 80046c0:	40000400 	.word	0x40000400
 80046c4:	40002000 	.word	0x40002000
 80046c8:	40014000 	.word	0x40014000
 80046cc:	40014400 	.word	0x40014400
 80046d0:	40014800 	.word	0x40014800
 80046d4:	fffffcff 	.word	0xfffffcff

080046d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	2201      	movs	r2, #1
 80046f0:	4393      	bics	r3, r2
 80046f2:	001a      	movs	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	22f0      	movs	r2, #240	; 0xf0
 8004702:	4393      	bics	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	4313      	orrs	r3, r2
 800470e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	220a      	movs	r2, #10
 8004714:	4393      	bics	r3, r2
 8004716:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	621a      	str	r2, [r3, #32]
}
 800472c:	46c0      	nop			; (mov r8, r8)
 800472e:	46bd      	mov	sp, r7
 8004730:	b006      	add	sp, #24
 8004732:	bd80      	pop	{r7, pc}

08004734 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	2210      	movs	r2, #16
 8004746:	4393      	bics	r3, r2
 8004748:	001a      	movs	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	4a0d      	ldr	r2, [pc, #52]	; (8004794 <TIM_TI2_ConfigInputStage+0x60>)
 800475e:	4013      	ands	r3, r2
 8004760:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	031b      	lsls	r3, r3, #12
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4313      	orrs	r3, r2
 800476a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	22a0      	movs	r2, #160	; 0xa0
 8004770:	4393      	bics	r3, r2
 8004772:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	011b      	lsls	r3, r3, #4
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	621a      	str	r2, [r3, #32]
}
 800478a:	46c0      	nop			; (mov r8, r8)
 800478c:	46bd      	mov	sp, r7
 800478e:	b006      	add	sp, #24
 8004790:	bd80      	pop	{r7, pc}
 8004792:	46c0      	nop			; (mov r8, r8)
 8004794:	ffff0fff 	.word	0xffff0fff

08004798 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2270      	movs	r2, #112	; 0x70
 80047ac:	4393      	bics	r3, r2
 80047ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	2207      	movs	r2, #7
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	609a      	str	r2, [r3, #8]
}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b004      	add	sp, #16
 80047c8:	bd80      	pop	{r7, pc}
	...

080047cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
 80047d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	4a09      	ldr	r2, [pc, #36]	; (8004808 <TIM_ETR_SetConfig+0x3c>)
 80047e4:	4013      	ands	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	021a      	lsls	r2, r3, #8
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	431a      	orrs	r2, r3
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	609a      	str	r2, [r3, #8]
}
 8004800:	46c0      	nop			; (mov r8, r8)
 8004802:	46bd      	mov	sp, r7
 8004804:	b006      	add	sp, #24
 8004806:	bd80      	pop	{r7, pc}
 8004808:	ffff00ff 	.word	0xffff00ff

0800480c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	223c      	movs	r2, #60	; 0x3c
 800481a:	5c9b      	ldrb	r3, [r3, r2]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d101      	bne.n	8004824 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004820:	2302      	movs	r3, #2
 8004822:	e047      	b.n	80048b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	223c      	movs	r2, #60	; 0x3c
 8004828:	2101      	movs	r1, #1
 800482a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	223d      	movs	r2, #61	; 0x3d
 8004830:	2102      	movs	r1, #2
 8004832:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2270      	movs	r2, #112	; 0x70
 8004848:	4393      	bics	r3, r2
 800484a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a16      	ldr	r2, [pc, #88]	; (80048bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d00f      	beq.n	8004888 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	2380      	movs	r3, #128	; 0x80
 800486e:	05db      	lsls	r3, r3, #23
 8004870:	429a      	cmp	r2, r3
 8004872:	d009      	beq.n	8004888 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a11      	ldr	r2, [pc, #68]	; (80048c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d004      	beq.n	8004888 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a10      	ldr	r2, [pc, #64]	; (80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d10c      	bne.n	80048a2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	2280      	movs	r2, #128	; 0x80
 800488c:	4393      	bics	r3, r2
 800488e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	4313      	orrs	r3, r2
 8004898:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	223d      	movs	r2, #61	; 0x3d
 80048a6:	2101      	movs	r1, #1
 80048a8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	223c      	movs	r2, #60	; 0x3c
 80048ae:	2100      	movs	r1, #0
 80048b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	0018      	movs	r0, r3
 80048b6:	46bd      	mov	sp, r7
 80048b8:	b004      	add	sp, #16
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40012c00 	.word	0x40012c00
 80048c0:	40000400 	.word	0x40000400
 80048c4:	40014000 	.word	0x40014000

080048c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048d0:	46c0      	nop			; (mov r8, r8)
 80048d2:	46bd      	mov	sp, r7
 80048d4:	b002      	add	sp, #8
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048e0:	46c0      	nop			; (mov r8, r8)
 80048e2:	46bd      	mov	sp, r7
 80048e4:	b002      	add	sp, #8
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80048f0:	210e      	movs	r1, #14
 80048f2:	187b      	adds	r3, r7, r1
 80048f4:	4a08      	ldr	r2, [pc, #32]	; (8004918 <USB_EnableGlobalInt+0x30>)
 80048f6:	801a      	strh	r2, [r3, #0]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2240      	movs	r2, #64	; 0x40
 80048fc:	5a9b      	ldrh	r3, [r3, r2]
 80048fe:	b29a      	uxth	r2, r3
 8004900:	187b      	adds	r3, r7, r1
 8004902:	881b      	ldrh	r3, [r3, #0]
 8004904:	4313      	orrs	r3, r2
 8004906:	b299      	uxth	r1, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2240      	movs	r2, #64	; 0x40
 800490c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	0018      	movs	r0, r3
 8004912:	46bd      	mov	sp, r7
 8004914:	b004      	add	sp, #16
 8004916:	bd80      	pop	{r7, pc}
 8004918:	ffffbf80 	.word	0xffffbf80

0800491c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004924:	210e      	movs	r1, #14
 8004926:	187b      	adds	r3, r7, r1
 8004928:	4a0b      	ldr	r2, [pc, #44]	; (8004958 <USB_DisableGlobalInt+0x3c>)
 800492a:	801a      	strh	r2, [r3, #0]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2240      	movs	r2, #64	; 0x40
 8004930:	5a9b      	ldrh	r3, [r3, r2]
 8004932:	b29b      	uxth	r3, r3
 8004934:	b21b      	sxth	r3, r3
 8004936:	187a      	adds	r2, r7, r1
 8004938:	2100      	movs	r1, #0
 800493a:	5e52      	ldrsh	r2, [r2, r1]
 800493c:	43d2      	mvns	r2, r2
 800493e:	b212      	sxth	r2, r2
 8004940:	4013      	ands	r3, r2
 8004942:	b21b      	sxth	r3, r3
 8004944:	b299      	uxth	r1, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2240      	movs	r2, #64	; 0x40
 800494a:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	0018      	movs	r0, r3
 8004950:	46bd      	mov	sp, r7
 8004952:	b004      	add	sp, #16
 8004954:	bd80      	pop	{r7, pc}
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	ffffbf80 	.word	0xffffbf80

0800495c <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800495c:	b084      	sub	sp, #16
 800495e:	b590      	push	{r4, r7, lr}
 8004960:	46c6      	mov	lr, r8
 8004962:	b500      	push	{lr}
 8004964:	b082      	sub	sp, #8
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
 800496a:	2004      	movs	r0, #4
 800496c:	2410      	movs	r4, #16
 800496e:	46a4      	mov	ip, r4
 8004970:	2408      	movs	r4, #8
 8004972:	46a0      	mov	r8, r4
 8004974:	44b8      	add	r8, r7
 8004976:	44c4      	add	ip, r8
 8004978:	4460      	add	r0, ip
 800497a:	6001      	str	r1, [r0, #0]
 800497c:	6042      	str	r2, [r0, #4]
 800497e:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2240      	movs	r2, #64	; 0x40
 8004984:	2101      	movs	r1, #1
 8004986:	5299      	strh	r1, [r3, r2]

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2240      	movs	r2, #64	; 0x40
 800498c:	2100      	movs	r1, #0
 800498e:	5299      	strh	r1, [r3, r2]

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2244      	movs	r2, #68	; 0x44
 8004994:	2100      	movs	r1, #0
 8004996:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2250      	movs	r2, #80	; 0x50
 800499c:	2100      	movs	r1, #0
 800499e:	5299      	strh	r1, [r3, r2]

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	0018      	movs	r0, r3
 80049a4:	f7ff ffa0 	bl	80048e8 <USB_EnableGlobalInt>

  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	0018      	movs	r0, r3
 80049ac:	46bd      	mov	sp, r7
 80049ae:	b002      	add	sp, #8
 80049b0:	bc04      	pop	{r2}
 80049b2:	4690      	mov	r8, r2
 80049b4:	bc90      	pop	{r4, r7}
 80049b6:	bc08      	pop	{r3}
 80049b8:	b004      	add	sp, #16
 80049ba:	4718      	bx	r3

080049bc <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80049bc:	b590      	push	{r4, r7, lr}
 80049be:	b087      	sub	sp, #28
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80049c6:	2317      	movs	r3, #23
 80049c8:	18fb      	adds	r3, r7, r3
 80049ca:	2200      	movs	r2, #0
 80049cc:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	18d3      	adds	r3, r2, r3
 80049d8:	881b      	ldrh	r3, [r3, #0]
 80049da:	b29a      	uxth	r2, r3
 80049dc:	2314      	movs	r3, #20
 80049de:	18fb      	adds	r3, r7, r3
 80049e0:	49b2      	ldr	r1, [pc, #712]	; (8004cac <USB_ActivateEndpoint+0x2f0>)
 80049e2:	400a      	ands	r2, r1
 80049e4:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	78db      	ldrb	r3, [r3, #3]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d020      	beq.n	8004a30 <USB_ActivateEndpoint+0x74>
 80049ee:	dc02      	bgt.n	80049f6 <USB_ActivateEndpoint+0x3a>
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d005      	beq.n	8004a00 <USB_ActivateEndpoint+0x44>
 80049f4:	e025      	b.n	8004a42 <USB_ActivateEndpoint+0x86>
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d00b      	beq.n	8004a12 <USB_ActivateEndpoint+0x56>
 80049fa:	2b03      	cmp	r3, #3
 80049fc:	d00f      	beq.n	8004a1e <USB_ActivateEndpoint+0x62>
 80049fe:	e020      	b.n	8004a42 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004a00:	2214      	movs	r2, #20
 8004a02:	18bb      	adds	r3, r7, r2
 8004a04:	18ba      	adds	r2, r7, r2
 8004a06:	8812      	ldrh	r2, [r2, #0]
 8004a08:	2180      	movs	r1, #128	; 0x80
 8004a0a:	0089      	lsls	r1, r1, #2
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	801a      	strh	r2, [r3, #0]
      break;
 8004a10:	e01c      	b.n	8004a4c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 8004a12:	2214      	movs	r2, #20
 8004a14:	18bb      	adds	r3, r7, r2
 8004a16:	18ba      	adds	r2, r7, r2
 8004a18:	8812      	ldrh	r2, [r2, #0]
 8004a1a:	801a      	strh	r2, [r3, #0]
      break;
 8004a1c:	e016      	b.n	8004a4c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004a1e:	2214      	movs	r2, #20
 8004a20:	18bb      	adds	r3, r7, r2
 8004a22:	18ba      	adds	r2, r7, r2
 8004a24:	8812      	ldrh	r2, [r2, #0]
 8004a26:	21c0      	movs	r1, #192	; 0xc0
 8004a28:	00c9      	lsls	r1, r1, #3
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	801a      	strh	r2, [r3, #0]
      break;
 8004a2e:	e00d      	b.n	8004a4c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004a30:	2214      	movs	r2, #20
 8004a32:	18bb      	adds	r3, r7, r2
 8004a34:	18ba      	adds	r2, r7, r2
 8004a36:	8812      	ldrh	r2, [r2, #0]
 8004a38:	2180      	movs	r1, #128	; 0x80
 8004a3a:	00c9      	lsls	r1, r1, #3
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	801a      	strh	r2, [r3, #0]
      break;
 8004a40:	e004      	b.n	8004a4c <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 8004a42:	2317      	movs	r3, #23
 8004a44:	18fb      	adds	r3, r7, r3
 8004a46:	2201      	movs	r2, #1
 8004a48:	701a      	strb	r2, [r3, #0]
      break;
 8004a4a:	46c0      	nop			; (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	18d3      	adds	r3, r2, r3
 8004a56:	2214      	movs	r2, #20
 8004a58:	18ba      	adds	r2, r7, r2
 8004a5a:	8812      	ldrh	r2, [r2, #0]
 8004a5c:	4994      	ldr	r1, [pc, #592]	; (8004cb0 <USB_ActivateEndpoint+0x2f4>)
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	b292      	uxth	r2, r2
 8004a62:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	18d3      	adds	r3, r2, r3
 8004a6e:	881b      	ldrh	r3, [r3, #0]
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	b21b      	sxth	r3, r3
 8004a74:	4a8f      	ldr	r2, [pc, #572]	; (8004cb4 <USB_ActivateEndpoint+0x2f8>)
 8004a76:	4013      	ands	r3, r2
 8004a78:	b21a      	sxth	r2, r3
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	b21b      	sxth	r3, r3
 8004a80:	4313      	orrs	r3, r2
 8004a82:	b21b      	sxth	r3, r3
 8004a84:	b29c      	uxth	r4, r3
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	18d3      	adds	r3, r2, r3
 8004a90:	4a87      	ldr	r2, [pc, #540]	; (8004cb0 <USB_ActivateEndpoint+0x2f4>)
 8004a92:	4322      	orrs	r2, r4
 8004a94:	b292      	uxth	r2, r2
 8004a96:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	7b1b      	ldrb	r3, [r3, #12]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d000      	beq.n	8004aa2 <USB_ActivateEndpoint+0xe6>
 8004aa0:	e11a      	b.n	8004cd8 <USB_ActivateEndpoint+0x31c>
  {
    if (ep->is_in != 0U)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	785b      	ldrb	r3, [r3, #1]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d062      	beq.n	8004b70 <USB_ActivateEndpoint+0x1b4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004aaa:	687c      	ldr	r4, [r7, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2250      	movs	r2, #80	; 0x50
 8004ab0:	5a9b      	ldrh	r3, [r3, r2]
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	18e4      	adds	r4, r4, r3
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	18e3      	adds	r3, r4, r3
 8004abe:	2280      	movs	r2, #128	; 0x80
 8004ac0:	00d2      	lsls	r2, r2, #3
 8004ac2:	4694      	mov	ip, r2
 8004ac4:	4463      	add	r3, ip
 8004ac6:	001c      	movs	r4, r3
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	88db      	ldrh	r3, [r3, #6]
 8004acc:	085b      	lsrs	r3, r3, #1
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	18db      	adds	r3, r3, r3
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	18d3      	adds	r3, r2, r3
 8004ae0:	881b      	ldrh	r3, [r3, #0]
 8004ae2:	b29c      	uxth	r4, r3
 8004ae4:	0022      	movs	r2, r4
 8004ae6:	2340      	movs	r3, #64	; 0x40
 8004ae8:	4013      	ands	r3, r2
 8004aea:	d012      	beq.n	8004b12 <USB_ActivateEndpoint+0x156>
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	18d3      	adds	r3, r2, r3
 8004af6:	881b      	ldrh	r3, [r3, #0]
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	4a6e      	ldr	r2, [pc, #440]	; (8004cb4 <USB_ActivateEndpoint+0x2f8>)
 8004afc:	4013      	ands	r3, r2
 8004afe:	b29c      	uxth	r4, r3
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	18d3      	adds	r3, r2, r3
 8004b0a:	4a6b      	ldr	r2, [pc, #428]	; (8004cb8 <USB_ActivateEndpoint+0x2fc>)
 8004b0c:	4322      	orrs	r2, r4
 8004b0e:	b292      	uxth	r2, r2
 8004b10:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	78db      	ldrb	r3, [r3, #3]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d016      	beq.n	8004b48 <USB_ActivateEndpoint+0x18c>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	18d3      	adds	r3, r2, r3
 8004b24:	881b      	ldrh	r3, [r3, #0]
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	4a64      	ldr	r2, [pc, #400]	; (8004cbc <USB_ActivateEndpoint+0x300>)
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	b29c      	uxth	r4, r3
 8004b2e:	2320      	movs	r3, #32
 8004b30:	4063      	eors	r3, r4
 8004b32:	b29c      	uxth	r4, r3
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	18d3      	adds	r3, r2, r3
 8004b3e:	4a5c      	ldr	r2, [pc, #368]	; (8004cb0 <USB_ActivateEndpoint+0x2f4>)
 8004b40:	4322      	orrs	r2, r4
 8004b42:	b292      	uxth	r2, r2
 8004b44:	801a      	strh	r2, [r3, #0]
 8004b46:	e21a      	b.n	8004f7e <USB_ActivateEndpoint+0x5c2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	18d3      	adds	r3, r2, r3
 8004b52:	881b      	ldrh	r3, [r3, #0]
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	4a59      	ldr	r2, [pc, #356]	; (8004cbc <USB_ActivateEndpoint+0x300>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	b29c      	uxth	r4, r3
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	18d3      	adds	r3, r2, r3
 8004b66:	4a52      	ldr	r2, [pc, #328]	; (8004cb0 <USB_ActivateEndpoint+0x2f4>)
 8004b68:	4322      	orrs	r2, r4
 8004b6a:	b292      	uxth	r2, r2
 8004b6c:	801a      	strh	r2, [r3, #0]
 8004b6e:	e206      	b.n	8004f7e <USB_ActivateEndpoint+0x5c2>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004b70:	687c      	ldr	r4, [r7, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2250      	movs	r2, #80	; 0x50
 8004b76:	5a9b      	ldrh	r3, [r3, r2]
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	18e4      	adds	r4, r4, r3
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	18e3      	adds	r3, r4, r3
 8004b84:	4a4e      	ldr	r2, [pc, #312]	; (8004cc0 <USB_ActivateEndpoint+0x304>)
 8004b86:	4694      	mov	ip, r2
 8004b88:	4463      	add	r3, ip
 8004b8a:	001c      	movs	r4, r3
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	88db      	ldrh	r3, [r3, #6]
 8004b90:	085b      	lsrs	r3, r3, #1
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	18db      	adds	r3, r3, r3
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004b9a:	687c      	ldr	r4, [r7, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2250      	movs	r2, #80	; 0x50
 8004ba0:	5a9b      	ldrh	r3, [r3, r2]
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	18e4      	adds	r4, r4, r3
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	18e3      	adds	r3, r4, r3
 8004bae:	4a45      	ldr	r2, [pc, #276]	; (8004cc4 <USB_ActivateEndpoint+0x308>)
 8004bb0:	4694      	mov	ip, r2
 8004bb2:	4463      	add	r3, ip
 8004bb4:	60fb      	str	r3, [r7, #12]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10e      	bne.n	8004bdc <USB_ActivateEndpoint+0x220>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	4a41      	ldr	r2, [pc, #260]	; (8004cc8 <USB_ActivateEndpoint+0x30c>)
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	801a      	strh	r2, [r3, #0]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	881b      	ldrh	r3, [r3, #0]
 8004bd0:	4a3e      	ldr	r2, [pc, #248]	; (8004ccc <USB_ActivateEndpoint+0x310>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	801a      	strh	r2, [r3, #0]
 8004bda:	e02b      	b.n	8004c34 <USB_ActivateEndpoint+0x278>
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	691b      	ldr	r3, [r3, #16]
 8004be0:	2b3e      	cmp	r3, #62	; 0x3e
 8004be2:	d812      	bhi.n	8004c0a <USB_ActivateEndpoint+0x24e>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	085b      	lsrs	r3, r3, #1
 8004bea:	613b      	str	r3, [r7, #16]
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d002      	beq.n	8004bfc <USB_ActivateEndpoint+0x240>
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	613b      	str	r3, [r7, #16]
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	029b      	lsls	r3, r3, #10
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	801a      	strh	r2, [r3, #0]
 8004c08:	e014      	b.n	8004c34 <USB_ActivateEndpoint+0x278>
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	095b      	lsrs	r3, r3, #5
 8004c10:	613b      	str	r3, [r7, #16]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	221f      	movs	r2, #31
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d102      	bne.n	8004c22 <USB_ActivateEndpoint+0x266>
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	613b      	str	r3, [r7, #16]
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	029b      	lsls	r3, r3, #10
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	4a28      	ldr	r2, [pc, #160]	; (8004ccc <USB_ActivateEndpoint+0x310>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	18d3      	adds	r3, r2, r3
 8004c3e:	881b      	ldrh	r3, [r3, #0]
 8004c40:	b29c      	uxth	r4, r3
 8004c42:	0022      	movs	r2, r4
 8004c44:	2380      	movs	r3, #128	; 0x80
 8004c46:	01db      	lsls	r3, r3, #7
 8004c48:	4013      	ands	r3, r2
 8004c4a:	d012      	beq.n	8004c72 <USB_ActivateEndpoint+0x2b6>
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	18d3      	adds	r3, r2, r3
 8004c56:	881b      	ldrh	r3, [r3, #0]
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	4a16      	ldr	r2, [pc, #88]	; (8004cb4 <USB_ActivateEndpoint+0x2f8>)
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	b29c      	uxth	r4, r3
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	18d3      	adds	r3, r2, r3
 8004c6a:	4a19      	ldr	r2, [pc, #100]	; (8004cd0 <USB_ActivateEndpoint+0x314>)
 8004c6c:	4322      	orrs	r2, r4
 8004c6e:	b292      	uxth	r2, r2
 8004c70:	801a      	strh	r2, [r3, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	18d3      	adds	r3, r2, r3
 8004c7c:	881b      	ldrh	r3, [r3, #0]
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	4a14      	ldr	r2, [pc, #80]	; (8004cd4 <USB_ActivateEndpoint+0x318>)
 8004c82:	4013      	ands	r3, r2
 8004c84:	b29c      	uxth	r4, r3
 8004c86:	2380      	movs	r3, #128	; 0x80
 8004c88:	015b      	lsls	r3, r3, #5
 8004c8a:	4063      	eors	r3, r4
 8004c8c:	b29c      	uxth	r4, r3
 8004c8e:	2380      	movs	r3, #128	; 0x80
 8004c90:	019b      	lsls	r3, r3, #6
 8004c92:	4063      	eors	r3, r4
 8004c94:	b29c      	uxth	r4, r3
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	18d3      	adds	r3, r2, r3
 8004ca0:	4a03      	ldr	r2, [pc, #12]	; (8004cb0 <USB_ActivateEndpoint+0x2f4>)
 8004ca2:	4322      	orrs	r2, r4
 8004ca4:	b292      	uxth	r2, r2
 8004ca6:	801a      	strh	r2, [r3, #0]
 8004ca8:	e169      	b.n	8004f7e <USB_ActivateEndpoint+0x5c2>
 8004caa:	46c0      	nop			; (mov r8, r8)
 8004cac:	ffff898f 	.word	0xffff898f
 8004cb0:	ffff8080 	.word	0xffff8080
 8004cb4:	ffff8f8f 	.word	0xffff8f8f
 8004cb8:	ffff80c0 	.word	0xffff80c0
 8004cbc:	ffff8fbf 	.word	0xffff8fbf
 8004cc0:	00000404 	.word	0x00000404
 8004cc4:	00000406 	.word	0x00000406
 8004cc8:	ffff83ff 	.word	0xffff83ff
 8004ccc:	ffff8000 	.word	0xffff8000
 8004cd0:	ffffc080 	.word	0xffffc080
 8004cd4:	ffffbf8f 	.word	0xffffbf8f
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	18d3      	adds	r3, r2, r3
 8004ce2:	881b      	ldrh	r3, [r3, #0]
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	4aa9      	ldr	r2, [pc, #676]	; (8004f8c <USB_ActivateEndpoint+0x5d0>)
 8004ce8:	4013      	ands	r3, r2
 8004cea:	b29c      	uxth	r4, r3
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	18d3      	adds	r3, r2, r3
 8004cf6:	4aa6      	ldr	r2, [pc, #664]	; (8004f90 <USB_ActivateEndpoint+0x5d4>)
 8004cf8:	4322      	orrs	r2, r4
 8004cfa:	b292      	uxth	r2, r2
 8004cfc:	801a      	strh	r2, [r3, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004cfe:	687c      	ldr	r4, [r7, #4]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2250      	movs	r2, #80	; 0x50
 8004d04:	5a9b      	ldrh	r3, [r3, r2]
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	18e4      	adds	r4, r4, r3
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	00db      	lsls	r3, r3, #3
 8004d10:	18e3      	adds	r3, r4, r3
 8004d12:	2280      	movs	r2, #128	; 0x80
 8004d14:	00d2      	lsls	r2, r2, #3
 8004d16:	4694      	mov	ip, r2
 8004d18:	4463      	add	r3, ip
 8004d1a:	001c      	movs	r4, r3
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	891b      	ldrh	r3, [r3, #8]
 8004d20:	085b      	lsrs	r3, r3, #1
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	18db      	adds	r3, r3, r3
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	8023      	strh	r3, [r4, #0]
 8004d2a:	687c      	ldr	r4, [r7, #4]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2250      	movs	r2, #80	; 0x50
 8004d30:	5a9b      	ldrh	r3, [r3, r2]
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	18e4      	adds	r4, r4, r3
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	00db      	lsls	r3, r3, #3
 8004d3c:	18e3      	adds	r3, r4, r3
 8004d3e:	4a95      	ldr	r2, [pc, #596]	; (8004f94 <USB_ActivateEndpoint+0x5d8>)
 8004d40:	4694      	mov	ip, r2
 8004d42:	4463      	add	r3, ip
 8004d44:	001c      	movs	r4, r3
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	895b      	ldrh	r3, [r3, #10]
 8004d4a:	085b      	lsrs	r3, r3, #1
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	18db      	adds	r3, r3, r3
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	785b      	ldrb	r3, [r3, #1]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d000      	beq.n	8004d5e <USB_ActivateEndpoint+0x3a2>
 8004d5c:	e07e      	b.n	8004e5c <USB_ActivateEndpoint+0x4a0>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	18d3      	adds	r3, r2, r3
 8004d68:	881b      	ldrh	r3, [r3, #0]
 8004d6a:	b29c      	uxth	r4, r3
 8004d6c:	0022      	movs	r2, r4
 8004d6e:	2380      	movs	r3, #128	; 0x80
 8004d70:	01db      	lsls	r3, r3, #7
 8004d72:	4013      	ands	r3, r2
 8004d74:	d012      	beq.n	8004d9c <USB_ActivateEndpoint+0x3e0>
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	18d3      	adds	r3, r2, r3
 8004d80:	881b      	ldrh	r3, [r3, #0]
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	4a81      	ldr	r2, [pc, #516]	; (8004f8c <USB_ActivateEndpoint+0x5d0>)
 8004d86:	4013      	ands	r3, r2
 8004d88:	b29c      	uxth	r4, r3
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	18d3      	adds	r3, r2, r3
 8004d94:	4a80      	ldr	r2, [pc, #512]	; (8004f98 <USB_ActivateEndpoint+0x5dc>)
 8004d96:	4322      	orrs	r2, r4
 8004d98:	b292      	uxth	r2, r2
 8004d9a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	18d3      	adds	r3, r2, r3
 8004da6:	881b      	ldrh	r3, [r3, #0]
 8004da8:	b29c      	uxth	r4, r3
 8004daa:	0022      	movs	r2, r4
 8004dac:	2340      	movs	r3, #64	; 0x40
 8004dae:	4013      	ands	r3, r2
 8004db0:	d012      	beq.n	8004dd8 <USB_ActivateEndpoint+0x41c>
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	18d3      	adds	r3, r2, r3
 8004dbc:	881b      	ldrh	r3, [r3, #0]
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	4a72      	ldr	r2, [pc, #456]	; (8004f8c <USB_ActivateEndpoint+0x5d0>)
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	b29c      	uxth	r4, r3
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	18d3      	adds	r3, r2, r3
 8004dd0:	4a72      	ldr	r2, [pc, #456]	; (8004f9c <USB_ActivateEndpoint+0x5e0>)
 8004dd2:	4322      	orrs	r2, r4
 8004dd4:	b292      	uxth	r2, r2
 8004dd6:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	18d3      	adds	r3, r2, r3
 8004de2:	881b      	ldrh	r3, [r3, #0]
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	4a69      	ldr	r2, [pc, #420]	; (8004f8c <USB_ActivateEndpoint+0x5d0>)
 8004de8:	4013      	ands	r3, r2
 8004dea:	b29c      	uxth	r4, r3
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	18d3      	adds	r3, r2, r3
 8004df6:	4a69      	ldr	r2, [pc, #420]	; (8004f9c <USB_ActivateEndpoint+0x5e0>)
 8004df8:	4322      	orrs	r2, r4
 8004dfa:	b292      	uxth	r2, r2
 8004dfc:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	18d3      	adds	r3, r2, r3
 8004e08:	881b      	ldrh	r3, [r3, #0]
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	4a64      	ldr	r2, [pc, #400]	; (8004fa0 <USB_ActivateEndpoint+0x5e4>)
 8004e0e:	4013      	ands	r3, r2
 8004e10:	b29c      	uxth	r4, r3
 8004e12:	2380      	movs	r3, #128	; 0x80
 8004e14:	015b      	lsls	r3, r3, #5
 8004e16:	4063      	eors	r3, r4
 8004e18:	b29c      	uxth	r4, r3
 8004e1a:	2380      	movs	r3, #128	; 0x80
 8004e1c:	019b      	lsls	r3, r3, #6
 8004e1e:	4063      	eors	r3, r4
 8004e20:	b29c      	uxth	r4, r3
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	18d3      	adds	r3, r2, r3
 8004e2c:	4a5d      	ldr	r2, [pc, #372]	; (8004fa4 <USB_ActivateEndpoint+0x5e8>)
 8004e2e:	4322      	orrs	r2, r4
 8004e30:	b292      	uxth	r2, r2
 8004e32:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	18d3      	adds	r3, r2, r3
 8004e3e:	881b      	ldrh	r3, [r3, #0]
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	4a59      	ldr	r2, [pc, #356]	; (8004fa8 <USB_ActivateEndpoint+0x5ec>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	b29c      	uxth	r4, r3
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	18d3      	adds	r3, r2, r3
 8004e52:	4a54      	ldr	r2, [pc, #336]	; (8004fa4 <USB_ActivateEndpoint+0x5e8>)
 8004e54:	4322      	orrs	r2, r4
 8004e56:	b292      	uxth	r2, r2
 8004e58:	801a      	strh	r2, [r3, #0]
 8004e5a:	e090      	b.n	8004f7e <USB_ActivateEndpoint+0x5c2>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	18d3      	adds	r3, r2, r3
 8004e66:	881b      	ldrh	r3, [r3, #0]
 8004e68:	b29c      	uxth	r4, r3
 8004e6a:	0022      	movs	r2, r4
 8004e6c:	2380      	movs	r3, #128	; 0x80
 8004e6e:	01db      	lsls	r3, r3, #7
 8004e70:	4013      	ands	r3, r2
 8004e72:	d012      	beq.n	8004e9a <USB_ActivateEndpoint+0x4de>
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	18d3      	adds	r3, r2, r3
 8004e7e:	881b      	ldrh	r3, [r3, #0]
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	4a42      	ldr	r2, [pc, #264]	; (8004f8c <USB_ActivateEndpoint+0x5d0>)
 8004e84:	4013      	ands	r3, r2
 8004e86:	b29c      	uxth	r4, r3
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	18d3      	adds	r3, r2, r3
 8004e92:	4a41      	ldr	r2, [pc, #260]	; (8004f98 <USB_ActivateEndpoint+0x5dc>)
 8004e94:	4322      	orrs	r2, r4
 8004e96:	b292      	uxth	r2, r2
 8004e98:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	18d3      	adds	r3, r2, r3
 8004ea4:	881b      	ldrh	r3, [r3, #0]
 8004ea6:	b29c      	uxth	r4, r3
 8004ea8:	0022      	movs	r2, r4
 8004eaa:	2340      	movs	r3, #64	; 0x40
 8004eac:	4013      	ands	r3, r2
 8004eae:	d012      	beq.n	8004ed6 <USB_ActivateEndpoint+0x51a>
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	18d3      	adds	r3, r2, r3
 8004eba:	881b      	ldrh	r3, [r3, #0]
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	4a33      	ldr	r2, [pc, #204]	; (8004f8c <USB_ActivateEndpoint+0x5d0>)
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	b29c      	uxth	r4, r3
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	18d3      	adds	r3, r2, r3
 8004ece:	4a33      	ldr	r2, [pc, #204]	; (8004f9c <USB_ActivateEndpoint+0x5e0>)
 8004ed0:	4322      	orrs	r2, r4
 8004ed2:	b292      	uxth	r2, r2
 8004ed4:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	18d3      	adds	r3, r2, r3
 8004ee0:	881b      	ldrh	r3, [r3, #0]
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	4a29      	ldr	r2, [pc, #164]	; (8004f8c <USB_ActivateEndpoint+0x5d0>)
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	b29c      	uxth	r4, r3
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	18d3      	adds	r3, r2, r3
 8004ef4:	4a28      	ldr	r2, [pc, #160]	; (8004f98 <USB_ActivateEndpoint+0x5dc>)
 8004ef6:	4322      	orrs	r2, r4
 8004ef8:	b292      	uxth	r2, r2
 8004efa:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	78db      	ldrb	r3, [r3, #3]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d016      	beq.n	8004f32 <USB_ActivateEndpoint+0x576>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	18d3      	adds	r3, r2, r3
 8004f0e:	881b      	ldrh	r3, [r3, #0]
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	4a25      	ldr	r2, [pc, #148]	; (8004fa8 <USB_ActivateEndpoint+0x5ec>)
 8004f14:	4013      	ands	r3, r2
 8004f16:	b29c      	uxth	r4, r3
 8004f18:	2320      	movs	r3, #32
 8004f1a:	4063      	eors	r3, r4
 8004f1c:	b29c      	uxth	r4, r3
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	18d3      	adds	r3, r2, r3
 8004f28:	4a1e      	ldr	r2, [pc, #120]	; (8004fa4 <USB_ActivateEndpoint+0x5e8>)
 8004f2a:	4322      	orrs	r2, r4
 8004f2c:	b292      	uxth	r2, r2
 8004f2e:	801a      	strh	r2, [r3, #0]
 8004f30:	e012      	b.n	8004f58 <USB_ActivateEndpoint+0x59c>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	18d3      	adds	r3, r2, r3
 8004f3c:	881b      	ldrh	r3, [r3, #0]
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	4a19      	ldr	r2, [pc, #100]	; (8004fa8 <USB_ActivateEndpoint+0x5ec>)
 8004f42:	4013      	ands	r3, r2
 8004f44:	b29c      	uxth	r4, r3
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	18d3      	adds	r3, r2, r3
 8004f50:	4a14      	ldr	r2, [pc, #80]	; (8004fa4 <USB_ActivateEndpoint+0x5e8>)
 8004f52:	4322      	orrs	r2, r4
 8004f54:	b292      	uxth	r2, r2
 8004f56:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	18d3      	adds	r3, r2, r3
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	4a0e      	ldr	r2, [pc, #56]	; (8004fa0 <USB_ActivateEndpoint+0x5e4>)
 8004f68:	4013      	ands	r3, r2
 8004f6a:	b29c      	uxth	r4, r3
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	18d3      	adds	r3, r2, r3
 8004f76:	4a0b      	ldr	r2, [pc, #44]	; (8004fa4 <USB_ActivateEndpoint+0x5e8>)
 8004f78:	4322      	orrs	r2, r4
 8004f7a:	b292      	uxth	r2, r2
 8004f7c:	801a      	strh	r2, [r3, #0]
    }
  }

  return ret;
 8004f7e:	2317      	movs	r3, #23
 8004f80:	18fb      	adds	r3, r7, r3
 8004f82:	781b      	ldrb	r3, [r3, #0]
}
 8004f84:	0018      	movs	r0, r3
 8004f86:	46bd      	mov	sp, r7
 8004f88:	b007      	add	sp, #28
 8004f8a:	bd90      	pop	{r4, r7, pc}
 8004f8c:	ffff8f8f 	.word	0xffff8f8f
 8004f90:	ffff8180 	.word	0xffff8180
 8004f94:	00000404 	.word	0x00000404
 8004f98:	ffffc080 	.word	0xffffc080
 8004f9c:	ffff80c0 	.word	0xffff80c0
 8004fa0:	ffffbf8f 	.word	0xffffbf8f
 8004fa4:	ffff8080 	.word	0xffff8080
 8004fa8:	ffff8fbf 	.word	0xffff8fbf

08004fac <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004fac:	b590      	push	{r4, r7, lr}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	7b1b      	ldrb	r3, [r3, #12]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d168      	bne.n	8005090 <USB_DeactivateEndpoint+0xe4>
  {
    if (ep->is_in != 0U)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	785b      	ldrb	r3, [r3, #1]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d031      	beq.n	800502a <USB_DeactivateEndpoint+0x7e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	18d3      	adds	r3, r2, r3
 8004fd0:	881b      	ldrh	r3, [r3, #0]
 8004fd2:	b29c      	uxth	r4, r3
 8004fd4:	0022      	movs	r2, r4
 8004fd6:	2340      	movs	r3, #64	; 0x40
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d012      	beq.n	8005002 <USB_DeactivateEndpoint+0x56>
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	18d3      	adds	r3, r2, r3
 8004fe6:	881b      	ldrh	r3, [r3, #0]
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	4aa5      	ldr	r2, [pc, #660]	; (8005280 <USB_DeactivateEndpoint+0x2d4>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	b29c      	uxth	r4, r3
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	18d3      	adds	r3, r2, r3
 8004ffa:	4aa2      	ldr	r2, [pc, #648]	; (8005284 <USB_DeactivateEndpoint+0x2d8>)
 8004ffc:	4322      	orrs	r2, r4
 8004ffe:	b292      	uxth	r2, r2
 8005000:	801a      	strh	r2, [r3, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	18d3      	adds	r3, r2, r3
 800500c:	881b      	ldrh	r3, [r3, #0]
 800500e:	b29b      	uxth	r3, r3
 8005010:	4a9d      	ldr	r2, [pc, #628]	; (8005288 <USB_DeactivateEndpoint+0x2dc>)
 8005012:	4013      	ands	r3, r2
 8005014:	b29c      	uxth	r4, r3
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	18d3      	adds	r3, r2, r3
 8005020:	4a9a      	ldr	r2, [pc, #616]	; (800528c <USB_DeactivateEndpoint+0x2e0>)
 8005022:	4322      	orrs	r2, r4
 8005024:	b292      	uxth	r2, r2
 8005026:	801a      	strh	r2, [r3, #0]
 8005028:	e124      	b.n	8005274 <USB_DeactivateEndpoint+0x2c8>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	18d3      	adds	r3, r2, r3
 8005034:	881b      	ldrh	r3, [r3, #0]
 8005036:	b29c      	uxth	r4, r3
 8005038:	0022      	movs	r2, r4
 800503a:	2380      	movs	r3, #128	; 0x80
 800503c:	01db      	lsls	r3, r3, #7
 800503e:	4013      	ands	r3, r2
 8005040:	d012      	beq.n	8005068 <USB_DeactivateEndpoint+0xbc>
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	18d3      	adds	r3, r2, r3
 800504c:	881b      	ldrh	r3, [r3, #0]
 800504e:	b29b      	uxth	r3, r3
 8005050:	4a8b      	ldr	r2, [pc, #556]	; (8005280 <USB_DeactivateEndpoint+0x2d4>)
 8005052:	4013      	ands	r3, r2
 8005054:	b29c      	uxth	r4, r3
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	18d3      	adds	r3, r2, r3
 8005060:	4a8b      	ldr	r2, [pc, #556]	; (8005290 <USB_DeactivateEndpoint+0x2e4>)
 8005062:	4322      	orrs	r2, r4
 8005064:	b292      	uxth	r2, r2
 8005066:	801a      	strh	r2, [r3, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	18d3      	adds	r3, r2, r3
 8005072:	881b      	ldrh	r3, [r3, #0]
 8005074:	b29b      	uxth	r3, r3
 8005076:	4a87      	ldr	r2, [pc, #540]	; (8005294 <USB_DeactivateEndpoint+0x2e8>)
 8005078:	4013      	ands	r3, r2
 800507a:	b29c      	uxth	r4, r3
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	18d3      	adds	r3, r2, r3
 8005086:	4a81      	ldr	r2, [pc, #516]	; (800528c <USB_DeactivateEndpoint+0x2e0>)
 8005088:	4322      	orrs	r2, r4
 800508a:	b292      	uxth	r2, r2
 800508c:	801a      	strh	r2, [r3, #0]
 800508e:	e0f1      	b.n	8005274 <USB_DeactivateEndpoint+0x2c8>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	785b      	ldrb	r3, [r3, #1]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d000      	beq.n	800509a <USB_DeactivateEndpoint+0xee>
 8005098:	e076      	b.n	8005188 <USB_DeactivateEndpoint+0x1dc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	18d3      	adds	r3, r2, r3
 80050a4:	881b      	ldrh	r3, [r3, #0]
 80050a6:	b29c      	uxth	r4, r3
 80050a8:	0022      	movs	r2, r4
 80050aa:	2380      	movs	r3, #128	; 0x80
 80050ac:	01db      	lsls	r3, r3, #7
 80050ae:	4013      	ands	r3, r2
 80050b0:	d012      	beq.n	80050d8 <USB_DeactivateEndpoint+0x12c>
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	18d3      	adds	r3, r2, r3
 80050bc:	881b      	ldrh	r3, [r3, #0]
 80050be:	b29b      	uxth	r3, r3
 80050c0:	4a6f      	ldr	r2, [pc, #444]	; (8005280 <USB_DeactivateEndpoint+0x2d4>)
 80050c2:	4013      	ands	r3, r2
 80050c4:	b29c      	uxth	r4, r3
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	18d3      	adds	r3, r2, r3
 80050d0:	4a6f      	ldr	r2, [pc, #444]	; (8005290 <USB_DeactivateEndpoint+0x2e4>)
 80050d2:	4322      	orrs	r2, r4
 80050d4:	b292      	uxth	r2, r2
 80050d6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	18d3      	adds	r3, r2, r3
 80050e2:	881b      	ldrh	r3, [r3, #0]
 80050e4:	b29c      	uxth	r4, r3
 80050e6:	0022      	movs	r2, r4
 80050e8:	2340      	movs	r3, #64	; 0x40
 80050ea:	4013      	ands	r3, r2
 80050ec:	d012      	beq.n	8005114 <USB_DeactivateEndpoint+0x168>
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	18d3      	adds	r3, r2, r3
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	4a60      	ldr	r2, [pc, #384]	; (8005280 <USB_DeactivateEndpoint+0x2d4>)
 80050fe:	4013      	ands	r3, r2
 8005100:	b29c      	uxth	r4, r3
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	18d3      	adds	r3, r2, r3
 800510c:	4a5d      	ldr	r2, [pc, #372]	; (8005284 <USB_DeactivateEndpoint+0x2d8>)
 800510e:	4322      	orrs	r2, r4
 8005110:	b292      	uxth	r2, r2
 8005112:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	18d3      	adds	r3, r2, r3
 800511e:	881b      	ldrh	r3, [r3, #0]
 8005120:	b29b      	uxth	r3, r3
 8005122:	4a57      	ldr	r2, [pc, #348]	; (8005280 <USB_DeactivateEndpoint+0x2d4>)
 8005124:	4013      	ands	r3, r2
 8005126:	b29c      	uxth	r4, r3
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	781b      	ldrb	r3, [r3, #0]
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	18d3      	adds	r3, r2, r3
 8005132:	4a54      	ldr	r2, [pc, #336]	; (8005284 <USB_DeactivateEndpoint+0x2d8>)
 8005134:	4322      	orrs	r2, r4
 8005136:	b292      	uxth	r2, r2
 8005138:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	18d3      	adds	r3, r2, r3
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	b29b      	uxth	r3, r3
 8005148:	4a52      	ldr	r2, [pc, #328]	; (8005294 <USB_DeactivateEndpoint+0x2e8>)
 800514a:	4013      	ands	r3, r2
 800514c:	b29c      	uxth	r4, r3
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	18d3      	adds	r3, r2, r3
 8005158:	4a4c      	ldr	r2, [pc, #304]	; (800528c <USB_DeactivateEndpoint+0x2e0>)
 800515a:	4322      	orrs	r2, r4
 800515c:	b292      	uxth	r2, r2
 800515e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	18d3      	adds	r3, r2, r3
 800516a:	881b      	ldrh	r3, [r3, #0]
 800516c:	b29b      	uxth	r3, r3
 800516e:	4a46      	ldr	r2, [pc, #280]	; (8005288 <USB_DeactivateEndpoint+0x2dc>)
 8005170:	4013      	ands	r3, r2
 8005172:	b29c      	uxth	r4, r3
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	18d3      	adds	r3, r2, r3
 800517e:	4a43      	ldr	r2, [pc, #268]	; (800528c <USB_DeactivateEndpoint+0x2e0>)
 8005180:	4322      	orrs	r2, r4
 8005182:	b292      	uxth	r2, r2
 8005184:	801a      	strh	r2, [r3, #0]
 8005186:	e075      	b.n	8005274 <USB_DeactivateEndpoint+0x2c8>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	18d3      	adds	r3, r2, r3
 8005192:	881b      	ldrh	r3, [r3, #0]
 8005194:	b29c      	uxth	r4, r3
 8005196:	0022      	movs	r2, r4
 8005198:	2380      	movs	r3, #128	; 0x80
 800519a:	01db      	lsls	r3, r3, #7
 800519c:	4013      	ands	r3, r2
 800519e:	d012      	beq.n	80051c6 <USB_DeactivateEndpoint+0x21a>
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	18d3      	adds	r3, r2, r3
 80051aa:	881b      	ldrh	r3, [r3, #0]
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	4a34      	ldr	r2, [pc, #208]	; (8005280 <USB_DeactivateEndpoint+0x2d4>)
 80051b0:	4013      	ands	r3, r2
 80051b2:	b29c      	uxth	r4, r3
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	18d3      	adds	r3, r2, r3
 80051be:	4a34      	ldr	r2, [pc, #208]	; (8005290 <USB_DeactivateEndpoint+0x2e4>)
 80051c0:	4322      	orrs	r2, r4
 80051c2:	b292      	uxth	r2, r2
 80051c4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	18d3      	adds	r3, r2, r3
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	b29c      	uxth	r4, r3
 80051d4:	0022      	movs	r2, r4
 80051d6:	2340      	movs	r3, #64	; 0x40
 80051d8:	4013      	ands	r3, r2
 80051da:	d012      	beq.n	8005202 <USB_DeactivateEndpoint+0x256>
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	18d3      	adds	r3, r2, r3
 80051e6:	881b      	ldrh	r3, [r3, #0]
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	4a25      	ldr	r2, [pc, #148]	; (8005280 <USB_DeactivateEndpoint+0x2d4>)
 80051ec:	4013      	ands	r3, r2
 80051ee:	b29c      	uxth	r4, r3
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	18d3      	adds	r3, r2, r3
 80051fa:	4a22      	ldr	r2, [pc, #136]	; (8005284 <USB_DeactivateEndpoint+0x2d8>)
 80051fc:	4322      	orrs	r2, r4
 80051fe:	b292      	uxth	r2, r2
 8005200:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	18d3      	adds	r3, r2, r3
 800520c:	881b      	ldrh	r3, [r3, #0]
 800520e:	b29b      	uxth	r3, r3
 8005210:	4a1b      	ldr	r2, [pc, #108]	; (8005280 <USB_DeactivateEndpoint+0x2d4>)
 8005212:	4013      	ands	r3, r2
 8005214:	b29c      	uxth	r4, r3
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	18d3      	adds	r3, r2, r3
 8005220:	4a1b      	ldr	r2, [pc, #108]	; (8005290 <USB_DeactivateEndpoint+0x2e4>)
 8005222:	4322      	orrs	r2, r4
 8005224:	b292      	uxth	r2, r2
 8005226:	801a      	strh	r2, [r3, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	18d3      	adds	r3, r2, r3
 8005232:	881b      	ldrh	r3, [r3, #0]
 8005234:	b29b      	uxth	r3, r3
 8005236:	4a14      	ldr	r2, [pc, #80]	; (8005288 <USB_DeactivateEndpoint+0x2dc>)
 8005238:	4013      	ands	r3, r2
 800523a:	b29c      	uxth	r4, r3
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	18d3      	adds	r3, r2, r3
 8005246:	4a11      	ldr	r2, [pc, #68]	; (800528c <USB_DeactivateEndpoint+0x2e0>)
 8005248:	4322      	orrs	r2, r4
 800524a:	b292      	uxth	r2, r2
 800524c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	18d3      	adds	r3, r2, r3
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	b29b      	uxth	r3, r3
 800525c:	4a0d      	ldr	r2, [pc, #52]	; (8005294 <USB_DeactivateEndpoint+0x2e8>)
 800525e:	4013      	ands	r3, r2
 8005260:	b29c      	uxth	r4, r3
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	18d3      	adds	r3, r2, r3
 800526c:	4a07      	ldr	r2, [pc, #28]	; (800528c <USB_DeactivateEndpoint+0x2e0>)
 800526e:	4322      	orrs	r2, r4
 8005270:	b292      	uxth	r2, r2
 8005272:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	0018      	movs	r0, r3
 8005278:	46bd      	mov	sp, r7
 800527a:	b003      	add	sp, #12
 800527c:	bd90      	pop	{r4, r7, pc}
 800527e:	46c0      	nop			; (mov r8, r8)
 8005280:	ffff8f8f 	.word	0xffff8f8f
 8005284:	ffff80c0 	.word	0xffff80c0
 8005288:	ffff8fbf 	.word	0xffff8fbf
 800528c:	ffff8080 	.word	0xffff8080
 8005290:	ffffc080 	.word	0xffffc080
 8005294:	ffffbf8f 	.word	0xffffbf8f

08005298 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005298:	b590      	push	{r4, r7, lr}
 800529a:	b095      	sub	sp, #84	; 0x54
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	785b      	ldrb	r3, [r3, #1]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d000      	beq.n	80052ac <USB_EPStartXfer+0x14>
 80052aa:	e163      	b.n	8005574 <USB_EPStartXfer+0x2dc>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	699a      	ldr	r2, [r3, #24]
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d909      	bls.n	80052cc <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	699a      	ldr	r2, [r3, #24]
 80052c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052c4:	1ad2      	subs	r2, r2, r3
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	619a      	str	r2, [r3, #24]
 80052ca:	e005      	b.n	80052d8 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2200      	movs	r2, #0
 80052d6:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	7b1b      	ldrb	r3, [r3, #12]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d11b      	bne.n	8005318 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	6959      	ldr	r1, [r3, #20]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	88da      	ldrh	r2, [r3, #6]
 80052e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 fbbb 	bl	8005a68 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80052f2:	687c      	ldr	r4, [r7, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2250      	movs	r2, #80	; 0x50
 80052f8:	5a9b      	ldrh	r3, [r3, r2]
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	18e4      	adds	r4, r4, r3
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	00db      	lsls	r3, r3, #3
 8005304:	18e3      	adds	r3, r4, r3
 8005306:	4acc      	ldr	r2, [pc, #816]	; (8005638 <USB_EPStartXfer+0x3a0>)
 8005308:	4694      	mov	ip, r2
 800530a:	4463      	add	r3, ip
 800530c:	60fb      	str	r3, [r7, #12]
 800530e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005310:	b29a      	uxth	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	801a      	strh	r2, [r3, #0]
 8005316:	e113      	b.n	8005540 <USB_EPStartXfer+0x2a8>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	18d3      	adds	r3, r2, r3
 8005322:	881b      	ldrh	r3, [r3, #0]
 8005324:	b29b      	uxth	r3, r3
 8005326:	001a      	movs	r2, r3
 8005328:	2340      	movs	r3, #64	; 0x40
 800532a:	4013      	ands	r3, r2
 800532c:	d067      	beq.n	80053fe <USB_EPStartXfer+0x166>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800532e:	687c      	ldr	r4, [r7, #4]
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	785b      	ldrb	r3, [r3, #1]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d147      	bne.n	80053c8 <USB_EPStartXfer+0x130>
 8005338:	687c      	ldr	r4, [r7, #4]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2250      	movs	r2, #80	; 0x50
 800533e:	5a9b      	ldrh	r3, [r3, r2]
 8005340:	b29b      	uxth	r3, r3
 8005342:	18e4      	adds	r4, r4, r3
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	00db      	lsls	r3, r3, #3
 800534a:	18e3      	adds	r3, r4, r3
 800534c:	4abb      	ldr	r2, [pc, #748]	; (800563c <USB_EPStartXfer+0x3a4>)
 800534e:	4694      	mov	ip, r2
 8005350:	4463      	add	r3, ip
 8005352:	613b      	str	r3, [r7, #16]
 8005354:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10e      	bne.n	8005378 <USB_EPStartXfer+0xe0>
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	881b      	ldrh	r3, [r3, #0]
 800535e:	4ab8      	ldr	r2, [pc, #736]	; (8005640 <USB_EPStartXfer+0x3a8>)
 8005360:	4013      	ands	r3, r2
 8005362:	b29a      	uxth	r2, r3
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	801a      	strh	r2, [r3, #0]
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	881b      	ldrh	r3, [r3, #0]
 800536c:	4ab5      	ldr	r2, [pc, #724]	; (8005644 <USB_EPStartXfer+0x3ac>)
 800536e:	4313      	orrs	r3, r2
 8005370:	b29a      	uxth	r2, r3
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	801a      	strh	r2, [r3, #0]
 8005376:	e03c      	b.n	80053f2 <USB_EPStartXfer+0x15a>
 8005378:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800537a:	2b3e      	cmp	r3, #62	; 0x3e
 800537c:	d810      	bhi.n	80053a0 <USB_EPStartXfer+0x108>
 800537e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005380:	085b      	lsrs	r3, r3, #1
 8005382:	647b      	str	r3, [r7, #68]	; 0x44
 8005384:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005386:	2201      	movs	r2, #1
 8005388:	4013      	ands	r3, r2
 800538a:	d002      	beq.n	8005392 <USB_EPStartXfer+0xfa>
 800538c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800538e:	3301      	adds	r3, #1
 8005390:	647b      	str	r3, [r7, #68]	; 0x44
 8005392:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005394:	b29b      	uxth	r3, r3
 8005396:	029b      	lsls	r3, r3, #10
 8005398:	b29a      	uxth	r2, r3
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	801a      	strh	r2, [r3, #0]
 800539e:	e028      	b.n	80053f2 <USB_EPStartXfer+0x15a>
 80053a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053a2:	095b      	lsrs	r3, r3, #5
 80053a4:	647b      	str	r3, [r7, #68]	; 0x44
 80053a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053a8:	221f      	movs	r2, #31
 80053aa:	4013      	ands	r3, r2
 80053ac:	d102      	bne.n	80053b4 <USB_EPStartXfer+0x11c>
 80053ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053b0:	3b01      	subs	r3, #1
 80053b2:	647b      	str	r3, [r7, #68]	; 0x44
 80053b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	029b      	lsls	r3, r3, #10
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	4aa1      	ldr	r2, [pc, #644]	; (8005644 <USB_EPStartXfer+0x3ac>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	b29a      	uxth	r2, r3
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	801a      	strh	r2, [r3, #0]
 80053c6:	e014      	b.n	80053f2 <USB_EPStartXfer+0x15a>
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	785b      	ldrb	r3, [r3, #1]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d110      	bne.n	80053f2 <USB_EPStartXfer+0x15a>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2250      	movs	r2, #80	; 0x50
 80053d4:	5a9b      	ldrh	r3, [r3, r2]
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	18e4      	adds	r4, r4, r3
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	00db      	lsls	r3, r3, #3
 80053e0:	18e3      	adds	r3, r4, r3
 80053e2:	4a96      	ldr	r2, [pc, #600]	; (800563c <USB_EPStartXfer+0x3a4>)
 80053e4:	4694      	mov	ip, r2
 80053e6:	4463      	add	r3, ip
 80053e8:	617b      	str	r3, [r7, #20]
 80053ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80053f2:	234e      	movs	r3, #78	; 0x4e
 80053f4:	18fb      	adds	r3, r7, r3
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	8952      	ldrh	r2, [r2, #10]
 80053fa:	801a      	strh	r2, [r3, #0]
 80053fc:	e066      	b.n	80054cc <USB_EPStartXfer+0x234>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	785b      	ldrb	r3, [r3, #1]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d147      	bne.n	8005496 <USB_EPStartXfer+0x1fe>
 8005406:	687c      	ldr	r4, [r7, #4]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2250      	movs	r2, #80	; 0x50
 800540c:	5a9b      	ldrh	r3, [r3, r2]
 800540e:	b29b      	uxth	r3, r3
 8005410:	18e4      	adds	r4, r4, r3
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	00db      	lsls	r3, r3, #3
 8005418:	18e3      	adds	r3, r4, r3
 800541a:	4a87      	ldr	r2, [pc, #540]	; (8005638 <USB_EPStartXfer+0x3a0>)
 800541c:	4694      	mov	ip, r2
 800541e:	4463      	add	r3, ip
 8005420:	61bb      	str	r3, [r7, #24]
 8005422:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005424:	2b00      	cmp	r3, #0
 8005426:	d10e      	bne.n	8005446 <USB_EPStartXfer+0x1ae>
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	881b      	ldrh	r3, [r3, #0]
 800542c:	4a84      	ldr	r2, [pc, #528]	; (8005640 <USB_EPStartXfer+0x3a8>)
 800542e:	4013      	ands	r3, r2
 8005430:	b29a      	uxth	r2, r3
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	801a      	strh	r2, [r3, #0]
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	4a82      	ldr	r2, [pc, #520]	; (8005644 <USB_EPStartXfer+0x3ac>)
 800543c:	4313      	orrs	r3, r2
 800543e:	b29a      	uxth	r2, r3
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	801a      	strh	r2, [r3, #0]
 8005444:	e03d      	b.n	80054c2 <USB_EPStartXfer+0x22a>
 8005446:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005448:	2b3e      	cmp	r3, #62	; 0x3e
 800544a:	d810      	bhi.n	800546e <USB_EPStartXfer+0x1d6>
 800544c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800544e:	085b      	lsrs	r3, r3, #1
 8005450:	643b      	str	r3, [r7, #64]	; 0x40
 8005452:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005454:	2201      	movs	r2, #1
 8005456:	4013      	ands	r3, r2
 8005458:	d002      	beq.n	8005460 <USB_EPStartXfer+0x1c8>
 800545a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800545c:	3301      	adds	r3, #1
 800545e:	643b      	str	r3, [r7, #64]	; 0x40
 8005460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005462:	b29b      	uxth	r3, r3
 8005464:	029b      	lsls	r3, r3, #10
 8005466:	b29a      	uxth	r2, r3
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	801a      	strh	r2, [r3, #0]
 800546c:	e029      	b.n	80054c2 <USB_EPStartXfer+0x22a>
 800546e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005470:	095b      	lsrs	r3, r3, #5
 8005472:	643b      	str	r3, [r7, #64]	; 0x40
 8005474:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005476:	221f      	movs	r2, #31
 8005478:	4013      	ands	r3, r2
 800547a:	d102      	bne.n	8005482 <USB_EPStartXfer+0x1ea>
 800547c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800547e:	3b01      	subs	r3, #1
 8005480:	643b      	str	r3, [r7, #64]	; 0x40
 8005482:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005484:	b29b      	uxth	r3, r3
 8005486:	029b      	lsls	r3, r3, #10
 8005488:	b29b      	uxth	r3, r3
 800548a:	4a6e      	ldr	r2, [pc, #440]	; (8005644 <USB_EPStartXfer+0x3ac>)
 800548c:	4313      	orrs	r3, r2
 800548e:	b29a      	uxth	r2, r3
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	801a      	strh	r2, [r3, #0]
 8005494:	e015      	b.n	80054c2 <USB_EPStartXfer+0x22a>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	785b      	ldrb	r3, [r3, #1]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d111      	bne.n	80054c2 <USB_EPStartXfer+0x22a>
 800549e:	687c      	ldr	r4, [r7, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2250      	movs	r2, #80	; 0x50
 80054a4:	5a9b      	ldrh	r3, [r3, r2]
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	18e4      	adds	r4, r4, r3
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	00db      	lsls	r3, r3, #3
 80054b0:	18e3      	adds	r3, r4, r3
 80054b2:	4a61      	ldr	r2, [pc, #388]	; (8005638 <USB_EPStartXfer+0x3a0>)
 80054b4:	4694      	mov	ip, r2
 80054b6:	4463      	add	r3, ip
 80054b8:	61fb      	str	r3, [r7, #28]
 80054ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054bc:	b29a      	uxth	r2, r3
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr0;
 80054c2:	234e      	movs	r3, #78	; 0x4e
 80054c4:	18fb      	adds	r3, r7, r3
 80054c6:	683a      	ldr	r2, [r7, #0]
 80054c8:	8912      	ldrh	r2, [r2, #8]
 80054ca:	801a      	strh	r2, [r3, #0]
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	6959      	ldr	r1, [r3, #20]
 80054d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054d2:	b29c      	uxth	r4, r3
 80054d4:	234e      	movs	r3, #78	; 0x4e
 80054d6:	18fb      	adds	r3, r7, r3
 80054d8:	881a      	ldrh	r2, [r3, #0]
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	0023      	movs	r3, r4
 80054de:	f000 fac3 	bl	8005a68 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	785b      	ldrb	r3, [r3, #1]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d113      	bne.n	8005512 <USB_EPStartXfer+0x27a>
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	18d3      	adds	r3, r2, r3
 80054f4:	881b      	ldrh	r3, [r3, #0]
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	4a53      	ldr	r2, [pc, #332]	; (8005648 <USB_EPStartXfer+0x3b0>)
 80054fa:	4013      	ands	r3, r2
 80054fc:	b29c      	uxth	r4, r3
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	18d3      	adds	r3, r2, r3
 8005508:	4a50      	ldr	r2, [pc, #320]	; (800564c <USB_EPStartXfer+0x3b4>)
 800550a:	4322      	orrs	r2, r4
 800550c:	b292      	uxth	r2, r2
 800550e:	801a      	strh	r2, [r3, #0]
 8005510:	e016      	b.n	8005540 <USB_EPStartXfer+0x2a8>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	785b      	ldrb	r3, [r3, #1]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d112      	bne.n	8005540 <USB_EPStartXfer+0x2a8>
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	18d3      	adds	r3, r2, r3
 8005524:	881b      	ldrh	r3, [r3, #0]
 8005526:	b29b      	uxth	r3, r3
 8005528:	4a47      	ldr	r2, [pc, #284]	; (8005648 <USB_EPStartXfer+0x3b0>)
 800552a:	4013      	ands	r3, r2
 800552c:	b29c      	uxth	r4, r3
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	18d3      	adds	r3, r2, r3
 8005538:	4a45      	ldr	r2, [pc, #276]	; (8005650 <USB_EPStartXfer+0x3b8>)
 800553a:	4322      	orrs	r2, r4
 800553c:	b292      	uxth	r2, r2
 800553e:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	18d3      	adds	r3, r2, r3
 800554a:	881b      	ldrh	r3, [r3, #0]
 800554c:	b29b      	uxth	r3, r3
 800554e:	4a41      	ldr	r2, [pc, #260]	; (8005654 <USB_EPStartXfer+0x3bc>)
 8005550:	4013      	ands	r3, r2
 8005552:	b29c      	uxth	r4, r3
 8005554:	2310      	movs	r3, #16
 8005556:	4063      	eors	r3, r4
 8005558:	b29c      	uxth	r4, r3
 800555a:	2320      	movs	r3, #32
 800555c:	4063      	eors	r3, r4
 800555e:	b29c      	uxth	r4, r3
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	18d3      	adds	r3, r2, r3
 800556a:	4a3b      	ldr	r2, [pc, #236]	; (8005658 <USB_EPStartXfer+0x3c0>)
 800556c:	4322      	orrs	r2, r4
 800556e:	b292      	uxth	r2, r2
 8005570:	801a      	strh	r2, [r3, #0]
 8005572:	e152      	b.n	800581a <USB_EPStartXfer+0x582>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	699a      	ldr	r2, [r3, #24]
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	429a      	cmp	r2, r3
 800557e:	d909      	bls.n	8005594 <USB_EPStartXfer+0x2fc>
    {
      len = ep->maxpacket;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	699a      	ldr	r2, [r3, #24]
 800558a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800558c:	1ad2      	subs	r2, r2, r3
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	619a      	str	r2, [r3, #24]
 8005592:	e005      	b.n	80055a0 <USB_EPStartXfer+0x308>
    }
    else
    {
      len = ep->xfer_len;
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2200      	movs	r2, #0
 800559e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	7b1b      	ldrb	r3, [r3, #12]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d159      	bne.n	800565c <USB_EPStartXfer+0x3c4>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80055a8:	687c      	ldr	r4, [r7, #4]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2250      	movs	r2, #80	; 0x50
 80055ae:	5a9b      	ldrh	r3, [r3, r2]
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	18e4      	adds	r4, r4, r3
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	00db      	lsls	r3, r3, #3
 80055ba:	18e3      	adds	r3, r4, r3
 80055bc:	4a1f      	ldr	r2, [pc, #124]	; (800563c <USB_EPStartXfer+0x3a4>)
 80055be:	4694      	mov	ip, r2
 80055c0:	4463      	add	r3, ip
 80055c2:	623b      	str	r3, [r7, #32]
 80055c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10e      	bne.n	80055e8 <USB_EPStartXfer+0x350>
 80055ca:	6a3b      	ldr	r3, [r7, #32]
 80055cc:	881b      	ldrh	r3, [r3, #0]
 80055ce:	4a1c      	ldr	r2, [pc, #112]	; (8005640 <USB_EPStartXfer+0x3a8>)
 80055d0:	4013      	ands	r3, r2
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	6a3b      	ldr	r3, [r7, #32]
 80055d6:	801a      	strh	r2, [r3, #0]
 80055d8:	6a3b      	ldr	r3, [r7, #32]
 80055da:	881b      	ldrh	r3, [r3, #0]
 80055dc:	4a19      	ldr	r2, [pc, #100]	; (8005644 <USB_EPStartXfer+0x3ac>)
 80055de:	4313      	orrs	r3, r2
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	801a      	strh	r2, [r3, #0]
 80055e6:	e0fd      	b.n	80057e4 <USB_EPStartXfer+0x54c>
 80055e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055ea:	2b3e      	cmp	r3, #62	; 0x3e
 80055ec:	d810      	bhi.n	8005610 <USB_EPStartXfer+0x378>
 80055ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055f0:	085b      	lsrs	r3, r3, #1
 80055f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055f6:	2201      	movs	r2, #1
 80055f8:	4013      	ands	r3, r2
 80055fa:	d002      	beq.n	8005602 <USB_EPStartXfer+0x36a>
 80055fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055fe:	3301      	adds	r3, #1
 8005600:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005604:	b29b      	uxth	r3, r3
 8005606:	029b      	lsls	r3, r3, #10
 8005608:	b29a      	uxth	r2, r3
 800560a:	6a3b      	ldr	r3, [r7, #32]
 800560c:	801a      	strh	r2, [r3, #0]
 800560e:	e0e9      	b.n	80057e4 <USB_EPStartXfer+0x54c>
 8005610:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005612:	095b      	lsrs	r3, r3, #5
 8005614:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005616:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005618:	221f      	movs	r2, #31
 800561a:	4013      	ands	r3, r2
 800561c:	d102      	bne.n	8005624 <USB_EPStartXfer+0x38c>
 800561e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005620:	3b01      	subs	r3, #1
 8005622:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005624:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005626:	b29b      	uxth	r3, r3
 8005628:	029b      	lsls	r3, r3, #10
 800562a:	b29b      	uxth	r3, r3
 800562c:	4a05      	ldr	r2, [pc, #20]	; (8005644 <USB_EPStartXfer+0x3ac>)
 800562e:	4313      	orrs	r3, r2
 8005630:	b29a      	uxth	r2, r3
 8005632:	6a3b      	ldr	r3, [r7, #32]
 8005634:	801a      	strh	r2, [r3, #0]
 8005636:	e0d5      	b.n	80057e4 <USB_EPStartXfer+0x54c>
 8005638:	00000402 	.word	0x00000402
 800563c:	00000406 	.word	0x00000406
 8005640:	ffff83ff 	.word	0xffff83ff
 8005644:	ffff8000 	.word	0xffff8000
 8005648:	ffff8f8f 	.word	0xffff8f8f
 800564c:	ffff80c0 	.word	0xffff80c0
 8005650:	ffffc080 	.word	0xffffc080
 8005654:	ffff8fbf 	.word	0xffff8fbf
 8005658:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	785b      	ldrb	r3, [r3, #1]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d147      	bne.n	80056f4 <USB_EPStartXfer+0x45c>
 8005664:	687c      	ldr	r4, [r7, #4]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2250      	movs	r2, #80	; 0x50
 800566a:	5a9b      	ldrh	r3, [r3, r2]
 800566c:	b29b      	uxth	r3, r3
 800566e:	18e4      	adds	r4, r4, r3
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	00db      	lsls	r3, r3, #3
 8005676:	18e3      	adds	r3, r4, r3
 8005678:	4a6a      	ldr	r2, [pc, #424]	; (8005824 <USB_EPStartXfer+0x58c>)
 800567a:	4694      	mov	ip, r2
 800567c:	4463      	add	r3, ip
 800567e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005680:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10e      	bne.n	80056a4 <USB_EPStartXfer+0x40c>
 8005686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	4a67      	ldr	r2, [pc, #412]	; (8005828 <USB_EPStartXfer+0x590>)
 800568c:	4013      	ands	r3, r2
 800568e:	b29a      	uxth	r2, r3
 8005690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005692:	801a      	strh	r2, [r3, #0]
 8005694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	4a64      	ldr	r2, [pc, #400]	; (800582c <USB_EPStartXfer+0x594>)
 800569a:	4313      	orrs	r3, r2
 800569c:	b29a      	uxth	r2, r3
 800569e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a0:	801a      	strh	r2, [r3, #0]
 80056a2:	e03d      	b.n	8005720 <USB_EPStartXfer+0x488>
 80056a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056a6:	2b3e      	cmp	r3, #62	; 0x3e
 80056a8:	d810      	bhi.n	80056cc <USB_EPStartXfer+0x434>
 80056aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056ac:	085b      	lsrs	r3, r3, #1
 80056ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80056b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056b2:	2201      	movs	r2, #1
 80056b4:	4013      	ands	r3, r2
 80056b6:	d002      	beq.n	80056be <USB_EPStartXfer+0x426>
 80056b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ba:	3301      	adds	r3, #1
 80056bc:	63bb      	str	r3, [r7, #56]	; 0x38
 80056be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	029b      	lsls	r3, r3, #10
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056c8:	801a      	strh	r2, [r3, #0]
 80056ca:	e029      	b.n	8005720 <USB_EPStartXfer+0x488>
 80056cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056ce:	095b      	lsrs	r3, r3, #5
 80056d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80056d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056d4:	221f      	movs	r2, #31
 80056d6:	4013      	ands	r3, r2
 80056d8:	d102      	bne.n	80056e0 <USB_EPStartXfer+0x448>
 80056da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056dc:	3b01      	subs	r3, #1
 80056de:	63bb      	str	r3, [r7, #56]	; 0x38
 80056e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	029b      	lsls	r3, r3, #10
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	4a50      	ldr	r2, [pc, #320]	; (800582c <USB_EPStartXfer+0x594>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056f0:	801a      	strh	r2, [r3, #0]
 80056f2:	e015      	b.n	8005720 <USB_EPStartXfer+0x488>
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	785b      	ldrb	r3, [r3, #1]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d111      	bne.n	8005720 <USB_EPStartXfer+0x488>
 80056fc:	687c      	ldr	r4, [r7, #4]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2250      	movs	r2, #80	; 0x50
 8005702:	5a9b      	ldrh	r3, [r3, r2]
 8005704:	b29b      	uxth	r3, r3
 8005706:	18e4      	adds	r4, r4, r3
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	18e3      	adds	r3, r4, r3
 8005710:	4a44      	ldr	r2, [pc, #272]	; (8005824 <USB_EPStartXfer+0x58c>)
 8005712:	4694      	mov	ip, r2
 8005714:	4463      	add	r3, ip
 8005716:	633b      	str	r3, [r7, #48]	; 0x30
 8005718:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800571a:	b29a      	uxth	r2, r3
 800571c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571e:	801a      	strh	r2, [r3, #0]
 8005720:	687c      	ldr	r4, [r7, #4]
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	785b      	ldrb	r3, [r3, #1]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d147      	bne.n	80057ba <USB_EPStartXfer+0x522>
 800572a:	687c      	ldr	r4, [r7, #4]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2250      	movs	r2, #80	; 0x50
 8005730:	5a9b      	ldrh	r3, [r3, r2]
 8005732:	b29b      	uxth	r3, r3
 8005734:	18e4      	adds	r4, r4, r3
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	00db      	lsls	r3, r3, #3
 800573c:	18e3      	adds	r3, r4, r3
 800573e:	4a3c      	ldr	r2, [pc, #240]	; (8005830 <USB_EPStartXfer+0x598>)
 8005740:	4694      	mov	ip, r2
 8005742:	4463      	add	r3, ip
 8005744:	627b      	str	r3, [r7, #36]	; 0x24
 8005746:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10e      	bne.n	800576a <USB_EPStartXfer+0x4d2>
 800574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574e:	881b      	ldrh	r3, [r3, #0]
 8005750:	4a35      	ldr	r2, [pc, #212]	; (8005828 <USB_EPStartXfer+0x590>)
 8005752:	4013      	ands	r3, r2
 8005754:	b29a      	uxth	r2, r3
 8005756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005758:	801a      	strh	r2, [r3, #0]
 800575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575c:	881b      	ldrh	r3, [r3, #0]
 800575e:	4a33      	ldr	r2, [pc, #204]	; (800582c <USB_EPStartXfer+0x594>)
 8005760:	4313      	orrs	r3, r2
 8005762:	b29a      	uxth	r2, r3
 8005764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005766:	801a      	strh	r2, [r3, #0]
 8005768:	e03c      	b.n	80057e4 <USB_EPStartXfer+0x54c>
 800576a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800576c:	2b3e      	cmp	r3, #62	; 0x3e
 800576e:	d810      	bhi.n	8005792 <USB_EPStartXfer+0x4fa>
 8005770:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005772:	085b      	lsrs	r3, r3, #1
 8005774:	637b      	str	r3, [r7, #52]	; 0x34
 8005776:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005778:	2201      	movs	r2, #1
 800577a:	4013      	ands	r3, r2
 800577c:	d002      	beq.n	8005784 <USB_EPStartXfer+0x4ec>
 800577e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005780:	3301      	adds	r3, #1
 8005782:	637b      	str	r3, [r7, #52]	; 0x34
 8005784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005786:	b29b      	uxth	r3, r3
 8005788:	029b      	lsls	r3, r3, #10
 800578a:	b29a      	uxth	r2, r3
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	801a      	strh	r2, [r3, #0]
 8005790:	e028      	b.n	80057e4 <USB_EPStartXfer+0x54c>
 8005792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005794:	095b      	lsrs	r3, r3, #5
 8005796:	637b      	str	r3, [r7, #52]	; 0x34
 8005798:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800579a:	221f      	movs	r2, #31
 800579c:	4013      	ands	r3, r2
 800579e:	d102      	bne.n	80057a6 <USB_EPStartXfer+0x50e>
 80057a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057a2:	3b01      	subs	r3, #1
 80057a4:	637b      	str	r3, [r7, #52]	; 0x34
 80057a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	029b      	lsls	r3, r3, #10
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	4a1f      	ldr	r2, [pc, #124]	; (800582c <USB_EPStartXfer+0x594>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b6:	801a      	strh	r2, [r3, #0]
 80057b8:	e014      	b.n	80057e4 <USB_EPStartXfer+0x54c>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	785b      	ldrb	r3, [r3, #1]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d110      	bne.n	80057e4 <USB_EPStartXfer+0x54c>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2250      	movs	r2, #80	; 0x50
 80057c6:	5a9b      	ldrh	r3, [r3, r2]
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	18e4      	adds	r4, r4, r3
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	00db      	lsls	r3, r3, #3
 80057d2:	18e3      	adds	r3, r4, r3
 80057d4:	4a16      	ldr	r2, [pc, #88]	; (8005830 <USB_EPStartXfer+0x598>)
 80057d6:	4694      	mov	ip, r2
 80057d8:	4463      	add	r3, ip
 80057da:	62bb      	str	r3, [r7, #40]	; 0x28
 80057dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057de:	b29a      	uxth	r2, r3
 80057e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e2:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	18d3      	adds	r3, r2, r3
 80057ee:	881b      	ldrh	r3, [r3, #0]
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	4a10      	ldr	r2, [pc, #64]	; (8005834 <USB_EPStartXfer+0x59c>)
 80057f4:	4013      	ands	r3, r2
 80057f6:	b29c      	uxth	r4, r3
 80057f8:	2380      	movs	r3, #128	; 0x80
 80057fa:	015b      	lsls	r3, r3, #5
 80057fc:	4063      	eors	r3, r4
 80057fe:	b29c      	uxth	r4, r3
 8005800:	2380      	movs	r3, #128	; 0x80
 8005802:	019b      	lsls	r3, r3, #6
 8005804:	4063      	eors	r3, r4
 8005806:	b29c      	uxth	r4, r3
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	18d3      	adds	r3, r2, r3
 8005812:	4a09      	ldr	r2, [pc, #36]	; (8005838 <USB_EPStartXfer+0x5a0>)
 8005814:	4322      	orrs	r2, r4
 8005816:	b292      	uxth	r2, r2
 8005818:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	0018      	movs	r0, r3
 800581e:	46bd      	mov	sp, r7
 8005820:	b015      	add	sp, #84	; 0x54
 8005822:	bd90      	pop	{r4, r7, pc}
 8005824:	00000402 	.word	0x00000402
 8005828:	ffff83ff 	.word	0xffff83ff
 800582c:	ffff8000 	.word	0xffff8000
 8005830:	00000406 	.word	0x00000406
 8005834:	ffffbf8f 	.word	0xffffbf8f
 8005838:	ffff8080 	.word	0xffff8080

0800583c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800583c:	b590      	push	{r4, r7, lr}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	785b      	ldrb	r3, [r3, #1]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d016      	beq.n	800587c <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	18d3      	adds	r3, r2, r3
 8005858:	881b      	ldrh	r3, [r3, #0]
 800585a:	b29b      	uxth	r3, r3
 800585c:	4a15      	ldr	r2, [pc, #84]	; (80058b4 <USB_EPSetStall+0x78>)
 800585e:	4013      	ands	r3, r2
 8005860:	b29c      	uxth	r4, r3
 8005862:	2310      	movs	r3, #16
 8005864:	4063      	eors	r3, r4
 8005866:	b29c      	uxth	r4, r3
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	18d3      	adds	r3, r2, r3
 8005872:	4a11      	ldr	r2, [pc, #68]	; (80058b8 <USB_EPSetStall+0x7c>)
 8005874:	4322      	orrs	r2, r4
 8005876:	b292      	uxth	r2, r2
 8005878:	801a      	strh	r2, [r3, #0]
 800587a:	e016      	b.n	80058aa <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	18d3      	adds	r3, r2, r3
 8005886:	881b      	ldrh	r3, [r3, #0]
 8005888:	b29b      	uxth	r3, r3
 800588a:	4a0c      	ldr	r2, [pc, #48]	; (80058bc <USB_EPSetStall+0x80>)
 800588c:	4013      	ands	r3, r2
 800588e:	b29c      	uxth	r4, r3
 8005890:	2380      	movs	r3, #128	; 0x80
 8005892:	015b      	lsls	r3, r3, #5
 8005894:	4063      	eors	r3, r4
 8005896:	b29c      	uxth	r4, r3
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	18d3      	adds	r3, r2, r3
 80058a2:	4a05      	ldr	r2, [pc, #20]	; (80058b8 <USB_EPSetStall+0x7c>)
 80058a4:	4322      	orrs	r2, r4
 80058a6:	b292      	uxth	r2, r2
 80058a8:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	0018      	movs	r0, r3
 80058ae:	46bd      	mov	sp, r7
 80058b0:	b003      	add	sp, #12
 80058b2:	bd90      	pop	{r4, r7, pc}
 80058b4:	ffff8fbf 	.word	0xffff8fbf
 80058b8:	ffff8080 	.word	0xffff8080
 80058bc:	ffffbf8f 	.word	0xffffbf8f

080058c0 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80058c0:	b590      	push	{r4, r7, lr}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	7b1b      	ldrb	r3, [r3, #12]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d000      	beq.n	80058d4 <USB_EPClearStall+0x14>
 80058d2:	e076      	b.n	80059c2 <USB_EPClearStall+0x102>
  {
    if (ep->is_in != 0U)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	785b      	ldrb	r3, [r3, #1]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d038      	beq.n	800594e <USB_EPClearStall+0x8e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	18d3      	adds	r3, r2, r3
 80058e6:	881b      	ldrh	r3, [r3, #0]
 80058e8:	b29c      	uxth	r4, r3
 80058ea:	0022      	movs	r2, r4
 80058ec:	2340      	movs	r3, #64	; 0x40
 80058ee:	4013      	ands	r3, r2
 80058f0:	d012      	beq.n	8005918 <USB_EPClearStall+0x58>
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	18d3      	adds	r3, r2, r3
 80058fc:	881b      	ldrh	r3, [r3, #0]
 80058fe:	b29b      	uxth	r3, r3
 8005900:	4a32      	ldr	r2, [pc, #200]	; (80059cc <USB_EPClearStall+0x10c>)
 8005902:	4013      	ands	r3, r2
 8005904:	b29c      	uxth	r4, r3
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	18d3      	adds	r3, r2, r3
 8005910:	4a2f      	ldr	r2, [pc, #188]	; (80059d0 <USB_EPClearStall+0x110>)
 8005912:	4322      	orrs	r2, r4
 8005914:	b292      	uxth	r2, r2
 8005916:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	78db      	ldrb	r3, [r3, #3]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d050      	beq.n	80059c2 <USB_EPClearStall+0x102>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	18d3      	adds	r3, r2, r3
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	b29b      	uxth	r3, r3
 800592e:	4a29      	ldr	r2, [pc, #164]	; (80059d4 <USB_EPClearStall+0x114>)
 8005930:	4013      	ands	r3, r2
 8005932:	b29c      	uxth	r4, r3
 8005934:	2320      	movs	r3, #32
 8005936:	4063      	eors	r3, r4
 8005938:	b29c      	uxth	r4, r3
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	18d3      	adds	r3, r2, r3
 8005944:	4a24      	ldr	r2, [pc, #144]	; (80059d8 <USB_EPClearStall+0x118>)
 8005946:	4322      	orrs	r2, r4
 8005948:	b292      	uxth	r2, r2
 800594a:	801a      	strh	r2, [r3, #0]
 800594c:	e039      	b.n	80059c2 <USB_EPClearStall+0x102>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	18d3      	adds	r3, r2, r3
 8005958:	881b      	ldrh	r3, [r3, #0]
 800595a:	b29c      	uxth	r4, r3
 800595c:	0022      	movs	r2, r4
 800595e:	2380      	movs	r3, #128	; 0x80
 8005960:	01db      	lsls	r3, r3, #7
 8005962:	4013      	ands	r3, r2
 8005964:	d012      	beq.n	800598c <USB_EPClearStall+0xcc>
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	18d3      	adds	r3, r2, r3
 8005970:	881b      	ldrh	r3, [r3, #0]
 8005972:	b29b      	uxth	r3, r3
 8005974:	4a15      	ldr	r2, [pc, #84]	; (80059cc <USB_EPClearStall+0x10c>)
 8005976:	4013      	ands	r3, r2
 8005978:	b29c      	uxth	r4, r3
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	18d3      	adds	r3, r2, r3
 8005984:	4a15      	ldr	r2, [pc, #84]	; (80059dc <USB_EPClearStall+0x11c>)
 8005986:	4322      	orrs	r2, r4
 8005988:	b292      	uxth	r2, r2
 800598a:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	18d3      	adds	r3, r2, r3
 8005996:	881b      	ldrh	r3, [r3, #0]
 8005998:	b29b      	uxth	r3, r3
 800599a:	4a11      	ldr	r2, [pc, #68]	; (80059e0 <USB_EPClearStall+0x120>)
 800599c:	4013      	ands	r3, r2
 800599e:	b29c      	uxth	r4, r3
 80059a0:	2380      	movs	r3, #128	; 0x80
 80059a2:	015b      	lsls	r3, r3, #5
 80059a4:	4063      	eors	r3, r4
 80059a6:	b29c      	uxth	r4, r3
 80059a8:	2380      	movs	r3, #128	; 0x80
 80059aa:	019b      	lsls	r3, r3, #6
 80059ac:	4063      	eors	r3, r4
 80059ae:	b29c      	uxth	r4, r3
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	18d3      	adds	r3, r2, r3
 80059ba:	4a07      	ldr	r2, [pc, #28]	; (80059d8 <USB_EPClearStall+0x118>)
 80059bc:	4322      	orrs	r2, r4
 80059be:	b292      	uxth	r2, r2
 80059c0:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	0018      	movs	r0, r3
 80059c6:	46bd      	mov	sp, r7
 80059c8:	b003      	add	sp, #12
 80059ca:	bd90      	pop	{r4, r7, pc}
 80059cc:	ffff8f8f 	.word	0xffff8f8f
 80059d0:	ffff80c0 	.word	0xffff80c0
 80059d4:	ffff8fbf 	.word	0xffff8fbf
 80059d8:	ffff8080 	.word	0xffff8080
 80059dc:	ffffc080 	.word	0xffffc080
 80059e0:	ffffbf8f 	.word	0xffffbf8f

080059e4 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	000a      	movs	r2, r1
 80059ee:	1cfb      	adds	r3, r7, #3
 80059f0:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 80059f2:	1cfb      	adds	r3, r7, #3
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d103      	bne.n	8005a02 <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	224c      	movs	r2, #76	; 0x4c
 80059fe:	2180      	movs	r1, #128	; 0x80
 8005a00:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	0018      	movs	r0, r3
 8005a06:	46bd      	mov	sp, r7
 8005a08:	b002      	add	sp, #8
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2258      	movs	r2, #88	; 0x58
 8005a18:	5a9b      	ldrh	r3, [r3, r2]
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	4a05      	ldr	r2, [pc, #20]	; (8005a34 <USB_DevConnect+0x28>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	b299      	uxth	r1, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2258      	movs	r2, #88	; 0x58
 8005a26:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	0018      	movs	r0, r3
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	b002      	add	sp, #8
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	46c0      	nop			; (mov r8, r8)
 8005a34:	ffff8000 	.word	0xffff8000

08005a38 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2244      	movs	r2, #68	; 0x44
 8005a44:	5a9b      	ldrh	r3, [r3, r2]
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
}
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	b004      	add	sp, #16
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	0018      	movs	r0, r3
 8005a62:	46bd      	mov	sp, r7
 8005a64:	b002      	add	sp, #8
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08c      	sub	sp, #48	; 0x30
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	0019      	movs	r1, r3
 8005a74:	1dbb      	adds	r3, r7, #6
 8005a76:	801a      	strh	r2, [r3, #0]
 8005a78:	1d3b      	adds	r3, r7, #4
 8005a7a:	1c0a      	adds	r2, r1, #0
 8005a7c:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005a7e:	1d3b      	adds	r3, r7, #4
 8005a80:	881b      	ldrh	r3, [r3, #0]
 8005a82:	3301      	adds	r3, #1
 8005a84:	085b      	lsrs	r3, r3, #1
 8005a86:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005a90:	1dbb      	adds	r3, r7, #6
 8005a92:	881a      	ldrh	r2, [r3, #0]
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	18d3      	adds	r3, r2, r3
 8005a98:	2280      	movs	r2, #128	; 0x80
 8005a9a:	00d2      	lsls	r2, r2, #3
 8005a9c:	4694      	mov	ip, r2
 8005a9e:	4463      	add	r3, ip
 8005aa0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8005aa2:	6a3b      	ldr	r3, [r7, #32]
 8005aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aa6:	e01b      	b.n	8005ae0 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8005aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8005aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8005ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	021b      	lsls	r3, r3, #8
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	001a      	movs	r2, r3
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005acc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ad0:	3302      	adds	r3, #2
 8005ad2:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8005ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005adc:	3b01      	subs	r3, #1
 8005ade:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1e0      	bne.n	8005aa8 <USB_WritePMA+0x40>
  }
}
 8005ae6:	46c0      	nop			; (mov r8, r8)
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	b00c      	add	sp, #48	; 0x30
 8005aec:	bd80      	pop	{r7, pc}

08005aee <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b08a      	sub	sp, #40	; 0x28
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	60b9      	str	r1, [r7, #8]
 8005af8:	0019      	movs	r1, r3
 8005afa:	1dbb      	adds	r3, r7, #6
 8005afc:	801a      	strh	r2, [r3, #0]
 8005afe:	1d3b      	adds	r3, r7, #4
 8005b00:	1c0a      	adds	r2, r1, #0
 8005b02:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005b04:	1d3b      	adds	r3, r7, #4
 8005b06:	881b      	ldrh	r3, [r3, #0]
 8005b08:	085b      	lsrs	r3, r3, #1
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005b16:	1dbb      	adds	r3, r7, #6
 8005b18:	881a      	ldrh	r2, [r3, #0]
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	18d3      	adds	r3, r2, r3
 8005b1e:	2280      	movs	r2, #128	; 0x80
 8005b20:	00d2      	lsls	r2, r2, #3
 8005b22:	4694      	mov	ip, r2
 8005b24:	4463      	add	r3, ip
 8005b26:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b2c:	e018      	b.n	8005b60 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	881b      	ldrh	r3, [r3, #0]
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	3302      	adds	r3, #2
 8005b3a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	3301      	adds	r3, #1
 8005b48:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	0a1b      	lsrs	r3, r3, #8
 8005b4e:	b2da      	uxtb	r2, r3
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	3301      	adds	r3, #1
 8005b58:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8005b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1e3      	bne.n	8005b2e <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8005b66:	1d3b      	adds	r3, r7, #4
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d007      	beq.n	8005b84 <USB_ReadPMA+0x96>
  {
    temp = *pdwVal;
 8005b74:	6a3b      	ldr	r3, [r7, #32]
 8005b76:	881b      	ldrh	r3, [r3, #0]
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	b2da      	uxtb	r2, r3
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	701a      	strb	r2, [r3, #0]
  }
}
 8005b84:	46c0      	nop			; (mov r8, r8)
 8005b86:	46bd      	mov	sp, r7
 8005b88:	b00a      	add	sp, #40	; 0x28
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	000a      	movs	r2, r1
 8005b96:	1cfb      	adds	r3, r7, #3
 8005b98:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 8005b9a:	230f      	movs	r3, #15
 8005b9c:	18fb      	adds	r3, r7, r3
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	701a      	strb	r2, [r3, #0]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	2340      	movs	r3, #64	; 0x40
 8005ba6:	2203      	movs	r2, #3
 8005ba8:	2181      	movs	r1, #129	; 0x81
 8005baa:	f001 ff4f 	bl	8007a4c <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	2340      	movs	r3, #64	; 0x40
 8005bb8:	2203      	movs	r2, #3
 8005bba:	2101      	movs	r1, #1
 8005bbc:	f001 ff46 	bl	8007a4c <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	23b6      	movs	r3, #182	; 0xb6
 8005bc4:	005b      	lsls	r3, r3, #1
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	50d1      	str	r1, [r2, r3]

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8005bca:	2054      	movs	r0, #84	; 0x54
 8005bcc:	f002 f8c0 	bl	8007d50 <USBD_static_malloc>
 8005bd0:	0001      	movs	r1, r0
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	23ae      	movs	r3, #174	; 0xae
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	23ae      	movs	r3, #174	; 0xae
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	58d3      	ldr	r3, [r2, r3]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d104      	bne.n	8005bf0 <USBD_CUSTOM_HID_Init+0x64>
  {
    ret = 1U;
 8005be6:	230f      	movs	r3, #15
 8005be8:	18fb      	adds	r3, r7, r3
 8005bea:	2201      	movs	r2, #1
 8005bec:	701a      	strb	r2, [r3, #0]
 8005bee:	e014      	b.n	8005c1a <USBD_CUSTOM_HID_Init+0x8e>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	23ae      	movs	r3, #174	; 0xae
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	58d3      	ldr	r3, [r2, r3]
 8005bf8:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	2250      	movs	r2, #80	; 0x50
 8005bfe:	2100      	movs	r1, #0
 8005c00:	5499      	strb	r1, [r3, r2]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	23af      	movs	r3, #175	; 0xaf
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	58d3      	ldr	r3, [r2, r3]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8005c0e:	68ba      	ldr	r2, [r7, #8]
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	2340      	movs	r3, #64	; 0x40
 8005c14:	2101      	movs	r1, #1
 8005c16:	f002 f863 	bl	8007ce0 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8005c1a:	230f      	movs	r3, #15
 8005c1c:	18fb      	adds	r3, r7, r3
 8005c1e:	781b      	ldrb	r3, [r3, #0]
}
 8005c20:	0018      	movs	r0, r3
 8005c22:	46bd      	mov	sp, r7
 8005c24:	b004      	add	sp, #16
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b082      	sub	sp, #8
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	000a      	movs	r2, r1
 8005c32:	1cfb      	adds	r3, r7, #3
 8005c34:	701a      	strb	r2, [r3, #0]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2181      	movs	r1, #129	; 0x81
 8005c3a:	0018      	movs	r0, r3
 8005c3c:	f001 ff3d 	bl	8007aba <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2101      	movs	r1, #1
 8005c4a:	0018      	movs	r0, r3
 8005c4c:	f001 ff35 	bl	8007aba <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	23b6      	movs	r3, #182	; 0xb6
 8005c54:	005b      	lsls	r3, r3, #1
 8005c56:	2100      	movs	r1, #0
 8005c58:	50d1      	str	r1, [r2, r3]

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	23ae      	movs	r3, #174	; 0xae
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	58d3      	ldr	r3, [r2, r3]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d011      	beq.n	8005c8a <USBD_CUSTOM_HID_DeInit+0x62>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	23af      	movs	r3, #175	; 0xaf
 8005c6a:	009b      	lsls	r3, r3, #2
 8005c6c:	58d3      	ldr	r3, [r2, r3]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	23ae      	movs	r3, #174	; 0xae
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	58d3      	ldr	r3, [r2, r3]
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	f002 f874 	bl	8007d68 <USBD_static_free>
    pdev->pClassData = NULL;
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	23ae      	movs	r3, #174	; 0xae
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	2100      	movs	r1, #0
 8005c88:	50d1      	str	r1, [r2, r3]
  }
  return USBD_OK;
 8005c8a:	2300      	movs	r3, #0
}
 8005c8c:	0018      	movs	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	b002      	add	sp, #8
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b088      	sub	sp, #32
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	23ae      	movs	r3, #174	; 0xae
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	58d3      	ldr	r3, [r2, r3]
 8005ca6:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8005ca8:	231e      	movs	r3, #30
 8005caa:	18fb      	adds	r3, r7, r3
 8005cac:	2200      	movs	r2, #0
 8005cae:	801a      	strh	r2, [r3, #0]
  uint8_t  *pbuf = NULL;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8005cb4:	230e      	movs	r3, #14
 8005cb6:	18fb      	adds	r3, r7, r3
 8005cb8:	2200      	movs	r2, #0
 8005cba:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 8005cbc:	2317      	movs	r3, #23
 8005cbe:	18fb      	adds	r3, r7, r3
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	001a      	movs	r2, r3
 8005cca:	2360      	movs	r3, #96	; 0x60
 8005ccc:	4013      	ands	r3, r2
 8005cce:	d044      	beq.n	8005d5a <USBD_CUSTOM_HID_Setup+0xc6>
 8005cd0:	2b20      	cmp	r3, #32
 8005cd2:	d000      	beq.n	8005cd6 <USBD_CUSTOM_HID_Setup+0x42>
 8005cd4:	e0d5      	b.n	8005e82 <USBD_CUSTOM_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	785b      	ldrb	r3, [r3, #1]
 8005cda:	2b0b      	cmp	r3, #11
 8005cdc:	d831      	bhi.n	8005d42 <USBD_CUSTOM_HID_Setup+0xae>
 8005cde:	009a      	lsls	r2, r3, #2
 8005ce0:	4b71      	ldr	r3, [pc, #452]	; (8005ea8 <USBD_CUSTOM_HID_Setup+0x214>)
 8005ce2:	18d3      	adds	r3, r2, r3
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	469f      	mov	pc, r3
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	885b      	ldrh	r3, [r3, #2]
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	001a      	movs	r2, r3
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8005cf4:	e030      	b.n	8005d58 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	3340      	adds	r3, #64	; 0x40
 8005cfa:	0019      	movs	r1, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	0018      	movs	r0, r3
 8005d02:	f001 fb2f 	bl	8007364 <USBD_CtlSendData>
          break;
 8005d06:	e027      	b.n	8005d58 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	885b      	ldrh	r3, [r3, #2]
 8005d0c:	0a1b      	lsrs	r3, r3, #8
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	001a      	movs	r2, r3
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 8005d18:	e01e      	b.n	8005d58 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	3344      	adds	r3, #68	; 0x44
 8005d1e:	0019      	movs	r1, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	0018      	movs	r0, r3
 8005d26:	f001 fb1d 	bl	8007364 <USBD_CtlSendData>
          break;
 8005d2a:	e015      	b.n	8005d58 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 8005d32:	6939      	ldr	r1, [r7, #16]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	88da      	ldrh	r2, [r3, #6]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	0018      	movs	r0, r3
 8005d3c:	f001 fb45 	bl	80073ca <USBD_CtlPrepareRx>
          break;
 8005d40:	e00a      	b.n	8005d58 <USBD_CUSTOM_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	0011      	movs	r1, r2
 8005d48:	0018      	movs	r0, r3
 8005d4a:	f001 fa8c 	bl	8007266 <USBD_CtlError>
          ret = USBD_FAIL;
 8005d4e:	2317      	movs	r3, #23
 8005d50:	18fb      	adds	r3, r7, r3
 8005d52:	2202      	movs	r2, #2
 8005d54:	701a      	strb	r2, [r3, #0]
          break;
 8005d56:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8005d58:	e09e      	b.n	8005e98 <USBD_CUSTOM_HID_Setup+0x204>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	785b      	ldrb	r3, [r3, #1]
 8005d5e:	2b06      	cmp	r3, #6
 8005d60:	d021      	beq.n	8005da6 <USBD_CUSTOM_HID_Setup+0x112>
 8005d62:	dc02      	bgt.n	8005d6a <USBD_CUSTOM_HID_Setup+0xd6>
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <USBD_CUSTOM_HID_Setup+0xe0>
 8005d68:	e07f      	b.n	8005e6a <USBD_CUSTOM_HID_Setup+0x1d6>
 8005d6a:	2b0a      	cmp	r3, #10
 8005d6c:	d04b      	beq.n	8005e06 <USBD_CUSTOM_HID_Setup+0x172>
 8005d6e:	2b0b      	cmp	r3, #11
 8005d70:	d063      	beq.n	8005e3a <USBD_CUSTOM_HID_Setup+0x1a6>
 8005d72:	e07a      	b.n	8005e6a <USBD_CUSTOM_HID_Setup+0x1d6>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	23a7      	movs	r3, #167	; 0xa7
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	5cd3      	ldrb	r3, [r2, r3]
 8005d7c:	2b03      	cmp	r3, #3
 8005d7e:	d107      	bne.n	8005d90 <USBD_CUSTOM_HID_Setup+0xfc>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8005d80:	230e      	movs	r3, #14
 8005d82:	18f9      	adds	r1, r7, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2202      	movs	r2, #2
 8005d88:	0018      	movs	r0, r3
 8005d8a:	f001 faeb 	bl	8007364 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005d8e:	e077      	b.n	8005e80 <USBD_CUSTOM_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	0011      	movs	r1, r2
 8005d96:	0018      	movs	r0, r3
 8005d98:	f001 fa65 	bl	8007266 <USBD_CtlError>
            ret = USBD_FAIL;
 8005d9c:	2317      	movs	r3, #23
 8005d9e:	18fb      	adds	r3, r7, r3
 8005da0:	2202      	movs	r2, #2
 8005da2:	701a      	strb	r2, [r3, #0]
          break;
 8005da4:	e06c      	b.n	8005e80 <USBD_CUSTOM_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	885b      	ldrh	r3, [r3, #2]
 8005daa:	0a1b      	lsrs	r3, r3, #8
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	2b22      	cmp	r3, #34	; 0x22
 8005db0:	d10f      	bne.n	8005dd2 <USBD_CUSTOM_HID_Setup+0x13e>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	88db      	ldrh	r3, [r3, #6]
 8005db6:	221e      	movs	r2, #30
 8005db8:	18ba      	adds	r2, r7, r2
 8005dba:	b299      	uxth	r1, r3
 8005dbc:	2921      	cmp	r1, #33	; 0x21
 8005dbe:	d900      	bls.n	8005dc2 <USBD_CUSTOM_HID_Setup+0x12e>
 8005dc0:	2321      	movs	r3, #33	; 0x21
 8005dc2:	8013      	strh	r3, [r2, #0]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	23af      	movs	r3, #175	; 0xaf
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	58d3      	ldr	r3, [r2, r3]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	61bb      	str	r3, [r7, #24]
 8005dd0:	e010      	b.n	8005df4 <USBD_CUSTOM_HID_Setup+0x160>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	885b      	ldrh	r3, [r3, #2]
 8005dd6:	0a1b      	lsrs	r3, r3, #8
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	2b21      	cmp	r3, #33	; 0x21
 8005ddc:	d10a      	bne.n	8005df4 <USBD_CUSTOM_HID_Setup+0x160>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8005dde:	4b33      	ldr	r3, [pc, #204]	; (8005eac <USBD_CUSTOM_HID_Setup+0x218>)
 8005de0:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	88db      	ldrh	r3, [r3, #6]
 8005de6:	221e      	movs	r2, #30
 8005de8:	18ba      	adds	r2, r7, r2
 8005dea:	b299      	uxth	r1, r3
 8005dec:	2909      	cmp	r1, #9
 8005dee:	d900      	bls.n	8005df2 <USBD_CUSTOM_HID_Setup+0x15e>
 8005df0:	2309      	movs	r3, #9
 8005df2:	8013      	strh	r3, [r2, #0]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 8005df4:	231e      	movs	r3, #30
 8005df6:	18fb      	adds	r3, r7, r3
 8005df8:	881a      	ldrh	r2, [r3, #0]
 8005dfa:	69b9      	ldr	r1, [r7, #24]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	0018      	movs	r0, r3
 8005e00:	f001 fab0 	bl	8007364 <USBD_CtlSendData>
          break;
 8005e04:	e03c      	b.n	8005e80 <USBD_CUSTOM_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	23a7      	movs	r3, #167	; 0xa7
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	5cd3      	ldrb	r3, [r2, r3]
 8005e0e:	2b03      	cmp	r3, #3
 8005e10:	d108      	bne.n	8005e24 <USBD_CUSTOM_HID_Setup+0x190>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	3348      	adds	r3, #72	; 0x48
 8005e16:	0019      	movs	r1, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	0018      	movs	r0, r3
 8005e1e:	f001 faa1 	bl	8007364 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005e22:	e02d      	b.n	8005e80 <USBD_CUSTOM_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	0011      	movs	r1, r2
 8005e2a:	0018      	movs	r0, r3
 8005e2c:	f001 fa1b 	bl	8007266 <USBD_CtlError>
            ret = USBD_FAIL;
 8005e30:	2317      	movs	r3, #23
 8005e32:	18fb      	adds	r3, r7, r3
 8005e34:	2202      	movs	r2, #2
 8005e36:	701a      	strb	r2, [r3, #0]
          break;
 8005e38:	e022      	b.n	8005e80 <USBD_CUSTOM_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	23a7      	movs	r3, #167	; 0xa7
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	5cd3      	ldrb	r3, [r2, r3]
 8005e42:	2b03      	cmp	r3, #3
 8005e44:	d106      	bne.n	8005e54 <USBD_CUSTOM_HID_Setup+0x1c0>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	885b      	ldrh	r3, [r3, #2]
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	001a      	movs	r2, r3
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005e52:	e015      	b.n	8005e80 <USBD_CUSTOM_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005e54:	683a      	ldr	r2, [r7, #0]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	0011      	movs	r1, r2
 8005e5a:	0018      	movs	r0, r3
 8005e5c:	f001 fa03 	bl	8007266 <USBD_CtlError>
            ret = USBD_FAIL;
 8005e60:	2317      	movs	r3, #23
 8005e62:	18fb      	adds	r3, r7, r3
 8005e64:	2202      	movs	r2, #2
 8005e66:	701a      	strb	r2, [r3, #0]
          break;
 8005e68:	e00a      	b.n	8005e80 <USBD_CUSTOM_HID_Setup+0x1ec>

        default:
          USBD_CtlError(pdev, req);
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	0011      	movs	r1, r2
 8005e70:	0018      	movs	r0, r3
 8005e72:	f001 f9f8 	bl	8007266 <USBD_CtlError>
          ret = USBD_FAIL;
 8005e76:	2317      	movs	r3, #23
 8005e78:	18fb      	adds	r3, r7, r3
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	701a      	strb	r2, [r3, #0]
          break;
 8005e7e:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8005e80:	e00a      	b.n	8005e98 <USBD_CUSTOM_HID_Setup+0x204>

    default:
      USBD_CtlError(pdev, req);
 8005e82:	683a      	ldr	r2, [r7, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	0011      	movs	r1, r2
 8005e88:	0018      	movs	r0, r3
 8005e8a:	f001 f9ec 	bl	8007266 <USBD_CtlError>
      ret = USBD_FAIL;
 8005e8e:	2317      	movs	r3, #23
 8005e90:	18fb      	adds	r3, r7, r3
 8005e92:	2202      	movs	r2, #2
 8005e94:	701a      	strb	r2, [r3, #0]
      break;
 8005e96:	46c0      	nop			; (mov r8, r8)
  }
  return ret;
 8005e98:	2317      	movs	r3, #23
 8005e9a:	18fb      	adds	r3, r7, r3
 8005e9c:	781b      	ldrb	r3, [r3, #0]
}
 8005e9e:	0018      	movs	r0, r3
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	b008      	add	sp, #32
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	46c0      	nop			; (mov r8, r8)
 8005ea8:	08007f7c 	.word	0x08007f7c
 8005eac:	200000cc 	.word	0x200000cc

08005eb0 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	1dbb      	adds	r3, r7, #6
 8005ebc:	801a      	strh	r2, [r3, #0]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	23ae      	movs	r3, #174	; 0xae
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	58d3      	ldr	r3, [r2, r3]
 8005ec6:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	23a7      	movs	r3, #167	; 0xa7
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	5cd3      	ldrb	r3, [r2, r3]
 8005ed0:	2b03      	cmp	r3, #3
 8005ed2:	d112      	bne.n	8005efa <USBD_CUSTOM_HID_SendReport+0x4a>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	2250      	movs	r2, #80	; 0x50
 8005ed8:	5c9b      	ldrb	r3, [r3, r2]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d10b      	bne.n	8005ef6 <USBD_CUSTOM_HID_SendReport+0x46>
    {
      hhid->state = CUSTOM_HID_BUSY;
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	2250      	movs	r2, #80	; 0x50
 8005ee2:	2101      	movs	r1, #1
 8005ee4:	5499      	strb	r1, [r3, r2]
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 8005ee6:	1dbb      	adds	r3, r7, #6
 8005ee8:	881b      	ldrh	r3, [r3, #0]
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	2181      	movs	r1, #129	; 0x81
 8005ef0:	f001 febe 	bl	8007c70 <USBD_LL_Transmit>
 8005ef4:	e001      	b.n	8005efa <USBD_CUSTOM_HID_SendReport+0x4a>
    }
    else
    {
      return USBD_BUSY;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e000      	b.n	8005efc <USBD_CUSTOM_HID_SendReport+0x4c>
    }
  }
  return USBD_OK;
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	0018      	movs	r0, r3
 8005efe:	46bd      	mov	sp, r7
 8005f00:	b006      	add	sp, #24
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2229      	movs	r2, #41	; 0x29
 8005f10:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 8005f12:	4b02      	ldr	r3, [pc, #8]	; (8005f1c <USBD_CUSTOM_HID_GetFSCfgDesc+0x18>)
}
 8005f14:	0018      	movs	r0, r3
 8005f16:	46bd      	mov	sp, r7
 8005f18:	b002      	add	sp, #8
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	20000048 	.word	0x20000048

08005f20 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2229      	movs	r2, #41	; 0x29
 8005f2c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 8005f2e:	4b02      	ldr	r3, [pc, #8]	; (8005f38 <USBD_CUSTOM_HID_GetHSCfgDesc+0x18>)
}
 8005f30:	0018      	movs	r0, r3
 8005f32:	46bd      	mov	sp, r7
 8005f34:	b002      	add	sp, #8
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	20000074 	.word	0x20000074

08005f3c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b082      	sub	sp, #8
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2229      	movs	r2, #41	; 0x29
 8005f48:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 8005f4a:	4b02      	ldr	r3, [pc, #8]	; (8005f54 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x18>)
}
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	b002      	add	sp, #8
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	200000a0 	.word	0x200000a0

08005f58 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	000a      	movs	r2, r1
 8005f62:	1cfb      	adds	r3, r7, #3
 8005f64:	701a      	strb	r2, [r3, #0]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	23ae      	movs	r3, #174	; 0xae
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	58d3      	ldr	r3, [r2, r3]
 8005f6e:	2250      	movs	r2, #80	; 0x50
 8005f70:	2100      	movs	r1, #0
 8005f72:	5499      	strb	r1, [r3, r2]

  return USBD_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	0018      	movs	r0, r3
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	b002      	add	sp, #8
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b084      	sub	sp, #16
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
 8005f86:	000a      	movs	r2, r1
 8005f88:	1cfb      	adds	r3, r7, #3
 8005f8a:	701a      	strb	r2, [r3, #0]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	23ae      	movs	r3, #174	; 0xae
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	58d3      	ldr	r3, [r2, r3]
 8005f94:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	23af      	movs	r3, #175	; 0xaf
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	58d3      	ldr	r3, [r2, r3]
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	7810      	ldrb	r0, [r2, #0]
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	7852      	ldrb	r2, [r2, #1]
 8005fa8:	0011      	movs	r1, r2
 8005faa:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	2340      	movs	r3, #64	; 0x40
 8005fb2:	2101      	movs	r1, #1
 8005fb4:	f001 fe94 	bl	8007ce0 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	0018      	movs	r0, r3
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	b004      	add	sp, #16
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	b084      	sub	sp, #16
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	23ae      	movs	r3, #174	; 0xae
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	58d3      	ldr	r3, [r2, r3]
 8005fd2:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d10d      	bne.n	8005ff8 <USBD_CUSTOM_HID_EP0_RxReady+0x36>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	23af      	movs	r3, #175	; 0xaf
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	58d3      	ldr	r3, [r2, r3]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	7810      	ldrb	r0, [r2, #0]
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	7852      	ldrb	r2, [r2, #1]
 8005fee:	0011      	movs	r1, r2
 8005ff0:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	0018      	movs	r0, r3
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	b004      	add	sp, #16
 8006000:	bd80      	pop	{r7, pc}
	...

08006004 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	220a      	movs	r2, #10
 8006010:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 8006012:	4b02      	ldr	r3, [pc, #8]	; (800601c <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x18>)
}
 8006014:	0018      	movs	r0, r3
 8006016:	46bd      	mov	sp, r7
 8006018:	b002      	add	sp, #8
 800601a:	bd80      	pop	{r7, pc}
 800601c:	200000d8 	.word	0x200000d8

08006020 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800602a:	230f      	movs	r3, #15
 800602c:	18fb      	adds	r3, r7, r3
 800602e:	2202      	movs	r2, #2
 8006030:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d008      	beq.n	800604a <USBD_CUSTOM_HID_RegisterInterface+0x2a>
  {
    pdev->pUserData = fops;
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	23af      	movs	r3, #175	; 0xaf
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	6839      	ldr	r1, [r7, #0]
 8006040:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 8006042:	230f      	movs	r3, #15
 8006044:	18fb      	adds	r3, r7, r3
 8006046:	2200      	movs	r2, #0
 8006048:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800604a:	230f      	movs	r3, #15
 800604c:	18fb      	adds	r3, r7, r3
 800604e:	781b      	ldrb	r3, [r3, #0]
}
 8006050:	0018      	movs	r0, r3
 8006052:	46bd      	mov	sp, r7
 8006054:	b004      	add	sp, #16
 8006056:	bd80      	pop	{r7, pc}

08006058 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	1dfb      	adds	r3, r7, #7
 8006064:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d101      	bne.n	8006070 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800606c:	2302      	movs	r3, #2
 800606e:	e020      	b.n	80060b2 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	23ad      	movs	r3, #173	; 0xad
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	58d3      	ldr	r3, [r2, r3]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d004      	beq.n	8006086 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	23ad      	movs	r3, #173	; 0xad
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	2100      	movs	r1, #0
 8006084:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d004      	beq.n	8006096 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	23ac      	movs	r3, #172	; 0xac
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	68b9      	ldr	r1, [r7, #8]
 8006094:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	23a7      	movs	r3, #167	; 0xa7
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	2101      	movs	r1, #1
 800609e:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	1dfa      	adds	r2, r7, #7
 80060a4:	7812      	ldrb	r2, [r2, #0]
 80060a6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	0018      	movs	r0, r3
 80060ac:	f001 fc50 	bl	8007950 <USBD_LL_Init>

  return USBD_OK;
 80060b0:	2300      	movs	r3, #0
}
 80060b2:	0018      	movs	r0, r3
 80060b4:	46bd      	mov	sp, r7
 80060b6:	b004      	add	sp, #16
 80060b8:	bd80      	pop	{r7, pc}

080060ba <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80060ba:	b580      	push	{r7, lr}
 80060bc:	b084      	sub	sp, #16
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
 80060c2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80060c4:	230f      	movs	r3, #15
 80060c6:	18fb      	adds	r3, r7, r3
 80060c8:	2200      	movs	r2, #0
 80060ca:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d009      	beq.n	80060e6 <USBD_RegisterClass+0x2c>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	23ad      	movs	r3, #173	; 0xad
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	6839      	ldr	r1, [r7, #0]
 80060da:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 80060dc:	230f      	movs	r3, #15
 80060de:	18fb      	adds	r3, r7, r3
 80060e0:	2200      	movs	r2, #0
 80060e2:	701a      	strb	r2, [r3, #0]
 80060e4:	e003      	b.n	80060ee <USBD_RegisterClass+0x34>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80060e6:	230f      	movs	r3, #15
 80060e8:	18fb      	adds	r3, r7, r3
 80060ea:	2202      	movs	r2, #2
 80060ec:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80060ee:	230f      	movs	r3, #15
 80060f0:	18fb      	adds	r3, r7, r3
 80060f2:	781b      	ldrb	r3, [r3, #0]
}
 80060f4:	0018      	movs	r0, r3
 80060f6:	46bd      	mov	sp, r7
 80060f8:	b004      	add	sp, #16
 80060fa:	bd80      	pop	{r7, pc}

080060fc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	0018      	movs	r0, r3
 8006108:	f001 fc7a 	bl	8007a00 <USBD_LL_Start>

  return USBD_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	0018      	movs	r0, r3
 8006110:	46bd      	mov	sp, r7
 8006112:	b002      	add	sp, #8
 8006114:	bd80      	pop	{r7, pc}

08006116 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006116:	b580      	push	{r7, lr}
 8006118:	b082      	sub	sp, #8
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	0018      	movs	r0, r3
 8006122:	46bd      	mov	sp, r7
 8006124:	b002      	add	sp, #8
 8006126:	bd80      	pop	{r7, pc}

08006128 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	000a      	movs	r2, r1
 8006132:	1cfb      	adds	r3, r7, #3
 8006134:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006136:	230f      	movs	r3, #15
 8006138:	18fb      	adds	r3, r7, r3
 800613a:	2202      	movs	r2, #2
 800613c:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	23ad      	movs	r3, #173	; 0xad
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	58d3      	ldr	r3, [r2, r3]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00f      	beq.n	800616a <USBD_SetClassConfig+0x42>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	23ad      	movs	r3, #173	; 0xad
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	58d3      	ldr	r3, [r2, r3]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	1cfa      	adds	r2, r7, #3
 8006156:	7811      	ldrb	r1, [r2, #0]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	0010      	movs	r0, r2
 800615c:	4798      	blx	r3
 800615e:	1e03      	subs	r3, r0, #0
 8006160:	d103      	bne.n	800616a <USBD_SetClassConfig+0x42>
    {
      ret = USBD_OK;
 8006162:	230f      	movs	r3, #15
 8006164:	18fb      	adds	r3, r7, r3
 8006166:	2200      	movs	r2, #0
 8006168:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800616a:	230f      	movs	r3, #15
 800616c:	18fb      	adds	r3, r7, r3
 800616e:	781b      	ldrb	r3, [r3, #0]
}
 8006170:	0018      	movs	r0, r3
 8006172:	46bd      	mov	sp, r7
 8006174:	b004      	add	sp, #16
 8006176:	bd80      	pop	{r7, pc}

08006178 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
 8006180:	000a      	movs	r2, r1
 8006182:	1cfb      	adds	r3, r7, #3
 8006184:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	23ad      	movs	r3, #173	; 0xad
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	58d3      	ldr	r3, [r2, r3]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	1cfa      	adds	r2, r7, #3
 8006192:	7811      	ldrb	r1, [r2, #0]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	0010      	movs	r0, r2
 8006198:	4798      	blx	r3

  return USBD_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	0018      	movs	r0, r3
 800619e:	46bd      	mov	sp, r7
 80061a0:	b002      	add	sp, #8
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	22aa      	movs	r2, #170	; 0xaa
 80061b2:	0092      	lsls	r2, r2, #2
 80061b4:	4694      	mov	ip, r2
 80061b6:	4463      	add	r3, ip
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	0011      	movs	r1, r2
 80061bc:	0018      	movs	r0, r3
 80061be:	f001 f817 	bl	80071f0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	23a5      	movs	r3, #165	; 0xa5
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	2101      	movs	r1, #1
 80061ca:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a22      	ldr	r2, [pc, #136]	; (8006258 <USBD_LL_SetupStage+0xb4>)
 80061d0:	5a9b      	ldrh	r3, [r3, r2]
 80061d2:	0019      	movs	r1, r3
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	23a6      	movs	r3, #166	; 0xa6
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	23aa      	movs	r3, #170	; 0xaa
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	5cd3      	ldrb	r3, [r2, r3]
 80061e4:	001a      	movs	r2, r3
 80061e6:	231f      	movs	r3, #31
 80061e8:	4013      	ands	r3, r2
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d00d      	beq.n	800620a <USBD_LL_SetupStage+0x66>
 80061ee:	d302      	bcc.n	80061f6 <USBD_LL_SetupStage+0x52>
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d014      	beq.n	800621e <USBD_LL_SetupStage+0x7a>
 80061f4:	e01d      	b.n	8006232 <USBD_LL_SetupStage+0x8e>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	22aa      	movs	r2, #170	; 0xaa
 80061fa:	0092      	lsls	r2, r2, #2
 80061fc:	189a      	adds	r2, r3, r2
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	0011      	movs	r1, r2
 8006202:	0018      	movs	r0, r3
 8006204:	f000 fa10 	bl	8006628 <USBD_StdDevReq>
      break;
 8006208:	e020      	b.n	800624c <USBD_LL_SetupStage+0xa8>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	22aa      	movs	r2, #170	; 0xaa
 800620e:	0092      	lsls	r2, r2, #2
 8006210:	189a      	adds	r2, r3, r2
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	0011      	movs	r1, r2
 8006216:	0018      	movs	r0, r3
 8006218:	f000 fa78 	bl	800670c <USBD_StdItfReq>
      break;
 800621c:	e016      	b.n	800624c <USBD_LL_SetupStage+0xa8>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	22aa      	movs	r2, #170	; 0xaa
 8006222:	0092      	lsls	r2, r2, #2
 8006224:	189a      	adds	r2, r3, r2
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	0011      	movs	r1, r2
 800622a:	0018      	movs	r0, r3
 800622c:	f000 fac5 	bl	80067ba <USBD_StdEPReq>
      break;
 8006230:	e00c      	b.n	800624c <USBD_LL_SetupStage+0xa8>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	23aa      	movs	r3, #170	; 0xaa
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	5cd3      	ldrb	r3, [r2, r3]
 800623a:	227f      	movs	r2, #127	; 0x7f
 800623c:	4393      	bics	r3, r2
 800623e:	b2da      	uxtb	r2, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	0011      	movs	r1, r2
 8006244:	0018      	movs	r0, r3
 8006246:	f001 fc64 	bl	8007b12 <USBD_LL_StallEP>
      break;
 800624a:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	0018      	movs	r0, r3
 8006250:	46bd      	mov	sp, r7
 8006252:	b002      	add	sp, #8
 8006254:	bd80      	pop	{r7, pc}
 8006256:	46c0      	nop			; (mov r8, r8)
 8006258:	000002ae 	.word	0x000002ae

0800625c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b086      	sub	sp, #24
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	607a      	str	r2, [r7, #4]
 8006266:	200b      	movs	r0, #11
 8006268:	183b      	adds	r3, r7, r0
 800626a:	1c0a      	adds	r2, r1, #0
 800626c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800626e:	183b      	adds	r3, r7, r0
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d154      	bne.n	8006320 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	3355      	adds	r3, #85	; 0x55
 800627a:	33ff      	adds	r3, #255	; 0xff
 800627c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800627e:	68fa      	ldr	r2, [r7, #12]
 8006280:	23a5      	movs	r3, #165	; 0xa5
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	58d3      	ldr	r3, [r2, r3]
 8006286:	2b03      	cmp	r3, #3
 8006288:	d139      	bne.n	80062fe <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	429a      	cmp	r2, r3
 8006294:	d919      	bls.n	80062ca <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	68da      	ldr	r2, [r3, #12]
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	1ad2      	subs	r2, r2, r3
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	68da      	ldr	r2, [r3, #12]
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d203      	bcs.n	80062b8 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	e002      	b.n	80062be <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80062bc:	b29b      	uxth	r3, r3
 80062be:	6879      	ldr	r1, [r7, #4]
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	001a      	movs	r2, r3
 80062c4:	f001 f8a5 	bl	8007412 <USBD_CtlContinueRx>
 80062c8:	e045      	b.n	8006356 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	23ad      	movs	r3, #173	; 0xad
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	58d3      	ldr	r3, [r2, r3]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00d      	beq.n	80062f4 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	23a7      	movs	r3, #167	; 0xa7
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80062e0:	2b03      	cmp	r3, #3
 80062e2:	d107      	bne.n	80062f4 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80062e4:	68fa      	ldr	r2, [r7, #12]
 80062e6:	23ad      	movs	r3, #173	; 0xad
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	58d3      	ldr	r3, [r2, r3]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	0010      	movs	r0, r2
 80062f2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	0018      	movs	r0, r3
 80062f8:	f001 f89e 	bl	8007438 <USBD_CtlSendStatus>
 80062fc:	e02b      	b.n	8006356 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	23a5      	movs	r3, #165	; 0xa5
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	58d3      	ldr	r3, [r2, r3]
 8006306:	2b05      	cmp	r3, #5
 8006308:	d125      	bne.n	8006356 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	23a5      	movs	r3, #165	; 0xa5
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	2100      	movs	r1, #0
 8006312:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2100      	movs	r1, #0
 8006318:	0018      	movs	r0, r3
 800631a:	f001 fbfa 	bl	8007b12 <USBD_LL_StallEP>
 800631e:	e01a      	b.n	8006356 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	23ad      	movs	r3, #173	; 0xad
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	58d3      	ldr	r3, [r2, r3]
 8006328:	699b      	ldr	r3, [r3, #24]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d011      	beq.n	8006352 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	23a7      	movs	r3, #167	; 0xa7
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 8006336:	2b03      	cmp	r3, #3
 8006338:	d10b      	bne.n	8006352 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	23ad      	movs	r3, #173	; 0xad
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	58d3      	ldr	r3, [r2, r3]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	220b      	movs	r2, #11
 8006346:	18ba      	adds	r2, r7, r2
 8006348:	7811      	ldrb	r1, [r2, #0]
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	0010      	movs	r0, r2
 800634e:	4798      	blx	r3
 8006350:	e001      	b.n	8006356 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006352:	2302      	movs	r3, #2
 8006354:	e000      	b.n	8006358 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	0018      	movs	r0, r3
 800635a:	46bd      	mov	sp, r7
 800635c:	b006      	add	sp, #24
 800635e:	bd80      	pop	{r7, pc}

08006360 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af00      	add	r7, sp, #0
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	607a      	str	r2, [r7, #4]
 800636a:	200b      	movs	r0, #11
 800636c:	183b      	adds	r3, r7, r0
 800636e:	1c0a      	adds	r2, r1, #0
 8006370:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006372:	183b      	adds	r3, r7, r0
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d000      	beq.n	800637c <USBD_LL_DataInStage+0x1c>
 800637a:	e08e      	b.n	800649a <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	3314      	adds	r3, #20
 8006380:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	23a5      	movs	r3, #165	; 0xa5
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	58d3      	ldr	r3, [r2, r3]
 800638a:	2b02      	cmp	r3, #2
 800638c:	d164      	bne.n	8006458 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	68da      	ldr	r2, [r3, #12]
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	429a      	cmp	r2, r3
 8006398:	d915      	bls.n	80063c6 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	1ad2      	subs	r2, r2, r3
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	b29a      	uxth	r2, r3
 80063ae:	6879      	ldr	r1, [r7, #4]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	0018      	movs	r0, r3
 80063b4:	f000 fff6 	bl	80073a4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	2300      	movs	r3, #0
 80063bc:	2200      	movs	r2, #0
 80063be:	2100      	movs	r1, #0
 80063c0:	f001 fc8e 	bl	8007ce0 <USBD_LL_PrepareReceive>
 80063c4:	e059      	b.n	800647a <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	689a      	ldr	r2, [r3, #8]
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	0019      	movs	r1, r3
 80063d0:	0010      	movs	r0, r2
 80063d2:	f7f9 ff1f 	bl	8000214 <__aeabi_uidivmod>
 80063d6:	1e0b      	subs	r3, r1, #0
 80063d8:	d11f      	bne.n	800641a <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	689a      	ldr	r2, [r3, #8]
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d319      	bcc.n	800641a <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	689a      	ldr	r2, [r3, #8]
 80063ea:	68f9      	ldr	r1, [r7, #12]
 80063ec:	23a6      	movs	r3, #166	; 0xa6
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d211      	bcs.n	800641a <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	2100      	movs	r1, #0
 80063fc:	0018      	movs	r0, r3
 80063fe:	f000 ffd1 	bl	80073a4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	23a6      	movs	r3, #166	; 0xa6
 8006406:	009b      	lsls	r3, r3, #2
 8006408:	2100      	movs	r1, #0
 800640a:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	2300      	movs	r3, #0
 8006410:	2200      	movs	r2, #0
 8006412:	2100      	movs	r1, #0
 8006414:	f001 fc64 	bl	8007ce0 <USBD_LL_PrepareReceive>
 8006418:	e02f      	b.n	800647a <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	23ad      	movs	r3, #173	; 0xad
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	58d3      	ldr	r3, [r2, r3]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d00d      	beq.n	8006444 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	23a7      	movs	r3, #167	; 0xa7
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006430:	2b03      	cmp	r3, #3
 8006432:	d107      	bne.n	8006444 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	23ad      	movs	r3, #173	; 0xad
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	58d3      	ldr	r3, [r2, r3]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	0010      	movs	r0, r2
 8006442:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2180      	movs	r1, #128	; 0x80
 8006448:	0018      	movs	r0, r3
 800644a:	f001 fb62 	bl	8007b12 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	0018      	movs	r0, r3
 8006452:	f001 f805 	bl	8007460 <USBD_CtlReceiveStatus>
 8006456:	e010      	b.n	800647a <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	23a5      	movs	r3, #165	; 0xa5
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	58d3      	ldr	r3, [r2, r3]
 8006460:	2b04      	cmp	r3, #4
 8006462:	d005      	beq.n	8006470 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	23a5      	movs	r3, #165	; 0xa5
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800646c:	2b00      	cmp	r3, #0
 800646e:	d104      	bne.n	800647a <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2180      	movs	r1, #128	; 0x80
 8006474:	0018      	movs	r0, r3
 8006476:	f001 fb4c 	bl	8007b12 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	23a8      	movs	r3, #168	; 0xa8
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	5cd3      	ldrb	r3, [r2, r3]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d124      	bne.n	80064d0 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	0018      	movs	r0, r3
 800648a:	f7ff fe44 	bl	8006116 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	23a8      	movs	r3, #168	; 0xa8
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	2100      	movs	r1, #0
 8006496:	54d1      	strb	r1, [r2, r3]
 8006498:	e01a      	b.n	80064d0 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	23ad      	movs	r3, #173	; 0xad
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	58d3      	ldr	r3, [r2, r3]
 80064a2:	695b      	ldr	r3, [r3, #20]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d011      	beq.n	80064cc <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	23a7      	movs	r3, #167	; 0xa7
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 80064b0:	2b03      	cmp	r3, #3
 80064b2:	d10b      	bne.n	80064cc <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	23ad      	movs	r3, #173	; 0xad
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	58d3      	ldr	r3, [r2, r3]
 80064bc:	695b      	ldr	r3, [r3, #20]
 80064be:	220b      	movs	r2, #11
 80064c0:	18ba      	adds	r2, r7, r2
 80064c2:	7811      	ldrb	r1, [r2, #0]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	0010      	movs	r0, r2
 80064c8:	4798      	blx	r3
 80064ca:	e001      	b.n	80064d0 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80064cc:	2302      	movs	r3, #2
 80064ce:	e000      	b.n	80064d2 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	0018      	movs	r0, r3
 80064d4:	46bd      	mov	sp, r7
 80064d6:	b006      	add	sp, #24
 80064d8:	bd80      	pop	{r7, pc}

080064da <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b082      	sub	sp, #8
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	2340      	movs	r3, #64	; 0x40
 80064e6:	2200      	movs	r2, #0
 80064e8:	2100      	movs	r1, #0
 80064ea:	f001 faaf 	bl	8007a4c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	23ac      	movs	r3, #172	; 0xac
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	2101      	movs	r1, #1
 80064f6:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	23b2      	movs	r3, #178	; 0xb2
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	2140      	movs	r1, #64	; 0x40
 8006500:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	2340      	movs	r3, #64	; 0x40
 8006506:	2200      	movs	r2, #0
 8006508:	2180      	movs	r1, #128	; 0x80
 800650a:	f001 fa9f 	bl	8007a4c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2240      	movs	r2, #64	; 0x40
 8006518:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	23a7      	movs	r3, #167	; 0xa7
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	2101      	movs	r1, #1
 8006522:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	23a5      	movs	r3, #165	; 0xa5
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	2100      	movs	r1, #0
 800652c:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	23a9      	movs	r3, #169	; 0xa9
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	2100      	movs	r1, #0
 800653c:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	23ae      	movs	r3, #174	; 0xae
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	58d3      	ldr	r3, [r2, r3]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00a      	beq.n	8006560 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	23ad      	movs	r3, #173	; 0xad
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	58d3      	ldr	r3, [r2, r3]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	b2d9      	uxtb	r1, r3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	0018      	movs	r0, r3
 800655e:	4790      	blx	r2
  }

  return USBD_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	0018      	movs	r0, r3
 8006564:	46bd      	mov	sp, r7
 8006566:	b002      	add	sp, #8
 8006568:	bd80      	pop	{r7, pc}

0800656a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800656a:	b580      	push	{r7, lr}
 800656c:	b082      	sub	sp, #8
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
 8006572:	000a      	movs	r2, r1
 8006574:	1cfb      	adds	r3, r7, #3
 8006576:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	1cfa      	adds	r2, r7, #3
 800657c:	7812      	ldrb	r2, [r2, #0]
 800657e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	0018      	movs	r0, r3
 8006584:	46bd      	mov	sp, r7
 8006586:	b002      	add	sp, #8
 8006588:	bd80      	pop	{r7, pc}
	...

0800658c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b082      	sub	sp, #8
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	23a7      	movs	r3, #167	; 0xa7
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	5cd1      	ldrb	r1, [r2, r3]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a06      	ldr	r2, [pc, #24]	; (80065b8 <USBD_LL_Suspend+0x2c>)
 80065a0:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	23a7      	movs	r3, #167	; 0xa7
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	2104      	movs	r1, #4
 80065aa:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	0018      	movs	r0, r3
 80065b0:	46bd      	mov	sp, r7
 80065b2:	b002      	add	sp, #8
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	46c0      	nop			; (mov r8, r8)
 80065b8:	0000029d 	.word	0x0000029d

080065bc <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b082      	sub	sp, #8
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	23a7      	movs	r3, #167	; 0xa7
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	5cd3      	ldrb	r3, [r2, r3]
 80065cc:	2b04      	cmp	r3, #4
 80065ce:	d106      	bne.n	80065de <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a05      	ldr	r2, [pc, #20]	; (80065e8 <USBD_LL_Resume+0x2c>)
 80065d4:	5c99      	ldrb	r1, [r3, r2]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	23a7      	movs	r3, #167	; 0xa7
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	0018      	movs	r0, r3
 80065e2:	46bd      	mov	sp, r7
 80065e4:	b002      	add	sp, #8
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	0000029d 	.word	0x0000029d

080065ec <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	23a7      	movs	r3, #167	; 0xa7
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	5cd3      	ldrb	r3, [r2, r3]
 80065fc:	2b03      	cmp	r3, #3
 80065fe:	d10e      	bne.n	800661e <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	23ad      	movs	r3, #173	; 0xad
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	58d3      	ldr	r3, [r2, r3]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d007      	beq.n	800661e <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	23ad      	movs	r3, #173	; 0xad
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	58d3      	ldr	r3, [r2, r3]
 8006616:	69db      	ldr	r3, [r3, #28]
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	0010      	movs	r0, r2
 800661c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	0018      	movs	r0, r3
 8006622:	46bd      	mov	sp, r7
 8006624:	b002      	add	sp, #8
 8006626:	bd80      	pop	{r7, pc}

08006628 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006632:	230f      	movs	r3, #15
 8006634:	18fb      	adds	r3, r7, r3
 8006636:	2200      	movs	r2, #0
 8006638:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	001a      	movs	r2, r3
 8006640:	2360      	movs	r3, #96	; 0x60
 8006642:	4013      	ands	r3, r2
 8006644:	2b20      	cmp	r3, #32
 8006646:	d004      	beq.n	8006652 <USBD_StdDevReq+0x2a>
 8006648:	2b40      	cmp	r3, #64	; 0x40
 800664a:	d002      	beq.n	8006652 <USBD_StdDevReq+0x2a>
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00a      	beq.n	8006666 <USBD_StdDevReq+0x3e>
 8006650:	e04b      	b.n	80066ea <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	23ad      	movs	r3, #173	; 0xad
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	58d3      	ldr	r3, [r2, r3]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	6839      	ldr	r1, [r7, #0]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	0010      	movs	r0, r2
 8006662:	4798      	blx	r3
      break;
 8006664:	e048      	b.n	80066f8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	785b      	ldrb	r3, [r3, #1]
 800666a:	2b09      	cmp	r3, #9
 800666c:	d835      	bhi.n	80066da <USBD_StdDevReq+0xb2>
 800666e:	009a      	lsls	r2, r3, #2
 8006670:	4b25      	ldr	r3, [pc, #148]	; (8006708 <USBD_StdDevReq+0xe0>)
 8006672:	18d3      	adds	r3, r2, r3
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006678:	683a      	ldr	r2, [r7, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	0011      	movs	r1, r2
 800667e:	0018      	movs	r0, r3
 8006680:	f000 fa5a 	bl	8006b38 <USBD_GetDescriptor>
          break;
 8006684:	e030      	b.n	80066e8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006686:	683a      	ldr	r2, [r7, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	0011      	movs	r1, r2
 800668c:	0018      	movs	r0, r3
 800668e:	f000 fc07 	bl	8006ea0 <USBD_SetAddress>
          break;
 8006692:	e029      	b.n	80066e8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	0011      	movs	r1, r2
 800669a:	0018      	movs	r0, r3
 800669c:	f000 fc54 	bl	8006f48 <USBD_SetConfig>
          break;
 80066a0:	e022      	b.n	80066e8 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80066a2:	683a      	ldr	r2, [r7, #0]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	0011      	movs	r1, r2
 80066a8:	0018      	movs	r0, r3
 80066aa:	f000 fcf1 	bl	8007090 <USBD_GetConfig>
          break;
 80066ae:	e01b      	b.n	80066e8 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80066b0:	683a      	ldr	r2, [r7, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	0011      	movs	r1, r2
 80066b6:	0018      	movs	r0, r3
 80066b8:	f000 fd24 	bl	8007104 <USBD_GetStatus>
          break;
 80066bc:	e014      	b.n	80066e8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80066be:	683a      	ldr	r2, [r7, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	0011      	movs	r1, r2
 80066c4:	0018      	movs	r0, r3
 80066c6:	f000 fd57 	bl	8007178 <USBD_SetFeature>
          break;
 80066ca:	e00d      	b.n	80066e8 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	0011      	movs	r1, r2
 80066d2:	0018      	movs	r0, r3
 80066d4:	f000 fd66 	bl	80071a4 <USBD_ClrFeature>
          break;
 80066d8:	e006      	b.n	80066e8 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80066da:	683a      	ldr	r2, [r7, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	0011      	movs	r1, r2
 80066e0:	0018      	movs	r0, r3
 80066e2:	f000 fdc0 	bl	8007266 <USBD_CtlError>
          break;
 80066e6:	46c0      	nop			; (mov r8, r8)
      }
      break;
 80066e8:	e006      	b.n	80066f8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	0011      	movs	r1, r2
 80066f0:	0018      	movs	r0, r3
 80066f2:	f000 fdb8 	bl	8007266 <USBD_CtlError>
      break;
 80066f6:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 80066f8:	230f      	movs	r3, #15
 80066fa:	18fb      	adds	r3, r7, r3
 80066fc:	781b      	ldrb	r3, [r3, #0]
}
 80066fe:	0018      	movs	r0, r3
 8006700:	46bd      	mov	sp, r7
 8006702:	b004      	add	sp, #16
 8006704:	bd80      	pop	{r7, pc}
 8006706:	46c0      	nop			; (mov r8, r8)
 8006708:	08007fac 	.word	0x08007fac

0800670c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800670c:	b590      	push	{r4, r7, lr}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006716:	230f      	movs	r3, #15
 8006718:	18fb      	adds	r3, r7, r3
 800671a:	2200      	movs	r2, #0
 800671c:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	001a      	movs	r2, r3
 8006724:	2360      	movs	r3, #96	; 0x60
 8006726:	4013      	ands	r3, r2
 8006728:	2b20      	cmp	r3, #32
 800672a:	d003      	beq.n	8006734 <USBD_StdItfReq+0x28>
 800672c:	2b40      	cmp	r3, #64	; 0x40
 800672e:	d001      	beq.n	8006734 <USBD_StdItfReq+0x28>
 8006730:	2b00      	cmp	r3, #0
 8006732:	d136      	bne.n	80067a2 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	23a7      	movs	r3, #167	; 0xa7
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	5cd3      	ldrb	r3, [r2, r3]
 800673c:	3b01      	subs	r3, #1
 800673e:	2b02      	cmp	r3, #2
 8006740:	d826      	bhi.n	8006790 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	889b      	ldrh	r3, [r3, #4]
 8006746:	b2db      	uxtb	r3, r3
 8006748:	2b01      	cmp	r3, #1
 800674a:	d81a      	bhi.n	8006782 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	23ad      	movs	r3, #173	; 0xad
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	58d3      	ldr	r3, [r2, r3]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	220f      	movs	r2, #15
 8006758:	18bc      	adds	r4, r7, r2
 800675a:	6839      	ldr	r1, [r7, #0]
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	0010      	movs	r0, r2
 8006760:	4798      	blx	r3
 8006762:	0003      	movs	r3, r0
 8006764:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	88db      	ldrh	r3, [r3, #6]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d117      	bne.n	800679e <USBD_StdItfReq+0x92>
 800676e:	230f      	movs	r3, #15
 8006770:	18fb      	adds	r3, r7, r3
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d112      	bne.n	800679e <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	0018      	movs	r0, r3
 800677c:	f000 fe5c 	bl	8007438 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006780:	e00d      	b.n	800679e <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	0011      	movs	r1, r2
 8006788:	0018      	movs	r0, r3
 800678a:	f000 fd6c 	bl	8007266 <USBD_CtlError>
          break;
 800678e:	e006      	b.n	800679e <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 8006790:	683a      	ldr	r2, [r7, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	0011      	movs	r1, r2
 8006796:	0018      	movs	r0, r3
 8006798:	f000 fd65 	bl	8007266 <USBD_CtlError>
          break;
 800679c:	e000      	b.n	80067a0 <USBD_StdItfReq+0x94>
          break;
 800679e:	46c0      	nop			; (mov r8, r8)
      }
      break;
 80067a0:	e006      	b.n	80067b0 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 80067a2:	683a      	ldr	r2, [r7, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	0011      	movs	r1, r2
 80067a8:	0018      	movs	r0, r3
 80067aa:	f000 fd5c 	bl	8007266 <USBD_CtlError>
      break;
 80067ae:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	0018      	movs	r0, r3
 80067b4:	46bd      	mov	sp, r7
 80067b6:	b005      	add	sp, #20
 80067b8:	bd90      	pop	{r4, r7, pc}

080067ba <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80067ba:	b5b0      	push	{r4, r5, r7, lr}
 80067bc:	b084      	sub	sp, #16
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
 80067c2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80067c4:	230f      	movs	r3, #15
 80067c6:	18fb      	adds	r3, r7, r3
 80067c8:	2200      	movs	r2, #0
 80067ca:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	889a      	ldrh	r2, [r3, #4]
 80067d0:	230e      	movs	r3, #14
 80067d2:	18fb      	adds	r3, r7, r3
 80067d4:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	781b      	ldrb	r3, [r3, #0]
 80067da:	001a      	movs	r2, r3
 80067dc:	2360      	movs	r3, #96	; 0x60
 80067de:	4013      	ands	r3, r2
 80067e0:	2b20      	cmp	r3, #32
 80067e2:	d004      	beq.n	80067ee <USBD_StdEPReq+0x34>
 80067e4:	2b40      	cmp	r3, #64	; 0x40
 80067e6:	d002      	beq.n	80067ee <USBD_StdEPReq+0x34>
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00a      	beq.n	8006802 <USBD_StdEPReq+0x48>
 80067ec:	e195      	b.n	8006b1a <USBD_StdEPReq+0x360>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	23ad      	movs	r3, #173	; 0xad
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	58d3      	ldr	r3, [r2, r3]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	6839      	ldr	r1, [r7, #0]
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	0010      	movs	r0, r2
 80067fe:	4798      	blx	r3
      break;
 8006800:	e192      	b.n	8006b28 <USBD_StdEPReq+0x36e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	001a      	movs	r2, r3
 8006808:	2360      	movs	r3, #96	; 0x60
 800680a:	4013      	ands	r3, r2
 800680c:	2b20      	cmp	r3, #32
 800680e:	d10f      	bne.n	8006830 <USBD_StdEPReq+0x76>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	23ad      	movs	r3, #173	; 0xad
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	58d3      	ldr	r3, [r2, r3]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	250f      	movs	r5, #15
 800681c:	197c      	adds	r4, r7, r5
 800681e:	6839      	ldr	r1, [r7, #0]
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	0010      	movs	r0, r2
 8006824:	4798      	blx	r3
 8006826:	0003      	movs	r3, r0
 8006828:	7023      	strb	r3, [r4, #0]

        return ret;
 800682a:	197b      	adds	r3, r7, r5
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	e17e      	b.n	8006b2e <USBD_StdEPReq+0x374>
      }

      switch (req->bRequest)
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	785b      	ldrb	r3, [r3, #1]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d054      	beq.n	80068e2 <USBD_StdEPReq+0x128>
 8006838:	2b03      	cmp	r3, #3
 800683a:	d003      	beq.n	8006844 <USBD_StdEPReq+0x8a>
 800683c:	2b00      	cmp	r3, #0
 800683e:	d100      	bne.n	8006842 <USBD_StdEPReq+0x88>
 8006840:	e097      	b.n	8006972 <USBD_StdEPReq+0x1b8>
 8006842:	e162      	b.n	8006b0a <USBD_StdEPReq+0x350>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	23a7      	movs	r3, #167	; 0xa7
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	5cd3      	ldrb	r3, [r2, r3]
 800684c:	2b02      	cmp	r3, #2
 800684e:	d002      	beq.n	8006856 <USBD_StdEPReq+0x9c>
 8006850:	2b03      	cmp	r3, #3
 8006852:	d01f      	beq.n	8006894 <USBD_StdEPReq+0xda>
 8006854:	e03d      	b.n	80068d2 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006856:	230e      	movs	r3, #14
 8006858:	18fb      	adds	r3, r7, r3
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d012      	beq.n	8006886 <USBD_StdEPReq+0xcc>
 8006860:	230e      	movs	r3, #14
 8006862:	18fb      	adds	r3, r7, r3
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	2b80      	cmp	r3, #128	; 0x80
 8006868:	d00d      	beq.n	8006886 <USBD_StdEPReq+0xcc>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800686a:	230e      	movs	r3, #14
 800686c:	18fb      	adds	r3, r7, r3
 800686e:	781a      	ldrb	r2, [r3, #0]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	0011      	movs	r1, r2
 8006874:	0018      	movs	r0, r3
 8006876:	f001 f94c 	bl	8007b12 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2180      	movs	r1, #128	; 0x80
 800687e:	0018      	movs	r0, r3
 8006880:	f001 f947 	bl	8007b12 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006884:	e02c      	b.n	80068e0 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 8006886:	683a      	ldr	r2, [r7, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	0011      	movs	r1, r2
 800688c:	0018      	movs	r0, r3
 800688e:	f000 fcea 	bl	8007266 <USBD_CtlError>
              break;
 8006892:	e025      	b.n	80068e0 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	885b      	ldrh	r3, [r3, #2]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d115      	bne.n	80068c8 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800689c:	230e      	movs	r3, #14
 800689e:	18fb      	adds	r3, r7, r3
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d010      	beq.n	80068c8 <USBD_StdEPReq+0x10e>
 80068a6:	230e      	movs	r3, #14
 80068a8:	18fb      	adds	r3, r7, r3
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	2b80      	cmp	r3, #128	; 0x80
 80068ae:	d00b      	beq.n	80068c8 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	88db      	ldrh	r3, [r3, #6]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d107      	bne.n	80068c8 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80068b8:	230e      	movs	r3, #14
 80068ba:	18fb      	adds	r3, r7, r3
 80068bc:	781a      	ldrb	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	0011      	movs	r1, r2
 80068c2:	0018      	movs	r0, r3
 80068c4:	f001 f925 	bl	8007b12 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	0018      	movs	r0, r3
 80068cc:	f000 fdb4 	bl	8007438 <USBD_CtlSendStatus>

              break;
 80068d0:	e006      	b.n	80068e0 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 80068d2:	683a      	ldr	r2, [r7, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	0011      	movs	r1, r2
 80068d8:	0018      	movs	r0, r3
 80068da:	f000 fcc4 	bl	8007266 <USBD_CtlError>
              break;
 80068de:	46c0      	nop			; (mov r8, r8)
          }
          break;
 80068e0:	e11a      	b.n	8006b18 <USBD_StdEPReq+0x35e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	23a7      	movs	r3, #167	; 0xa7
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	5cd3      	ldrb	r3, [r2, r3]
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d002      	beq.n	80068f4 <USBD_StdEPReq+0x13a>
 80068ee:	2b03      	cmp	r3, #3
 80068f0:	d01f      	beq.n	8006932 <USBD_StdEPReq+0x178>
 80068f2:	e035      	b.n	8006960 <USBD_StdEPReq+0x1a6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80068f4:	230e      	movs	r3, #14
 80068f6:	18fb      	adds	r3, r7, r3
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d012      	beq.n	8006924 <USBD_StdEPReq+0x16a>
 80068fe:	230e      	movs	r3, #14
 8006900:	18fb      	adds	r3, r7, r3
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	2b80      	cmp	r3, #128	; 0x80
 8006906:	d00d      	beq.n	8006924 <USBD_StdEPReq+0x16a>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006908:	230e      	movs	r3, #14
 800690a:	18fb      	adds	r3, r7, r3
 800690c:	781a      	ldrb	r2, [r3, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	0011      	movs	r1, r2
 8006912:	0018      	movs	r0, r3
 8006914:	f001 f8fd 	bl	8007b12 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2180      	movs	r1, #128	; 0x80
 800691c:	0018      	movs	r0, r3
 800691e:	f001 f8f8 	bl	8007b12 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006922:	e025      	b.n	8006970 <USBD_StdEPReq+0x1b6>
                USBD_CtlError(pdev, req);
 8006924:	683a      	ldr	r2, [r7, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	0011      	movs	r1, r2
 800692a:	0018      	movs	r0, r3
 800692c:	f000 fc9b 	bl	8007266 <USBD_CtlError>
              break;
 8006930:	e01e      	b.n	8006970 <USBD_StdEPReq+0x1b6>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	885b      	ldrh	r3, [r3, #2]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d119      	bne.n	800696e <USBD_StdEPReq+0x1b4>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800693a:	230e      	movs	r3, #14
 800693c:	18fb      	adds	r3, r7, r3
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	227f      	movs	r2, #127	; 0x7f
 8006942:	4013      	ands	r3, r2
 8006944:	d007      	beq.n	8006956 <USBD_StdEPReq+0x19c>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006946:	230e      	movs	r3, #14
 8006948:	18fb      	adds	r3, r7, r3
 800694a:	781a      	ldrb	r2, [r3, #0]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	0011      	movs	r1, r2
 8006950:	0018      	movs	r0, r3
 8006952:	f001 f90a 	bl	8007b6a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	0018      	movs	r0, r3
 800695a:	f000 fd6d 	bl	8007438 <USBD_CtlSendStatus>
              }
              break;
 800695e:	e006      	b.n	800696e <USBD_StdEPReq+0x1b4>

            default:
              USBD_CtlError(pdev, req);
 8006960:	683a      	ldr	r2, [r7, #0]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	0011      	movs	r1, r2
 8006966:	0018      	movs	r0, r3
 8006968:	f000 fc7d 	bl	8007266 <USBD_CtlError>
              break;
 800696c:	e000      	b.n	8006970 <USBD_StdEPReq+0x1b6>
              break;
 800696e:	46c0      	nop			; (mov r8, r8)
          }
          break;
 8006970:	e0d2      	b.n	8006b18 <USBD_StdEPReq+0x35e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	23a7      	movs	r3, #167	; 0xa7
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	5cd3      	ldrb	r3, [r2, r3]
 800697a:	2b02      	cmp	r3, #2
 800697c:	d002      	beq.n	8006984 <USBD_StdEPReq+0x1ca>
 800697e:	2b03      	cmp	r3, #3
 8006980:	d03e      	beq.n	8006a00 <USBD_StdEPReq+0x246>
 8006982:	e0ba      	b.n	8006afa <USBD_StdEPReq+0x340>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006984:	230e      	movs	r3, #14
 8006986:	18fb      	adds	r3, r7, r3
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00b      	beq.n	80069a6 <USBD_StdEPReq+0x1ec>
 800698e:	230e      	movs	r3, #14
 8006990:	18fb      	adds	r3, r7, r3
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	2b80      	cmp	r3, #128	; 0x80
 8006996:	d006      	beq.n	80069a6 <USBD_StdEPReq+0x1ec>
              {
                USBD_CtlError(pdev, req);
 8006998:	683a      	ldr	r2, [r7, #0]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	0011      	movs	r1, r2
 800699e:	0018      	movs	r0, r3
 80069a0:	f000 fc61 	bl	8007266 <USBD_CtlError>
                break;
 80069a4:	e0b0      	b.n	8006b08 <USBD_StdEPReq+0x34e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80069a6:	230e      	movs	r3, #14
 80069a8:	18fb      	adds	r3, r7, r3
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	b25b      	sxtb	r3, r3
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	da0d      	bge.n	80069ce <USBD_StdEPReq+0x214>
 80069b2:	230e      	movs	r3, #14
 80069b4:	18fb      	adds	r3, r7, r3
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	227f      	movs	r2, #127	; 0x7f
 80069ba:	401a      	ands	r2, r3
 80069bc:	0013      	movs	r3, r2
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	189b      	adds	r3, r3, r2
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	3310      	adds	r3, #16
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	18d3      	adds	r3, r2, r3
 80069ca:	3304      	adds	r3, #4
 80069cc:	e00d      	b.n	80069ea <USBD_StdEPReq+0x230>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80069ce:	230e      	movs	r3, #14
 80069d0:	18fb      	adds	r3, r7, r3
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	227f      	movs	r2, #127	; 0x7f
 80069d6:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80069d8:	0013      	movs	r3, r2
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	189b      	adds	r3, r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	3351      	adds	r3, #81	; 0x51
 80069e2:	33ff      	adds	r3, #255	; 0xff
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	18d3      	adds	r3, r2, r3
 80069e8:	3304      	adds	r3, #4
 80069ea:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	2200      	movs	r2, #0
 80069f0:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80069f2:	68b9      	ldr	r1, [r7, #8]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2202      	movs	r2, #2
 80069f8:	0018      	movs	r0, r3
 80069fa:	f000 fcb3 	bl	8007364 <USBD_CtlSendData>
              break;
 80069fe:	e083      	b.n	8006b08 <USBD_StdEPReq+0x34e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006a00:	230e      	movs	r3, #14
 8006a02:	18fb      	adds	r3, r7, r3
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	b25b      	sxtb	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	da15      	bge.n	8006a38 <USBD_StdEPReq+0x27e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006a0c:	230e      	movs	r3, #14
 8006a0e:	18fb      	adds	r3, r7, r3
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	220f      	movs	r2, #15
 8006a14:	401a      	ands	r2, r3
 8006a16:	6879      	ldr	r1, [r7, #4]
 8006a18:	0013      	movs	r3, r2
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	189b      	adds	r3, r3, r2
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	18cb      	adds	r3, r1, r3
 8006a22:	3318      	adds	r3, #24
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d11e      	bne.n	8006a68 <USBD_StdEPReq+0x2ae>
                {
                  USBD_CtlError(pdev, req);
 8006a2a:	683a      	ldr	r2, [r7, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	0011      	movs	r1, r2
 8006a30:	0018      	movs	r0, r3
 8006a32:	f000 fc18 	bl	8007266 <USBD_CtlError>
                  break;
 8006a36:	e067      	b.n	8006b08 <USBD_StdEPReq+0x34e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006a38:	230e      	movs	r3, #14
 8006a3a:	18fb      	adds	r3, r7, r3
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	220f      	movs	r2, #15
 8006a40:	401a      	ands	r2, r3
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	23ac      	movs	r3, #172	; 0xac
 8006a46:	0059      	lsls	r1, r3, #1
 8006a48:	0013      	movs	r3, r2
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	189b      	adds	r3, r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	18c3      	adds	r3, r0, r3
 8006a52:	185b      	adds	r3, r3, r1
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d106      	bne.n	8006a68 <USBD_StdEPReq+0x2ae>
                {
                  USBD_CtlError(pdev, req);
 8006a5a:	683a      	ldr	r2, [r7, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	0011      	movs	r1, r2
 8006a60:	0018      	movs	r0, r3
 8006a62:	f000 fc00 	bl	8007266 <USBD_CtlError>
                  break;
 8006a66:	e04f      	b.n	8006b08 <USBD_StdEPReq+0x34e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a68:	230e      	movs	r3, #14
 8006a6a:	18fb      	adds	r3, r7, r3
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	b25b      	sxtb	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	da0d      	bge.n	8006a90 <USBD_StdEPReq+0x2d6>
 8006a74:	230e      	movs	r3, #14
 8006a76:	18fb      	adds	r3, r7, r3
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	227f      	movs	r2, #127	; 0x7f
 8006a7c:	401a      	ands	r2, r3
 8006a7e:	0013      	movs	r3, r2
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	189b      	adds	r3, r3, r2
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	3310      	adds	r3, #16
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	18d3      	adds	r3, r2, r3
 8006a8c:	3304      	adds	r3, #4
 8006a8e:	e00d      	b.n	8006aac <USBD_StdEPReq+0x2f2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006a90:	230e      	movs	r3, #14
 8006a92:	18fb      	adds	r3, r7, r3
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	227f      	movs	r2, #127	; 0x7f
 8006a98:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a9a:	0013      	movs	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	189b      	adds	r3, r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	3351      	adds	r3, #81	; 0x51
 8006aa4:	33ff      	adds	r3, #255	; 0xff
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	18d3      	adds	r3, r2, r3
 8006aaa:	3304      	adds	r3, #4
 8006aac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006aae:	230e      	movs	r3, #14
 8006ab0:	18fb      	adds	r3, r7, r3
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d004      	beq.n	8006ac2 <USBD_StdEPReq+0x308>
 8006ab8:	230e      	movs	r3, #14
 8006aba:	18fb      	adds	r3, r7, r3
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	2b80      	cmp	r3, #128	; 0x80
 8006ac0:	d103      	bne.n	8006aca <USBD_StdEPReq+0x310>
              {
                pep->status = 0x0000U;
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	601a      	str	r2, [r3, #0]
 8006ac8:	e010      	b.n	8006aec <USBD_StdEPReq+0x332>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006aca:	230e      	movs	r3, #14
 8006acc:	18fb      	adds	r3, r7, r3
 8006ace:	781a      	ldrb	r2, [r3, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	0011      	movs	r1, r2
 8006ad4:	0018      	movs	r0, r3
 8006ad6:	f001 f874 	bl	8007bc2 <USBD_LL_IsStallEP>
 8006ada:	1e03      	subs	r3, r0, #0
 8006adc:	d003      	beq.n	8006ae6 <USBD_StdEPReq+0x32c>
              {
                pep->status = 0x0001U;
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	601a      	str	r2, [r3, #0]
 8006ae4:	e002      	b.n	8006aec <USBD_StdEPReq+0x332>
              }
              else
              {
                pep->status = 0x0000U;
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006aec:	68b9      	ldr	r1, [r7, #8]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2202      	movs	r2, #2
 8006af2:	0018      	movs	r0, r3
 8006af4:	f000 fc36 	bl	8007364 <USBD_CtlSendData>
              break;
 8006af8:	e006      	b.n	8006b08 <USBD_StdEPReq+0x34e>

            default:
              USBD_CtlError(pdev, req);
 8006afa:	683a      	ldr	r2, [r7, #0]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	0011      	movs	r1, r2
 8006b00:	0018      	movs	r0, r3
 8006b02:	f000 fbb0 	bl	8007266 <USBD_CtlError>
              break;
 8006b06:	46c0      	nop			; (mov r8, r8)
          }
          break;
 8006b08:	e006      	b.n	8006b18 <USBD_StdEPReq+0x35e>

        default:
          USBD_CtlError(pdev, req);
 8006b0a:	683a      	ldr	r2, [r7, #0]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	0011      	movs	r1, r2
 8006b10:	0018      	movs	r0, r3
 8006b12:	f000 fba8 	bl	8007266 <USBD_CtlError>
          break;
 8006b16:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8006b18:	e006      	b.n	8006b28 <USBD_StdEPReq+0x36e>

    default:
      USBD_CtlError(pdev, req);
 8006b1a:	683a      	ldr	r2, [r7, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	0011      	movs	r1, r2
 8006b20:	0018      	movs	r0, r3
 8006b22:	f000 fba0 	bl	8007266 <USBD_CtlError>
      break;
 8006b26:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 8006b28:	230f      	movs	r3, #15
 8006b2a:	18fb      	adds	r3, r7, r3
 8006b2c:	781b      	ldrb	r3, [r3, #0]
}
 8006b2e:	0018      	movs	r0, r3
 8006b30:	46bd      	mov	sp, r7
 8006b32:	b004      	add	sp, #16
 8006b34:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006b38 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006b42:	2308      	movs	r3, #8
 8006b44:	18fb      	adds	r3, r7, r3
 8006b46:	2200      	movs	r2, #0
 8006b48:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006b4e:	230b      	movs	r3, #11
 8006b50:	18fb      	adds	r3, r7, r3
 8006b52:	2200      	movs	r2, #0
 8006b54:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	885b      	ldrh	r3, [r3, #2]
 8006b5a:	0a1b      	lsrs	r3, r3, #8
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	2b07      	cmp	r3, #7
 8006b60:	d900      	bls.n	8006b64 <USBD_GetDescriptor+0x2c>
 8006b62:	e159      	b.n	8006e18 <USBD_GetDescriptor+0x2e0>
 8006b64:	009a      	lsls	r2, r3, #2
 8006b66:	4bcc      	ldr	r3, [pc, #816]	; (8006e98 <USBD_GetDescriptor+0x360>)
 8006b68:	18d3      	adds	r3, r2, r3
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	23ac      	movs	r3, #172	; 0xac
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	58d3      	ldr	r3, [r2, r3]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	7c12      	ldrb	r2, [r2, #16]
 8006b7c:	2108      	movs	r1, #8
 8006b7e:	1879      	adds	r1, r7, r1
 8006b80:	0010      	movs	r0, r2
 8006b82:	4798      	blx	r3
 8006b84:	0003      	movs	r3, r0
 8006b86:	60fb      	str	r3, [r7, #12]
      break;
 8006b88:	e153      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	7c1b      	ldrb	r3, [r3, #16]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d10f      	bne.n	8006bb2 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	23ad      	movs	r3, #173	; 0xad
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	58d3      	ldr	r3, [r2, r3]
 8006b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b9c:	2208      	movs	r2, #8
 8006b9e:	18ba      	adds	r2, r7, r2
 8006ba0:	0010      	movs	r0, r2
 8006ba2:	4798      	blx	r3
 8006ba4:	0003      	movs	r3, r0
 8006ba6:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	3301      	adds	r3, #1
 8006bac:	2202      	movs	r2, #2
 8006bae:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006bb0:	e13f      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	23ad      	movs	r3, #173	; 0xad
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	58d3      	ldr	r3, [r2, r3]
 8006bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bbc:	2208      	movs	r2, #8
 8006bbe:	18ba      	adds	r2, r7, r2
 8006bc0:	0010      	movs	r0, r2
 8006bc2:	4798      	blx	r3
 8006bc4:	0003      	movs	r3, r0
 8006bc6:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	3301      	adds	r3, #1
 8006bcc:	2202      	movs	r2, #2
 8006bce:	701a      	strb	r2, [r3, #0]
      break;
 8006bd0:	e12f      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	885b      	ldrh	r3, [r3, #2]
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	2b05      	cmp	r3, #5
 8006bda:	d900      	bls.n	8006bde <USBD_GetDescriptor+0xa6>
 8006bdc:	e0d0      	b.n	8006d80 <USBD_GetDescriptor+0x248>
 8006bde:	009a      	lsls	r2, r3, #2
 8006be0:	4bae      	ldr	r3, [pc, #696]	; (8006e9c <USBD_GetDescriptor+0x364>)
 8006be2:	18d3      	adds	r3, r2, r3
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	23ac      	movs	r3, #172	; 0xac
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	58d3      	ldr	r3, [r2, r3]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d00d      	beq.n	8006c12 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	23ac      	movs	r3, #172	; 0xac
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	58d3      	ldr	r3, [r2, r3]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	7c12      	ldrb	r2, [r2, #16]
 8006c04:	2108      	movs	r1, #8
 8006c06:	1879      	adds	r1, r7, r1
 8006c08:	0010      	movs	r0, r2
 8006c0a:	4798      	blx	r3
 8006c0c:	0003      	movs	r3, r0
 8006c0e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c10:	e0c3      	b.n	8006d9a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	0011      	movs	r1, r2
 8006c18:	0018      	movs	r0, r3
 8006c1a:	f000 fb24 	bl	8007266 <USBD_CtlError>
            err++;
 8006c1e:	210b      	movs	r1, #11
 8006c20:	187b      	adds	r3, r7, r1
 8006c22:	781a      	ldrb	r2, [r3, #0]
 8006c24:	187b      	adds	r3, r7, r1
 8006c26:	3201      	adds	r2, #1
 8006c28:	701a      	strb	r2, [r3, #0]
          break;
 8006c2a:	e0b6      	b.n	8006d9a <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	23ac      	movs	r3, #172	; 0xac
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	58d3      	ldr	r3, [r2, r3]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00d      	beq.n	8006c56 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	23ac      	movs	r3, #172	; 0xac
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	58d3      	ldr	r3, [r2, r3]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	7c12      	ldrb	r2, [r2, #16]
 8006c48:	2108      	movs	r1, #8
 8006c4a:	1879      	adds	r1, r7, r1
 8006c4c:	0010      	movs	r0, r2
 8006c4e:	4798      	blx	r3
 8006c50:	0003      	movs	r3, r0
 8006c52:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c54:	e0a1      	b.n	8006d9a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	0011      	movs	r1, r2
 8006c5c:	0018      	movs	r0, r3
 8006c5e:	f000 fb02 	bl	8007266 <USBD_CtlError>
            err++;
 8006c62:	210b      	movs	r1, #11
 8006c64:	187b      	adds	r3, r7, r1
 8006c66:	781a      	ldrb	r2, [r3, #0]
 8006c68:	187b      	adds	r3, r7, r1
 8006c6a:	3201      	adds	r2, #1
 8006c6c:	701a      	strb	r2, [r3, #0]
          break;
 8006c6e:	e094      	b.n	8006d9a <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	23ac      	movs	r3, #172	; 0xac
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	58d3      	ldr	r3, [r2, r3]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00d      	beq.n	8006c9a <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	23ac      	movs	r3, #172	; 0xac
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	58d3      	ldr	r3, [r2, r3]
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	7c12      	ldrb	r2, [r2, #16]
 8006c8c:	2108      	movs	r1, #8
 8006c8e:	1879      	adds	r1, r7, r1
 8006c90:	0010      	movs	r0, r2
 8006c92:	4798      	blx	r3
 8006c94:	0003      	movs	r3, r0
 8006c96:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c98:	e07f      	b.n	8006d9a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006c9a:	683a      	ldr	r2, [r7, #0]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	0011      	movs	r1, r2
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	f000 fae0 	bl	8007266 <USBD_CtlError>
            err++;
 8006ca6:	210b      	movs	r1, #11
 8006ca8:	187b      	adds	r3, r7, r1
 8006caa:	781a      	ldrb	r2, [r3, #0]
 8006cac:	187b      	adds	r3, r7, r1
 8006cae:	3201      	adds	r2, #1
 8006cb0:	701a      	strb	r2, [r3, #0]
          break;
 8006cb2:	e072      	b.n	8006d9a <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006cb4:	687a      	ldr	r2, [r7, #4]
 8006cb6:	23ac      	movs	r3, #172	; 0xac
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	58d3      	ldr	r3, [r2, r3]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d00d      	beq.n	8006cde <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	23ac      	movs	r3, #172	; 0xac
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	58d3      	ldr	r3, [r2, r3]
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	7c12      	ldrb	r2, [r2, #16]
 8006cd0:	2108      	movs	r1, #8
 8006cd2:	1879      	adds	r1, r7, r1
 8006cd4:	0010      	movs	r0, r2
 8006cd6:	4798      	blx	r3
 8006cd8:	0003      	movs	r3, r0
 8006cda:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006cdc:	e05d      	b.n	8006d9a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006cde:	683a      	ldr	r2, [r7, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	0011      	movs	r1, r2
 8006ce4:	0018      	movs	r0, r3
 8006ce6:	f000 fabe 	bl	8007266 <USBD_CtlError>
            err++;
 8006cea:	210b      	movs	r1, #11
 8006cec:	187b      	adds	r3, r7, r1
 8006cee:	781a      	ldrb	r2, [r3, #0]
 8006cf0:	187b      	adds	r3, r7, r1
 8006cf2:	3201      	adds	r2, #1
 8006cf4:	701a      	strb	r2, [r3, #0]
          break;
 8006cf6:	e050      	b.n	8006d9a <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	23ac      	movs	r3, #172	; 0xac
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	58d3      	ldr	r3, [r2, r3]
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00d      	beq.n	8006d22 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	23ac      	movs	r3, #172	; 0xac
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	58d3      	ldr	r3, [r2, r3]
 8006d0e:	695b      	ldr	r3, [r3, #20]
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	7c12      	ldrb	r2, [r2, #16]
 8006d14:	2108      	movs	r1, #8
 8006d16:	1879      	adds	r1, r7, r1
 8006d18:	0010      	movs	r0, r2
 8006d1a:	4798      	blx	r3
 8006d1c:	0003      	movs	r3, r0
 8006d1e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d20:	e03b      	b.n	8006d9a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006d22:	683a      	ldr	r2, [r7, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	0011      	movs	r1, r2
 8006d28:	0018      	movs	r0, r3
 8006d2a:	f000 fa9c 	bl	8007266 <USBD_CtlError>
            err++;
 8006d2e:	210b      	movs	r1, #11
 8006d30:	187b      	adds	r3, r7, r1
 8006d32:	781a      	ldrb	r2, [r3, #0]
 8006d34:	187b      	adds	r3, r7, r1
 8006d36:	3201      	adds	r2, #1
 8006d38:	701a      	strb	r2, [r3, #0]
          break;
 8006d3a:	e02e      	b.n	8006d9a <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	23ac      	movs	r3, #172	; 0xac
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	58d3      	ldr	r3, [r2, r3]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00d      	beq.n	8006d66 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	23ac      	movs	r3, #172	; 0xac
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	58d3      	ldr	r3, [r2, r3]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	7c12      	ldrb	r2, [r2, #16]
 8006d58:	2108      	movs	r1, #8
 8006d5a:	1879      	adds	r1, r7, r1
 8006d5c:	0010      	movs	r0, r2
 8006d5e:	4798      	blx	r3
 8006d60:	0003      	movs	r3, r0
 8006d62:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d64:	e019      	b.n	8006d9a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006d66:	683a      	ldr	r2, [r7, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	0011      	movs	r1, r2
 8006d6c:	0018      	movs	r0, r3
 8006d6e:	f000 fa7a 	bl	8007266 <USBD_CtlError>
            err++;
 8006d72:	210b      	movs	r1, #11
 8006d74:	187b      	adds	r3, r7, r1
 8006d76:	781a      	ldrb	r2, [r3, #0]
 8006d78:	187b      	adds	r3, r7, r1
 8006d7a:	3201      	adds	r2, #1
 8006d7c:	701a      	strb	r2, [r3, #0]
          break;
 8006d7e:	e00c      	b.n	8006d9a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006d80:	683a      	ldr	r2, [r7, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	0011      	movs	r1, r2
 8006d86:	0018      	movs	r0, r3
 8006d88:	f000 fa6d 	bl	8007266 <USBD_CtlError>
          err++;
 8006d8c:	210b      	movs	r1, #11
 8006d8e:	187b      	adds	r3, r7, r1
 8006d90:	781a      	ldrb	r2, [r3, #0]
 8006d92:	187b      	adds	r3, r7, r1
 8006d94:	3201      	adds	r2, #1
 8006d96:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 8006d98:	e04b      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>
 8006d9a:	e04a      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	7c1b      	ldrb	r3, [r3, #16]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10b      	bne.n	8006dbc <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	23ad      	movs	r3, #173	; 0xad
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	58d3      	ldr	r3, [r2, r3]
 8006dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dae:	2208      	movs	r2, #8
 8006db0:	18ba      	adds	r2, r7, r2
 8006db2:	0010      	movs	r0, r2
 8006db4:	4798      	blx	r3
 8006db6:	0003      	movs	r3, r0
 8006db8:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006dba:	e03a      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8006dbc:	683a      	ldr	r2, [r7, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	0011      	movs	r1, r2
 8006dc2:	0018      	movs	r0, r3
 8006dc4:	f000 fa4f 	bl	8007266 <USBD_CtlError>
        err++;
 8006dc8:	210b      	movs	r1, #11
 8006dca:	187b      	adds	r3, r7, r1
 8006dcc:	781a      	ldrb	r2, [r3, #0]
 8006dce:	187b      	adds	r3, r7, r1
 8006dd0:	3201      	adds	r2, #1
 8006dd2:	701a      	strb	r2, [r3, #0]
      break;
 8006dd4:	e02d      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	7c1b      	ldrb	r3, [r3, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10f      	bne.n	8006dfe <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	23ad      	movs	r3, #173	; 0xad
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	58d3      	ldr	r3, [r2, r3]
 8006de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de8:	2208      	movs	r2, #8
 8006dea:	18ba      	adds	r2, r7, r2
 8006dec:	0010      	movs	r0, r2
 8006dee:	4798      	blx	r3
 8006df0:	0003      	movs	r3, r0
 8006df2:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	3301      	adds	r3, #1
 8006df8:	2207      	movs	r2, #7
 8006dfa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006dfc:	e019      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	0011      	movs	r1, r2
 8006e04:	0018      	movs	r0, r3
 8006e06:	f000 fa2e 	bl	8007266 <USBD_CtlError>
        err++;
 8006e0a:	210b      	movs	r1, #11
 8006e0c:	187b      	adds	r3, r7, r1
 8006e0e:	781a      	ldrb	r2, [r3, #0]
 8006e10:	187b      	adds	r3, r7, r1
 8006e12:	3201      	adds	r2, #1
 8006e14:	701a      	strb	r2, [r3, #0]
      break;
 8006e16:	e00c      	b.n	8006e32 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	0011      	movs	r1, r2
 8006e1e:	0018      	movs	r0, r3
 8006e20:	f000 fa21 	bl	8007266 <USBD_CtlError>
      err++;
 8006e24:	210b      	movs	r1, #11
 8006e26:	187b      	adds	r3, r7, r1
 8006e28:	781a      	ldrb	r2, [r3, #0]
 8006e2a:	187b      	adds	r3, r7, r1
 8006e2c:	3201      	adds	r2, #1
 8006e2e:	701a      	strb	r2, [r3, #0]
      break;
 8006e30:	46c0      	nop			; (mov r8, r8)
  }

  if (err != 0U)
 8006e32:	230b      	movs	r3, #11
 8006e34:	18fb      	adds	r3, r7, r3
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d128      	bne.n	8006e8e <USBD_GetDescriptor+0x356>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006e3c:	2308      	movs	r3, #8
 8006e3e:	18fb      	adds	r3, r7, r3
 8006e40:	881b      	ldrh	r3, [r3, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d01a      	beq.n	8006e7c <USBD_GetDescriptor+0x344>
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	88db      	ldrh	r3, [r3, #6]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d016      	beq.n	8006e7c <USBD_GetDescriptor+0x344>
    {
      len = MIN(len, req->wLength);
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	88da      	ldrh	r2, [r3, #6]
 8006e52:	2308      	movs	r3, #8
 8006e54:	18fb      	adds	r3, r7, r3
 8006e56:	881b      	ldrh	r3, [r3, #0]
 8006e58:	1c18      	adds	r0, r3, #0
 8006e5a:	1c11      	adds	r1, r2, #0
 8006e5c:	b28a      	uxth	r2, r1
 8006e5e:	b283      	uxth	r3, r0
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d900      	bls.n	8006e66 <USBD_GetDescriptor+0x32e>
 8006e64:	1c01      	adds	r1, r0, #0
 8006e66:	b28a      	uxth	r2, r1
 8006e68:	2108      	movs	r1, #8
 8006e6a:	187b      	adds	r3, r7, r1
 8006e6c:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006e6e:	187b      	adds	r3, r7, r1
 8006e70:	881a      	ldrh	r2, [r3, #0]
 8006e72:	68f9      	ldr	r1, [r7, #12]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	0018      	movs	r0, r3
 8006e78:	f000 fa74 	bl	8007364 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	88db      	ldrh	r3, [r3, #6]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d105      	bne.n	8006e90 <USBD_GetDescriptor+0x358>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	0018      	movs	r0, r3
 8006e88:	f000 fad6 	bl	8007438 <USBD_CtlSendStatus>
 8006e8c:	e000      	b.n	8006e90 <USBD_GetDescriptor+0x358>
    return;
 8006e8e:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 8006e90:	46bd      	mov	sp, r7
 8006e92:	b004      	add	sp, #16
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	46c0      	nop			; (mov r8, r8)
 8006e98:	08007fd4 	.word	0x08007fd4
 8006e9c:	08007ff4 	.word	0x08007ff4

08006ea0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006ea0:	b590      	push	{r4, r7, lr}
 8006ea2:	b085      	sub	sp, #20
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	889b      	ldrh	r3, [r3, #4]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d13d      	bne.n	8006f2e <USBD_SetAddress+0x8e>
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	88db      	ldrh	r3, [r3, #6]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d139      	bne.n	8006f2e <USBD_SetAddress+0x8e>
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	885b      	ldrh	r3, [r3, #2]
 8006ebe:	2b7f      	cmp	r3, #127	; 0x7f
 8006ec0:	d835      	bhi.n	8006f2e <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	885b      	ldrh	r3, [r3, #2]
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	230f      	movs	r3, #15
 8006eca:	18fb      	adds	r3, r7, r3
 8006ecc:	217f      	movs	r1, #127	; 0x7f
 8006ece:	400a      	ands	r2, r1
 8006ed0:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	23a7      	movs	r3, #167	; 0xa7
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	5cd3      	ldrb	r3, [r2, r3]
 8006eda:	2b03      	cmp	r3, #3
 8006edc:	d106      	bne.n	8006eec <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	0011      	movs	r1, r2
 8006ee4:	0018      	movs	r0, r3
 8006ee6:	f000 f9be 	bl	8007266 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006eea:	e026      	b.n	8006f3a <USBD_SetAddress+0x9a>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	240f      	movs	r4, #15
 8006ef0:	193a      	adds	r2, r7, r4
 8006ef2:	4914      	ldr	r1, [pc, #80]	; (8006f44 <USBD_SetAddress+0xa4>)
 8006ef4:	7812      	ldrb	r2, [r2, #0]
 8006ef6:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006ef8:	193b      	adds	r3, r7, r4
 8006efa:	781a      	ldrb	r2, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	0011      	movs	r1, r2
 8006f00:	0018      	movs	r0, r3
 8006f02:	f000 fe89 	bl	8007c18 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	0018      	movs	r0, r3
 8006f0a:	f000 fa95 	bl	8007438 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006f0e:	193b      	adds	r3, r7, r4
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d005      	beq.n	8006f22 <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	23a7      	movs	r3, #167	; 0xa7
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	2102      	movs	r1, #2
 8006f1e:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f20:	e00b      	b.n	8006f3a <USBD_SetAddress+0x9a>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	23a7      	movs	r3, #167	; 0xa7
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	2101      	movs	r1, #1
 8006f2a:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f2c:	e005      	b.n	8006f3a <USBD_SetAddress+0x9a>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006f2e:	683a      	ldr	r2, [r7, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	0011      	movs	r1, r2
 8006f34:	0018      	movs	r0, r3
 8006f36:	f000 f996 	bl	8007266 <USBD_CtlError>
  }
}
 8006f3a:	46c0      	nop			; (mov r8, r8)
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	b005      	add	sp, #20
 8006f40:	bd90      	pop	{r4, r7, pc}
 8006f42:	46c0      	nop			; (mov r8, r8)
 8006f44:	0000029e 	.word	0x0000029e

08006f48 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	885b      	ldrh	r3, [r3, #2]
 8006f56:	b2da      	uxtb	r2, r3
 8006f58:	4b4c      	ldr	r3, [pc, #304]	; (800708c <USBD_SetConfig+0x144>)
 8006f5a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006f5c:	4b4b      	ldr	r3, [pc, #300]	; (800708c <USBD_SetConfig+0x144>)
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d906      	bls.n	8006f72 <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 8006f64:	683a      	ldr	r2, [r7, #0]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	0011      	movs	r1, r2
 8006f6a:	0018      	movs	r0, r3
 8006f6c:	f000 f97b 	bl	8007266 <USBD_CtlError>
 8006f70:	e088      	b.n	8007084 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	23a7      	movs	r3, #167	; 0xa7
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	5cd3      	ldrb	r3, [r2, r3]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d002      	beq.n	8006f84 <USBD_SetConfig+0x3c>
 8006f7e:	2b03      	cmp	r3, #3
 8006f80:	d029      	beq.n	8006fd6 <USBD_SetConfig+0x8e>
 8006f82:	e071      	b.n	8007068 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006f84:	4b41      	ldr	r3, [pc, #260]	; (800708c <USBD_SetConfig+0x144>)
 8006f86:	781b      	ldrb	r3, [r3, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d01f      	beq.n	8006fcc <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 8006f8c:	4b3f      	ldr	r3, [pc, #252]	; (800708c <USBD_SetConfig+0x144>)
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	001a      	movs	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	23a7      	movs	r3, #167	; 0xa7
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	2103      	movs	r1, #3
 8006f9e:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006fa0:	4b3a      	ldr	r3, [pc, #232]	; (800708c <USBD_SetConfig+0x144>)
 8006fa2:	781a      	ldrb	r2, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	0011      	movs	r1, r2
 8006fa8:	0018      	movs	r0, r3
 8006faa:	f7ff f8bd 	bl	8006128 <USBD_SetClassConfig>
 8006fae:	0003      	movs	r3, r0
 8006fb0:	2b02      	cmp	r3, #2
 8006fb2:	d106      	bne.n	8006fc2 <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 8006fb4:	683a      	ldr	r2, [r7, #0]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	0011      	movs	r1, r2
 8006fba:	0018      	movs	r0, r3
 8006fbc:	f000 f953 	bl	8007266 <USBD_CtlError>
            return;
 8006fc0:	e060      	b.n	8007084 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	0018      	movs	r0, r3
 8006fc6:	f000 fa37 	bl	8007438 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006fca:	e05b      	b.n	8007084 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	0018      	movs	r0, r3
 8006fd0:	f000 fa32 	bl	8007438 <USBD_CtlSendStatus>
        break;
 8006fd4:	e056      	b.n	8007084 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006fd6:	4b2d      	ldr	r3, [pc, #180]	; (800708c <USBD_SetConfig+0x144>)
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d115      	bne.n	800700a <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	23a7      	movs	r3, #167	; 0xa7
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	2102      	movs	r1, #2
 8006fe6:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 8006fe8:	4b28      	ldr	r3, [pc, #160]	; (800708c <USBD_SetConfig+0x144>)
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	001a      	movs	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006ff2:	4b26      	ldr	r3, [pc, #152]	; (800708c <USBD_SetConfig+0x144>)
 8006ff4:	781a      	ldrb	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	0011      	movs	r1, r2
 8006ffa:	0018      	movs	r0, r3
 8006ffc:	f7ff f8bc 	bl	8006178 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	0018      	movs	r0, r3
 8007004:	f000 fa18 	bl	8007438 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007008:	e03c      	b.n	8007084 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800700a:	4b20      	ldr	r3, [pc, #128]	; (800708c <USBD_SetConfig+0x144>)
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	001a      	movs	r2, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	429a      	cmp	r2, r3
 8007016:	d022      	beq.n	800705e <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	b2da      	uxtb	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	0011      	movs	r1, r2
 8007022:	0018      	movs	r0, r3
 8007024:	f7ff f8a8 	bl	8006178 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007028:	4b18      	ldr	r3, [pc, #96]	; (800708c <USBD_SetConfig+0x144>)
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	001a      	movs	r2, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007032:	4b16      	ldr	r3, [pc, #88]	; (800708c <USBD_SetConfig+0x144>)
 8007034:	781a      	ldrb	r2, [r3, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	0011      	movs	r1, r2
 800703a:	0018      	movs	r0, r3
 800703c:	f7ff f874 	bl	8006128 <USBD_SetClassConfig>
 8007040:	0003      	movs	r3, r0
 8007042:	2b02      	cmp	r3, #2
 8007044:	d106      	bne.n	8007054 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 8007046:	683a      	ldr	r2, [r7, #0]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	0011      	movs	r1, r2
 800704c:	0018      	movs	r0, r3
 800704e:	f000 f90a 	bl	8007266 <USBD_CtlError>
            return;
 8007052:	e017      	b.n	8007084 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	0018      	movs	r0, r3
 8007058:	f000 f9ee 	bl	8007438 <USBD_CtlSendStatus>
        break;
 800705c:	e012      	b.n	8007084 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	0018      	movs	r0, r3
 8007062:	f000 f9e9 	bl	8007438 <USBD_CtlSendStatus>
        break;
 8007066:	e00d      	b.n	8007084 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	0011      	movs	r1, r2
 800706e:	0018      	movs	r0, r3
 8007070:	f000 f8f9 	bl	8007266 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007074:	4b05      	ldr	r3, [pc, #20]	; (800708c <USBD_SetConfig+0x144>)
 8007076:	781a      	ldrb	r2, [r3, #0]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	0011      	movs	r1, r2
 800707c:	0018      	movs	r0, r3
 800707e:	f7ff f87b 	bl	8006178 <USBD_ClrClassConfig>
        break;
 8007082:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 8007084:	46bd      	mov	sp, r7
 8007086:	b002      	add	sp, #8
 8007088:	bd80      	pop	{r7, pc}
 800708a:	46c0      	nop			; (mov r8, r8)
 800708c:	2000025c 	.word	0x2000025c

08007090 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b082      	sub	sp, #8
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	88db      	ldrh	r3, [r3, #6]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d006      	beq.n	80070b0 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	0011      	movs	r1, r2
 80070a8:	0018      	movs	r0, r3
 80070aa:	f000 f8dc 	bl	8007266 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80070ae:	e025      	b.n	80070fc <USBD_GetConfig+0x6c>
    switch (pdev->dev_state)
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	23a7      	movs	r3, #167	; 0xa7
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	5cd3      	ldrb	r3, [r2, r3]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	db18      	blt.n	80070ee <USBD_GetConfig+0x5e>
 80070bc:	2b02      	cmp	r3, #2
 80070be:	dd02      	ble.n	80070c6 <USBD_GetConfig+0x36>
 80070c0:	2b03      	cmp	r3, #3
 80070c2:	d00c      	beq.n	80070de <USBD_GetConfig+0x4e>
 80070c4:	e013      	b.n	80070ee <USBD_GetConfig+0x5e>
        pdev->dev_default_config = 0U;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	3308      	adds	r3, #8
 80070d0:	0019      	movs	r1, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2201      	movs	r2, #1
 80070d6:	0018      	movs	r0, r3
 80070d8:	f000 f944 	bl	8007364 <USBD_CtlSendData>
        break;
 80070dc:	e00e      	b.n	80070fc <USBD_GetConfig+0x6c>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	1d19      	adds	r1, r3, #4
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2201      	movs	r2, #1
 80070e6:	0018      	movs	r0, r3
 80070e8:	f000 f93c 	bl	8007364 <USBD_CtlSendData>
        break;
 80070ec:	e006      	b.n	80070fc <USBD_GetConfig+0x6c>
        USBD_CtlError(pdev, req);
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	0011      	movs	r1, r2
 80070f4:	0018      	movs	r0, r3
 80070f6:	f000 f8b6 	bl	8007266 <USBD_CtlError>
        break;
 80070fa:	46c0      	nop			; (mov r8, r8)
}
 80070fc:	46c0      	nop			; (mov r8, r8)
 80070fe:	46bd      	mov	sp, r7
 8007100:	b002      	add	sp, #8
 8007102:	bd80      	pop	{r7, pc}

08007104 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b082      	sub	sp, #8
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	23a7      	movs	r3, #167	; 0xa7
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	5cd3      	ldrb	r3, [r2, r3]
 8007116:	3b01      	subs	r3, #1
 8007118:	2b02      	cmp	r3, #2
 800711a:	d822      	bhi.n	8007162 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	88db      	ldrh	r3, [r3, #6]
 8007120:	2b02      	cmp	r3, #2
 8007122:	d006      	beq.n	8007132 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 8007124:	683a      	ldr	r2, [r7, #0]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	0011      	movs	r1, r2
 800712a:	0018      	movs	r0, r3
 800712c:	f000 f89b 	bl	8007266 <USBD_CtlError>
        break;
 8007130:	e01e      	b.n	8007170 <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	23a9      	movs	r3, #169	; 0xa9
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	58d3      	ldr	r3, [r2, r3]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d005      	beq.n	8007150 <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	2202      	movs	r2, #2
 800714a:	431a      	orrs	r2, r3
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	330c      	adds	r3, #12
 8007154:	0019      	movs	r1, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2202      	movs	r2, #2
 800715a:	0018      	movs	r0, r3
 800715c:	f000 f902 	bl	8007364 <USBD_CtlSendData>
      break;
 8007160:	e006      	b.n	8007170 <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 8007162:	683a      	ldr	r2, [r7, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	0011      	movs	r1, r2
 8007168:	0018      	movs	r0, r3
 800716a:	f000 f87c 	bl	8007266 <USBD_CtlError>
      break;
 800716e:	46c0      	nop			; (mov r8, r8)
  }
}
 8007170:	46c0      	nop			; (mov r8, r8)
 8007172:	46bd      	mov	sp, r7
 8007174:	b002      	add	sp, #8
 8007176:	bd80      	pop	{r7, pc}

08007178 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	885b      	ldrh	r3, [r3, #2]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d108      	bne.n	800719c <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	23a9      	movs	r3, #169	; 0xa9
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	2101      	movs	r1, #1
 8007192:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	0018      	movs	r0, r3
 8007198:	f000 f94e 	bl	8007438 <USBD_CtlSendStatus>
  }
}
 800719c:	46c0      	nop			; (mov r8, r8)
 800719e:	46bd      	mov	sp, r7
 80071a0:	b002      	add	sp, #8
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	23a7      	movs	r3, #167	; 0xa7
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	5cd3      	ldrb	r3, [r2, r3]
 80071b6:	3b01      	subs	r3, #1
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d80d      	bhi.n	80071d8 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	885b      	ldrh	r3, [r3, #2]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d110      	bne.n	80071e6 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	23a9      	movs	r3, #169	; 0xa9
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	2100      	movs	r1, #0
 80071cc:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	0018      	movs	r0, r3
 80071d2:	f000 f931 	bl	8007438 <USBD_CtlSendStatus>
      }
      break;
 80071d6:	e006      	b.n	80071e6 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 80071d8:	683a      	ldr	r2, [r7, #0]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	0011      	movs	r1, r2
 80071de:	0018      	movs	r0, r3
 80071e0:	f000 f841 	bl	8007266 <USBD_CtlError>
      break;
 80071e4:	e000      	b.n	80071e8 <USBD_ClrFeature+0x44>
      break;
 80071e6:	46c0      	nop			; (mov r8, r8)
  }
}
 80071e8:	46c0      	nop			; (mov r8, r8)
 80071ea:	46bd      	mov	sp, r7
 80071ec:	b002      	add	sp, #8
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	781a      	ldrb	r2, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	785a      	ldrb	r2, [r3, #1]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	3302      	adds	r3, #2
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	b29a      	uxth	r2, r3
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	3303      	adds	r3, #3
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	b29b      	uxth	r3, r3
 800721a:	021b      	lsls	r3, r3, #8
 800721c:	b29b      	uxth	r3, r3
 800721e:	18d3      	adds	r3, r2, r3
 8007220:	b29a      	uxth	r2, r3
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	3304      	adds	r3, #4
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	b29a      	uxth	r2, r3
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	3305      	adds	r3, #5
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	b29b      	uxth	r3, r3
 8007236:	021b      	lsls	r3, r3, #8
 8007238:	b29b      	uxth	r3, r3
 800723a:	18d3      	adds	r3, r2, r3
 800723c:	b29a      	uxth	r2, r3
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	3306      	adds	r3, #6
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	b29a      	uxth	r2, r3
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	3307      	adds	r3, #7
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	b29b      	uxth	r3, r3
 8007252:	021b      	lsls	r3, r3, #8
 8007254:	b29b      	uxth	r3, r3
 8007256:	18d3      	adds	r3, r2, r3
 8007258:	b29a      	uxth	r2, r3
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	80da      	strh	r2, [r3, #6]

}
 800725e:	46c0      	nop			; (mov r8, r8)
 8007260:	46bd      	mov	sp, r7
 8007262:	b002      	add	sp, #8
 8007264:	bd80      	pop	{r7, pc}

08007266 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b082      	sub	sp, #8
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
 800726e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2180      	movs	r1, #128	; 0x80
 8007274:	0018      	movs	r0, r3
 8007276:	f000 fc4c 	bl	8007b12 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2100      	movs	r1, #0
 800727e:	0018      	movs	r0, r3
 8007280:	f000 fc47 	bl	8007b12 <USBD_LL_StallEP>
}
 8007284:	46c0      	nop			; (mov r8, r8)
 8007286:	46bd      	mov	sp, r7
 8007288:	b002      	add	sp, #8
 800728a:	bd80      	pop	{r7, pc}

0800728c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800728c:	b590      	push	{r4, r7, lr}
 800728e:	b087      	sub	sp, #28
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007298:	2317      	movs	r3, #23
 800729a:	18fb      	adds	r3, r7, r3
 800729c:	2200      	movs	r2, #0
 800729e:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d03d      	beq.n	8007322 <USBD_GetString+0x96>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	0018      	movs	r0, r3
 80072aa:	f000 f83e 	bl	800732a <USBD_GetLen>
 80072ae:	0003      	movs	r3, r0
 80072b0:	3301      	adds	r3, #1
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	18db      	adds	r3, r3, r3
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80072bc:	2017      	movs	r0, #23
 80072be:	183b      	adds	r3, r7, r0
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	183a      	adds	r2, r7, r0
 80072c4:	1c59      	adds	r1, r3, #1
 80072c6:	7011      	strb	r1, [r2, #0]
 80072c8:	001a      	movs	r2, r3
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	189b      	adds	r3, r3, r2
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	7812      	ldrb	r2, [r2, #0]
 80072d2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80072d4:	183b      	adds	r3, r7, r0
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	183a      	adds	r2, r7, r0
 80072da:	1c59      	adds	r1, r3, #1
 80072dc:	7011      	strb	r1, [r2, #0]
 80072de:	001a      	movs	r2, r3
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	189b      	adds	r3, r3, r2
 80072e4:	2203      	movs	r2, #3
 80072e6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80072e8:	e017      	b.n	800731a <USBD_GetString+0x8e>
    {
      unicode[idx++] = *desc++;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	1c5a      	adds	r2, r3, #1
 80072ee:	60fa      	str	r2, [r7, #12]
 80072f0:	2417      	movs	r4, #23
 80072f2:	193a      	adds	r2, r7, r4
 80072f4:	7812      	ldrb	r2, [r2, #0]
 80072f6:	1939      	adds	r1, r7, r4
 80072f8:	1c50      	adds	r0, r2, #1
 80072fa:	7008      	strb	r0, [r1, #0]
 80072fc:	0011      	movs	r1, r2
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	1852      	adds	r2, r2, r1
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007306:	193b      	adds	r3, r7, r4
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	193a      	adds	r2, r7, r4
 800730c:	1c59      	adds	r1, r3, #1
 800730e:	7011      	strb	r1, [r2, #0]
 8007310:	001a      	movs	r2, r3
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	189b      	adds	r3, r3, r2
 8007316:	2200      	movs	r2, #0
 8007318:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1e3      	bne.n	80072ea <USBD_GetString+0x5e>
    }
  }
}
 8007322:	46c0      	nop			; (mov r8, r8)
 8007324:	46bd      	mov	sp, r7
 8007326:	b007      	add	sp, #28
 8007328:	bd90      	pop	{r4, r7, pc}

0800732a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b084      	sub	sp, #16
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007332:	230f      	movs	r3, #15
 8007334:	18fb      	adds	r3, r7, r3
 8007336:	2200      	movs	r2, #0
 8007338:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800733a:	e008      	b.n	800734e <USBD_GetLen+0x24>
  {
    len++;
 800733c:	210f      	movs	r1, #15
 800733e:	187b      	adds	r3, r7, r1
 8007340:	781a      	ldrb	r2, [r3, #0]
 8007342:	187b      	adds	r3, r7, r1
 8007344:	3201      	adds	r2, #1
 8007346:	701a      	strb	r2, [r3, #0]
    buf++;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	3301      	adds	r3, #1
 800734c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1f2      	bne.n	800733c <USBD_GetLen+0x12>
  }

  return len;
 8007356:	230f      	movs	r3, #15
 8007358:	18fb      	adds	r3, r7, r3
 800735a:	781b      	ldrb	r3, [r3, #0]
}
 800735c:	0018      	movs	r0, r3
 800735e:	46bd      	mov	sp, r7
 8007360:	b004      	add	sp, #16
 8007362:	bd80      	pop	{r7, pc}

08007364 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	1dbb      	adds	r3, r7, #6
 8007370:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007372:	68fa      	ldr	r2, [r7, #12]
 8007374:	23a5      	movs	r3, #165	; 0xa5
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	2102      	movs	r1, #2
 800737a:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800737c:	1dbb      	adds	r3, r7, #6
 800737e:	881a      	ldrh	r2, [r3, #0]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007384:	1dbb      	adds	r3, r7, #6
 8007386:	881a      	ldrh	r2, [r3, #0]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800738c:	1dbb      	adds	r3, r7, #6
 800738e:	881b      	ldrh	r3, [r3, #0]
 8007390:	68ba      	ldr	r2, [r7, #8]
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	2100      	movs	r1, #0
 8007396:	f000 fc6b 	bl	8007c70 <USBD_LL_Transmit>

  return USBD_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	0018      	movs	r0, r3
 800739e:	46bd      	mov	sp, r7
 80073a0:	b004      	add	sp, #16
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	1dbb      	adds	r3, r7, #6
 80073b0:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80073b2:	1dbb      	adds	r3, r7, #6
 80073b4:	881b      	ldrh	r3, [r3, #0]
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	2100      	movs	r1, #0
 80073bc:	f000 fc58 	bl	8007c70 <USBD_LL_Transmit>

  return USBD_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	0018      	movs	r0, r3
 80073c4:	46bd      	mov	sp, r7
 80073c6:	b004      	add	sp, #16
 80073c8:	bd80      	pop	{r7, pc}

080073ca <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b084      	sub	sp, #16
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	60f8      	str	r0, [r7, #12]
 80073d2:	60b9      	str	r1, [r7, #8]
 80073d4:	1dbb      	adds	r3, r7, #6
 80073d6:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	23a5      	movs	r3, #165	; 0xa5
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	2103      	movs	r1, #3
 80073e0:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 80073e2:	1dbb      	adds	r3, r7, #6
 80073e4:	8819      	ldrh	r1, [r3, #0]
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	23ae      	movs	r3, #174	; 0xae
 80073ea:	005b      	lsls	r3, r3, #1
 80073ec:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 80073ee:	1dbb      	adds	r3, r7, #6
 80073f0:	8819      	ldrh	r1, [r3, #0]
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	23b0      	movs	r3, #176	; 0xb0
 80073f6:	005b      	lsls	r3, r3, #1
 80073f8:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80073fa:	1dbb      	adds	r3, r7, #6
 80073fc:	881b      	ldrh	r3, [r3, #0]
 80073fe:	68ba      	ldr	r2, [r7, #8]
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	2100      	movs	r1, #0
 8007404:	f000 fc6c 	bl	8007ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007408:	2300      	movs	r3, #0
}
 800740a:	0018      	movs	r0, r3
 800740c:	46bd      	mov	sp, r7
 800740e:	b004      	add	sp, #16
 8007410:	bd80      	pop	{r7, pc}

08007412 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007412:	b580      	push	{r7, lr}
 8007414:	b084      	sub	sp, #16
 8007416:	af00      	add	r7, sp, #0
 8007418:	60f8      	str	r0, [r7, #12]
 800741a:	60b9      	str	r1, [r7, #8]
 800741c:	1dbb      	adds	r3, r7, #6
 800741e:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007420:	1dbb      	adds	r3, r7, #6
 8007422:	881b      	ldrh	r3, [r3, #0]
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	68f8      	ldr	r0, [r7, #12]
 8007428:	2100      	movs	r1, #0
 800742a:	f000 fc59 	bl	8007ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800742e:	2300      	movs	r3, #0
}
 8007430:	0018      	movs	r0, r3
 8007432:	46bd      	mov	sp, r7
 8007434:	b004      	add	sp, #16
 8007436:	bd80      	pop	{r7, pc}

08007438 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	23a5      	movs	r3, #165	; 0xa5
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	2104      	movs	r1, #4
 8007448:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	2300      	movs	r3, #0
 800744e:	2200      	movs	r2, #0
 8007450:	2100      	movs	r1, #0
 8007452:	f000 fc0d 	bl	8007c70 <USBD_LL_Transmit>

  return USBD_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	0018      	movs	r0, r3
 800745a:	46bd      	mov	sp, r7
 800745c:	b002      	add	sp, #8
 800745e:	bd80      	pop	{r7, pc}

08007460 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	23a5      	movs	r3, #165	; 0xa5
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	2105      	movs	r1, #5
 8007470:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	2300      	movs	r3, #0
 8007476:	2200      	movs	r2, #0
 8007478:	2100      	movs	r1, #0
 800747a:	f000 fc31 	bl	8007ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800747e:	2300      	movs	r3, #0
}
 8007480:	0018      	movs	r0, r3
 8007482:	46bd      	mov	sp, r7
 8007484:	b002      	add	sp, #8
 8007486:	bd80      	pop	{r7, pc}

08007488 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800748c:	4914      	ldr	r1, [pc, #80]	; (80074e0 <MX_USB_DEVICE_Init+0x58>)
 800748e:	4b15      	ldr	r3, [pc, #84]	; (80074e4 <MX_USB_DEVICE_Init+0x5c>)
 8007490:	2200      	movs	r2, #0
 8007492:	0018      	movs	r0, r3
 8007494:	f7fe fde0 	bl	8006058 <USBD_Init>
 8007498:	1e03      	subs	r3, r0, #0
 800749a:	d001      	beq.n	80074a0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800749c:	f7f9 fb16 	bl	8000acc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 80074a0:	4a11      	ldr	r2, [pc, #68]	; (80074e8 <MX_USB_DEVICE_Init+0x60>)
 80074a2:	4b10      	ldr	r3, [pc, #64]	; (80074e4 <MX_USB_DEVICE_Init+0x5c>)
 80074a4:	0011      	movs	r1, r2
 80074a6:	0018      	movs	r0, r3
 80074a8:	f7fe fe07 	bl	80060ba <USBD_RegisterClass>
 80074ac:	1e03      	subs	r3, r0, #0
 80074ae:	d001      	beq.n	80074b4 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 80074b0:	f7f9 fb0c 	bl	8000acc <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 80074b4:	4a0d      	ldr	r2, [pc, #52]	; (80074ec <MX_USB_DEVICE_Init+0x64>)
 80074b6:	4b0b      	ldr	r3, [pc, #44]	; (80074e4 <MX_USB_DEVICE_Init+0x5c>)
 80074b8:	0011      	movs	r1, r2
 80074ba:	0018      	movs	r0, r3
 80074bc:	f7fe fdb0 	bl	8006020 <USBD_CUSTOM_HID_RegisterInterface>
 80074c0:	1e03      	subs	r3, r0, #0
 80074c2:	d001      	beq.n	80074c8 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 80074c4:	f7f9 fb02 	bl	8000acc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80074c8:	4b06      	ldr	r3, [pc, #24]	; (80074e4 <MX_USB_DEVICE_Init+0x5c>)
 80074ca:	0018      	movs	r0, r3
 80074cc:	f7fe fe16 	bl	80060fc <USBD_Start>
 80074d0:	1e03      	subs	r3, r0, #0
 80074d2:	d001      	beq.n	80074d8 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 80074d4:	f7f9 fafa 	bl	8000acc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80074d8:	46c0      	nop			; (mov r8, r8)
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	46c0      	nop			; (mov r8, r8)
 80074e0:	20000118 	.word	0x20000118
 80074e4:	2000051c 	.word	0x2000051c
 80074e8:	20000010 	.word	0x20000010
 80074ec:	20000108 	.word	0x20000108

080074f0 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80074f4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80074f6:	0018      	movs	r0, r3
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8007500:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007502:	0018      	movs	r0, r3
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	0002      	movs	r2, r0
 8007510:	1dfb      	adds	r3, r7, #7
 8007512:	701a      	strb	r2, [r3, #0]
 8007514:	1dbb      	adds	r3, r7, #6
 8007516:	1c0a      	adds	r2, r1, #0
 8007518:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 6 */

	USB_Receive_Callback(event_idx, state);
 800751a:	1dbb      	adds	r3, r7, #6
 800751c:	781a      	ldrb	r2, [r3, #0]
 800751e:	1dfb      	adds	r3, r7, #7
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	0011      	movs	r1, r2
 8007524:	0018      	movs	r0, r3
 8007526:	f7f9 f8fb 	bl	8000720 <USB_Receive_Callback>

	return (USBD_OK);
 800752a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800752c:	0018      	movs	r0, r3
 800752e:	46bd      	mov	sp, r7
 8007530:	b002      	add	sp, #8
 8007532:	bd80      	pop	{r7, pc}

08007534 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b082      	sub	sp, #8
 8007538:	af00      	add	r7, sp, #0
 800753a:	0002      	movs	r2, r0
 800753c:	6039      	str	r1, [r7, #0]
 800753e:	1dfb      	adds	r3, r7, #7
 8007540:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	2212      	movs	r2, #18
 8007546:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007548:	4b02      	ldr	r3, [pc, #8]	; (8007554 <USBD_FS_DeviceDescriptor+0x20>)
}
 800754a:	0018      	movs	r0, r3
 800754c:	46bd      	mov	sp, r7
 800754e:	b002      	add	sp, #8
 8007550:	bd80      	pop	{r7, pc}
 8007552:	46c0      	nop			; (mov r8, r8)
 8007554:	20000134 	.word	0x20000134

08007558 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
 800755e:	0002      	movs	r2, r0
 8007560:	6039      	str	r1, [r7, #0]
 8007562:	1dfb      	adds	r3, r7, #7
 8007564:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	2204      	movs	r2, #4
 800756a:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800756c:	4b02      	ldr	r3, [pc, #8]	; (8007578 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800756e:	0018      	movs	r0, r3
 8007570:	46bd      	mov	sp, r7
 8007572:	b002      	add	sp, #8
 8007574:	bd80      	pop	{r7, pc}
 8007576:	46c0      	nop			; (mov r8, r8)
 8007578:	20000148 	.word	0x20000148

0800757c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	0002      	movs	r2, r0
 8007584:	6039      	str	r1, [r7, #0]
 8007586:	1dfb      	adds	r3, r7, #7
 8007588:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800758a:	1dfb      	adds	r3, r7, #7
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d106      	bne.n	80075a0 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007592:	683a      	ldr	r2, [r7, #0]
 8007594:	4908      	ldr	r1, [pc, #32]	; (80075b8 <USBD_FS_ProductStrDescriptor+0x3c>)
 8007596:	4b09      	ldr	r3, [pc, #36]	; (80075bc <USBD_FS_ProductStrDescriptor+0x40>)
 8007598:	0018      	movs	r0, r3
 800759a:	f7ff fe77 	bl	800728c <USBD_GetString>
 800759e:	e005      	b.n	80075ac <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80075a0:	683a      	ldr	r2, [r7, #0]
 80075a2:	4905      	ldr	r1, [pc, #20]	; (80075b8 <USBD_FS_ProductStrDescriptor+0x3c>)
 80075a4:	4b05      	ldr	r3, [pc, #20]	; (80075bc <USBD_FS_ProductStrDescriptor+0x40>)
 80075a6:	0018      	movs	r0, r3
 80075a8:	f7ff fe70 	bl	800728c <USBD_GetString>
  }
  return USBD_StrDesc;
 80075ac:	4b02      	ldr	r3, [pc, #8]	; (80075b8 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 80075ae:	0018      	movs	r0, r3
 80075b0:	46bd      	mov	sp, r7
 80075b2:	b002      	add	sp, #8
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	46c0      	nop			; (mov r8, r8)
 80075b8:	200007e0 	.word	0x200007e0
 80075bc:	08007eb8 	.word	0x08007eb8

080075c0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b082      	sub	sp, #8
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	0002      	movs	r2, r0
 80075c8:	6039      	str	r1, [r7, #0]
 80075ca:	1dfb      	adds	r3, r7, #7
 80075cc:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80075ce:	683a      	ldr	r2, [r7, #0]
 80075d0:	4904      	ldr	r1, [pc, #16]	; (80075e4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80075d2:	4b05      	ldr	r3, [pc, #20]	; (80075e8 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 80075d4:	0018      	movs	r0, r3
 80075d6:	f7ff fe59 	bl	800728c <USBD_GetString>
  return USBD_StrDesc;
 80075da:	4b02      	ldr	r3, [pc, #8]	; (80075e4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 80075dc:	0018      	movs	r0, r3
 80075de:	46bd      	mov	sp, r7
 80075e0:	b002      	add	sp, #8
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	200007e0 	.word	0x200007e0
 80075e8:	08007ec8 	.word	0x08007ec8

080075ec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b082      	sub	sp, #8
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	0002      	movs	r2, r0
 80075f4:	6039      	str	r1, [r7, #0]
 80075f6:	1dfb      	adds	r3, r7, #7
 80075f8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	221a      	movs	r2, #26
 80075fe:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007600:	f000 f84c 	bl	800769c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007604:	4b02      	ldr	r3, [pc, #8]	; (8007610 <USBD_FS_SerialStrDescriptor+0x24>)
}
 8007606:	0018      	movs	r0, r3
 8007608:	46bd      	mov	sp, r7
 800760a:	b002      	add	sp, #8
 800760c:	bd80      	pop	{r7, pc}
 800760e:	46c0      	nop			; (mov r8, r8)
 8007610:	2000014c 	.word	0x2000014c

08007614 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	0002      	movs	r2, r0
 800761c:	6039      	str	r1, [r7, #0]
 800761e:	1dfb      	adds	r3, r7, #7
 8007620:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8007622:	1dfb      	adds	r3, r7, #7
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d106      	bne.n	8007638 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	4908      	ldr	r1, [pc, #32]	; (8007650 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800762e:	4b09      	ldr	r3, [pc, #36]	; (8007654 <USBD_FS_ConfigStrDescriptor+0x40>)
 8007630:	0018      	movs	r0, r3
 8007632:	f7ff fe2b 	bl	800728c <USBD_GetString>
 8007636:	e005      	b.n	8007644 <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007638:	683a      	ldr	r2, [r7, #0]
 800763a:	4905      	ldr	r1, [pc, #20]	; (8007650 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800763c:	4b05      	ldr	r3, [pc, #20]	; (8007654 <USBD_FS_ConfigStrDescriptor+0x40>)
 800763e:	0018      	movs	r0, r3
 8007640:	f7ff fe24 	bl	800728c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007644:	4b02      	ldr	r3, [pc, #8]	; (8007650 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 8007646:	0018      	movs	r0, r3
 8007648:	46bd      	mov	sp, r7
 800764a:	b002      	add	sp, #8
 800764c:	bd80      	pop	{r7, pc}
 800764e:	46c0      	nop			; (mov r8, r8)
 8007650:	200007e0 	.word	0x200007e0
 8007654:	08007ed0 	.word	0x08007ed0

08007658 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	0002      	movs	r2, r0
 8007660:	6039      	str	r1, [r7, #0]
 8007662:	1dfb      	adds	r3, r7, #7
 8007664:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8007666:	1dfb      	adds	r3, r7, #7
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d106      	bne.n	800767c <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800766e:	683a      	ldr	r2, [r7, #0]
 8007670:	4908      	ldr	r1, [pc, #32]	; (8007694 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8007672:	4b09      	ldr	r3, [pc, #36]	; (8007698 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8007674:	0018      	movs	r0, r3
 8007676:	f7ff fe09 	bl	800728c <USBD_GetString>
 800767a:	e005      	b.n	8007688 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	4905      	ldr	r1, [pc, #20]	; (8007694 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8007680:	4b05      	ldr	r3, [pc, #20]	; (8007698 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8007682:	0018      	movs	r0, r3
 8007684:	f7ff fe02 	bl	800728c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007688:	4b02      	ldr	r3, [pc, #8]	; (8007694 <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 800768a:	0018      	movs	r0, r3
 800768c:	46bd      	mov	sp, r7
 800768e:	b002      	add	sp, #8
 8007690:	bd80      	pop	{r7, pc}
 8007692:	46c0      	nop			; (mov r8, r8)
 8007694:	200007e0 	.word	0x200007e0
 8007698:	08007ee4 	.word	0x08007ee4

0800769c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80076a2:	4b10      	ldr	r3, [pc, #64]	; (80076e4 <Get_SerialNum+0x48>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80076a8:	4b0f      	ldr	r3, [pc, #60]	; (80076e8 <Get_SerialNum+0x4c>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80076ae:	4b0f      	ldr	r3, [pc, #60]	; (80076ec <Get_SerialNum+0x50>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	18d3      	adds	r3, r2, r3
 80076ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00b      	beq.n	80076da <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80076c2:	490b      	ldr	r1, [pc, #44]	; (80076f0 <Get_SerialNum+0x54>)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2208      	movs	r2, #8
 80076c8:	0018      	movs	r0, r3
 80076ca:	f000 f815 	bl	80076f8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80076ce:	4909      	ldr	r1, [pc, #36]	; (80076f4 <Get_SerialNum+0x58>)
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	2204      	movs	r2, #4
 80076d4:	0018      	movs	r0, r3
 80076d6:	f000 f80f 	bl	80076f8 <IntToUnicode>
  }
}
 80076da:	46c0      	nop			; (mov r8, r8)
 80076dc:	46bd      	mov	sp, r7
 80076de:	b004      	add	sp, #16
 80076e0:	bd80      	pop	{r7, pc}
 80076e2:	46c0      	nop			; (mov r8, r8)
 80076e4:	1ffff7ac 	.word	0x1ffff7ac
 80076e8:	1ffff7b0 	.word	0x1ffff7b0
 80076ec:	1ffff7b4 	.word	0x1ffff7b4
 80076f0:	2000014e 	.word	0x2000014e
 80076f4:	2000015e 	.word	0x2000015e

080076f8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	60f8      	str	r0, [r7, #12]
 8007700:	60b9      	str	r1, [r7, #8]
 8007702:	1dfb      	adds	r3, r7, #7
 8007704:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 8007706:	2117      	movs	r1, #23
 8007708:	187b      	adds	r3, r7, r1
 800770a:	2200      	movs	r2, #0
 800770c:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800770e:	187b      	adds	r3, r7, r1
 8007710:	2200      	movs	r2, #0
 8007712:	701a      	strb	r2, [r3, #0]
 8007714:	e02f      	b.n	8007776 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	0f1b      	lsrs	r3, r3, #28
 800771a:	2b09      	cmp	r3, #9
 800771c:	d80d      	bhi.n	800773a <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	0f1b      	lsrs	r3, r3, #28
 8007722:	b2da      	uxtb	r2, r3
 8007724:	2317      	movs	r3, #23
 8007726:	18fb      	adds	r3, r7, r3
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	005b      	lsls	r3, r3, #1
 800772c:	0019      	movs	r1, r3
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	185b      	adds	r3, r3, r1
 8007732:	3230      	adds	r2, #48	; 0x30
 8007734:	b2d2      	uxtb	r2, r2
 8007736:	701a      	strb	r2, [r3, #0]
 8007738:	e00c      	b.n	8007754 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	0f1b      	lsrs	r3, r3, #28
 800773e:	b2da      	uxtb	r2, r3
 8007740:	2317      	movs	r3, #23
 8007742:	18fb      	adds	r3, r7, r3
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	005b      	lsls	r3, r3, #1
 8007748:	0019      	movs	r1, r3
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	185b      	adds	r3, r3, r1
 800774e:	3237      	adds	r2, #55	; 0x37
 8007750:	b2d2      	uxtb	r2, r2
 8007752:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	011b      	lsls	r3, r3, #4
 8007758:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800775a:	2117      	movs	r1, #23
 800775c:	187b      	adds	r3, r7, r1
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	005b      	lsls	r3, r3, #1
 8007762:	3301      	adds	r3, #1
 8007764:	68ba      	ldr	r2, [r7, #8]
 8007766:	18d3      	adds	r3, r2, r3
 8007768:	2200      	movs	r2, #0
 800776a:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800776c:	187b      	adds	r3, r7, r1
 800776e:	781a      	ldrb	r2, [r3, #0]
 8007770:	187b      	adds	r3, r7, r1
 8007772:	3201      	adds	r2, #1
 8007774:	701a      	strb	r2, [r3, #0]
 8007776:	2317      	movs	r3, #23
 8007778:	18fa      	adds	r2, r7, r3
 800777a:	1dfb      	adds	r3, r7, #7
 800777c:	7812      	ldrb	r2, [r2, #0]
 800777e:	781b      	ldrb	r3, [r3, #0]
 8007780:	429a      	cmp	r2, r3
 8007782:	d3c8      	bcc.n	8007716 <IntToUnicode+0x1e>
  }
}
 8007784:	46c0      	nop			; (mov r8, r8)
 8007786:	46bd      	mov	sp, r7
 8007788:	b006      	add	sp, #24
 800778a:	bd80      	pop	{r7, pc}

0800778c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a0e      	ldr	r2, [pc, #56]	; (80077d4 <HAL_PCD_MspInit+0x48>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d115      	bne.n	80077ca <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800779e:	4b0e      	ldr	r3, [pc, #56]	; (80077d8 <HAL_PCD_MspInit+0x4c>)
 80077a0:	69da      	ldr	r2, [r3, #28]
 80077a2:	4b0d      	ldr	r3, [pc, #52]	; (80077d8 <HAL_PCD_MspInit+0x4c>)
 80077a4:	2180      	movs	r1, #128	; 0x80
 80077a6:	0409      	lsls	r1, r1, #16
 80077a8:	430a      	orrs	r2, r1
 80077aa:	61da      	str	r2, [r3, #28]
 80077ac:	4b0a      	ldr	r3, [pc, #40]	; (80077d8 <HAL_PCD_MspInit+0x4c>)
 80077ae:	69da      	ldr	r2, [r3, #28]
 80077b0:	2380      	movs	r3, #128	; 0x80
 80077b2:	041b      	lsls	r3, r3, #16
 80077b4:	4013      	ands	r3, r2
 80077b6:	60fb      	str	r3, [r7, #12]
 80077b8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 80077ba:	2200      	movs	r2, #0
 80077bc:	2100      	movs	r1, #0
 80077be:	201f      	movs	r0, #31
 80077c0:	f7fa fbec 	bl	8001f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 80077c4:	201f      	movs	r0, #31
 80077c6:	f7fa fbfe 	bl	8001fc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80077ca:	46c0      	nop			; (mov r8, r8)
 80077cc:	46bd      	mov	sp, r7
 80077ce:	b004      	add	sp, #16
 80077d0:	bd80      	pop	{r7, pc}
 80077d2:	46c0      	nop			; (mov r8, r8)
 80077d4:	40005c00 	.word	0x40005c00
 80077d8:	40021000 	.word	0x40021000

080077dc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b082      	sub	sp, #8
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	239c      	movs	r3, #156	; 0x9c
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	58d2      	ldr	r2, [r2, r3]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	218c      	movs	r1, #140	; 0x8c
 80077f0:	0089      	lsls	r1, r1, #2
 80077f2:	468c      	mov	ip, r1
 80077f4:	4463      	add	r3, ip
 80077f6:	0019      	movs	r1, r3
 80077f8:	0010      	movs	r0, r2
 80077fa:	f7fe fcd3 	bl	80061a4 <USBD_LL_SetupStage>
}
 80077fe:	46c0      	nop			; (mov r8, r8)
 8007800:	46bd      	mov	sp, r7
 8007802:	b002      	add	sp, #8
 8007804:	bd80      	pop	{r7, pc}

08007806 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007806:	b580      	push	{r7, lr}
 8007808:	b082      	sub	sp, #8
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
 800780e:	000a      	movs	r2, r1
 8007810:	1cfb      	adds	r3, r7, #3
 8007812:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	239c      	movs	r3, #156	; 0x9c
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	58d0      	ldr	r0, [r2, r3]
 800781c:	1cfb      	adds	r3, r7, #3
 800781e:	781a      	ldrb	r2, [r3, #0]
 8007820:	6879      	ldr	r1, [r7, #4]
 8007822:	239e      	movs	r3, #158	; 0x9e
 8007824:	005b      	lsls	r3, r3, #1
 8007826:	0152      	lsls	r2, r2, #5
 8007828:	188a      	adds	r2, r1, r2
 800782a:	18d3      	adds	r3, r2, r3
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	1cfb      	adds	r3, r7, #3
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	0019      	movs	r1, r3
 8007834:	f7fe fd12 	bl	800625c <USBD_LL_DataOutStage>
}
 8007838:	46c0      	nop			; (mov r8, r8)
 800783a:	46bd      	mov	sp, r7
 800783c:	b002      	add	sp, #8
 800783e:	bd80      	pop	{r7, pc}

08007840 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b082      	sub	sp, #8
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	000a      	movs	r2, r1
 800784a:	1cfb      	adds	r3, r7, #3
 800784c:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	239c      	movs	r3, #156	; 0x9c
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	58d0      	ldr	r0, [r2, r3]
 8007856:	1cfb      	adds	r3, r7, #3
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	015b      	lsls	r3, r3, #5
 800785e:	18d3      	adds	r3, r2, r3
 8007860:	333c      	adds	r3, #60	; 0x3c
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	1cfb      	adds	r3, r7, #3
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	0019      	movs	r1, r3
 800786a:	f7fe fd79 	bl	8006360 <USBD_LL_DataInStage>
}
 800786e:	46c0      	nop			; (mov r8, r8)
 8007870:	46bd      	mov	sp, r7
 8007872:	b002      	add	sp, #8
 8007874:	bd80      	pop	{r7, pc}

08007876 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007876:	b580      	push	{r7, lr}
 8007878:	b082      	sub	sp, #8
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	239c      	movs	r3, #156	; 0x9c
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	58d3      	ldr	r3, [r2, r3]
 8007886:	0018      	movs	r0, r3
 8007888:	f7fe feb0 	bl	80065ec <USBD_LL_SOF>
}
 800788c:	46c0      	nop			; (mov r8, r8)
 800788e:	46bd      	mov	sp, r7
 8007890:	b002      	add	sp, #8
 8007892:	bd80      	pop	{r7, pc}

08007894 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800789c:	230f      	movs	r3, #15
 800789e:	18fb      	adds	r3, r7, r3
 80078a0:	2201      	movs	r2, #1
 80078a2:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d001      	beq.n	80078b0 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 80078ac:	f7f9 f90e 	bl	8000acc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	239c      	movs	r3, #156	; 0x9c
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	58d2      	ldr	r2, [r2, r3]
 80078b8:	230f      	movs	r3, #15
 80078ba:	18fb      	adds	r3, r7, r3
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	0019      	movs	r1, r3
 80078c0:	0010      	movs	r0, r2
 80078c2:	f7fe fe52 	bl	800656a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	239c      	movs	r3, #156	; 0x9c
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	58d3      	ldr	r3, [r2, r3]
 80078ce:	0018      	movs	r0, r3
 80078d0:	f7fe fe03 	bl	80064da <USBD_LL_Reset>
}
 80078d4:	46c0      	nop			; (mov r8, r8)
 80078d6:	46bd      	mov	sp, r7
 80078d8:	b004      	add	sp, #16
 80078da:	bd80      	pop	{r7, pc}

080078dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	239c      	movs	r3, #156	; 0x9c
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	58d3      	ldr	r3, [r2, r3]
 80078ec:	0018      	movs	r0, r3
 80078ee:	f7fe fe4d 	bl	800658c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d005      	beq.n	8007906 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80078fa:	4b05      	ldr	r3, [pc, #20]	; (8007910 <HAL_PCD_SuspendCallback+0x34>)
 80078fc:	691a      	ldr	r2, [r3, #16]
 80078fe:	4b04      	ldr	r3, [pc, #16]	; (8007910 <HAL_PCD_SuspendCallback+0x34>)
 8007900:	2106      	movs	r1, #6
 8007902:	430a      	orrs	r2, r1
 8007904:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 8007906:	46c0      	nop			; (mov r8, r8)
 8007908:	46bd      	mov	sp, r7
 800790a:	b002      	add	sp, #8
 800790c:	bd80      	pop	{r7, pc}
 800790e:	46c0      	nop			; (mov r8, r8)
 8007910:	e000ed00 	.word	0xe000ed00

08007914 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d007      	beq.n	8007934 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007924:	4b09      	ldr	r3, [pc, #36]	; (800794c <HAL_PCD_ResumeCallback+0x38>)
 8007926:	691a      	ldr	r2, [r3, #16]
 8007928:	4b08      	ldr	r3, [pc, #32]	; (800794c <HAL_PCD_ResumeCallback+0x38>)
 800792a:	2106      	movs	r1, #6
 800792c:	438a      	bics	r2, r1
 800792e:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 8007930:	f000 fa22 	bl	8007d78 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	239c      	movs	r3, #156	; 0x9c
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	58d3      	ldr	r3, [r2, r3]
 800793c:	0018      	movs	r0, r3
 800793e:	f7fe fe3d 	bl	80065bc <USBD_LL_Resume>
}
 8007942:	46c0      	nop			; (mov r8, r8)
 8007944:	46bd      	mov	sp, r7
 8007946:	b002      	add	sp, #8
 8007948:	bd80      	pop	{r7, pc}
 800794a:	46c0      	nop			; (mov r8, r8)
 800794c:	e000ed00 	.word	0xe000ed00

08007950 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8007958:	4a27      	ldr	r2, [pc, #156]	; (80079f8 <USBD_LL_Init+0xa8>)
 800795a:	239c      	movs	r3, #156	; 0x9c
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	6879      	ldr	r1, [r7, #4]
 8007960:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	23b0      	movs	r3, #176	; 0xb0
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	4923      	ldr	r1, [pc, #140]	; (80079f8 <USBD_LL_Init+0xa8>)
 800796a:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800796c:	4b22      	ldr	r3, [pc, #136]	; (80079f8 <USBD_LL_Init+0xa8>)
 800796e:	4a23      	ldr	r2, [pc, #140]	; (80079fc <USBD_LL_Init+0xac>)
 8007970:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007972:	4b21      	ldr	r3, [pc, #132]	; (80079f8 <USBD_LL_Init+0xa8>)
 8007974:	2208      	movs	r2, #8
 8007976:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007978:	4b1f      	ldr	r3, [pc, #124]	; (80079f8 <USBD_LL_Init+0xa8>)
 800797a:	2202      	movs	r2, #2
 800797c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800797e:	4b1e      	ldr	r3, [pc, #120]	; (80079f8 <USBD_LL_Init+0xa8>)
 8007980:	2202      	movs	r2, #2
 8007982:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007984:	4b1c      	ldr	r3, [pc, #112]	; (80079f8 <USBD_LL_Init+0xa8>)
 8007986:	2200      	movs	r2, #0
 8007988:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800798a:	4b1b      	ldr	r3, [pc, #108]	; (80079f8 <USBD_LL_Init+0xa8>)
 800798c:	2200      	movs	r2, #0
 800798e:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007990:	4b19      	ldr	r3, [pc, #100]	; (80079f8 <USBD_LL_Init+0xa8>)
 8007992:	2200      	movs	r2, #0
 8007994:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007996:	4b18      	ldr	r3, [pc, #96]	; (80079f8 <USBD_LL_Init+0xa8>)
 8007998:	0018      	movs	r0, r3
 800799a:	f7fa fdc7 	bl	800252c <HAL_PCD_Init>
 800799e:	1e03      	subs	r3, r0, #0
 80079a0:	d001      	beq.n	80079a6 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 80079a2:	f7f9 f893 	bl	8000acc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	23b0      	movs	r3, #176	; 0xb0
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	58d0      	ldr	r0, [r2, r3]
 80079ae:	2318      	movs	r3, #24
 80079b0:	2200      	movs	r2, #0
 80079b2:	2100      	movs	r1, #0
 80079b4:	f7fb fd48 	bl	8003448 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	23b0      	movs	r3, #176	; 0xb0
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	58d0      	ldr	r0, [r2, r3]
 80079c0:	2358      	movs	r3, #88	; 0x58
 80079c2:	2200      	movs	r2, #0
 80079c4:	2180      	movs	r1, #128	; 0x80
 80079c6:	f7fb fd3f 	bl	8003448 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	23b0      	movs	r3, #176	; 0xb0
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	58d0      	ldr	r0, [r2, r3]
 80079d2:	2398      	movs	r3, #152	; 0x98
 80079d4:	2200      	movs	r2, #0
 80079d6:	2181      	movs	r1, #129	; 0x81
 80079d8:	f7fb fd36 	bl	8003448 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	23b0      	movs	r3, #176	; 0xb0
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	58d0      	ldr	r0, [r2, r3]
 80079e4:	23d8      	movs	r3, #216	; 0xd8
 80079e6:	2200      	movs	r2, #0
 80079e8:	2101      	movs	r1, #1
 80079ea:	f7fb fd2d 	bl	8003448 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	0018      	movs	r0, r3
 80079f2:	46bd      	mov	sp, r7
 80079f4:	b002      	add	sp, #8
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	200009e0 	.word	0x200009e0
 80079fc:	40005c00 	.word	0x40005c00

08007a00 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a02:	b085      	sub	sp, #20
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a08:	210f      	movs	r1, #15
 8007a0a:	187b      	adds	r3, r7, r1
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a10:	260e      	movs	r6, #14
 8007a12:	19bb      	adds	r3, r7, r6
 8007a14:	2200      	movs	r2, #0
 8007a16:	701a      	strb	r2, [r3, #0]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	23b0      	movs	r3, #176	; 0xb0
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	58d3      	ldr	r3, [r2, r3]
 8007a20:	000d      	movs	r5, r1
 8007a22:	187c      	adds	r4, r7, r1
 8007a24:	0018      	movs	r0, r3
 8007a26:	f7fa fe65 	bl	80026f4 <HAL_PCD_Start>
 8007a2a:	0003      	movs	r3, r0
 8007a2c:	7023      	strb	r3, [r4, #0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007a2e:	19bc      	adds	r4, r7, r6
 8007a30:	0029      	movs	r1, r5
 8007a32:	187b      	adds	r3, r7, r1
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	0018      	movs	r0, r3
 8007a38:	f000 f9a5 	bl	8007d86 <USBD_Get_USB_Status>
 8007a3c:	0003      	movs	r3, r0
 8007a3e:	7023      	strb	r3, [r4, #0]
  
  return usb_status;
 8007a40:	19bb      	adds	r3, r7, r6
 8007a42:	781b      	ldrb	r3, [r3, #0]
}
 8007a44:	0018      	movs	r0, r3
 8007a46:	46bd      	mov	sp, r7
 8007a48:	b005      	add	sp, #20
 8007a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007a4c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a4e:	b085      	sub	sp, #20
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	000c      	movs	r4, r1
 8007a56:	0010      	movs	r0, r2
 8007a58:	0019      	movs	r1, r3
 8007a5a:	1cfb      	adds	r3, r7, #3
 8007a5c:	1c22      	adds	r2, r4, #0
 8007a5e:	701a      	strb	r2, [r3, #0]
 8007a60:	1cbb      	adds	r3, r7, #2
 8007a62:	1c02      	adds	r2, r0, #0
 8007a64:	701a      	strb	r2, [r3, #0]
 8007a66:	003b      	movs	r3, r7
 8007a68:	1c0a      	adds	r2, r1, #0
 8007a6a:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a6c:	260f      	movs	r6, #15
 8007a6e:	19bb      	adds	r3, r7, r6
 8007a70:	2200      	movs	r2, #0
 8007a72:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a74:	250e      	movs	r5, #14
 8007a76:	197b      	adds	r3, r7, r5
 8007a78:	2200      	movs	r2, #0
 8007a7a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	23b0      	movs	r3, #176	; 0xb0
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	58d0      	ldr	r0, [r2, r3]
 8007a84:	19bc      	adds	r4, r7, r6
 8007a86:	1cbb      	adds	r3, r7, #2
 8007a88:	781d      	ldrb	r5, [r3, #0]
 8007a8a:	003b      	movs	r3, r7
 8007a8c:	881a      	ldrh	r2, [r3, #0]
 8007a8e:	1cfb      	adds	r3, r7, #3
 8007a90:	7819      	ldrb	r1, [r3, #0]
 8007a92:	002b      	movs	r3, r5
 8007a94:	f7fb f807 	bl	8002aa6 <HAL_PCD_EP_Open>
 8007a98:	0003      	movs	r3, r0
 8007a9a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007a9c:	250e      	movs	r5, #14
 8007a9e:	197c      	adds	r4, r7, r5
 8007aa0:	19bb      	adds	r3, r7, r6
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	0018      	movs	r0, r3
 8007aa6:	f000 f96e 	bl	8007d86 <USBD_Get_USB_Status>
 8007aaa:	0003      	movs	r3, r0
 8007aac:	7023      	strb	r3, [r4, #0]
 
  return usb_status;
 8007aae:	197b      	adds	r3, r7, r5
 8007ab0:	781b      	ldrb	r3, [r3, #0]
}
 8007ab2:	0018      	movs	r0, r3
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	b005      	add	sp, #20
 8007ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007aba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007aba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007abc:	b085      	sub	sp, #20
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
 8007ac2:	000a      	movs	r2, r1
 8007ac4:	1cfb      	adds	r3, r7, #3
 8007ac6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ac8:	210f      	movs	r1, #15
 8007aca:	187b      	adds	r3, r7, r1
 8007acc:	2200      	movs	r2, #0
 8007ace:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ad0:	260e      	movs	r6, #14
 8007ad2:	19bb      	adds	r3, r7, r6
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	701a      	strb	r2, [r3, #0]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	23b0      	movs	r3, #176	; 0xb0
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	58d2      	ldr	r2, [r2, r3]
 8007ae0:	000d      	movs	r5, r1
 8007ae2:	187c      	adds	r4, r7, r1
 8007ae4:	1cfb      	adds	r3, r7, #3
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	0019      	movs	r1, r3
 8007aea:	0010      	movs	r0, r2
 8007aec:	f7fb f84d 	bl	8002b8a <HAL_PCD_EP_Close>
 8007af0:	0003      	movs	r3, r0
 8007af2:	7023      	strb	r3, [r4, #0]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007af4:	19bc      	adds	r4, r7, r6
 8007af6:	0029      	movs	r1, r5
 8007af8:	187b      	adds	r3, r7, r1
 8007afa:	781b      	ldrb	r3, [r3, #0]
 8007afc:	0018      	movs	r0, r3
 8007afe:	f000 f942 	bl	8007d86 <USBD_Get_USB_Status>
 8007b02:	0003      	movs	r3, r0
 8007b04:	7023      	strb	r3, [r4, #0]

  return usb_status;  
 8007b06:	19bb      	adds	r3, r7, r6
 8007b08:	781b      	ldrb	r3, [r3, #0]
}
 8007b0a:	0018      	movs	r0, r3
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	b005      	add	sp, #20
 8007b10:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007b12 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b14:	b085      	sub	sp, #20
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
 8007b1a:	000a      	movs	r2, r1
 8007b1c:	1cfb      	adds	r3, r7, #3
 8007b1e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b20:	210f      	movs	r1, #15
 8007b22:	187b      	adds	r3, r7, r1
 8007b24:	2200      	movs	r2, #0
 8007b26:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b28:	260e      	movs	r6, #14
 8007b2a:	19bb      	adds	r3, r7, r6
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	701a      	strb	r2, [r3, #0]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	23b0      	movs	r3, #176	; 0xb0
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	58d2      	ldr	r2, [r2, r3]
 8007b38:	000d      	movs	r5, r1
 8007b3a:	187c      	adds	r4, r7, r1
 8007b3c:	1cfb      	adds	r3, r7, #3
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	0019      	movs	r1, r3
 8007b42:	0010      	movs	r0, r2
 8007b44:	f7fb f8ed 	bl	8002d22 <HAL_PCD_EP_SetStall>
 8007b48:	0003      	movs	r3, r0
 8007b4a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b4c:	19bc      	adds	r4, r7, r6
 8007b4e:	0029      	movs	r1, r5
 8007b50:	187b      	adds	r3, r7, r1
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	0018      	movs	r0, r3
 8007b56:	f000 f916 	bl	8007d86 <USBD_Get_USB_Status>
 8007b5a:	0003      	movs	r3, r0
 8007b5c:	7023      	strb	r3, [r4, #0]
 
  return usb_status;  
 8007b5e:	19bb      	adds	r3, r7, r6
 8007b60:	781b      	ldrb	r3, [r3, #0]
}
 8007b62:	0018      	movs	r0, r3
 8007b64:	46bd      	mov	sp, r7
 8007b66:	b005      	add	sp, #20
 8007b68:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007b6a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b6c:	b085      	sub	sp, #20
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
 8007b72:	000a      	movs	r2, r1
 8007b74:	1cfb      	adds	r3, r7, #3
 8007b76:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b78:	210f      	movs	r1, #15
 8007b7a:	187b      	adds	r3, r7, r1
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b80:	260e      	movs	r6, #14
 8007b82:	19bb      	adds	r3, r7, r6
 8007b84:	2200      	movs	r2, #0
 8007b86:	701a      	strb	r2, [r3, #0]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	23b0      	movs	r3, #176	; 0xb0
 8007b8c:	009b      	lsls	r3, r3, #2
 8007b8e:	58d2      	ldr	r2, [r2, r3]
 8007b90:	000d      	movs	r5, r1
 8007b92:	187c      	adds	r4, r7, r1
 8007b94:	1cfb      	adds	r3, r7, #3
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	0019      	movs	r1, r3
 8007b9a:	0010      	movs	r0, r2
 8007b9c:	f7fb f927 	bl	8002dee <HAL_PCD_EP_ClrStall>
 8007ba0:	0003      	movs	r3, r0
 8007ba2:	7023      	strb	r3, [r4, #0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ba4:	19bc      	adds	r4, r7, r6
 8007ba6:	0029      	movs	r1, r5
 8007ba8:	187b      	adds	r3, r7, r1
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	0018      	movs	r0, r3
 8007bae:	f000 f8ea 	bl	8007d86 <USBD_Get_USB_Status>
 8007bb2:	0003      	movs	r3, r0
 8007bb4:	7023      	strb	r3, [r4, #0]

  return usb_status; 
 8007bb6:	19bb      	adds	r3, r7, r6
 8007bb8:	781b      	ldrb	r3, [r3, #0]
}
 8007bba:	0018      	movs	r0, r3
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	b005      	add	sp, #20
 8007bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007bc2 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007bc2:	b580      	push	{r7, lr}
 8007bc4:	b084      	sub	sp, #16
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	6078      	str	r0, [r7, #4]
 8007bca:	000a      	movs	r2, r1
 8007bcc:	1cfb      	adds	r3, r7, #3
 8007bce:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	23b0      	movs	r3, #176	; 0xb0
 8007bd4:	009b      	lsls	r3, r3, #2
 8007bd6:	58d3      	ldr	r3, [r2, r3]
 8007bd8:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8007bda:	1cfb      	adds	r3, r7, #3
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	b25b      	sxtb	r3, r3
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	da0a      	bge.n	8007bfa <USBD_LL_IsStallEP+0x38>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007be4:	1cfb      	adds	r3, r7, #3
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	227f      	movs	r2, #127	; 0x7f
 8007bea:	4013      	ands	r3, r2
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	212a      	movs	r1, #42	; 0x2a
 8007bf0:	015b      	lsls	r3, r3, #5
 8007bf2:	18d3      	adds	r3, r2, r3
 8007bf4:	185b      	adds	r3, r3, r1
 8007bf6:	781b      	ldrb	r3, [r3, #0]
 8007bf8:	e00a      	b.n	8007c10 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007bfa:	1cfb      	adds	r3, r7, #3
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	227f      	movs	r2, #127	; 0x7f
 8007c00:	401a      	ands	r2, r3
 8007c02:	68f9      	ldr	r1, [r7, #12]
 8007c04:	2395      	movs	r3, #149	; 0x95
 8007c06:	005b      	lsls	r3, r3, #1
 8007c08:	0152      	lsls	r2, r2, #5
 8007c0a:	188a      	adds	r2, r1, r2
 8007c0c:	18d3      	adds	r3, r2, r3
 8007c0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007c10:	0018      	movs	r0, r3
 8007c12:	46bd      	mov	sp, r7
 8007c14:	b004      	add	sp, #16
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	000a      	movs	r2, r1
 8007c22:	1cfb      	adds	r3, r7, #3
 8007c24:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c26:	210f      	movs	r1, #15
 8007c28:	187b      	adds	r3, r7, r1
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c2e:	260e      	movs	r6, #14
 8007c30:	19bb      	adds	r3, r7, r6
 8007c32:	2200      	movs	r2, #0
 8007c34:	701a      	strb	r2, [r3, #0]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	23b0      	movs	r3, #176	; 0xb0
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	58d2      	ldr	r2, [r2, r3]
 8007c3e:	000d      	movs	r5, r1
 8007c40:	187c      	adds	r4, r7, r1
 8007c42:	1cfb      	adds	r3, r7, #3
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	0019      	movs	r1, r3
 8007c48:	0010      	movs	r0, r2
 8007c4a:	f7fa ff01 	bl	8002a50 <HAL_PCD_SetAddress>
 8007c4e:	0003      	movs	r3, r0
 8007c50:	7023      	strb	r3, [r4, #0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c52:	19bc      	adds	r4, r7, r6
 8007c54:	0029      	movs	r1, r5
 8007c56:	187b      	adds	r3, r7, r1
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	0018      	movs	r0, r3
 8007c5c:	f000 f893 	bl	8007d86 <USBD_Get_USB_Status>
 8007c60:	0003      	movs	r3, r0
 8007c62:	7023      	strb	r3, [r4, #0]
 
  return usb_status;  
 8007c64:	19bb      	adds	r3, r7, r6
 8007c66:	781b      	ldrb	r3, [r3, #0]
}
 8007c68:	0018      	movs	r0, r3
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	b005      	add	sp, #20
 8007c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007c70 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	0008      	movs	r0, r1
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	0019      	movs	r1, r3
 8007c7e:	230b      	movs	r3, #11
 8007c80:	18fb      	adds	r3, r7, r3
 8007c82:	1c02      	adds	r2, r0, #0
 8007c84:	701a      	strb	r2, [r3, #0]
 8007c86:	2408      	movs	r4, #8
 8007c88:	193b      	adds	r3, r7, r4
 8007c8a:	1c0a      	adds	r2, r1, #0
 8007c8c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c8e:	2117      	movs	r1, #23
 8007c90:	187b      	adds	r3, r7, r1
 8007c92:	2200      	movs	r2, #0
 8007c94:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c96:	2516      	movs	r5, #22
 8007c98:	197b      	adds	r3, r7, r5
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007c9e:	68fa      	ldr	r2, [r7, #12]
 8007ca0:	23b0      	movs	r3, #176	; 0xb0
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	58d0      	ldr	r0, [r2, r3]
 8007ca6:	193b      	adds	r3, r7, r4
 8007ca8:	881d      	ldrh	r5, [r3, #0]
 8007caa:	000e      	movs	r6, r1
 8007cac:	187c      	adds	r4, r7, r1
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	230b      	movs	r3, #11
 8007cb2:	18fb      	adds	r3, r7, r3
 8007cb4:	7819      	ldrb	r1, [r3, #0]
 8007cb6:	002b      	movs	r3, r5
 8007cb8:	f7fa fff3 	bl	8002ca2 <HAL_PCD_EP_Transmit>
 8007cbc:	0003      	movs	r3, r0
 8007cbe:	7023      	strb	r3, [r4, #0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007cc0:	2516      	movs	r5, #22
 8007cc2:	197c      	adds	r4, r7, r5
 8007cc4:	0031      	movs	r1, r6
 8007cc6:	187b      	adds	r3, r7, r1
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	0018      	movs	r0, r3
 8007ccc:	f000 f85b 	bl	8007d86 <USBD_Get_USB_Status>
 8007cd0:	0003      	movs	r3, r0
 8007cd2:	7023      	strb	r3, [r4, #0]
  
  return usb_status;    
 8007cd4:	197b      	adds	r3, r7, r5
 8007cd6:	781b      	ldrb	r3, [r3, #0]
}
 8007cd8:	0018      	movs	r0, r3
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	b007      	add	sp, #28
 8007cde:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007ce0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ce2:	b087      	sub	sp, #28
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	0008      	movs	r0, r1
 8007cea:	607a      	str	r2, [r7, #4]
 8007cec:	0019      	movs	r1, r3
 8007cee:	230b      	movs	r3, #11
 8007cf0:	18fb      	adds	r3, r7, r3
 8007cf2:	1c02      	adds	r2, r0, #0
 8007cf4:	701a      	strb	r2, [r3, #0]
 8007cf6:	2408      	movs	r4, #8
 8007cf8:	193b      	adds	r3, r7, r4
 8007cfa:	1c0a      	adds	r2, r1, #0
 8007cfc:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cfe:	2117      	movs	r1, #23
 8007d00:	187b      	adds	r3, r7, r1
 8007d02:	2200      	movs	r2, #0
 8007d04:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d06:	2516      	movs	r5, #22
 8007d08:	197b      	adds	r3, r7, r5
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	23b0      	movs	r3, #176	; 0xb0
 8007d12:	009b      	lsls	r3, r3, #2
 8007d14:	58d0      	ldr	r0, [r2, r3]
 8007d16:	193b      	adds	r3, r7, r4
 8007d18:	881d      	ldrh	r5, [r3, #0]
 8007d1a:	000e      	movs	r6, r1
 8007d1c:	187c      	adds	r4, r7, r1
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	230b      	movs	r3, #11
 8007d22:	18fb      	adds	r3, r7, r3
 8007d24:	7819      	ldrb	r1, [r3, #0]
 8007d26:	002b      	movs	r3, r5
 8007d28:	f7fa ff7a 	bl	8002c20 <HAL_PCD_EP_Receive>
 8007d2c:	0003      	movs	r3, r0
 8007d2e:	7023      	strb	r3, [r4, #0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d30:	2516      	movs	r5, #22
 8007d32:	197c      	adds	r4, r7, r5
 8007d34:	0031      	movs	r1, r6
 8007d36:	187b      	adds	r3, r7, r1
 8007d38:	781b      	ldrb	r3, [r3, #0]
 8007d3a:	0018      	movs	r0, r3
 8007d3c:	f000 f823 	bl	8007d86 <USBD_Get_USB_Status>
 8007d40:	0003      	movs	r3, r0
 8007d42:	7023      	strb	r3, [r4, #0]
  	
  return usb_status; 
 8007d44:	197b      	adds	r3, r7, r5
 8007d46:	781b      	ldrb	r3, [r3, #0]
}
 8007d48:	0018      	movs	r0, r3
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	b007      	add	sp, #28
 8007d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007d50 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 8007d58:	4b02      	ldr	r3, [pc, #8]	; (8007d64 <USBD_static_malloc+0x14>)
}
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	b002      	add	sp, #8
 8007d60:	bd80      	pop	{r7, pc}
 8007d62:	46c0      	nop			; (mov r8, r8)
 8007d64:	20000260 	.word	0x20000260

08007d68 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]

}
 8007d70:	46c0      	nop			; (mov r8, r8)
 8007d72:	46bd      	mov	sp, r7
 8007d74:	b002      	add	sp, #8
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007d7c:	f7f8 fd54 	bl	8000828 <SystemClock_Config>
}
 8007d80:	46c0      	nop			; (mov r8, r8)
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}

08007d86 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007d86:	b580      	push	{r7, lr}
 8007d88:	b084      	sub	sp, #16
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	0002      	movs	r2, r0
 8007d8e:	1dfb      	adds	r3, r7, #7
 8007d90:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d92:	230f      	movs	r3, #15
 8007d94:	18fb      	adds	r3, r7, r3
 8007d96:	2200      	movs	r2, #0
 8007d98:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 8007d9a:	1dfb      	adds	r3, r7, #7
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d00d      	beq.n	8007dbe <USBD_Get_USB_Status+0x38>
 8007da2:	dc02      	bgt.n	8007daa <USBD_Get_USB_Status+0x24>
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d005      	beq.n	8007db4 <USBD_Get_USB_Status+0x2e>
 8007da8:	e018      	b.n	8007ddc <USBD_Get_USB_Status+0x56>
 8007daa:	2b02      	cmp	r3, #2
 8007dac:	d00c      	beq.n	8007dc8 <USBD_Get_USB_Status+0x42>
 8007dae:	2b03      	cmp	r3, #3
 8007db0:	d00f      	beq.n	8007dd2 <USBD_Get_USB_Status+0x4c>
 8007db2:	e013      	b.n	8007ddc <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007db4:	230f      	movs	r3, #15
 8007db6:	18fb      	adds	r3, r7, r3
 8007db8:	2200      	movs	r2, #0
 8007dba:	701a      	strb	r2, [r3, #0]
    break;
 8007dbc:	e013      	b.n	8007de6 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007dbe:	230f      	movs	r3, #15
 8007dc0:	18fb      	adds	r3, r7, r3
 8007dc2:	2202      	movs	r2, #2
 8007dc4:	701a      	strb	r2, [r3, #0]
    break;
 8007dc6:	e00e      	b.n	8007de6 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007dc8:	230f      	movs	r3, #15
 8007dca:	18fb      	adds	r3, r7, r3
 8007dcc:	2201      	movs	r2, #1
 8007dce:	701a      	strb	r2, [r3, #0]
    break;
 8007dd0:	e009      	b.n	8007de6 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007dd2:	230f      	movs	r3, #15
 8007dd4:	18fb      	adds	r3, r7, r3
 8007dd6:	2202      	movs	r2, #2
 8007dd8:	701a      	strb	r2, [r3, #0]
    break;
 8007dda:	e004      	b.n	8007de6 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 8007ddc:	230f      	movs	r3, #15
 8007dde:	18fb      	adds	r3, r7, r3
 8007de0:	2202      	movs	r2, #2
 8007de2:	701a      	strb	r2, [r3, #0]
    break;
 8007de4:	46c0      	nop			; (mov r8, r8)
  }
  return usb_status;
 8007de6:	230f      	movs	r3, #15
 8007de8:	18fb      	adds	r3, r7, r3
 8007dea:	781b      	ldrb	r3, [r3, #0]
}
 8007dec:	0018      	movs	r0, r3
 8007dee:	46bd      	mov	sp, r7
 8007df0:	b004      	add	sp, #16
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <__libc_init_array>:
 8007df4:	b570      	push	{r4, r5, r6, lr}
 8007df6:	2600      	movs	r6, #0
 8007df8:	4d0c      	ldr	r5, [pc, #48]	; (8007e2c <__libc_init_array+0x38>)
 8007dfa:	4c0d      	ldr	r4, [pc, #52]	; (8007e30 <__libc_init_array+0x3c>)
 8007dfc:	1b64      	subs	r4, r4, r5
 8007dfe:	10a4      	asrs	r4, r4, #2
 8007e00:	42a6      	cmp	r6, r4
 8007e02:	d109      	bne.n	8007e18 <__libc_init_array+0x24>
 8007e04:	2600      	movs	r6, #0
 8007e06:	f000 f82b 	bl	8007e60 <_init>
 8007e0a:	4d0a      	ldr	r5, [pc, #40]	; (8007e34 <__libc_init_array+0x40>)
 8007e0c:	4c0a      	ldr	r4, [pc, #40]	; (8007e38 <__libc_init_array+0x44>)
 8007e0e:	1b64      	subs	r4, r4, r5
 8007e10:	10a4      	asrs	r4, r4, #2
 8007e12:	42a6      	cmp	r6, r4
 8007e14:	d105      	bne.n	8007e22 <__libc_init_array+0x2e>
 8007e16:	bd70      	pop	{r4, r5, r6, pc}
 8007e18:	00b3      	lsls	r3, r6, #2
 8007e1a:	58eb      	ldr	r3, [r5, r3]
 8007e1c:	4798      	blx	r3
 8007e1e:	3601      	adds	r6, #1
 8007e20:	e7ee      	b.n	8007e00 <__libc_init_array+0xc>
 8007e22:	00b3      	lsls	r3, r6, #2
 8007e24:	58eb      	ldr	r3, [r5, r3]
 8007e26:	4798      	blx	r3
 8007e28:	3601      	adds	r6, #1
 8007e2a:	e7f2      	b.n	8007e12 <__libc_init_array+0x1e>
 8007e2c:	0800800c 	.word	0x0800800c
 8007e30:	0800800c 	.word	0x0800800c
 8007e34:	0800800c 	.word	0x0800800c
 8007e38:	08008010 	.word	0x08008010

08007e3c <memcpy>:
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	b510      	push	{r4, lr}
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d100      	bne.n	8007e46 <memcpy+0xa>
 8007e44:	bd10      	pop	{r4, pc}
 8007e46:	5ccc      	ldrb	r4, [r1, r3]
 8007e48:	54c4      	strb	r4, [r0, r3]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	e7f8      	b.n	8007e40 <memcpy+0x4>

08007e4e <memset>:
 8007e4e:	0003      	movs	r3, r0
 8007e50:	1812      	adds	r2, r2, r0
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d100      	bne.n	8007e58 <memset+0xa>
 8007e56:	4770      	bx	lr
 8007e58:	7019      	strb	r1, [r3, #0]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	e7f9      	b.n	8007e52 <memset+0x4>
	...

08007e60 <_init>:
 8007e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e62:	46c0      	nop			; (mov r8, r8)
 8007e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e66:	bc08      	pop	{r3}
 8007e68:	469e      	mov	lr, r3
 8007e6a:	4770      	bx	lr

08007e6c <_fini>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	46c0      	nop			; (mov r8, r8)
 8007e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e72:	bc08      	pop	{r3}
 8007e74:	469e      	mov	lr, r3
 8007e76:	4770      	bx	lr
