Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 26 14:48:24 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file term_interf_top_timing_summary_routed.rpt -pb term_interf_top_timing_summary_routed.pb -rpx term_interf_top_timing_summary_routed.rpx -warn_on_violation
| Design       : term_interf_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2064 register/latch pins with no clock driven by root clock pin: BTN[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/RX/o_RX_DV_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/TX/FSM_sequential_txState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/TX/FSM_sequential_txState_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA1/hsection_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA1/hsection_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: VGA1/pixel_clk_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/blank_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/db/u1/slow_clk_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[1]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[2]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[100]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[101]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[102]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[103]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[104]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[105]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[106]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[107]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[108]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[109]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[110]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[111]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[112]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[113]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[114]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[115]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[116]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[117]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[118]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[119]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[120]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[121]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[122]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[123]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[124]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[125]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[126]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[127]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[128]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[129]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[130]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[131]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[132]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[133]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[134]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[135]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[136]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[137]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[138]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[139]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[140]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[141]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[142]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[143]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[144]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[145]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[146]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[147]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[148]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[149]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[150]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[151]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[152]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[153]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[154]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[155]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[156]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[157]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[158]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[159]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[160]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[161]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[162]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[163]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[164]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[165]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[166]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[167]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[168]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[169]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[170]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[171]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[172]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[173]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[174]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[175]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[176]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[177]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[178]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[179]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[180]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[181]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[182]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[183]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[184]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[185]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[186]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[187]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[188]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[189]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[190]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[191]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[192]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[193]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[194]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[195]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[196]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[197]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[198]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[199]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[200]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[201]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[202]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[203]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[204]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[205]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[206]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[207]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[208]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[209]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[210]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[211]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[212]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[213]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[214]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[215]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[216]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[217]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[218]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[219]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[220]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[221]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[222]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[223]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[224]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[225]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[226]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[227]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[228]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[229]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[230]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[231]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[232]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[233]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[234]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[235]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[236]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[237]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[238]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[239]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[240]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[241]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[242]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[243]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[244]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[245]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[246]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[247]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[248]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[249]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[250]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[251]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[252]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[253]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[254]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[255]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[256]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[257]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[258]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[259]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[260]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[261]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[262]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[263]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[264]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[265]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[266]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[267]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[268]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[269]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[270]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[271]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[272]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[273]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[274]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[275]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[276]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[277]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[278]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[279]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[280]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[281]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[282]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[283]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[284]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[285]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[286]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[287]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[288]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[289]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[290]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[291]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[292]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[293]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[294]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[295]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[296]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[297]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[298]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[299]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[300]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[301]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[302]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[303]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[304]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[305]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[306]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[307]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[308]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[309]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[310]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[311]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[312]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[313]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[314]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[315]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[316]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[317]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[318]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[319]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[320]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[321]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[322]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[323]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[324]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[325]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[326]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[327]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[328]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[329]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[32]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[330]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[331]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[332]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[333]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[334]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[335]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[336]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[337]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[338]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[339]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[33]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[340]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[341]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[342]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[343]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[344]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[345]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[346]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[347]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[348]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[349]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[34]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[350]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[351]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[352]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[353]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[354]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[355]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[356]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[357]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[358]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[359]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[35]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[360]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[361]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[362]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[363]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[364]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[365]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[366]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[367]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[368]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[369]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[36]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[370]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[371]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[372]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[373]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[374]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[375]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[376]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[377]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[378]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[379]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[37]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[380]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[381]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[382]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[383]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[384]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[385]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[386]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[387]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[388]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[389]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[38]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[390]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[391]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[392]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[393]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[394]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[395]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[396]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[397]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[398]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[399]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[39]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[400]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[401]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[402]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[403]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[404]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[405]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[406]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[407]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[408]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[409]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[40]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[410]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[411]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[412]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[413]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[414]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[415]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[416]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[417]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[418]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[419]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[41]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[420]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[421]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[422]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[423]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[424]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[425]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[426]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[427]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[428]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[429]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[42]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[430]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[431]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[432]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[433]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[434]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[435]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[436]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[437]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[438]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[439]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[43]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[440]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[441]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[442]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[443]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[444]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[445]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[446]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[447]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[448]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[449]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[44]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[450]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[451]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[452]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[453]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[454]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[455]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[456]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[457]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[458]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[459]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[45]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[460]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[461]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[462]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[463]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[464]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[465]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[466]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[467]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[468]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[469]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[46]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[470]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[471]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[472]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[473]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[474]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[475]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[476]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[477]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[478]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[479]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[47]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[480]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[481]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[482]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[483]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[484]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[485]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[486]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[487]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[488]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[489]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[48]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[490]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[491]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[492]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[493]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[494]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[495]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[496]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[497]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[498]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[499]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[49]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[500]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[501]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[502]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[503]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[504]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[505]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[506]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[507]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[508]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[509]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[50]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[510]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[511]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[51]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[52]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[53]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[54]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[55]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[56]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[57]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[58]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[59]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[60]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[61]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[62]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[63]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[64]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[65]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[66]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[67]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[68]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[69]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[70]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[71]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[72]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[73]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[74]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[75]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[76]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[77]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[78]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[79]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[80]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[81]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[82]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[83]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[84]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[85]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[86]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[87]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[88]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[89]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[90]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[91]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[92]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[93]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[94]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[95]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[96]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[97]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[98]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[99]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cs/rd_c_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cs/rd_c_reg[1]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/ap_start_cs_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[63]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[33]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[34]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[35]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[36]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: keyboard_interface/CLK50MHZ_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/debouncer1/O0_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/flag_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4628 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.135    -4603.101                   1017                 1709        0.051        0.000                      0                 1709        4.500        0.000                       0                  1122  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.135    -4603.101                   1017                 1709        0.051        0.000                      0                 1709        4.500        0.000                       0                  1122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1017  Failing Endpoints,  Worst Slack      -13.135ns,  Total Violation    -4603.101ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.135ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.267ns  (logic 18.272ns (78.532%)  route 4.995ns (21.468%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.334 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.334    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X54Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.451 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.451    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X54Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.568    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X54Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.685    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X54Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.802 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.802    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X54Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.919 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.919    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X54Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.036 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.036    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X54Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.153 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.153    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X54Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.476 r  cs/fifo/fifo_counter_reg[508]_i_1/O[1]
                         net (fo=1, routed)           0.000    28.476    cs/fifo/fifo_counter_reg[508]_i_1_n_8
    SLICE_X54Y163        FDRE                                         r  cs/fifo/fifo_counter_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.657    15.079    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y163        FDRE                                         r  cs/fifo/fifo_counter_reg[509]/C
                         clock pessimism              0.188    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X54Y163        FDRE (Setup_fdre_C_D)        0.109    15.341    cs/fifo/fifo_counter_reg[509]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -28.476    
  -------------------------------------------------------------------
                         slack                                -13.135    

Slack (VIOLATED) :        -13.132ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[485]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.921ns  (logic 17.570ns (76.655%)  route 5.351ns (23.345%))
  Logic Levels:           136  (CARRY4=134 LUT3=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.334 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.334    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X54Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.451 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.451    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X54Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.774 r  cs/fifo/fifo_counter_reg[484]_i_1/O[1]
                         net (fo=1, routed)           0.356    28.130    cs/fifo/fifo_counter_reg[484]_i_1_n_8
    SLICE_X57Y156        FDRE                                         r  cs/fifo/fifo_counter_reg[485]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.663    15.085    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y156        FDRE                                         r  cs/fifo/fifo_counter_reg[485]/C
                         clock pessimism              0.188    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X57Y156        FDRE (Setup_fdre_C_D)       -0.240    14.998    cs/fifo/fifo_counter_reg[485]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -28.130    
  -------------------------------------------------------------------
                         slack                                -13.132    

Slack (VIOLATED) :        -13.127ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.259ns  (logic 18.264ns (78.525%)  route 4.995ns (21.475%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.334 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.334    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X54Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.451 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.451    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X54Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.568    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X54Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.685    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X54Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.802 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.802    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X54Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.919 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.919    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X54Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.036 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.036    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X54Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.153 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.153    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X54Y163        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.468 r  cs/fifo/fifo_counter_reg[508]_i_1/O[3]
                         net (fo=1, routed)           0.000    28.468    cs/fifo/fifo_counter_reg[508]_i_1_n_6
    SLICE_X54Y163        FDRE                                         r  cs/fifo/fifo_counter_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.657    15.079    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y163        FDRE                                         r  cs/fifo/fifo_counter_reg[511]/C
                         clock pessimism              0.188    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X54Y163        FDRE (Setup_fdre_C_D)        0.109    15.341    cs/fifo/fifo_counter_reg[511]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -28.468    
  -------------------------------------------------------------------
                         slack                                -13.127    

Slack (VIOLATED) :        -13.074ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[478]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.868ns  (logic 17.252ns (75.442%)  route 5.616ns (24.558%))
  Logic Levels:           134  (CARRY4=132 LUT3=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.456 r  cs/fifo/fifo_counter_reg[476]_i_1/O[2]
                         net (fo=1, routed)           0.621    28.077    cs/fifo/fifo_counter_reg[476]_i_1_n_7
    SLICE_X57Y154        FDRE                                         r  cs/fifo/fifo_counter_reg[478]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.663    15.085    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y154        FDRE                                         r  cs/fifo/fifo_counter_reg[478]/C
                         clock pessimism              0.188    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X57Y154        FDRE (Setup_fdre_C_D)       -0.235    15.003    cs/fifo/fifo_counter_reg[478]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -28.077    
  -------------------------------------------------------------------
                         slack                                -13.074    

Slack (VIOLATED) :        -13.051ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.183ns  (logic 18.188ns (78.455%)  route 4.995ns (21.545%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.334 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.334    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X54Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.451 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.451    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X54Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.568    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X54Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.685    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X54Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.802 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.802    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X54Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.919 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.919    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X54Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.036 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.036    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X54Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.153 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.153    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X54Y163        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.392 r  cs/fifo/fifo_counter_reg[508]_i_1/O[2]
                         net (fo=1, routed)           0.000    28.392    cs/fifo/fifo_counter_reg[508]_i_1_n_7
    SLICE_X54Y163        FDRE                                         r  cs/fifo/fifo_counter_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.657    15.079    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y163        FDRE                                         r  cs/fifo/fifo_counter_reg[510]/C
                         clock pessimism              0.188    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X54Y163        FDRE (Setup_fdre_C_D)        0.109    15.341    cs/fifo/fifo_counter_reg[510]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -28.392    
  -------------------------------------------------------------------
                         slack                                -13.051    

Slack (VIOLATED) :        -13.031ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.163ns  (logic 18.168ns (78.436%)  route 4.995ns (21.564%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.334 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.334    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X54Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.451 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.451    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X54Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.568    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X54Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.685    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X54Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.802 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.802    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X54Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.919 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.919    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X54Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.036 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.036    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X54Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.153 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.153    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X54Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.372 r  cs/fifo/fifo_counter_reg[508]_i_1/O[0]
                         net (fo=1, routed)           0.000    28.372    cs/fifo/fifo_counter_reg[508]_i_1_n_9
    SLICE_X54Y163        FDRE                                         r  cs/fifo/fifo_counter_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.657    15.079    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y163        FDRE                                         r  cs/fifo/fifo_counter_reg[508]/C
                         clock pessimism              0.188    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X54Y163        FDRE (Setup_fdre_C_D)        0.109    15.341    cs/fifo/fifo_counter_reg[508]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -28.372    
  -------------------------------------------------------------------
                         slack                                -13.031    

Slack (VIOLATED) :        -13.023ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[479]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.808ns  (logic 17.328ns (75.975%)  route 5.480ns (24.025%))
  Logic Levels:           134  (CARRY4=132 LUT3=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.532 r  cs/fifo/fifo_counter_reg[476]_i_1/O[3]
                         net (fo=1, routed)           0.485    28.017    cs/fifo/fifo_counter_reg[476]_i_1_n_6
    SLICE_X55Y152        FDRE                                         r  cs/fifo/fifo_counter_reg[479]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.663    15.085    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y152        FDRE                                         r  cs/fifo/fifo_counter_reg[479]/C
                         clock pessimism              0.188    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X55Y152        FDRE (Setup_fdre_C_D)       -0.244    14.994    cs/fifo/fifo_counter_reg[479]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -28.017    
  -------------------------------------------------------------------
                         slack                                -13.023    

Slack (VIOLATED) :        -13.017ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.150ns  (logic 18.155ns (78.424%)  route 4.995ns (21.576%))
  Logic Levels:           141  (CARRY4=139 LUT3=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.334 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.334    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X54Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.451 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.451    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X54Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.568    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X54Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.685    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X54Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.802 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.802    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X54Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.919 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.919    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X54Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.036 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.036    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X54Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.359 r  cs/fifo/fifo_counter_reg[504]_i_1/O[1]
                         net (fo=1, routed)           0.000    28.359    cs/fifo/fifo_counter_reg[504]_i_1_n_8
    SLICE_X54Y162        FDRE                                         r  cs/fifo/fifo_counter_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.658    15.080    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y162        FDRE                                         r  cs/fifo/fifo_counter_reg[505]/C
                         clock pessimism              0.188    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X54Y162        FDRE (Setup_fdre_C_D)        0.109    15.342    cs/fifo/fifo_counter_reg[505]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -28.359    
  -------------------------------------------------------------------
                         slack                                -13.017    

Slack (VIOLATED) :        -13.009ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.142ns  (logic 18.147ns (78.417%)  route 4.995ns (21.584%))
  Logic Levels:           141  (CARRY4=139 LUT3=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X54Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.983    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X54Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.100 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.100    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X54Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.217 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.217    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X54Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.334 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.334    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X54Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.451 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.451    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X54Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.568    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X54Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.685    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X54Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.802 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.802    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X54Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.919 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.919    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X54Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.036 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.036    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X54Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.351 r  cs/fifo/fifo_counter_reg[504]_i_1/O[3]
                         net (fo=1, routed)           0.000    28.351    cs/fifo/fifo_counter_reg[504]_i_1_n_6
    SLICE_X54Y162        FDRE                                         r  cs/fifo/fifo_counter_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.658    15.080    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y162        FDRE                                         r  cs/fifo/fifo_counter_reg[507]/C
                         clock pessimism              0.188    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X54Y162        FDRE (Setup_fdre_C_D)        0.109    15.342    cs/fifo/fifo_counter_reg[507]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -28.351    
  -------------------------------------------------------------------
                         slack                                -13.009    

Slack (VIOLATED) :        -12.992ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[463]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.693ns  (logic 16.860ns (74.295%)  route 5.833ns (25.705%))
  Logic Levels:           130  (CARRY4=128 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.607     5.209    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y109        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           1.150     6.877    cs/fifo/fifo_counter_reg[293]
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.001 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.551 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.902    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.016    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.130    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.244    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.358    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.472    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.586    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.700    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.407    12.221    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  cs/fifo/fifo_counter[0]_i_8/O
                         net (fo=1, routed)           0.409    12.754    cs/fifo/fifo_counter[0]_i_8_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.391 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.508 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.625 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.742 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.742    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.859 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.859    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.976 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.976    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.093 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.210 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.210    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.327 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.327    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.444 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.444    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.561 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.561    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.678 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.795 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.795    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.912 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.913    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.030 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.030    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.147 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.264 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.264    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.381 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.381    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.498 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.615 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.615    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.732 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.732    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.849 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.849    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.966 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.966    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.083 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.200 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.200    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.317    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.434    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.551    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.668 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.668    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.785 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.785    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.902 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.902    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.019 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.136 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.136    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.253 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.370 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.370    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.487 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.487    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.604 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.847    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.964 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.964    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.081 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.081    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.198 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.198    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.315 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.315    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.432 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.549 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.666    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.783 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.783    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.900 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.900    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.017 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.017    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.134 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.134    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.251 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.251    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.368 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.485 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.485    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.602 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.602    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.719 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.719    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.953 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.953    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.070 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.070    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.187 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.187    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.304 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.304    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.421    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.538 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.655 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.655    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.772 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.772    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.889 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.889    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.006 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.006    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.123 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.123    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.240 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.240    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.357 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.357    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.474 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.474    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.591    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.708 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.708    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.825 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.825    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.942 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.942    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.059 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.059    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.176    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.293    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.410    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.527    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.644    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.878    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.995    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.112    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.229    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.463    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.580 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.580    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.697 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.706    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.823 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.823    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.940 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.940    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.057 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.057    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.174 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.174    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.291 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.291    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.408 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.408    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.525 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.525    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.642 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.642    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X54Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.759    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.876    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.993    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.110    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.227    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.461    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.578    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.695    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.812    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.929    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.046    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.163 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.163    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.280 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.280    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.397 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.397    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.514 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.514    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.631 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.632    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.749 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.749    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.064 r  cs/fifo/fifo_counter_reg[460]_i_1/O[3]
                         net (fo=1, routed)           0.839    27.903    cs/fifo/fifo_counter_reg[460]_i_1_n_6
    SLICE_X57Y142        FDRE                                         r  cs/fifo/fifo_counter_reg[463]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.488    14.910    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y142        FDRE                                         r  cs/fifo/fifo_counter_reg[463]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X57Y142        FDRE (Setup_fdre_C_D)       -0.223    14.911    cs/fifo/fifo_counter_reg[463]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -27.903    
  -------------------------------------------------------------------
                         slack                                -12.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[253]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.367ns (81.726%)  route 0.082ns (18.274%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cs/fifo/fifo_counter_reg[253]/Q
                         net (fo=4, routed)           0.081     1.730    cs/fifo/fifo_counter_reg[253]
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.880 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.933 r  cs/fifo/fifo_counter_reg[256]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    cs/fifo/fifo_counter_reg[256]_i_1_n_9
    SLICE_X54Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[256]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.882    cs/fifo/fifo_counter_reg[256]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[253]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[258]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.380ns (82.240%)  route 0.082ns (17.760%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cs/fifo/fifo_counter_reg[253]/Q
                         net (fo=4, routed)           0.081     1.730    cs/fifo/fifo_counter_reg[253]
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.880 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.946 r  cs/fifo/fifo_counter_reg[256]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    cs/fifo/fifo_counter_reg[256]_i_1_n_7
    SLICE_X54Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[258]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[258]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.882    cs/fifo/fifo_counter_reg[258]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.336ns (80.790%)  route 0.080ns (19.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.631     1.551    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  cs/fifo/fifo_counter_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  cs/fifo/fifo_counter_reg[54]/Q
                         net (fo=4, routed)           0.079     1.794    cs/fifo/fifo_counter_reg[54]
    SLICE_X54Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.913 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.967 r  cs/fifo/fifo_counter_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    cs/fifo/fifo_counter_reg[56]_i_1_n_9
    SLICE_X54Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.835     2.000    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[56]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.883    cs/fifo/fifo_counter_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[253]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[257]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.403ns (83.082%)  route 0.082ns (16.918%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cs/fifo/fifo_counter_reg[253]/Q
                         net (fo=4, routed)           0.081     1.730    cs/fifo/fifo_counter_reg[253]
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.880 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.969 r  cs/fifo/fifo_counter_reg[256]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.969    cs/fifo/fifo_counter_reg[256]_i_1_n_8
    SLICE_X54Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[257]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.882    cs/fifo/fifo_counter_reg[257]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[253]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[259]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.405ns (83.152%)  route 0.082ns (16.848%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cs/fifo/fifo_counter_reg[253]/Q
                         net (fo=4, routed)           0.081     1.730    cs/fifo/fifo_counter_reg[253]
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.880 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.971 r  cs/fifo/fifo_counter_reg[256]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    cs/fifo/fifo_counter_reg[256]_i_1_n_6
    SLICE_X54Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[259]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.882    cs/fifo/fifo_counter_reg[259]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[253]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[260]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.407ns (83.221%)  route 0.082ns (16.779%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cs/fifo/fifo_counter_reg[253]/Q
                         net (fo=4, routed)           0.081     1.730    cs/fifo/fifo_counter_reg[253]
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.880 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.920 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.973 r  cs/fifo/fifo_counter_reg[260]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    cs/fifo/fifo_counter_reg[260]_i_1_n_9
    SLICE_X54Y101        FDRE                                         r  cs/fifo/fifo_counter_reg[260]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  cs/fifo/fifo_counter_reg[260]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.882    cs/fifo/fifo_counter_reg[260]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.349ns (81.372%)  route 0.080ns (18.628%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.631     1.551    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  cs/fifo/fifo_counter_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  cs/fifo/fifo_counter_reg[54]/Q
                         net (fo=4, routed)           0.079     1.794    cs/fifo/fifo_counter_reg[54]
    SLICE_X54Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.913 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.980 r  cs/fifo/fifo_counter_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    cs/fifo/fifo_counter_reg[56]_i_1_n_7
    SLICE_X54Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.835     2.000    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[58]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.883    cs/fifo/fifo_counter_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 UART_con/RX/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_con/RX/o_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.540%)  route 0.273ns (59.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.558     1.477    UART_con/RX/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  UART_con/RX/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UART_con/RX/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.273     1.891    UART_con/RX/r_Bit_Index_reg_n_2_[1]
    SLICE_X51Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.936 r  UART_con/RX/o_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.936    UART_con/RX/o_RX_Byte[7]_i_1_n_2
    SLICE_X51Y107        FDRE                                         r  UART_con/RX/o_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.993    UART_con/RX/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y107        FDRE                                         r  UART_con/RX/o_RX_Byte_reg[7]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.092     1.834    UART_con/RX/o_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 UART_con/TX/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_con/TX/bitIndex_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.567     1.486    UART_con/TX/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  UART_con/TX/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  UART_con/TX/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.117     1.745    UART_con/TX/bitIndex_reg[15]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  UART_con/TX/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    UART_con/TX/bitIndex_reg[12]_i_1_n_2
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  UART_con/TX/bitIndex_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    UART_con/TX/bitIndex_reg[16]_i_1_n_9
    SLICE_X61Y100        FDRE                                         r  UART_con/TX/bitIndex_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.832     1.997    UART_con/TX/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y100        FDRE                                         r  UART_con/TX/bitIndex_reg[16]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    UART_con/TX/bitIndex_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_con/RX/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_con/RX/o_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.452%)  route 0.274ns (59.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.558     1.477    UART_con/RX/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  UART_con/RX/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UART_con/RX/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.274     1.892    UART_con/RX/r_Bit_Index_reg_n_2_[1]
    SLICE_X51Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  UART_con/RX/o_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.937    UART_con/RX/o_RX_Byte[2]_i_1_n_2
    SLICE_X51Y107        FDRE                                         r  UART_con/RX/o_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.993    UART_con/RX/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y107        FDRE                                         r  UART_con/RX/o_RX_Byte_reg[2]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.091     1.833    UART_con/RX/o_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y38    cs/fifo/buf_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38    cs/fifo/buf_mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   stall_cs_reg[1]_i_1/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y125   cs/fifo/fifo_counter_reg[358]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y125   cs/fifo/fifo_counter_reg[359]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y44    cs/fifo/fifo_counter_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y126   cs/fifo/fifo_counter_reg[360]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y126   cs/fifo/fifo_counter_reg[361]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y126   cs/fifo/fifo_counter_reg[362]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y149   dp1/reg0/dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y148   dp1/reg0/dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y148   dp1/reg0/dout_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y149   dp1/reg0/dout_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y149   dp1/reg0/dout_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y179   dp1/reg1/dout_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y166   dp1/reg1/dout_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y147   dp1/reg1/dout_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y147   dp1/reg1/dout_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y147   dp1/reg1/dout_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y44    cs/fifo/fifo_counter_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y128   cs/fifo/fifo_counter_reg[368]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y128   cs/fifo/fifo_counter_reg[369]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45    cs/fifo/fifo_counter_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y128   cs/fifo/fifo_counter_reg[370]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y128   cs/fifo/fifo_counter_reg[371]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y107   UART_con/RX/o_RX_Byte_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y107   UART_con/RX/o_RX_Byte_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45    cs/fifo/fifo_counter_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45    cs/fifo/fifo_counter_reg[38]/C



