{
	"finish__design__instance__count__class:antenna_cell": 2,
	"finish__design__instance__area__class:antenna_cell": 11.2896,
	"finish__design__instance__count__class:buffer": 12,
	"finish__design__instance__area__class:buffer": 1083.8,
	"finish__design__instance__count__class:clock_buffer": 14,
	"finish__design__instance__area__class:clock_buffer": 2314.37,
	"finish__design__instance__count__class:timing_repair_buffer": 134,
	"finish__design__instance__area__class:timing_repair_buffer": 6051.23,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 67.7376,
	"finish__design__instance__count__class:sequential_cell": 64,
	"finish__design__instance__area__class:sequential_cell": 6141.54,
	"finish__design__instance__count__class:multi_input_combinational_cell": 128,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5419.01,
	"finish__design__instance__count": 357,
	"finish__design__instance__area": 21089,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.93374,
	"finish__clock__skew__setup": 0.0249126,
	"finish__clock__skew__hold": 0.0249126,
	"finish__timing__drv__max_slew_limit": 0.818077,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.904396,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0234472,
	"finish__power__switching__total": 0.00718207,
	"finish__power__leakage__total": 1.25692e-06,
	"finish__power__total": 0.0306305,
	"finish__design__io": 134,
	"finish__design__die__area": 2.21666e+06,
	"finish__design__core__area": 2.20225e+06,
	"finish__design__instance__count": 3017,
	"finish__design__instance__area": 36104.1,
	"finish__design__instance__count__stdcell": 3017,
	"finish__design__instance__area__stdcell": 36104.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0163942,
	"finish__design__instance__utilization__stdcell": 0.0163942,
	"finish__design__rows": 294,
	"finish__design__rows:GF018hv5v_green_sc9": 294,
	"finish__design__sites": 780276,
	"finish__design__sites:GF018hv5v_green_sc9": 780276,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}