<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-common › cpufreq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cpufreq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin core clock scaling</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008-2011 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>
<span class="cp">#include &lt;linux/fs.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/time.h&gt;</span>
<span class="cp">#include &lt;asm/dpmc.h&gt;</span>


<span class="cm">/* this is the table of CCLK frequencies, in Hz */</span>
<span class="cm">/* .index is the entry in the auxiliary dpm_state_table[] */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="n">bfin_freq_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">,</span>
		<span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">,</span>
		<span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">,</span>
		<span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">,</span>
		<span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bfin_dpm_state</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">csel</span><span class="p">;</span> <span class="cm">/* system clock divider */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tscale</span><span class="p">;</span> <span class="cm">/* change the divider on the core timer interrupt */</span>
<span class="p">}</span> <span class="n">dpm_state_table</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

<span class="cp">#if defined(CONFIG_CYCLES_CLOCKSOURCE)</span>
<span class="cm">/*</span>
<span class="cm"> * normalized to maximum frequency offset for CYCLES,</span>
<span class="cm"> * used in time-ts cycles clock source, but could be used</span>
<span class="cm"> * somewhere also.</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">__bfin_cycles_off</span><span class="p">;</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__bfin_cycles_mod</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="cm">/**************************************************************************/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">bfin_init_tables</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cclk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sclk</span><span class="p">)</span>
<span class="p">{</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">csel</span><span class="p">,</span> <span class="n">min_cclk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="cm">/* Anomaly 273 seems to still exist on non-BF54x w/dcache turned on */</span>
<span class="cp">#if ANOMALY_05000273 || ANOMALY_05000274 || \</span>
<span class="cp">	(!defined(CONFIG_BF54x) &amp;&amp; defined(CONFIG_BFIN_EXTMEM_DCACHEABLE))</span>
	<span class="n">min_cclk</span> <span class="o">=</span> <span class="n">sclk</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">min_cclk</span> <span class="o">=</span> <span class="n">sclk</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef CONFIG_BF60x</span>
	<span class="n">csel</span> <span class="o">=</span> <span class="p">((</span><span class="n">bfin_read_PLL_DIV</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">CSEL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">csel</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>  <span class="p">(</span><span class="n">cclk</span> <span class="o">&gt;&gt;</span> <span class="n">index</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">min_cclk</span> <span class="o">&amp;&amp;</span> <span class="n">csel</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">,</span> <span class="n">csel</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_freq_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">cclk</span> <span class="o">&gt;&gt;</span> <span class="n">index</span><span class="p">;</span>
<span class="cp">#ifndef CONFIG_BF60x</span>
		<span class="n">dpm_state_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">csel</span> <span class="o">=</span> <span class="n">csel</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* Shift now into PLL_DIV bitpos */</span>
		<span class="n">dpm_state_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tscale</span> <span class="o">=</span>  <span class="p">(</span><span class="n">TIME_SCALE</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">csel</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#else</span>
		<span class="n">dpm_state_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">csel</span> <span class="o">=</span> <span class="n">csel</span><span class="p">;</span>
		<span class="n">dpm_state_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tscale</span> <span class="o">=</span>  <span class="n">TIME_SCALE</span> <span class="o">&gt;&gt;</span> <span class="n">index</span><span class="p">;</span>
<span class="cp">#endif</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: freq:%d csel:0x%x tscale:%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						 <span class="n">bfin_freq_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">frequency</span><span class="p">,</span>
						 <span class="n">dpm_state_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">csel</span><span class="p">,</span>
						 <span class="n">dpm_state_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tscale</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_adjust_core_timer</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tscale</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span><span class="n">info</span><span class="p">;</span>

	<span class="cm">/* we have to adjust the core timer, because it is using cclk */</span>
	<span class="n">tscale</span> <span class="o">=</span> <span class="n">dpm_state_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tscale</span><span class="p">;</span>
	<span class="n">bfin_write_TSCALE</span><span class="p">(</span><span class="n">tscale</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">bfin_getfreq_khz</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Both CoreA/B have the same core clock */</span>
	<span class="k">return</span> <span class="n">get_cclk</span><span class="p">()</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_BF60x</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cpu_set_cclk</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">new</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;CCLK&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">new</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_target</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">poli</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">target_freq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">relation</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef CONFIG_BF60x</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">plldiv</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">cclk_hz</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpufreq_freqs</span> <span class="n">freqs</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lpj_ref</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span>  <span class="n">lpj_ref_freq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_CYCLES_CLOCKSOURCE)</span>
	<span class="n">cycles_t</span> <span class="n">cycles</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span> <span class="o">=</span> <span class="n">cpufreq_cpu_get</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">policy</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpufreq_frequency_table_target</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">bfin_freq_table</span><span class="p">,</span>
				 <span class="n">target_freq</span><span class="p">,</span> <span class="n">relation</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">index</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="n">cclk_hz</span> <span class="o">=</span> <span class="n">bfin_freq_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">frequency</span><span class="p">;</span>

		<span class="n">freqs</span><span class="p">.</span><span class="n">old</span> <span class="o">=</span> <span class="n">bfin_getfreq_khz</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">=</span> <span class="n">cclk_hz</span><span class="p">;</span>
		<span class="n">freqs</span><span class="p">.</span><span class="n">cpu</span> <span class="o">=</span> <span class="n">cpu</span><span class="p">;</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: changing cclk to %lu; target = %u, oldfreq = %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">cclk_hz</span><span class="p">,</span> <span class="n">target_freq</span><span class="p">,</span> <span class="n">freqs</span><span class="p">.</span><span class="n">old</span><span class="p">);</span>

		<span class="n">cpufreq_notify_transition</span><span class="p">(</span><span class="o">&amp;</span><span class="n">freqs</span><span class="p">,</span> <span class="n">CPUFREQ_PRECHANGE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">==</span> <span class="n">CPUFREQ_CPU</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">flags</span> <span class="o">=</span> <span class="n">hard_local_irq_save</span><span class="p">();</span>
<span class="cp">#ifndef CONFIG_BF60x</span>
			<span class="n">plldiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">bfin_read_PLL_DIV</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">SSEL</span><span class="p">)</span> <span class="o">|</span>
						<span class="n">dpm_state_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">csel</span><span class="p">;</span>
			<span class="n">bfin_write_PLL_DIV</span><span class="p">(</span><span class="n">plldiv</span><span class="p">);</span>
<span class="cp">#else</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">cpu_set_cclk</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq set freq failed %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
<span class="cp">#endif</span>
			<span class="n">on_each_cpu</span><span class="p">(</span><span class="n">bfin_adjust_core_timer</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">index</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#if defined(CONFIG_CYCLES_CLOCKSOURCE)</span>
			<span class="n">cycles</span> <span class="o">=</span> <span class="n">get_cycles</span><span class="p">();</span>
			<span class="n">SSYNC</span><span class="p">();</span>
			<span class="n">cycles</span> <span class="o">+=</span> <span class="mi">10</span><span class="p">;</span> <span class="cm">/* ~10 cycles we lose after get_cycles() */</span>
			<span class="n">__bfin_cycles_off</span> <span class="o">+=</span>
			    <span class="p">(</span><span class="n">cycles</span> <span class="o">&lt;&lt;</span> <span class="n">__bfin_cycles_mod</span><span class="p">)</span> <span class="o">-</span> <span class="p">(</span><span class="n">cycles</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">);</span>
			<span class="n">__bfin_cycles_mod</span> <span class="o">=</span> <span class="n">index</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lpj_ref_freq</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">lpj_ref</span> <span class="o">=</span> <span class="n">loops_per_jiffy</span><span class="p">;</span>
				<span class="n">lpj_ref_freq</span> <span class="o">=</span> <span class="n">freqs</span><span class="p">.</span><span class="n">old</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">!=</span> <span class="n">freqs</span><span class="p">.</span><span class="n">old</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">loops_per_jiffy</span> <span class="o">=</span> <span class="n">cpufreq_scale</span><span class="p">(</span><span class="n">lpj_ref</span><span class="p">,</span>
						<span class="n">lpj_ref_freq</span><span class="p">,</span> <span class="n">freqs</span><span class="p">.</span><span class="n">new</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">hard_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* TODO: just test case for cycles clock source, remove later */</span>
		<span class="n">cpufreq_notify_transition</span><span class="p">(</span><span class="o">&amp;</span><span class="n">freqs</span><span class="p">,</span> <span class="n">CPUFREQ_POSTCHANGE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: done</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_verify_speed</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpufreq_frequency_table_verify</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">bfin_freq_table</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">__bfin_cpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cclk</span><span class="p">,</span> <span class="n">sclk</span><span class="p">;</span>

	<span class="n">cclk</span> <span class="o">=</span> <span class="n">get_cclk</span><span class="p">()</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="n">sclk</span> <span class="o">=</span> <span class="n">get_sclk</span><span class="p">()</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">==</span> <span class="n">CPUFREQ_CPU</span><span class="p">)</span>
		<span class="n">bfin_init_tables</span><span class="p">(</span><span class="n">cclk</span><span class="p">,</span> <span class="n">sclk</span><span class="p">);</span>

	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">transition_latency</span> <span class="o">=</span> <span class="mi">50000</span><span class="p">;</span> <span class="cm">/* 50us assumed */</span>

	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cur</span> <span class="o">=</span> <span class="n">cclk</span><span class="p">;</span>
	<span class="n">cpufreq_frequency_table_get_attr</span><span class="p">(</span><span class="n">bfin_freq_table</span><span class="p">,</span> <span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">cpufreq_frequency_table_cpuinfo</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">bfin_freq_table</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">freq_attr</span> <span class="o">*</span><span class="n">bfin_freq_attr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">cpufreq_freq_attr_scaling_available_freqs</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_driver</span> <span class="n">bfin_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">verify</span> <span class="o">=</span> <span class="n">bfin_verify_speed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">target</span> <span class="o">=</span> <span class="n">bfin_target</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span> <span class="o">=</span> <span class="n">bfin_getfreq_khz</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">__bfin_cpu_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;bfin cpufreq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">attr</span> <span class="o">=</span> <span class="n">bfin_freq_attr</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">bfin_cpu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpufreq_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bfin_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">bfin_cpu_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cpufreq_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bfin_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Michael Hennerich &lt;hennerich@blackfin.uclinux.org&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;cpufreq driver for Blackfin&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">bfin_cpu_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">bfin_cpu_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
