module top_module (
    input clk,
    input x,
    output z
); 

    reg[2:0]d;
    always @(posedge clk)begin
        d[0]<=x^d[0];
        d[1]<=x&(~d[1]);
        d[2]<=x|(!d[2]);
        
    end
    assign z=~(|d);
        
endmodule
