	.section	.data
	.section	.rodata
	.section	text
	.globl	main
gcd:
.gcd:
	addi	sp,sp,-1104
	sw	ra,1100(sp)
.gcd.entry:
	li	t3,1096
	sw	t3,960(sp)
	lw	t4,960(sp)
	add	t5,sp,t4
	sw	t5,956(sp)
	lw	t4,956(sp)
	sw	a0,0(t4)
	li	t3,1092
	sw	t3,952(sp)
	lw	t4,952(sp)
	add	t5,sp,t4
	sw	t5,948(sp)
	lw	t4,948(sp)
	sw	a1,0(t4)
	li	t3,1088
	sw	t3,944(sp)
	lw	t4,944(sp)
	add	t5,sp,t4
	sw	t5,940(sp)
	lw	t4,940(sp)
	sw	a2,0(t4)
	li	t3,1084
	sw	t3,936(sp)
	lw	t4,936(sp)
	add	t5,sp,t4
	sw	t5,932(sp)
	lw	t4,932(sp)
	sw	a3,0(t4)
	li	t3,1080
	sw	t3,928(sp)
	lw	t4,928(sp)
	add	t5,sp,t4
	sw	t5,924(sp)
	lw	t4,924(sp)
	sw	a4,0(t4)
	li	t3,1076
	sw	t3,920(sp)
	lw	t4,920(sp)
	add	t5,sp,t4
	sw	t5,916(sp)
	lw	t4,916(sp)
	sw	a5,0(t4)
	li	t3,1072
	sw	t3,912(sp)
	lw	t4,912(sp)
	add	t5,sp,t4
	sw	t5,908(sp)
	lw	t4,908(sp)
	sw	a6,0(t4)
	li	t3,1068
	sw	t3,904(sp)
	lw	t4,904(sp)
	add	t5,sp,t4
	sw	t5,900(sp)
	lw	t4,900(sp)
	sw	a7,0(t4)
	li	t3,1064
	sw	t3,896(sp)
	lw	t4,896(sp)
	add	t5,sp,t4
	sw	t5,892(sp)
	lw	t4,892(sp)
	sw	riscv.register.SPILLED@4f2b503c,0(t4)
	li	t3,1060
	sw	t3,888(sp)
	lw	t4,888(sp)
	add	t5,sp,t4
	sw	t5,884(sp)
	lw	t4,884(sp)
	sw	riscv.register.SPILLED@bae7dc0,0(t4)
	li	t3,1056
	sw	t3,880(sp)
	lw	t4,880(sp)
	add	t5,sp,t4
	sw	t5,876(sp)
	lw	t4,876(sp)
	sw	riscv.register.SPILLED@209da20d,0(t4)
	li	t3,1052
	sw	t3,872(sp)
	lw	t4,872(sp)
	add	t5,sp,t4
	sw	t5,868(sp)
	lw	t4,868(sp)
	sw	riscv.register.SPILLED@e15b7e8,0(t4)
	li	t3,1048
	sw	t3,864(sp)
	lw	t4,864(sp)
	add	t5,sp,t4
	sw	t5,860(sp)
	lw	t4,860(sp)
	sw	riscv.register.SPILLED@1b2abca6,0(t4)
	li	t3,1044
	sw	t3,856(sp)
	lw	t4,856(sp)
	add	t5,sp,t4
	sw	t5,852(sp)
	lw	t4,852(sp)
	sw	riscv.register.SPILLED@6392827e,0(t4)
	li	t3,1040
	sw	t3,848(sp)
	lw	t4,848(sp)
	add	t5,sp,t4
	sw	t5,844(sp)
	lw	t4,844(sp)
	sw	riscv.register.SPILLED@2ed2d9cb,0(t4)
	li	t3,1036
	sw	t3,840(sp)
	lw	t4,840(sp)
	add	t5,sp,t4
	sw	t5,836(sp)
	lw	t4,836(sp)
	sw	riscv.register.SPILLED@d5b810e,0(t4)
	li	t3,1032
	sw	t3,832(sp)
	lw	t4,832(sp)
	add	t5,sp,t4
	sw	t5,828(sp)
	lw	t4,828(sp)
	sw	riscv.register.SPILLED@43dac38f,0(t4)
	li	t3,1028
	sw	t3,824(sp)
	lw	t4,824(sp)
	add	t5,sp,t4
	sw	t5,820(sp)
	lw	t4,820(sp)
	sw	riscv.register.SPILLED@342c38f8,0(t4)
	li	t3,1024
	sw	t3,816(sp)
	lw	t4,816(sp)
	add	t5,sp,t4
	sw	t5,812(sp)
	lw	t4,812(sp)
	sw	riscv.register.SPILLED@c88a337,0(t4)
	li	t3,1020
	sw	t3,808(sp)
	lw	t4,808(sp)
	add	t5,sp,t4
	sw	t5,804(sp)
	lw	t4,804(sp)
	sw	riscv.register.SPILLED@5d0a1059,0(t4)
	li	t3,1016
	sw	t3,800(sp)
	lw	t4,800(sp)
	add	t5,sp,t4
	sw	t5,796(sp)
	lw	t4,796(sp)
	sw	riscv.register.SPILLED@485966cc,0(t4)
	li	t3,1012
	sw	t3,792(sp)
	lw	t4,792(sp)
	add	t5,sp,t4
	sw	t5,788(sp)
	lw	t4,788(sp)
	sw	riscv.register.SPILLED@1de76cc7,0(t4)
	li	t3,1008
	sw	t3,784(sp)
	lw	t4,784(sp)
	add	t5,sp,t4
	sw	t5,780(sp)
	lw	t4,780(sp)
	sw	riscv.register.SPILLED@54bff557,0(t4)
	li	t3,1004
	sw	t3,776(sp)
	lw	t4,776(sp)
	add	t5,sp,t4
	sw	t5,772(sp)
	lw	t4,772(sp)
	sw	riscv.register.SPILLED@593aaf41,0(t4)
	li	t3,1000
	sw	t3,768(sp)
	lw	t4,768(sp)
	add	t5,sp,t4
	sw	t5,764(sp)
	lw	t4,764(sp)
	sw	riscv.register.SPILLED@5a56cdac,0(t4)
	li	t3,996
	sw	t3,760(sp)
	lw	t4,760(sp)
	add	t5,sp,t4
	sw	t5,756(sp)
	lw	t4,756(sp)
	sw	riscv.register.SPILLED@7c711375,0(t4)
	li	t3,992
	sw	t3,752(sp)
	lw	t4,752(sp)
	add	t5,sp,t4
	sw	t5,748(sp)
	lw	t4,748(sp)
	sw	riscv.register.SPILLED@57cf54e1,0(t4)
	li	t3,988
	sw	t3,744(sp)
	lw	t4,744(sp)
	add	t5,sp,t4
	sw	t5,740(sp)
	lw	t4,740(sp)
	sw	riscv.register.SPILLED@5b03b9fe,0(t4)
	li	t3,984
	sw	t3,736(sp)
	lw	t4,736(sp)
	add	t5,sp,t4
	sw	t5,732(sp)
	lw	t4,732(sp)
	sw	riscv.register.SPILLED@37d4349f,0(t4)
	li	t3,980
	sw	t3,728(sp)
	lw	t4,728(sp)
	add	t5,sp,t4
	sw	t5,724(sp)
	lw	t4,724(sp)
	sw	riscv.register.SPILLED@434a63ab,0(t4)
	li	t3,976
	sw	t3,720(sp)
	lw	t4,720(sp)
	add	t5,sp,t4
	sw	t5,716(sp)
	lw	t4,716(sp)
	sw	riscv.register.SPILLED@6e0f5f7f,0(t4)
	li	t3,972
	sw	t3,712(sp)
	lw	t4,712(sp)
	add	t5,sp,t4
	sw	t5,708(sp)
	lw	t4,708(sp)
	sw	riscv.register.SPILLED@2805d709,0(t4)
	li	t3,968
	sw	t3,704(sp)
	lw	t4,704(sp)
	add	t5,sp,t4
	sw	t5,700(sp)
	li	t3,964
	sw	t3,696(sp)
	lw	t4,696(sp)
	add	t5,sp,t4
	sw	t5,692(sp)
	li	t3,0
	sw	t3,688(sp)
	lw	t4,700(sp)
	lw	t3,688(sp)
	sw	t3,0(t4)
	j	.for.0.condition
.for.0.condition:
	lw	t4,700(sp)
	lw	t5,0(t4)
	sw	t5,684(sp)
	li	t3,10
	sw	t3,680(sp)
	lw	t3,684(sp)
	lw	t4,680(sp)
	sub	t5,t3,t4
	sw	t5,676(sp)
	lw	t3,676(sp)
	sgtz	t5,t3
	sw	t5,672(sp)
	lw	t3,672(sp)
	xori	t5,t3,1
	sw	t5,668(sp)
	lw	t3,668(sp)
	beqz	t3,.for.0.end
	j	.for.0.body
.for.0.body:
	lw	t4,940(sp)
	lw	t5,0(t4)
	sw	t5,664(sp)
	lw	t4,932(sp)
	lw	t5,0(t4)
	sw	t5,660(sp)
	lw	t3,664(sp)
	lw	t4,660(sp)
	add	t5,t3,t4
	sw	t5,656(sp)
	lw	t4,924(sp)
	lw	t5,0(t4)
	sw	t5,652(sp)
	lw	t3,656(sp)
	lw	t4,652(sp)
	add	t5,t3,t4
	sw	t5,648(sp)
	lw	t4,916(sp)
	lw	t5,0(t4)
	sw	t5,644(sp)
	lw	t3,648(sp)
	lw	t4,644(sp)
	add	t5,t3,t4
	sw	t5,640(sp)
	lw	t4,908(sp)
	lw	t5,0(t4)
	sw	t5,636(sp)
	lw	t3,640(sp)
	lw	t4,636(sp)
	add	t5,t3,t4
	sw	t5,632(sp)
	lw	t4,900(sp)
	lw	t5,0(t4)
	sw	t5,628(sp)
	lw	t3,632(sp)
	lw	t4,628(sp)
	add	t5,t3,t4
	sw	t5,624(sp)
	lw	t4,892(sp)
	lw	t5,0(t4)
	sw	t5,620(sp)
	lw	t3,624(sp)
	lw	t4,620(sp)
	add	t5,t3,t4
	sw	t5,616(sp)
	lw	t4,884(sp)
	lw	t5,0(t4)
	sw	t5,612(sp)
	lw	t3,616(sp)
	lw	t4,612(sp)
	add	t5,t3,t4
	sw	t5,608(sp)
	lw	t4,876(sp)
	lw	t5,0(t4)
	sw	t5,604(sp)
	lw	t3,608(sp)
	lw	t4,604(sp)
	add	t5,t3,t4
	sw	t5,600(sp)
	lw	t4,868(sp)
	lw	t5,0(t4)
	sw	t5,596(sp)
	lw	t3,600(sp)
	lw	t4,596(sp)
	add	t5,t3,t4
	sw	t5,592(sp)
	lw	t4,860(sp)
	lw	t5,0(t4)
	sw	t5,588(sp)
	lw	t3,592(sp)
	lw	t4,588(sp)
	add	t5,t3,t4
	sw	t5,584(sp)
	lw	t4,852(sp)
	lw	t5,0(t4)
	sw	t5,580(sp)
	lw	t3,584(sp)
	lw	t4,580(sp)
	add	t5,t3,t4
	sw	t5,576(sp)
	lw	t4,844(sp)
	lw	t5,0(t4)
	sw	t5,572(sp)
	lw	t3,576(sp)
	lw	t4,572(sp)
	add	t5,t3,t4
	sw	t5,568(sp)
	lw	t4,836(sp)
	lw	t5,0(t4)
	sw	t5,564(sp)
	lw	t3,568(sp)
	lw	t4,564(sp)
	add	t5,t3,t4
	sw	t5,560(sp)
	lw	t4,828(sp)
	lw	t5,0(t4)
	sw	t5,556(sp)
	lw	t3,560(sp)
	lw	t4,556(sp)
	add	t5,t3,t4
	sw	t5,552(sp)
	lw	t4,820(sp)
	lw	t5,0(t4)
	sw	t5,548(sp)
	lw	t3,552(sp)
	lw	t4,548(sp)
	add	t5,t3,t4
	sw	t5,544(sp)
	lw	t4,812(sp)
	lw	t5,0(t4)
	sw	t5,540(sp)
	lw	t3,544(sp)
	lw	t4,540(sp)
	add	t5,t3,t4
	sw	t5,536(sp)
	lw	t4,804(sp)
	lw	t5,0(t4)
	sw	t5,532(sp)
	lw	t3,536(sp)
	lw	t4,532(sp)
	add	t5,t3,t4
	sw	t5,528(sp)
	lw	t4,796(sp)
	lw	t5,0(t4)
	sw	t5,524(sp)
	lw	t3,528(sp)
	lw	t4,524(sp)
	add	t5,t3,t4
	sw	t5,520(sp)
	lw	t4,788(sp)
	lw	t5,0(t4)
	sw	t5,516(sp)
	lw	t3,520(sp)
	lw	t4,516(sp)
	add	t5,t3,t4
	sw	t5,512(sp)
	lw	t4,780(sp)
	lw	t5,0(t4)
	sw	t5,508(sp)
	lw	t3,512(sp)
	lw	t4,508(sp)
	add	t5,t3,t4
	sw	t5,504(sp)
	lw	t4,772(sp)
	lw	t5,0(t4)
	sw	t5,500(sp)
	lw	t3,504(sp)
	lw	t4,500(sp)
	add	t5,t3,t4
	sw	t5,496(sp)
	lw	t4,764(sp)
	lw	t5,0(t4)
	sw	t5,492(sp)
	lw	t3,496(sp)
	lw	t4,492(sp)
	add	t5,t3,t4
	sw	t5,488(sp)
	lw	t4,756(sp)
	lw	t5,0(t4)
	sw	t5,484(sp)
	lw	t3,488(sp)
	lw	t4,484(sp)
	add	t5,t3,t4
	sw	t5,480(sp)
	lw	t4,748(sp)
	lw	t5,0(t4)
	sw	t5,476(sp)
	lw	t3,480(sp)
	lw	t4,476(sp)
	add	t5,t3,t4
	sw	t5,472(sp)
	lw	t4,740(sp)
	lw	t5,0(t4)
	sw	t5,468(sp)
	lw	t3,472(sp)
	lw	t4,468(sp)
	add	t5,t3,t4
	sw	t5,464(sp)
	lw	t4,732(sp)
	lw	t5,0(t4)
	sw	t5,460(sp)
	lw	t3,464(sp)
	lw	t4,460(sp)
	add	t5,t3,t4
	sw	t5,456(sp)
	lw	t4,724(sp)
	lw	t5,0(t4)
	sw	t5,452(sp)
	lw	t3,456(sp)
	lw	t4,452(sp)
	add	t5,t3,t4
	sw	t5,448(sp)
	lw	t4,716(sp)
	lw	t5,0(t4)
	sw	t5,444(sp)
	lw	t3,448(sp)
	lw	t4,444(sp)
	add	t5,t3,t4
	sw	t5,440(sp)
	lw	t4,708(sp)
	lw	t5,0(t4)
	sw	t5,436(sp)
	lw	t3,440(sp)
	lw	t4,436(sp)
	add	t5,t3,t4
	sw	t5,432(sp)
	li	t3,100
	sw	t3,428(sp)
	lw	t3,432(sp)
	lw	t4,428(sp)
	rem	t5,t3,t4
	sw	t5,424(sp)
	lw	t4,692(sp)
	lw	t3,424(sp)
	sw	t3,0(t4)
	j	.for.0.step
.for.0.step:
	lw	t4,700(sp)
	lw	t5,0(t4)
	sw	t5,420(sp)
	li	t3,1
	sw	t3,416(sp)
	lw	t3,420(sp)
	lw	t4,416(sp)
	add	t5,t3,t4
	sw	t5,412(sp)
	lw	t4,700(sp)
	lw	t3,412(sp)
	sw	t3,0(t4)
	j	.for.0.condition
.for.0.end:
	lw	t4,956(sp)
	lw	t5,0(t4)
	sw	t5,408(sp)
	lw	t4,948(sp)
	lw	t5,0(t4)
	sw	t5,404(sp)
	lw	t3,408(sp)
	lw	t4,404(sp)
	rem	t5,t3,t4
	sw	t5,400(sp)
	li	t3,0
	sw	t3,396(sp)
	lw	t3,400(sp)
	lw	t4,396(sp)
	sub	t5,t3,t4
	sw	t5,392(sp)
	lw	t3,392(sp)
	seqz	t5,t3
	sw	t5,388(sp)
	lw	t3,388(sp)
	beqz	t3,.if.0.else
	j	.if.0.then
.if.0.then:
	lw	t4,948(sp)
	lw	t5,0(t4)
	sw	t5,384(sp)
	lw	t3,384(sp)
	mv	a0,t3
	j	.gcd.exit
	j	.if.0.end
.if.0.else:
	lw	t4,948(sp)
	lw	t5,0(t4)
	sw	t5,380(sp)
	lw	t4,956(sp)
	lw	t5,0(t4)
	sw	t5,376(sp)
	lw	t4,948(sp)
	lw	t5,0(t4)
	sw	t5,372(sp)
	lw	t3,376(sp)
	lw	t4,372(sp)
	rem	t5,t3,t4
	sw	t5,368(sp)
	lw	t4,692(sp)
	lw	t5,0(t4)
	sw	t5,364(sp)
	li	t3,58
	sw	t3,360(sp)
	lw	t3,360(sp)
	sw	t3,92(sp)
	li	t3,56
	sw	t3,356(sp)
	lw	t3,356(sp)
	sw	t3,88(sp)
	li	t3,54
	sw	t3,352(sp)
	lw	t3,352(sp)
	sw	t3,84(sp)
	li	t3,52
	sw	t3,348(sp)
	lw	t3,348(sp)
	sw	t3,80(sp)
	li	t3,50
	sw	t3,344(sp)
	lw	t3,344(sp)
	sw	t3,76(sp)
	li	t3,48
	sw	t3,340(sp)
	lw	t3,340(sp)
	sw	t3,72(sp)
	li	t3,46
	sw	t3,336(sp)
	lw	t3,336(sp)
	sw	t3,68(sp)
	li	t3,44
	sw	t3,332(sp)
	lw	t3,332(sp)
	sw	t3,64(sp)
	li	t3,42
	sw	t3,328(sp)
	lw	t3,328(sp)
	sw	t3,60(sp)
	li	t3,40
	sw	t3,324(sp)
	lw	t3,324(sp)
	sw	t3,56(sp)
	li	t3,38
	sw	t3,320(sp)
	lw	t3,320(sp)
	sw	t3,52(sp)
	li	t3,36
	sw	t3,316(sp)
	lw	t3,316(sp)
	sw	t3,48(sp)
	li	t3,34
	sw	t3,312(sp)
	lw	t3,312(sp)
	sw	t3,44(sp)
	li	t3,32
	sw	t3,308(sp)
	lw	t3,308(sp)
	sw	t3,40(sp)
	li	t3,30
	sw	t3,304(sp)
	lw	t3,304(sp)
	sw	t3,36(sp)
	li	t3,28
	sw	t3,300(sp)
	lw	t3,300(sp)
	sw	t3,32(sp)
	li	t3,26
	sw	t3,296(sp)
	lw	t3,296(sp)
	sw	t3,28(sp)
	li	t3,24
	sw	t3,292(sp)
	lw	t3,292(sp)
	sw	t3,24(sp)
	li	t3,22
	sw	t3,288(sp)
	lw	t3,288(sp)
	sw	t3,20(sp)
	li	t3,20
	sw	t3,284(sp)
	lw	t3,284(sp)
	sw	t3,16(sp)
	li	t3,18
	sw	t3,280(sp)
	lw	t3,280(sp)
	sw	t3,12(sp)
	li	t3,16
	sw	t3,276(sp)
	lw	t3,276(sp)
	sw	t3,8(sp)
	li	t3,14
	sw	t3,272(sp)
	lw	t3,272(sp)
	sw	t3,4(sp)
	li	t3,12
	sw	t3,268(sp)
	lw	t3,268(sp)
	sw	t3,0(sp)
	li	t3,10
	sw	t3,264(sp)
	lw	t3,264(sp)
	mv	a0,t3
	li	t3,68
	sw	t3,260(sp)
	lw	t3,260(sp)
	mv	a1,t3
	li	t3,0
	sw	t3,256(sp)
	lw	t3,256(sp)
	mv	a2,t3
	li	t3,2
	sw	t3,252(sp)
	lw	t3,252(sp)
	mv	a3,t3
	li	t3,4
	sw	t3,248(sp)
	lw	t3,248(sp)
	mv	a4,t3
	li	t3,6
	sw	t3,244(sp)
	lw	t3,244(sp)
	mv	a5,t3
	li	t3,8
	sw	t3,240(sp)
	lw	t3,240(sp)
	mv	a6,t3
	li	t3,10
	sw	t3,236(sp)
	lw	t3,236(sp)
	mv	a7,t3
	call	gcd
	mv	t5,a0
	sw	t5,232(sp)
	lw	t4,924(sp)
	lw	t5,0(t4)
	sw	t5,228(sp)
	lw	t4,916(sp)
	lw	t5,0(t4)
	sw	t5,224(sp)
	lw	t4,908(sp)
	lw	t5,0(t4)
	sw	t5,220(sp)
	lw	t4,900(sp)
	lw	t5,0(t4)
	sw	t5,216(sp)
	lw	t4,892(sp)
	lw	t5,0(t4)
	sw	t5,212(sp)
	lw	t4,884(sp)
	lw	t5,0(t4)
	sw	t5,208(sp)
	lw	t4,876(sp)
	lw	t5,0(t4)
	sw	t5,204(sp)
	lw	t4,868(sp)
	lw	t5,0(t4)
	sw	t5,200(sp)
	lw	t4,860(sp)
	lw	t5,0(t4)
	sw	t5,196(sp)
	lw	t4,852(sp)
	lw	t5,0(t4)
	sw	t5,192(sp)
	lw	t4,844(sp)
	lw	t5,0(t4)
	sw	t5,188(sp)
	lw	t4,836(sp)
	lw	t5,0(t4)
	sw	t5,184(sp)
	lw	t4,828(sp)
	lw	t5,0(t4)
	sw	t5,180(sp)
	lw	t4,820(sp)
	lw	t5,0(t4)
	sw	t5,176(sp)
	lw	t4,812(sp)
	lw	t5,0(t4)
	sw	t5,172(sp)
	lw	t4,804(sp)
	lw	t5,0(t4)
	sw	t5,168(sp)
	lw	t4,796(sp)
	lw	t5,0(t4)
	sw	t5,164(sp)
	lw	t4,788(sp)
	lw	t5,0(t4)
	sw	t5,160(sp)
	lw	t4,780(sp)
	lw	t5,0(t4)
	sw	t5,156(sp)
	lw	t4,772(sp)
	lw	t5,0(t4)
	sw	t5,152(sp)
	lw	t4,764(sp)
	lw	t5,0(t4)
	sw	t5,148(sp)
	lw	t4,756(sp)
	lw	t5,0(t4)
	sw	t5,144(sp)
	lw	t4,748(sp)
	lw	t5,0(t4)
	sw	t5,140(sp)
	lw	t4,740(sp)
	lw	t5,0(t4)
	sw	t5,136(sp)
	lw	t4,732(sp)
	lw	t5,0(t4)
	sw	t5,132(sp)
	lw	t4,724(sp)
	lw	t5,0(t4)
	sw	t5,128(sp)
	lw	t4,716(sp)
	lw	t5,0(t4)
	sw	t5,124(sp)
	lw	t4,708(sp)
	lw	t5,0(t4)
	sw	t5,120(sp)
	lw	t3,120(sp)
	sw	t3,92(sp)
	lw	t3,124(sp)
	sw	t3,88(sp)
	lw	t3,128(sp)
	sw	t3,84(sp)
	lw	t3,132(sp)
	sw	t3,80(sp)
	lw	t3,136(sp)
	sw	t3,76(sp)
	lw	t3,140(sp)
	sw	t3,72(sp)
	lw	t3,144(sp)
	sw	t3,68(sp)
	lw	t3,148(sp)
	sw	t3,64(sp)
	lw	t3,152(sp)
	sw	t3,60(sp)
	lw	t3,156(sp)
	sw	t3,56(sp)
	lw	t3,160(sp)
	sw	t3,52(sp)
	lw	t3,164(sp)
	sw	t3,48(sp)
	lw	t3,168(sp)
	sw	t3,44(sp)
	lw	t3,172(sp)
	sw	t3,40(sp)
	lw	t3,176(sp)
	sw	t3,36(sp)
	lw	t3,180(sp)
	sw	t3,32(sp)
	lw	t3,184(sp)
	sw	t3,28(sp)
	lw	t3,188(sp)
	sw	t3,24(sp)
	lw	t3,192(sp)
	sw	t3,20(sp)
	lw	t3,196(sp)
	sw	t3,16(sp)
	lw	t3,200(sp)
	sw	t3,12(sp)
	lw	t3,204(sp)
	sw	t3,8(sp)
	lw	t3,208(sp)
	sw	t3,4(sp)
	lw	t3,212(sp)
	sw	t3,0(sp)
	lw	t3,380(sp)
	mv	a0,t3
	lw	t3,368(sp)
	mv	a1,t3
	lw	t3,364(sp)
	mv	a2,t3
	lw	t3,232(sp)
	mv	a3,t3
	lw	t3,228(sp)
	mv	a4,t3
	lw	t3,224(sp)
	mv	a5,t3
	lw	t3,220(sp)
	mv	a6,t3
	lw	t3,216(sp)
	mv	a7,t3
	call	gcd1
	mv	t5,a0
	sw	t5,116(sp)
	lw	t3,116(sp)
	mv	a0,t3
	j	.gcd.exit
	j	.if.0.end
.if.0.end:
	li	t3,0
	sw	t3,112(sp)
	lw	t3,112(sp)
	mv	a0,t3
	j	.gcd.exit
.gcd.exit:
	lw	ra,1100(sp)
	addi	sp,sp,1104
	jr	ra
gcd1:
.gcd1:
	addi	sp,sp,-928
	sw	ra,924(sp)
.gcd1.entry:
	li	t3,920
	sw	t3,788(sp)
	lw	t4,788(sp)
	add	t5,sp,t4
	sw	t5,784(sp)
	lw	t4,784(sp)
	sw	a0,0(t4)
	li	t3,916
	sw	t3,780(sp)
	lw	t4,780(sp)
	add	t5,sp,t4
	sw	t5,776(sp)
	lw	t4,776(sp)
	sw	a1,0(t4)
	li	t3,912
	sw	t3,772(sp)
	lw	t4,772(sp)
	add	t5,sp,t4
	sw	t5,768(sp)
	lw	t4,768(sp)
	sw	a2,0(t4)
	li	t3,908
	sw	t3,764(sp)
	lw	t4,764(sp)
	add	t5,sp,t4
	sw	t5,760(sp)
	lw	t4,760(sp)
	sw	a3,0(t4)
	li	t3,904
	sw	t3,756(sp)
	lw	t4,756(sp)
	add	t5,sp,t4
	sw	t5,752(sp)
	lw	t4,752(sp)
	sw	a4,0(t4)
	li	t3,900
	sw	t3,748(sp)
	lw	t4,748(sp)
	add	t5,sp,t4
	sw	t5,744(sp)
	lw	t4,744(sp)
	sw	a5,0(t4)
	li	t3,896
	sw	t3,740(sp)
	lw	t4,740(sp)
	add	t5,sp,t4
	sw	t5,736(sp)
	lw	t4,736(sp)
	sw	a6,0(t4)
	li	t3,892
	sw	t3,732(sp)
	lw	t4,732(sp)
	add	t5,sp,t4
	sw	t5,728(sp)
	lw	t4,728(sp)
	sw	a7,0(t4)
	li	t3,888
	sw	t3,724(sp)
	lw	t4,724(sp)
	add	t5,sp,t4
	sw	t5,720(sp)
	lw	t4,720(sp)
	sw	riscv.register.SPILLED@3a44431a,0(t4)
	li	t3,884
	sw	t3,716(sp)
	lw	t4,716(sp)
	add	t5,sp,t4
	sw	t5,712(sp)
	lw	t4,712(sp)
	sw	riscv.register.SPILLED@3c7f66c4,0(t4)
	li	t3,880
	sw	t3,708(sp)
	lw	t4,708(sp)
	add	t5,sp,t4
	sw	t5,704(sp)
	lw	t4,704(sp)
	sw	riscv.register.SPILLED@194bcebf,0(t4)
	li	t3,876
	sw	t3,700(sp)
	lw	t4,700(sp)
	add	t5,sp,t4
	sw	t5,696(sp)
	lw	t4,696(sp)
	sw	riscv.register.SPILLED@17497425,0(t4)
	li	t3,872
	sw	t3,692(sp)
	lw	t4,692(sp)
	add	t5,sp,t4
	sw	t5,688(sp)
	lw	t4,688(sp)
	sw	riscv.register.SPILLED@f0da945,0(t4)
	li	t3,868
	sw	t3,684(sp)
	lw	t4,684(sp)
	add	t5,sp,t4
	sw	t5,680(sp)
	lw	t4,680(sp)
	sw	riscv.register.SPILLED@4803b726,0(t4)
	li	t3,864
	sw	t3,676(sp)
	lw	t4,676(sp)
	add	t5,sp,t4
	sw	t5,672(sp)
	lw	t4,672(sp)
	sw	riscv.register.SPILLED@ffaa6af,0(t4)
	li	t3,860
	sw	t3,668(sp)
	lw	t4,668(sp)
	add	t5,sp,t4
	sw	t5,664(sp)
	lw	t4,664(sp)
	sw	riscv.register.SPILLED@53ce1329,0(t4)
	li	t3,856
	sw	t3,660(sp)
	lw	t4,660(sp)
	add	t5,sp,t4
	sw	t5,656(sp)
	lw	t4,656(sp)
	sw	riscv.register.SPILLED@316bcf94,0(t4)
	li	t3,852
	sw	t3,652(sp)
	lw	t4,652(sp)
	add	t5,sp,t4
	sw	t5,648(sp)
	lw	t4,648(sp)
	sw	riscv.register.SPILLED@6404f418,0(t4)
	li	t3,848
	sw	t3,644(sp)
	lw	t4,644(sp)
	add	t5,sp,t4
	sw	t5,640(sp)
	lw	t4,640(sp)
	sw	riscv.register.SPILLED@3e11f9e9,0(t4)
	li	t3,844
	sw	t3,636(sp)
	lw	t4,636(sp)
	add	t5,sp,t4
	sw	t5,632(sp)
	lw	t4,632(sp)
	sw	riscv.register.SPILLED@1de5f259,0(t4)
	li	t3,840
	sw	t3,628(sp)
	lw	t4,628(sp)
	add	t5,sp,t4
	sw	t5,624(sp)
	lw	t4,624(sp)
	sw	riscv.register.SPILLED@729d991e,0(t4)
	li	t3,836
	sw	t3,620(sp)
	lw	t4,620(sp)
	add	t5,sp,t4
	sw	t5,616(sp)
	lw	t4,616(sp)
	sw	riscv.register.SPILLED@31fa1761,0(t4)
	li	t3,832
	sw	t3,612(sp)
	lw	t4,612(sp)
	add	t5,sp,t4
	sw	t5,608(sp)
	lw	t4,608(sp)
	sw	riscv.register.SPILLED@957e06,0(t4)
	li	t3,828
	sw	t3,604(sp)
	lw	t4,604(sp)
	add	t5,sp,t4
	sw	t5,600(sp)
	lw	t4,600(sp)
	sw	riscv.register.SPILLED@32502377,0(t4)
	li	t3,824
	sw	t3,596(sp)
	lw	t4,596(sp)
	add	t5,sp,t4
	sw	t5,592(sp)
	lw	t4,592(sp)
	sw	riscv.register.SPILLED@2c1b194a,0(t4)
	li	t3,820
	sw	t3,588(sp)
	lw	t4,588(sp)
	add	t5,sp,t4
	sw	t5,584(sp)
	lw	t4,584(sp)
	sw	riscv.register.SPILLED@4dbb42b7,0(t4)
	li	t3,816
	sw	t3,580(sp)
	lw	t4,580(sp)
	add	t5,sp,t4
	sw	t5,576(sp)
	lw	t4,576(sp)
	sw	riscv.register.SPILLED@66f57048,0(t4)
	li	t3,812
	sw	t3,572(sp)
	lw	t4,572(sp)
	add	t5,sp,t4
	sw	t5,568(sp)
	lw	t4,568(sp)
	sw	riscv.register.SPILLED@550dbc7a,0(t4)
	li	t3,808
	sw	t3,564(sp)
	lw	t4,564(sp)
	add	t5,sp,t4
	sw	t5,560(sp)
	lw	t4,560(sp)
	sw	riscv.register.SPILLED@21282ed8,0(t4)
	li	t3,804
	sw	t3,556(sp)
	lw	t4,556(sp)
	add	t5,sp,t4
	sw	t5,552(sp)
	lw	t4,552(sp)
	sw	riscv.register.SPILLED@36916eb0,0(t4)
	li	t3,800
	sw	t3,548(sp)
	lw	t4,548(sp)
	add	t5,sp,t4
	sw	t5,544(sp)
	lw	t4,544(sp)
	sw	riscv.register.SPILLED@7bab3f1a,0(t4)
	li	t3,796
	sw	t3,540(sp)
	lw	t4,540(sp)
	add	t5,sp,t4
	sw	t5,536(sp)
	lw	t4,536(sp)
	sw	riscv.register.SPILLED@437da279,0(t4)
	li	t3,792
	sw	t3,532(sp)
	lw	t4,532(sp)
	add	t5,sp,t4
	sw	t5,528(sp)
	lw	t4,768(sp)
	lw	t5,0(t4)
	sw	t5,524(sp)
	lw	t4,760(sp)
	lw	t5,0(t4)
	sw	t5,520(sp)
	lw	t3,524(sp)
	lw	t4,520(sp)
	add	t5,t3,t4
	sw	t5,516(sp)
	lw	t4,752(sp)
	lw	t5,0(t4)
	sw	t5,512(sp)
	lw	t3,516(sp)
	lw	t4,512(sp)
	add	t5,t3,t4
	sw	t5,508(sp)
	lw	t4,744(sp)
	lw	t5,0(t4)
	sw	t5,504(sp)
	lw	t3,508(sp)
	lw	t4,504(sp)
	add	t5,t3,t4
	sw	t5,500(sp)
	lw	t4,736(sp)
	lw	t5,0(t4)
	sw	t5,496(sp)
	lw	t3,500(sp)
	lw	t4,496(sp)
	add	t5,t3,t4
	sw	t5,492(sp)
	lw	t4,728(sp)
	lw	t5,0(t4)
	sw	t5,488(sp)
	lw	t3,492(sp)
	lw	t4,488(sp)
	add	t5,t3,t4
	sw	t5,484(sp)
	lw	t4,720(sp)
	lw	t5,0(t4)
	sw	t5,480(sp)
	lw	t3,484(sp)
	lw	t4,480(sp)
	add	t5,t3,t4
	sw	t5,476(sp)
	lw	t4,712(sp)
	lw	t5,0(t4)
	sw	t5,472(sp)
	lw	t3,476(sp)
	lw	t4,472(sp)
	add	t5,t3,t4
	sw	t5,468(sp)
	lw	t4,704(sp)
	lw	t5,0(t4)
	sw	t5,464(sp)
	lw	t3,468(sp)
	lw	t4,464(sp)
	add	t5,t3,t4
	sw	t5,460(sp)
	lw	t4,696(sp)
	lw	t5,0(t4)
	sw	t5,456(sp)
	lw	t3,460(sp)
	lw	t4,456(sp)
	add	t5,t3,t4
	sw	t5,452(sp)
	lw	t4,688(sp)
	lw	t5,0(t4)
	sw	t5,448(sp)
	lw	t3,452(sp)
	lw	t4,448(sp)
	add	t5,t3,t4
	sw	t5,444(sp)
	lw	t4,680(sp)
	lw	t5,0(t4)
	sw	t5,440(sp)
	lw	t3,444(sp)
	lw	t4,440(sp)
	add	t5,t3,t4
	sw	t5,436(sp)
	lw	t4,672(sp)
	lw	t5,0(t4)
	sw	t5,432(sp)
	lw	t3,436(sp)
	lw	t4,432(sp)
	add	t5,t3,t4
	sw	t5,428(sp)
	lw	t4,664(sp)
	lw	t5,0(t4)
	sw	t5,424(sp)
	lw	t3,428(sp)
	lw	t4,424(sp)
	add	t5,t3,t4
	sw	t5,420(sp)
	lw	t4,656(sp)
	lw	t5,0(t4)
	sw	t5,416(sp)
	lw	t3,420(sp)
	lw	t4,416(sp)
	add	t5,t3,t4
	sw	t5,412(sp)
	lw	t4,648(sp)
	lw	t5,0(t4)
	sw	t5,408(sp)
	lw	t3,412(sp)
	lw	t4,408(sp)
	add	t5,t3,t4
	sw	t5,404(sp)
	lw	t4,640(sp)
	lw	t5,0(t4)
	sw	t5,400(sp)
	lw	t3,404(sp)
	lw	t4,400(sp)
	add	t5,t3,t4
	sw	t5,396(sp)
	lw	t4,632(sp)
	lw	t5,0(t4)
	sw	t5,392(sp)
	lw	t3,396(sp)
	lw	t4,392(sp)
	add	t5,t3,t4
	sw	t5,388(sp)
	lw	t4,624(sp)
	lw	t5,0(t4)
	sw	t5,384(sp)
	lw	t3,388(sp)
	lw	t4,384(sp)
	add	t5,t3,t4
	sw	t5,380(sp)
	lw	t4,616(sp)
	lw	t5,0(t4)
	sw	t5,376(sp)
	lw	t3,380(sp)
	lw	t4,376(sp)
	add	t5,t3,t4
	sw	t5,372(sp)
	lw	t4,608(sp)
	lw	t5,0(t4)
	sw	t5,368(sp)
	lw	t3,372(sp)
	lw	t4,368(sp)
	add	t5,t3,t4
	sw	t5,364(sp)
	lw	t4,600(sp)
	lw	t5,0(t4)
	sw	t5,360(sp)
	lw	t3,364(sp)
	lw	t4,360(sp)
	add	t5,t3,t4
	sw	t5,356(sp)
	lw	t4,592(sp)
	lw	t5,0(t4)
	sw	t5,352(sp)
	lw	t3,356(sp)
	lw	t4,352(sp)
	add	t5,t3,t4
	sw	t5,348(sp)
	lw	t4,584(sp)
	lw	t5,0(t4)
	sw	t5,344(sp)
	lw	t3,348(sp)
	lw	t4,344(sp)
	add	t5,t3,t4
	sw	t5,340(sp)
	lw	t4,576(sp)
	lw	t5,0(t4)
	sw	t5,336(sp)
	lw	t3,340(sp)
	lw	t4,336(sp)
	add	t5,t3,t4
	sw	t5,332(sp)
	lw	t4,568(sp)
	lw	t5,0(t4)
	sw	t5,328(sp)
	lw	t3,332(sp)
	lw	t4,328(sp)
	add	t5,t3,t4
	sw	t5,324(sp)
	lw	t4,560(sp)
	lw	t5,0(t4)
	sw	t5,320(sp)
	lw	t3,324(sp)
	lw	t4,320(sp)
	add	t5,t3,t4
	sw	t5,316(sp)
	lw	t4,552(sp)
	lw	t5,0(t4)
	sw	t5,312(sp)
	lw	t3,316(sp)
	lw	t4,312(sp)
	add	t5,t3,t4
	sw	t5,308(sp)
	lw	t4,544(sp)
	lw	t5,0(t4)
	sw	t5,304(sp)
	lw	t3,308(sp)
	lw	t4,304(sp)
	add	t5,t3,t4
	sw	t5,300(sp)
	lw	t4,536(sp)
	lw	t5,0(t4)
	sw	t5,296(sp)
	lw	t3,300(sp)
	lw	t4,296(sp)
	add	t5,t3,t4
	sw	t5,292(sp)
	li	t3,100
	sw	t3,288(sp)
	lw	t3,292(sp)
	lw	t4,288(sp)
	rem	t5,t3,t4
	sw	t5,284(sp)
	lw	t4,528(sp)
	lw	t3,284(sp)
	sw	t3,0(t4)
	lw	t4,784(sp)
	lw	t5,0(t4)
	sw	t5,280(sp)
	lw	t4,776(sp)
	lw	t5,0(t4)
	sw	t5,276(sp)
	lw	t3,280(sp)
	lw	t4,276(sp)
	rem	t5,t3,t4
	sw	t5,272(sp)
	li	t3,0
	sw	t3,268(sp)
	lw	t3,272(sp)
	lw	t4,268(sp)
	sub	t5,t3,t4
	sw	t5,264(sp)
	lw	t3,264(sp)
	seqz	t5,t3
	sw	t5,260(sp)
	lw	t3,260(sp)
	beqz	t3,.if.1.else
	j	.if.1.then
.if.1.then:
	lw	t4,776(sp)
	lw	t5,0(t4)
	sw	t5,256(sp)
	lw	t3,256(sp)
	mv	a0,t3
	j	.gcd1.exit
	j	.if.1.end
.if.1.else:
	lw	t4,776(sp)
	lw	t5,0(t4)
	sw	t5,252(sp)
	lw	t4,784(sp)
	lw	t5,0(t4)
	sw	t5,248(sp)
	lw	t4,776(sp)
	lw	t5,0(t4)
	sw	t5,244(sp)
	lw	t3,248(sp)
	lw	t4,244(sp)
	rem	t5,t3,t4
	sw	t5,240(sp)
	lw	t4,528(sp)
	lw	t5,0(t4)
	sw	t5,236(sp)
	lw	t4,760(sp)
	lw	t5,0(t4)
	sw	t5,232(sp)
	lw	t4,752(sp)
	lw	t5,0(t4)
	sw	t5,228(sp)
	lw	t4,744(sp)
	lw	t5,0(t4)
	sw	t5,224(sp)
	lw	t4,736(sp)
	lw	t5,0(t4)
	sw	t5,220(sp)
	lw	t4,728(sp)
	lw	t5,0(t4)
	sw	t5,216(sp)
	lw	t4,720(sp)
	lw	t5,0(t4)
	sw	t5,212(sp)
	lw	t4,712(sp)
	lw	t5,0(t4)
	sw	t5,208(sp)
	lw	t4,704(sp)
	lw	t5,0(t4)
	sw	t5,204(sp)
	lw	t4,696(sp)
	lw	t5,0(t4)
	sw	t5,200(sp)
	lw	t4,688(sp)
	lw	t5,0(t4)
	sw	t5,196(sp)
	lw	t4,680(sp)
	lw	t5,0(t4)
	sw	t5,192(sp)
	lw	t4,672(sp)
	lw	t5,0(t4)
	sw	t5,188(sp)
	lw	t4,664(sp)
	lw	t5,0(t4)
	sw	t5,184(sp)
	lw	t4,656(sp)
	lw	t5,0(t4)
	sw	t5,180(sp)
	lw	t4,648(sp)
	lw	t5,0(t4)
	sw	t5,176(sp)
	lw	t4,640(sp)
	lw	t5,0(t4)
	sw	t5,172(sp)
	lw	t4,632(sp)
	lw	t5,0(t4)
	sw	t5,168(sp)
	lw	t4,624(sp)
	lw	t5,0(t4)
	sw	t5,164(sp)
	lw	t4,616(sp)
	lw	t5,0(t4)
	sw	t5,160(sp)
	lw	t4,608(sp)
	lw	t5,0(t4)
	sw	t5,156(sp)
	lw	t4,600(sp)
	lw	t5,0(t4)
	sw	t5,152(sp)
	lw	t4,592(sp)
	lw	t5,0(t4)
	sw	t5,148(sp)
	lw	t4,584(sp)
	lw	t5,0(t4)
	sw	t5,144(sp)
	lw	t4,576(sp)
	lw	t5,0(t4)
	sw	t5,140(sp)
	lw	t4,568(sp)
	lw	t5,0(t4)
	sw	t5,136(sp)
	lw	t4,560(sp)
	lw	t5,0(t4)
	sw	t5,132(sp)
	lw	t4,552(sp)
	lw	t5,0(t4)
	sw	t5,128(sp)
	lw	t4,544(sp)
	lw	t5,0(t4)
	sw	t5,124(sp)
	lw	t4,536(sp)
	lw	t5,0(t4)
	sw	t5,120(sp)
	lw	t3,120(sp)
	sw	t3,92(sp)
	lw	t3,124(sp)
	sw	t3,88(sp)
	lw	t3,128(sp)
	sw	t3,84(sp)
	lw	t3,132(sp)
	sw	t3,80(sp)
	lw	t3,136(sp)
	sw	t3,76(sp)
	lw	t3,140(sp)
	sw	t3,72(sp)
	lw	t3,144(sp)
	sw	t3,68(sp)
	lw	t3,148(sp)
	sw	t3,64(sp)
	lw	t3,152(sp)
	sw	t3,60(sp)
	lw	t3,156(sp)
	sw	t3,56(sp)
	lw	t3,160(sp)
	sw	t3,52(sp)
	lw	t3,164(sp)
	sw	t3,48(sp)
	lw	t3,168(sp)
	sw	t3,44(sp)
	lw	t3,172(sp)
	sw	t3,40(sp)
	lw	t3,176(sp)
	sw	t3,36(sp)
	lw	t3,180(sp)
	sw	t3,32(sp)
	lw	t3,184(sp)
	sw	t3,28(sp)
	lw	t3,188(sp)
	sw	t3,24(sp)
	lw	t3,192(sp)
	sw	t3,20(sp)
	lw	t3,196(sp)
	sw	t3,16(sp)
	lw	t3,200(sp)
	sw	t3,12(sp)
	lw	t3,204(sp)
	sw	t3,8(sp)
	lw	t3,208(sp)
	sw	t3,4(sp)
	lw	t3,212(sp)
	sw	t3,0(sp)
	lw	t3,252(sp)
	mv	a0,t3
	lw	t3,240(sp)
	mv	a1,t3
	lw	t3,236(sp)
	mv	a2,t3
	lw	t3,232(sp)
	mv	a3,t3
	lw	t3,228(sp)
	mv	a4,t3
	lw	t3,224(sp)
	mv	a5,t3
	lw	t3,220(sp)
	mv	a6,t3
	lw	t3,216(sp)
	mv	a7,t3
	call	gcd2
	mv	t5,a0
	sw	t5,116(sp)
	lw	t3,116(sp)
	mv	a0,t3
	j	.gcd1.exit
	j	.if.1.end
.if.1.end:
	li	t3,0
	sw	t3,112(sp)
	lw	t3,112(sp)
	mv	a0,t3
	j	.gcd1.exit
.gcd1.exit:
	lw	ra,924(sp)
	addi	sp,sp,928
	jr	ra
gcd2:
.gcd2:
	addi	sp,sp,-928
	sw	ra,924(sp)
.gcd2.entry:
	li	t3,920
	sw	t3,788(sp)
	lw	t4,788(sp)
	add	t5,sp,t4
	sw	t5,784(sp)
	lw	t4,784(sp)
	sw	a0,0(t4)
	li	t3,916
	sw	t3,780(sp)
	lw	t4,780(sp)
	add	t5,sp,t4
	sw	t5,776(sp)
	lw	t4,776(sp)
	sw	a1,0(t4)
	li	t3,912
	sw	t3,772(sp)
	lw	t4,772(sp)
	add	t5,sp,t4
	sw	t5,768(sp)
	lw	t4,768(sp)
	sw	a2,0(t4)
	li	t3,908
	sw	t3,764(sp)
	lw	t4,764(sp)
	add	t5,sp,t4
	sw	t5,760(sp)
	lw	t4,760(sp)
	sw	a3,0(t4)
	li	t3,904
	sw	t3,756(sp)
	lw	t4,756(sp)
	add	t5,sp,t4
	sw	t5,752(sp)
	lw	t4,752(sp)
	sw	a4,0(t4)
	li	t3,900
	sw	t3,748(sp)
	lw	t4,748(sp)
	add	t5,sp,t4
	sw	t5,744(sp)
	lw	t4,744(sp)
	sw	a5,0(t4)
	li	t3,896
	sw	t3,740(sp)
	lw	t4,740(sp)
	add	t5,sp,t4
	sw	t5,736(sp)
	lw	t4,736(sp)
	sw	a6,0(t4)
	li	t3,892
	sw	t3,732(sp)
	lw	t4,732(sp)
	add	t5,sp,t4
	sw	t5,728(sp)
	lw	t4,728(sp)
	sw	a7,0(t4)
	li	t3,888
	sw	t3,724(sp)
	lw	t4,724(sp)
	add	t5,sp,t4
	sw	t5,720(sp)
	lw	t4,720(sp)
	sw	riscv.register.SPILLED@23c30a20,0(t4)
	li	t3,884
	sw	t3,716(sp)
	lw	t4,716(sp)
	add	t5,sp,t4
	sw	t5,712(sp)
	lw	t4,712(sp)
	sw	riscv.register.SPILLED@1e1a0406,0(t4)
	li	t3,880
	sw	t3,708(sp)
	lw	t4,708(sp)
	add	t5,sp,t4
	sw	t5,704(sp)
	lw	t4,704(sp)
	sw	riscv.register.SPILLED@3cebbb30,0(t4)
	li	t3,876
	sw	t3,700(sp)
	lw	t4,700(sp)
	add	t5,sp,t4
	sw	t5,696(sp)
	lw	t4,696(sp)
	sw	riscv.register.SPILLED@12aba8be,0(t4)
	li	t3,872
	sw	t3,692(sp)
	lw	t4,692(sp)
	add	t5,sp,t4
	sw	t5,688(sp)
	lw	t4,688(sp)
	sw	riscv.register.SPILLED@290222c1,0(t4)
	li	t3,868
	sw	t3,684(sp)
	lw	t4,684(sp)
	add	t5,sp,t4
	sw	t5,680(sp)
	lw	t4,680(sp)
	sw	riscv.register.SPILLED@67f639d3,0(t4)
	li	t3,864
	sw	t3,676(sp)
	lw	t4,676(sp)
	add	t5,sp,t4
	sw	t5,672(sp)
	lw	t4,672(sp)
	sw	riscv.register.SPILLED@6253c26,0(t4)
	li	t3,860
	sw	t3,668(sp)
	lw	t4,668(sp)
	add	t5,sp,t4
	sw	t5,664(sp)
	lw	t4,664(sp)
	sw	riscv.register.SPILLED@49049a04,0(t4)
	li	t3,856
	sw	t3,660(sp)
	lw	t4,660(sp)
	add	t5,sp,t4
	sw	t5,656(sp)
	lw	t4,656(sp)
	sw	riscv.register.SPILLED@71a8adcf,0(t4)
	li	t3,852
	sw	t3,652(sp)
	lw	t4,652(sp)
	add	t5,sp,t4
	sw	t5,648(sp)
	lw	t4,648(sp)
	sw	riscv.register.SPILLED@27462a88,0(t4)
	li	t3,848
	sw	t3,644(sp)
	lw	t4,644(sp)
	add	t5,sp,t4
	sw	t5,640(sp)
	lw	t4,640(sp)
	sw	riscv.register.SPILLED@82de64a,0(t4)
	li	t3,844
	sw	t3,636(sp)
	lw	t4,636(sp)
	add	t5,sp,t4
	sw	t5,632(sp)
	lw	t4,632(sp)
	sw	riscv.register.SPILLED@659499f1,0(t4)
	li	t3,840
	sw	t3,628(sp)
	lw	t4,628(sp)
	add	t5,sp,t4
	sw	t5,624(sp)
	lw	t4,624(sp)
	sw	riscv.register.SPILLED@51e69659,0(t4)
	li	t3,836
	sw	t3,620(sp)
	lw	t4,620(sp)
	add	t5,sp,t4
	sw	t5,616(sp)
	lw	t4,616(sp)
	sw	riscv.register.SPILLED@47e2e487,0(t4)
	li	t3,832
	sw	t3,612(sp)
	lw	t4,612(sp)
	add	t5,sp,t4
	sw	t5,608(sp)
	lw	t4,608(sp)
	sw	riscv.register.SPILLED@201a4587,0(t4)
	li	t3,828
	sw	t3,604(sp)
	lw	t4,604(sp)
	add	t5,sp,t4
	sw	t5,600(sp)
	lw	t4,600(sp)
	sw	riscv.register.SPILLED@61001b64,0(t4)
	li	t3,824
	sw	t3,596(sp)
	lw	t4,596(sp)
	add	t5,sp,t4
	sw	t5,592(sp)
	lw	t4,592(sp)
	sw	riscv.register.SPILLED@4310d43,0(t4)
	li	t3,820
	sw	t3,588(sp)
	lw	t4,588(sp)
	add	t5,sp,t4
	sw	t5,584(sp)
	lw	t4,584(sp)
	sw	riscv.register.SPILLED@54a7079e,0(t4)
	li	t3,816
	sw	t3,580(sp)
	lw	t4,580(sp)
	add	t5,sp,t4
	sw	t5,576(sp)
	lw	t4,576(sp)
	sw	riscv.register.SPILLED@26e356f0,0(t4)
	li	t3,812
	sw	t3,572(sp)
	lw	t4,572(sp)
	add	t5,sp,t4
	sw	t5,568(sp)
	lw	t4,568(sp)
	sw	riscv.register.SPILLED@47d9a273,0(t4)
	li	t3,808
	sw	t3,564(sp)
	lw	t4,564(sp)
	add	t5,sp,t4
	sw	t5,560(sp)
	lw	t4,560(sp)
	sw	riscv.register.SPILLED@4b8ee4de,0(t4)
	li	t3,804
	sw	t3,556(sp)
	lw	t4,556(sp)
	add	t5,sp,t4
	sw	t5,552(sp)
	lw	t4,552(sp)
	sw	riscv.register.SPILLED@27f981c6,0(t4)
	li	t3,800
	sw	t3,548(sp)
	lw	t4,548(sp)
	add	t5,sp,t4
	sw	t5,544(sp)
	lw	t4,544(sp)
	sw	riscv.register.SPILLED@1b11171f,0(t4)
	li	t3,796
	sw	t3,540(sp)
	lw	t4,540(sp)
	add	t5,sp,t4
	sw	t5,536(sp)
	lw	t4,536(sp)
	sw	riscv.register.SPILLED@1151e434,0(t4)
	li	t3,792
	sw	t3,532(sp)
	lw	t4,532(sp)
	add	t5,sp,t4
	sw	t5,528(sp)
	lw	t4,768(sp)
	lw	t5,0(t4)
	sw	t5,524(sp)
	lw	t4,760(sp)
	lw	t5,0(t4)
	sw	t5,520(sp)
	lw	t3,524(sp)
	lw	t4,520(sp)
	add	t5,t3,t4
	sw	t5,516(sp)
	lw	t4,752(sp)
	lw	t5,0(t4)
	sw	t5,512(sp)
	lw	t3,516(sp)
	lw	t4,512(sp)
	add	t5,t3,t4
	sw	t5,508(sp)
	lw	t4,744(sp)
	lw	t5,0(t4)
	sw	t5,504(sp)
	lw	t3,508(sp)
	lw	t4,504(sp)
	add	t5,t3,t4
	sw	t5,500(sp)
	lw	t4,736(sp)
	lw	t5,0(t4)
	sw	t5,496(sp)
	lw	t3,500(sp)
	lw	t4,496(sp)
	add	t5,t3,t4
	sw	t5,492(sp)
	lw	t4,728(sp)
	lw	t5,0(t4)
	sw	t5,488(sp)
	lw	t3,492(sp)
	lw	t4,488(sp)
	add	t5,t3,t4
	sw	t5,484(sp)
	lw	t4,720(sp)
	lw	t5,0(t4)
	sw	t5,480(sp)
	lw	t3,484(sp)
	lw	t4,480(sp)
	add	t5,t3,t4
	sw	t5,476(sp)
	lw	t4,712(sp)
	lw	t5,0(t4)
	sw	t5,472(sp)
	lw	t3,476(sp)
	lw	t4,472(sp)
	add	t5,t3,t4
	sw	t5,468(sp)
	lw	t4,704(sp)
	lw	t5,0(t4)
	sw	t5,464(sp)
	lw	t3,468(sp)
	lw	t4,464(sp)
	add	t5,t3,t4
	sw	t5,460(sp)
	lw	t4,696(sp)
	lw	t5,0(t4)
	sw	t5,456(sp)
	lw	t3,460(sp)
	lw	t4,456(sp)
	add	t5,t3,t4
	sw	t5,452(sp)
	lw	t4,688(sp)
	lw	t5,0(t4)
	sw	t5,448(sp)
	lw	t3,452(sp)
	lw	t4,448(sp)
	add	t5,t3,t4
	sw	t5,444(sp)
	lw	t4,680(sp)
	lw	t5,0(t4)
	sw	t5,440(sp)
	lw	t3,444(sp)
	lw	t4,440(sp)
	add	t5,t3,t4
	sw	t5,436(sp)
	lw	t4,672(sp)
	lw	t5,0(t4)
	sw	t5,432(sp)
	lw	t3,436(sp)
	lw	t4,432(sp)
	add	t5,t3,t4
	sw	t5,428(sp)
	lw	t4,664(sp)
	lw	t5,0(t4)
	sw	t5,424(sp)
	lw	t3,428(sp)
	lw	t4,424(sp)
	add	t5,t3,t4
	sw	t5,420(sp)
	lw	t4,656(sp)
	lw	t5,0(t4)
	sw	t5,416(sp)
	lw	t3,420(sp)
	lw	t4,416(sp)
	add	t5,t3,t4
	sw	t5,412(sp)
	lw	t4,648(sp)
	lw	t5,0(t4)
	sw	t5,408(sp)
	lw	t3,412(sp)
	lw	t4,408(sp)
	add	t5,t3,t4
	sw	t5,404(sp)
	lw	t4,640(sp)
	lw	t5,0(t4)
	sw	t5,400(sp)
	lw	t3,404(sp)
	lw	t4,400(sp)
	add	t5,t3,t4
	sw	t5,396(sp)
	lw	t4,632(sp)
	lw	t5,0(t4)
	sw	t5,392(sp)
	lw	t3,396(sp)
	lw	t4,392(sp)
	add	t5,t3,t4
	sw	t5,388(sp)
	lw	t4,624(sp)
	lw	t5,0(t4)
	sw	t5,384(sp)
	lw	t3,388(sp)
	lw	t4,384(sp)
	add	t5,t3,t4
	sw	t5,380(sp)
	lw	t4,616(sp)
	lw	t5,0(t4)
	sw	t5,376(sp)
	lw	t3,380(sp)
	lw	t4,376(sp)
	add	t5,t3,t4
	sw	t5,372(sp)
	lw	t4,608(sp)
	lw	t5,0(t4)
	sw	t5,368(sp)
	lw	t3,372(sp)
	lw	t4,368(sp)
	add	t5,t3,t4
	sw	t5,364(sp)
	lw	t4,600(sp)
	lw	t5,0(t4)
	sw	t5,360(sp)
	lw	t3,364(sp)
	lw	t4,360(sp)
	add	t5,t3,t4
	sw	t5,356(sp)
	lw	t4,592(sp)
	lw	t5,0(t4)
	sw	t5,352(sp)
	lw	t3,356(sp)
	lw	t4,352(sp)
	add	t5,t3,t4
	sw	t5,348(sp)
	lw	t4,584(sp)
	lw	t5,0(t4)
	sw	t5,344(sp)
	lw	t3,348(sp)
	lw	t4,344(sp)
	add	t5,t3,t4
	sw	t5,340(sp)
	lw	t4,576(sp)
	lw	t5,0(t4)
	sw	t5,336(sp)
	lw	t3,340(sp)
	lw	t4,336(sp)
	add	t5,t3,t4
	sw	t5,332(sp)
	lw	t4,568(sp)
	lw	t5,0(t4)
	sw	t5,328(sp)
	lw	t3,332(sp)
	lw	t4,328(sp)
	add	t5,t3,t4
	sw	t5,324(sp)
	lw	t4,560(sp)
	lw	t5,0(t4)
	sw	t5,320(sp)
	lw	t3,324(sp)
	lw	t4,320(sp)
	add	t5,t3,t4
	sw	t5,316(sp)
	lw	t4,552(sp)
	lw	t5,0(t4)
	sw	t5,312(sp)
	lw	t3,316(sp)
	lw	t4,312(sp)
	add	t5,t3,t4
	sw	t5,308(sp)
	lw	t4,544(sp)
	lw	t5,0(t4)
	sw	t5,304(sp)
	lw	t3,308(sp)
	lw	t4,304(sp)
	add	t5,t3,t4
	sw	t5,300(sp)
	lw	t4,536(sp)
	lw	t5,0(t4)
	sw	t5,296(sp)
	lw	t3,300(sp)
	lw	t4,296(sp)
	add	t5,t3,t4
	sw	t5,292(sp)
	li	t3,100
	sw	t3,288(sp)
	lw	t3,292(sp)
	lw	t4,288(sp)
	rem	t5,t3,t4
	sw	t5,284(sp)
	lw	t4,528(sp)
	lw	t3,284(sp)
	sw	t3,0(t4)
	lw	t4,784(sp)
	lw	t5,0(t4)
	sw	t5,280(sp)
	lw	t4,776(sp)
	lw	t5,0(t4)
	sw	t5,276(sp)
	lw	t3,280(sp)
	lw	t4,276(sp)
	rem	t5,t3,t4
	sw	t5,272(sp)
	li	t3,0
	sw	t3,268(sp)
	lw	t3,272(sp)
	lw	t4,268(sp)
	sub	t5,t3,t4
	sw	t5,264(sp)
	lw	t3,264(sp)
	seqz	t5,t3
	sw	t5,260(sp)
	lw	t3,260(sp)
	beqz	t3,.if.2.else
	j	.if.2.then
.if.2.then:
	lw	t4,776(sp)
	lw	t5,0(t4)
	sw	t5,256(sp)
	lw	t3,256(sp)
	mv	a0,t3
	j	.gcd2.exit
	j	.if.2.end
.if.2.else:
	lw	t4,776(sp)
	lw	t5,0(t4)
	sw	t5,252(sp)
	lw	t4,784(sp)
	lw	t5,0(t4)
	sw	t5,248(sp)
	lw	t4,776(sp)
	lw	t5,0(t4)
	sw	t5,244(sp)
	lw	t3,248(sp)
	lw	t4,244(sp)
	rem	t5,t3,t4
	sw	t5,240(sp)
	lw	t4,768(sp)
	lw	t5,0(t4)
	sw	t5,236(sp)
	lw	t4,760(sp)
	lw	t5,0(t4)
	sw	t5,232(sp)
	lw	t4,752(sp)
	lw	t5,0(t4)
	sw	t5,228(sp)
	lw	t4,744(sp)
	lw	t5,0(t4)
	sw	t5,224(sp)
	lw	t4,736(sp)
	lw	t5,0(t4)
	sw	t5,220(sp)
	lw	t4,728(sp)
	lw	t5,0(t4)
	sw	t5,216(sp)
	lw	t4,720(sp)
	lw	t5,0(t4)
	sw	t5,212(sp)
	lw	t4,712(sp)
	lw	t5,0(t4)
	sw	t5,208(sp)
	lw	t4,704(sp)
	lw	t5,0(t4)
	sw	t5,204(sp)
	lw	t4,696(sp)
	lw	t5,0(t4)
	sw	t5,200(sp)
	lw	t4,688(sp)
	lw	t5,0(t4)
	sw	t5,196(sp)
	lw	t4,680(sp)
	lw	t5,0(t4)
	sw	t5,192(sp)
	lw	t4,672(sp)
	lw	t5,0(t4)
	sw	t5,188(sp)
	lw	t4,664(sp)
	lw	t5,0(t4)
	sw	t5,184(sp)
	lw	t4,656(sp)
	lw	t5,0(t4)
	sw	t5,180(sp)
	lw	t4,648(sp)
	lw	t5,0(t4)
	sw	t5,176(sp)
	lw	t4,640(sp)
	lw	t5,0(t4)
	sw	t5,172(sp)
	lw	t4,632(sp)
	lw	t5,0(t4)
	sw	t5,168(sp)
	lw	t4,624(sp)
	lw	t5,0(t4)
	sw	t5,164(sp)
	lw	t4,616(sp)
	lw	t5,0(t4)
	sw	t5,160(sp)
	lw	t4,608(sp)
	lw	t5,0(t4)
	sw	t5,156(sp)
	lw	t4,600(sp)
	lw	t5,0(t4)
	sw	t5,152(sp)
	lw	t4,592(sp)
	lw	t5,0(t4)
	sw	t5,148(sp)
	lw	t4,584(sp)
	lw	t5,0(t4)
	sw	t5,144(sp)
	lw	t4,576(sp)
	lw	t5,0(t4)
	sw	t5,140(sp)
	lw	t4,568(sp)
	lw	t5,0(t4)
	sw	t5,136(sp)
	lw	t4,560(sp)
	lw	t5,0(t4)
	sw	t5,132(sp)
	lw	t4,552(sp)
	lw	t5,0(t4)
	sw	t5,128(sp)
	lw	t4,544(sp)
	lw	t5,0(t4)
	sw	t5,124(sp)
	lw	t4,536(sp)
	lw	t5,0(t4)
	sw	t5,120(sp)
	lw	t3,120(sp)
	sw	t3,92(sp)
	lw	t3,124(sp)
	sw	t3,88(sp)
	lw	t3,128(sp)
	sw	t3,84(sp)
	lw	t3,132(sp)
	sw	t3,80(sp)
	lw	t3,136(sp)
	sw	t3,76(sp)
	lw	t3,140(sp)
	sw	t3,72(sp)
	lw	t3,144(sp)
	sw	t3,68(sp)
	lw	t3,148(sp)
	sw	t3,64(sp)
	lw	t3,152(sp)
	sw	t3,60(sp)
	lw	t3,156(sp)
	sw	t3,56(sp)
	lw	t3,160(sp)
	sw	t3,52(sp)
	lw	t3,164(sp)
	sw	t3,48(sp)
	lw	t3,168(sp)
	sw	t3,44(sp)
	lw	t3,172(sp)
	sw	t3,40(sp)
	lw	t3,176(sp)
	sw	t3,36(sp)
	lw	t3,180(sp)
	sw	t3,32(sp)
	lw	t3,184(sp)
	sw	t3,28(sp)
	lw	t3,188(sp)
	sw	t3,24(sp)
	lw	t3,192(sp)
	sw	t3,20(sp)
	lw	t3,196(sp)
	sw	t3,16(sp)
	lw	t3,200(sp)
	sw	t3,12(sp)
	lw	t3,204(sp)
	sw	t3,8(sp)
	lw	t3,208(sp)
	sw	t3,4(sp)
	lw	t3,212(sp)
	sw	t3,0(sp)
	lw	t3,252(sp)
	mv	a0,t3
	lw	t3,240(sp)
	mv	a1,t3
	lw	t3,236(sp)
	mv	a2,t3
	lw	t3,232(sp)
	mv	a3,t3
	lw	t3,228(sp)
	mv	a4,t3
	lw	t3,224(sp)
	mv	a5,t3
	lw	t3,220(sp)
	mv	a6,t3
	lw	t3,216(sp)
	mv	a7,t3
	call	gcd
	mv	t5,a0
	sw	t5,116(sp)
	lw	t3,116(sp)
	mv	a0,t3
	j	.gcd2.exit
	j	.if.2.end
.if.2.end:
	li	t3,0
	sw	t3,112(sp)
	lw	t3,112(sp)
	mv	a0,t3
	j	.gcd2.exit
.gcd2.exit:
	lw	ra,924(sp)
	addi	sp,sp,928
	jr	ra
main:
.main:
	addi	sp,sp,-256
	sw	ra,252(sp)
.init_global:
	j	.main.entry
.main.entry:
	li	t3,58
	sw	t3,248(sp)
	lw	t3,248(sp)
	sw	t3,92(sp)
	li	t3,56
	sw	t3,244(sp)
	lw	t3,244(sp)
	sw	t3,88(sp)
	li	t3,54
	sw	t3,240(sp)
	lw	t3,240(sp)
	sw	t3,84(sp)
	li	t3,52
	sw	t3,236(sp)
	lw	t3,236(sp)
	sw	t3,80(sp)
	li	t3,50
	sw	t3,232(sp)
	lw	t3,232(sp)
	sw	t3,76(sp)
	li	t3,48
	sw	t3,228(sp)
	lw	t3,228(sp)
	sw	t3,72(sp)
	li	t3,46
	sw	t3,224(sp)
	lw	t3,224(sp)
	sw	t3,68(sp)
	li	t3,44
	sw	t3,220(sp)
	lw	t3,220(sp)
	sw	t3,64(sp)
	li	t3,42
	sw	t3,216(sp)
	lw	t3,216(sp)
	sw	t3,60(sp)
	li	t3,40
	sw	t3,212(sp)
	lw	t3,212(sp)
	sw	t3,56(sp)
	li	t3,38
	sw	t3,208(sp)
	lw	t3,208(sp)
	sw	t3,52(sp)
	li	t3,36
	sw	t3,204(sp)
	lw	t3,204(sp)
	sw	t3,48(sp)
	li	t3,34
	sw	t3,200(sp)
	lw	t3,200(sp)
	sw	t3,44(sp)
	li	t3,32
	sw	t3,196(sp)
	lw	t3,196(sp)
	sw	t3,40(sp)
	li	t3,30
	sw	t3,192(sp)
	lw	t3,192(sp)
	sw	t3,36(sp)
	li	t3,28
	sw	t3,188(sp)
	lw	t3,188(sp)
	sw	t3,32(sp)
	li	t3,26
	sw	t3,184(sp)
	lw	t3,184(sp)
	sw	t3,28(sp)
	li	t3,24
	sw	t3,180(sp)
	lw	t3,180(sp)
	sw	t3,24(sp)
	li	t3,22
	sw	t3,176(sp)
	lw	t3,176(sp)
	sw	t3,20(sp)
	li	t3,20
	sw	t3,172(sp)
	lw	t3,172(sp)
	sw	t3,16(sp)
	li	t3,18
	sw	t3,168(sp)
	lw	t3,168(sp)
	sw	t3,12(sp)
	li	t3,16
	sw	t3,164(sp)
	lw	t3,164(sp)
	sw	t3,8(sp)
	li	t3,14
	sw	t3,160(sp)
	lw	t3,160(sp)
	sw	t3,4(sp)
	li	t3,12
	sw	t3,156(sp)
	lw	t3,156(sp)
	sw	t3,0(sp)
	li	t3,10
	sw	t3,152(sp)
	lw	t3,152(sp)
	mv	a0,t3
	li	t3,1
	sw	t3,148(sp)
	lw	t3,148(sp)
	mv	a1,t3
	li	t3,0
	sw	t3,144(sp)
	lw	t3,144(sp)
	mv	a2,t3
	li	t3,2
	sw	t3,140(sp)
	lw	t3,140(sp)
	mv	a3,t3
	li	t3,4
	sw	t3,136(sp)
	lw	t3,136(sp)
	mv	a4,t3
	li	t3,6
	sw	t3,132(sp)
	lw	t3,132(sp)
	mv	a5,t3
	li	t3,8
	sw	t3,128(sp)
	lw	t3,128(sp)
	mv	a6,t3
	li	t3,10
	sw	t3,124(sp)
	lw	t3,124(sp)
	mv	a7,t3
	call	gcd
	mv	t5,a0
	sw	t5,120(sp)
	li	t3,1024
	sw	t3,116(sp)
	lw	t3,120(sp)
	lw	t4,116(sp)
	add	t5,t3,t4
	sw	t5,112(sp)
	lw	t3,112(sp)
	mv	a0,t3
	call	__toString__
	mv	t5,a0
	sw	t5,108(sp)
	lw	t3,108(sp)
	mv	a0,t3
	call	__println__
	mv	t5,a0
	sw	t5,104(sp)
	li	t3,0
	sw	t3,100(sp)
	lw	t3,100(sp)
	mv	a0,t3
	j	.main.exit
.main.exit:
	lw	ra,252(sp)
	addi	sp,sp,256
	jr	ra
