# Compile of mux6x1_10b.vhd failed with 5 errors.
# Compile of and4portas.vhd was successful.
# Compile of or6portas.vhd was successful.
# Compile of not1porta.vhd was successful.
# Compile of splitter.vhd was successful.
# 5 compiles, 1 failed with 5 errors.
# Compile of mux6x1_10b.vhd failed with 5 errors.
# Compile of and4portas.vhd was successful.
# Compile of or6portas.vhd was successful.
# Compile of not1porta.vhd was successful.
# Compile of splitter.vhd was successful.
# 5 compiles, 1 failed with 5 errors.
# Compile of mux6x1_10b.vhd failed with 5 errors.
# Compile of and4portas.vhd was successful.
# Compile of or6portas.vhd was successful.
# Compile of not1porta.vhd was successful.
# Compile of splitter.vhd was successful.
# 5 compiles, 1 failed with 5 errors.
# Compile of mux6x1_10b.vhd failed with 6 errors.
# Compile of mux6x1_10b.vhd failed with 6 errors.
# Compile of mux6x1_10b.vhd failed with 25 errors.
# Compile of mux6x1_10b.vhd failed with 6 errors.
# Compile of mux6x1_10b.vhd failed with 6 errors.
# Compile of splitter.vhd was successful.
# Compile of mux6x1_10b.vhd failed with 7 errors.
# Compile of mux6x1_10b.vhd was successful.
# Compile of and4portas.vhd was successful.
# Compile of or6portas.vhd was successful.
# Compile of not1porta.vhd was successful.
# Compile of splitter.vhd was successful.
# 5 compiles, 0 failed with no errors.
do mux6x1_10b.do
# vsim work.mux6x1_10b 
# Start time: 00:15:50 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux6x1_10b(behavioral)
# Loading work.splitter(ckt)
# Loading work.portanot(ckt)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "entrada_not".
#    Time: 0 ps  Iteration: 0  Instance: /mux6x1_10b/u1 File: C:/Users/rgabr/Documents/I04-G02-CD/mux6x1_10b/not1porta.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux6x1_10b.do PAUSED at line 1
# Break key hit
do mux6x1_10b.do
# vsim work.mux6x1_10b 
# Start time: 00:15:50 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux6x1_10b(behavioral)
# Loading work.splitter(ckt)
# Loading work.portanot(ckt)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "entrada_not".
#    Time: 0 ps  Iteration: 0  Instance: /mux6x1_10b/u1 File: C:/Users/rgabr/Documents/I04-G02-CD/mux6x1_10b/not1porta.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux6x1_10b.do PAUSED at line 1
# Compile of mux6x1_10b.vhd was successful.
# Compile of and4portas.vhd was successful.
# Compile of or6portas.vhd was successful.
# Compile of not1porta.vhd was successful.
# Compile of splitter.vhd was successful.
# 5 compiles, 0 failed with no errors.
project open C:/Users/rgabr/Documents/I04-G02-CD/mux6x1_10b/mux6x1_10b.mpf
do mux6x1_10b.do
# vsim work.mux6x1_10b 
# Start time: 00:15:50 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux6x1_10b(behavioral)
# Loading work.splitter(ckt)
# Loading work.portanot(ckt)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "entrada_not".
#    Time: 0 ps  Iteration: 0  Instance: /mux6x1_10b/u1 File: C:/Users/rgabr/Documents/I04-G02-CD/mux6x1_10b/not1porta.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux6x1_10b.do PAUSED at line 1
# Compile of mux6x1_10b.vhd was successful.
# Compile of and4portas.vhd was successful.
# Compile of or6portas.vhd was successful.
# Compile of not1porta.vhd was successful.
# Compile of splitter.vhd was successful.
# 5 compiles, 0 failed with no errors.
project open C:/Users/rgabr/Documents/I04-G02-CD/mux6x1_10b/mux6x1_10b.mpf
do mux6x1_10b.do
# vsim work.mux6x1_10b 
# Start time: 00:15:50 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux6x1_10b(behavioral)
# Loading work.splitter(ckt)
# Loading work.portanot(ckt)
# Loading work.and4portas(ckt)
# Loading work.or6portas(ckt)
do mux6x1_10b.do
# End time: 00:24:28 on Dec 15,2024, Elapsed time: 0:08:38
# Errors: 3, Warnings: 14
# vsim work.mux6x1_10b 
# Start time: 00:24:28 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux6x1_10b(behavioral)
# Loading work.splitter(ckt)
# Loading work.portanot(ckt)
# Loading work.and4portas(ckt)
# Loading work.or6portas(ckt)
# Compile of mux6x1_10b.vhd was successful.
# Compile of and4portas.vhd was successful.
# Compile of or6portas.vhd was successful.
# Compile of not1porta.vhd was successful.
# Compile of splitter.vhd was successful.
# 5 compiles, 0 failed with no errors.
do mux6x1_10b.do
# End time: 00:25:10 on Dec 15,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 2
# vsim work.mux6x1_10b 
# Start time: 00:25:10 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux6x1_10b(behavioral)
# Loading work.splitter(ckt)
# Loading work.portanot(ckt)
# Loading work.and4portas(ckt)
# Loading work.or6portas(ckt)
do mux6x1_10b.do
# End time: 00:26:07 on Dec 15,2024, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
# vsim work.mux6x1_10b 
# Start time: 00:26:07 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux6x1_10b(behavioral)
# Loading work.splitter(ckt)
# Loading work.portanot(ckt)
# Loading work.and4portas(ckt)
# Loading work.or6portas(ckt)
