{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/mips/program_counter/program_counter.v " "Source file: /home-local/aluno/Documentos/mips/program_counter/program_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498511115652 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498511115652 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/mips/program_counter/program_counter.v " "Source file: /home-local/aluno/Documentos/mips/program_counter/program_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498511115666 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498511115666 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/mips/program_counter/program_counter.v " "Source file: /home-local/aluno/Documentos/mips/program_counter/program_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498511115680 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498511115680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498511116918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498511116919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 18:05:16 2017 " "Processing started: Mon Jun 26 18:05:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498511116919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511116919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511116919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498511117139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498511117139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco de registradores/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco de registradores/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/mips/Banco de registradores/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127249 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program MIPS.v(4) " "Verilog HDL Declaration warning at MIPS.v(4): \"program\" is SystemVerilog-2005 keyword" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498511127250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd " "Found entity 1: ALUadd" {  } { { "ALU/ALUadd.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALUadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd4.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd1 " "Found entity 1: ALUadd1" {  } { { "ALU/ALUadd4.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALUadd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extender/bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_extender/bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "bit_extender/bit_extender.v" "" { Text "/home-local/aluno/Documentos/mips/bit_extender/bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127253 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program program_counter.v(3) " "Verilog HDL Declaration warning at program_counter.v(3): \"program\" is SystemVerilog-2005 keyword" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498511127253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out/data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out/data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "data_out/data_out.v" "" { Text "/home-local/aluno/Documentos/mips/data_out/data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/mips/divisor_frequencia/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127255 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_memory.v(9) " "Verilog HDL information at Instruction_memory.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/mips/Instruction_memory/Instruction_memory.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498511127256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_memory/Instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_memory/Instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions_memory " "Found entity 1: Instructions_memory" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/mips/Instruction_memory/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX5.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bits " "Found entity 1: MUX5bits" {  } { { "Multiplexador/MUX5.v" "" { Text "/home-local/aluno/Documentos/mips/Multiplexador/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32bits " "Found entity 1: MUX32bits" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/mips/Multiplexador/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/sevenSegmentDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/sevenSegmentDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "Output/sevenSegmentDisplay.v" "" { Text "/home-local/aluno/Documentos/mips/Output/sevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/mips/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output/Output.v" "" { Text "/home-local/aluno/Documentos/mips/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511127259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127259 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxRegDst_out MIPS.v(40) " "Verilog HDL Implicit Net warning at MIPS.v(40): created implicit net for \"muxRegDst_out\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127259 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ULASrc_out MIPS.v(50) " "Verilog HDL Implicit Net warning at MIPS.v(50): created implicit net for \"ULASrc_out\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127259 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operation MIPS.v(52) " "Verilog HDL Implicit Net warning at MIPS.v(52): created implicit net for \"operation\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(17) " "Verilog HDL Instantiation warning at MIPS.v(17): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(26) " "Verilog HDL Instantiation warning at MIPS.v(26): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(32) " "Verilog HDL Instantiation warning at MIPS.v(32): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127260 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(37) " "Verilog HDL Instantiation warning at MIPS.v(37): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127260 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(45) " "Verilog HDL Instantiation warning at MIPS.v(45): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127260 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(53) " "Verilog HDL Instantiation warning at MIPS.v(53): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127261 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(55) " "Verilog HDL Instantiation warning at MIPS.v(55): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127261 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(61) " "Verilog HDL Instantiation warning at MIPS.v(61): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127261 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(64) " "Verilog HDL Instantiation warning at MIPS.v(64): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127261 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(67) " "Verilog HDL Instantiation warning at MIPS.v(67): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511127261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498511127304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia divisor_frequencia:df " "Elaborating entity \"divisor_frequencia\" for hierarchy \"divisor_frequencia:df\"" {  } { { "MIPS.v" "df" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divisor_frequencia.v(12) " "Verilog HDL assignment warning at divisor_frequencia.v(12): truncated value with size 32 to match size of target (27)" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/mips/divisor_frequencia/divisor_frequencia.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498511127308 "|MIPS|divisor_frequencia:df"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd1 ALUadd1:comb_3 " "Elaborating entity \"ALUadd1\" for hierarchy \"ALUadd1:comb_3\"" {  } { { "MIPS.v" "comb_3" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32bits MUX32bits:muxBranch " "Elaborating entity \"MUX32bits\" for hierarchy \"MUX32bits:muxBranch\"" {  } { { "MIPS.v" "muxBranch" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127309 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign MUX32.v(8) " "Verilog HDL Always Construct warning at MUX32.v(8): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/mips/Multiplexador/MUX32.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498511127310 "|MIPS|MUX32bits:muxBranch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd ALUadd:comb_5 " "Elaborating entity \"ALUadd\" for hierarchy \"ALUadd:comb_5\"" {  } { { "MIPS.v" "comb_5" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127312 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "program_counter.v(8) " "Verilog HDL Event Control error at program_counter.v(8): mixed single- and double-edge expressions are not supported" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1498511127327 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "program program_counter.v(10) " "Verilog HDL Always Construct warning at program_counter.v(10): variable \"program\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498511127327 "|MIPS|program_counter:pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "interrupt program_counter.v(15) " "Verilog HDL Always Construct warning at program_counter.v(15): variable \"interrupt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498511127327 "|MIPS|program_counter:pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address program_counter.v(18) " "Verilog HDL Always Construct warning at program_counter.v(18): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498511127327 "|MIPS|program_counter:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "programCounter program_counter.v(8) " "Verilog HDL Always Construct warning at program_counter.v(8): inferring latch(es) for variable \"programCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511127327 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[0\] program_counter.v(8) " "Inferred latch for \"programCounter\[0\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[1\] program_counter.v(8) " "Inferred latch for \"programCounter\[1\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[2\] program_counter.v(8) " "Inferred latch for \"programCounter\[2\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[3\] program_counter.v(8) " "Inferred latch for \"programCounter\[3\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[4\] program_counter.v(8) " "Inferred latch for \"programCounter\[4\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[5\] program_counter.v(8) " "Inferred latch for \"programCounter\[5\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[6\] program_counter.v(8) " "Inferred latch for \"programCounter\[6\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[7\] program_counter.v(8) " "Inferred latch for \"programCounter\[7\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[8\] program_counter.v(8) " "Inferred latch for \"programCounter\[8\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127328 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[9\] program_counter.v(8) " "Inferred latch for \"programCounter\[9\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[10\] program_counter.v(8) " "Inferred latch for \"programCounter\[10\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[11\] program_counter.v(8) " "Inferred latch for \"programCounter\[11\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[12\] program_counter.v(8) " "Inferred latch for \"programCounter\[12\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[13\] program_counter.v(8) " "Inferred latch for \"programCounter\[13\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[14\] program_counter.v(8) " "Inferred latch for \"programCounter\[14\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[15\] program_counter.v(8) " "Inferred latch for \"programCounter\[15\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[16\] program_counter.v(8) " "Inferred latch for \"programCounter\[16\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[17\] program_counter.v(8) " "Inferred latch for \"programCounter\[17\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[18\] program_counter.v(8) " "Inferred latch for \"programCounter\[18\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[19\] program_counter.v(8) " "Inferred latch for \"programCounter\[19\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[20\] program_counter.v(8) " "Inferred latch for \"programCounter\[20\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[21\] program_counter.v(8) " "Inferred latch for \"programCounter\[21\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[22\] program_counter.v(8) " "Inferred latch for \"programCounter\[22\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127329 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[23\] program_counter.v(8) " "Inferred latch for \"programCounter\[23\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[24\] program_counter.v(8) " "Inferred latch for \"programCounter\[24\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[25\] program_counter.v(8) " "Inferred latch for \"programCounter\[25\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[26\] program_counter.v(8) " "Inferred latch for \"programCounter\[26\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[27\] program_counter.v(8) " "Inferred latch for \"programCounter\[27\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[28\] program_counter.v(8) " "Inferred latch for \"programCounter\[28\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[29\] program_counter.v(8) " "Inferred latch for \"programCounter\[29\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[30\] program_counter.v(8) " "Inferred latch for \"programCounter\[30\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "programCounter\[31\] program_counter.v(8) " "Inferred latch for \"programCounter\[31\]\" at program_counter.v(8)" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127330 "|MIPS|program_counter:pc"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "program_counter:pc " "Can't elaborate user hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 30 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511127331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Documentos/mips/output_files/MIPS.map.smsg " "Generated suppressed messages file /home-local/aluno/Documentos/mips/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127347 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498511127384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 26 18:05:27 2017 " "Processing ended: Mon Jun 26 18:05:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498511127384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498511127384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498511127384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127384 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1498511127478 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511127479 ""}
