Analysis & Synthesis report for SDRAM_VGA_PIC
Thu Apr 14 18:33:18 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|state
 11. State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|state
 12. State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|state
 13. State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|state
 14. State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component
 21. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated
 22. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p
 23. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p
 24. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram
 25. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_brp
 26. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_bwp
 27. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp
 28. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe5
 29. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_brp
 30. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_bwp
 31. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp
 32. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_0f9:dffpipe8
 33. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component
 34. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated
 35. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p
 36. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p
 37. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram
 38. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_brp
 39. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_bwp
 40. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp
 41. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe5
 42. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_brp
 43. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_bwp
 44. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp
 45. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_0f9:dffpipe8
 46. Source assignments for sld_signaltap:auto_signaltap_0
 47. Parameter Settings for User Entity Instance: Top-level Entity: |SDRAM_VGA_PIC
 48. Parameter Settings for User Entity Instance: CLK_GEN:CLK_GEN_inst|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: CLK_VGA:CLK_VGA_inst|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: uart_rx:UART_RX_INST
 51. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST
 54. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST
 55. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST
 56. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT
 57. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST
 58. Parameter Settings for User Entity Instance: VGA_CTRL:VGA_CTRL_INST
 59. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 60. altpll Parameter Settings by Entity Instance
 61. dcfifo Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "VGA_CTRL:VGA_CTRL_INST"
 63. Port Connectivity Checks: "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd"
 64. Port Connectivity Checks: "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr"
 65. Port Connectivity Checks: "SDRAM:SDRAM_INST"
 66. SignalTap II Logic Analyzer Settings
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 69. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 70. Elapsed Time Per Partition
 71. Connections to In-System Debugging Instance "auto_signaltap_0"
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 14 18:33:18 2022       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; SDRAM_VGA_PIC                               ;
; Top-level Entity Name              ; SDRAM_VGA_PIC                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,737                                       ;
;     Total combinational functions  ; 1,466                                       ;
;     Dedicated logic registers      ; 2,130                                       ;
; Total registers                    ; 2130                                        ;
; Total pins                         ; 60                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 226,304                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; SDRAM_VGA_PIC      ; SDRAM_VGA_PIC      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; ip_core/sdram_fifo/sdram_fifo.v                                    ; yes             ; User Wizard-Generated File                   ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v                                    ;             ;
; ../RTL/VGA_CTRL.v                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/VGA_CTRL.v                                                                ;             ;
; ../RTL/uart_rx.v                                                   ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v                                                                 ;             ;
; ../RTL/SDRAM_WR.v                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v                                                                ;             ;
; ../RTL/SDRAM_VGA_PIC.v                                             ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v                                                           ;             ;
; ../RTL/SDRAM_RD.v                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v                                                                ;             ;
; ../RTL/SDRAM_INIT.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_INIT.v                                                              ;             ;
; ../RTL/SDRAM_FIFO.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v                                                              ;             ;
; ../RTL/SDRAM_CTRL.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v                                                              ;             ;
; ../RTL/SDRAM_AREF.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_AREF.v                                                              ;             ;
; ../RTL/SDRAM_ARBIT.v                                               ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_ARBIT.v                                                             ;             ;
; ../RTL/SDRAM.v                                                     ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM.v                                                                   ;             ;
; ip_core/clk_gen/CLK_GEN.v                                          ; yes             ; User Wizard-Generated File                   ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v                                          ;             ;
; ip_core/clk_gen/CLK_VGA.v                                          ; yes             ; User Wizard-Generated File                   ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_VGA.v                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf                                                               ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/aglobal150.inc                                                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;             ;
; db/clk_gen_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v                                                ;             ;
; db/clk_vga_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_vga_altpll.v                                                ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/dcfifo.tdf                                                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_graycounter.inc                                                        ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_fefifo.inc                                                             ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_gray2bin.inc                                                           ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/dffpipe.inc                                                              ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                      ;             ;
; db/dcfifo_qql1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf                                                 ;             ;
; db/a_gray2bin_9ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_gray2bin_9ib.tdf                                              ;             ;
; db/a_graycounter_877.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_graycounter_877.tdf                                           ;             ;
; db/a_graycounter_4lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_graycounter_4lc.tdf                                           ;             ;
; db/altsyncram_im31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/altsyncram_im31.tdf                                             ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dffpipe_se9.tdf                                                 ;             ;
; db/alt_synch_pipe_vld.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/alt_synch_pipe_vld.tdf                                          ;             ;
; db/dffpipe_ve9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dffpipe_ve9.tdf                                                 ;             ;
; db/alt_synch_pipe_0md.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/alt_synch_pipe_0md.tdf                                          ;             ;
; db/dffpipe_0f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dffpipe_0f9.tdf                                                 ;             ;
; db/cmpr_q76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cmpr_q76.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; db/altsyncram_c124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/altsyncram_c124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_ogi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cntr_ogi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/slda642512e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,737                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 1466                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 713                                                                                         ;
;     -- 3 input functions                    ; 347                                                                                         ;
;     -- <=2 input functions                  ; 406                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 1229                                                                                        ;
;     -- arithmetic mode                      ; 237                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 2130                                                                                        ;
;     -- Dedicated logic registers            ; 2130                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 60                                                                                          ;
; Total memory bits                           ; 226304                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 2                                                                                           ;
;     -- PLLs                                 ; 2                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; CLK_VGA:CLK_VGA_inst|altpll:altpll_component|CLK_VGA_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1096                                                                                        ;
; Total fan-out                               ; 14451                                                                                       ;
; Average fan-out                             ; 3.74                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SDRAM_VGA_PIC                                                                                          ; 1466 (3)          ; 2130 (0)     ; 226304      ; 0            ; 0       ; 0         ; 60   ; 0            ; |SDRAM_VGA_PIC                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |CLK_GEN:CLK_GEN_inst|                                                                               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|CLK_GEN:CLK_GEN_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|CLK_GEN:CLK_GEN_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |CLK_GEN_altpll:auto_generated|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|CLK_GEN:CLK_GEN_inst|altpll:altpll_component|CLK_GEN_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |CLK_VGA:CLK_VGA_inst|                                                                               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|CLK_VGA:CLK_VGA_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|CLK_VGA:CLK_VGA_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |CLK_VGA_altpll:auto_generated|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|CLK_VGA:CLK_VGA_inst|altpll:altpll_component|CLK_VGA_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |SDRAM:SDRAM_INST|                                                                                   ; 533 (0)           ; 498 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |SDRAM_CTRL:SDRAM_CTRL_INST|                                                                      ; 281 (0)           ; 171 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST                                                                                                                                                                                                                                                                                          ; work         ;
;          |SDRAM_ARBIT:SDRAN_ARBIT_INST|                                                                 ; 51 (51)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST                                                                                                                                                                                                                                                             ; work         ;
;          |SDRAM_AREF:SDRAM_AREF_INST|                                                                   ; 37 (37)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST                                                                                                                                                                                                                                                               ; work         ;
;          |SDRAM_INIT:SDRAM_INIT_INST|                                                                   ; 48 (48)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST                                                                                                                                                                                                                                                               ; work         ;
;          |SDRAM_RD:SDRAM_RD_ISNT|                                                                       ; 82 (82)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT                                                                                                                                                                                                                                                                   ; work         ;
;          |SDRAM_WR:SDRAM_WR_INST|                                                                       ; 63 (63)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST                                                                                                                                                                                                                                                                   ; work         ;
;       |SDRAM_FIFO:SDRAM_FIFO_INST|                                                                      ; 252 (54)          ; 327 (33)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST                                                                                                                                                                                                                                                                                          ; work         ;
;          |sdram_fifo:sdram_fifo_rd|                                                                     ; 95 (0)            ; 147 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd                                                                                                                                                                                                                                                                 ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 95 (0)            ; 147 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component                                                                                                                                                                                                                                         ; work         ;
;                |dcfifo_qql1:auto_generated|                                                             ; 95 (6)            ; 147 (39)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_9ib:wrptr_g_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_9ib:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin                                                                                                                                                                              ; work         ;
;                   |a_graycounter_4lc:wrptr_g1p|                                                         ; 25 (25)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_877:rdptr_g1p|                                                         ; 28 (28)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_0md:ws_dgrp|                                                          ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp                                                                                                                                                                                   ; work         ;
;                      |dffpipe_0f9:dffpipe8|                                                             ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_0f9:dffpipe8                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_vld:rs_dgwp|                                                          ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp                                                                                                                                                                                   ; work         ;
;                      |dffpipe_ve9:dffpipe5|                                                             ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe5                                                                                                                                                              ; work         ;
;                   |altsyncram_im31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram                                                                                                                                                                                     ; work         ;
;                   |cmpr_q76:rdempty_eq_comp|                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:rdempty_eq_comp                                                                                                                                                                                     ; work         ;
;                   |cmpr_q76:wrfull_eq_comp|                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:wrfull_eq_comp                                                                                                                                                                                      ; work         ;
;                   |dffpipe_se9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_brp                                                                                                                                                                                           ; work         ;
;                   |dffpipe_se9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_bwp                                                                                                                                                                                           ; work         ;
;          |sdram_fifo:sdram_fifo_wr|                                                                     ; 103 (0)           ; 147 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr                                                                                                                                                                                                                                                                 ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 103 (0)           ; 147 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component                                                                                                                                                                                                                                         ; work         ;
;                |dcfifo_qql1:auto_generated|                                                             ; 103 (16)          ; 147 (39)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_9ib:rdptr_g_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_9ib:rs_dgwp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                                                                                                                                                                              ; work         ;
;                   |a_graycounter_4lc:wrptr_g1p|                                                         ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_877:rdptr_g1p|                                                         ; 25 (25)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_0md:ws_dgrp|                                                          ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp                                                                                                                                                                                   ; work         ;
;                      |dffpipe_0f9:dffpipe8|                                                             ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_0f9:dffpipe8                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_vld:rs_dgwp|                                                          ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp                                                                                                                                                                                   ; work         ;
;                      |dffpipe_ve9:dffpipe5|                                                             ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe5                                                                                                                                                              ; work         ;
;                   |altsyncram_im31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram                                                                                                                                                                                     ; work         ;
;                   |cmpr_q76:rdempty_eq_comp|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:rdempty_eq_comp                                                                                                                                                                                     ; work         ;
;                   |cmpr_q76:rdfull_eq_comp|                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:rdfull_eq_comp                                                                                                                                                                                      ; work         ;
;                   |cmpr_q76:wrfull_eq_comp|                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:wrfull_eq_comp                                                                                                                                                                                      ; work         ;
;                   |dffpipe_se9:rs_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_brp                                                                                                                                                                                           ; work         ;
;                   |dffpipe_se9:rs_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_bwp                                                                                                                                                                                           ; work         ;
;    |VGA_CTRL:VGA_CTRL_INST|                                                                             ; 124 (124)         ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|VGA_CTRL:VGA_CTRL_INST                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 119 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 119 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 118 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 118 (79)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 649 (2)           ; 1448 (186)   ; 95232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 647 (0)           ; 1262 (0)     ; 95232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 647 (88)          ; 1262 (452)   ; 95232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 95232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_c124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 95232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 219 (1)           ; 481 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 186 (0)           ; 465 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 279 (279)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 186 (0)           ; 186 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 32 (32)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 175 (11)          ; 158 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_ogi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ogi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 93 (93)           ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |uart_rx:UART_RX_INST|                                                                               ; 37 (37)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_VGA_PIC|uart_rx:UART_RX_INST                                                                                                                                                                                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 93           ; 1024         ; 93           ; 95232 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                             ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |SDRAM_VGA_PIC|CLK_GEN:CLK_GEN_inst                                                                                                                                                                         ; ip_core/clk_gen/CLK_GEN.v       ;
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |SDRAM_VGA_PIC|CLK_VGA:CLK_VGA_inst                                                                                                                                                                         ; ip_core/clk_gen/CLK_VGA.v       ;
; Altera ; FIFO         ; 15.0    ; N/A          ; N/A          ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd                                                                                                                         ; ip_core/sdram_fifo/sdram_fifo.v ;
; Altera ; FIFO         ; 15.0    ; N/A          ; N/A          ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr                                                                                                                         ; ip_core/sdram_fifo/sdram_fifo.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|state                                         ;
+-----------------+--------------+--------------+--------------+---------------+----------------+---------------+-----------------+---------------+
; Name            ; state.WR_END ; state.WR_TRP ; state.WR_PRE ; state.WR_DATA ; state.WR_WRITE ; state.WR_TRCD ; state.WR_ACTIVE ; state.WR_IDLE ;
+-----------------+--------------+--------------+--------------+---------------+----------------+---------------+-----------------+---------------+
; state.WR_IDLE   ; 0            ; 0            ; 0            ; 0             ; 0              ; 0             ; 0               ; 0             ;
; state.WR_ACTIVE ; 0            ; 0            ; 0            ; 0             ; 0              ; 0             ; 1               ; 1             ;
; state.WR_TRCD   ; 0            ; 0            ; 0            ; 0             ; 0              ; 1             ; 0               ; 1             ;
; state.WR_WRITE  ; 0            ; 0            ; 0            ; 0             ; 1              ; 0             ; 0               ; 1             ;
; state.WR_DATA   ; 0            ; 0            ; 0            ; 1             ; 0              ; 0             ; 0               ; 1             ;
; state.WR_PRE    ; 0            ; 0            ; 1            ; 0             ; 0              ; 0             ; 0               ; 1             ;
; state.WR_TRP    ; 0            ; 1            ; 0            ; 0             ; 0              ; 0             ; 0               ; 1             ;
; state.WR_END    ; 1            ; 0            ; 0            ; 0             ; 0              ; 0             ; 0               ; 1             ;
+-----------------+--------------+--------------+--------------+---------------+----------------+---------------+-----------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|state                                                      ;
+-----------------+--------------+--------------+--------------+---------------+-------------+---------------+---------------+-----------------+---------------+
; Name            ; state.RD_END ; state.RD_TRP ; state.RD_PRE ; state.RD_DATA ; state.RD_CL ; state.RD_READ ; state.RD_TRCD ; state.RD_ACTIVE ; state.RD_IDLE ;
+-----------------+--------------+--------------+--------------+---------------+-------------+---------------+---------------+-----------------+---------------+
; state.RD_IDLE   ; 0            ; 0            ; 0            ; 0             ; 0           ; 0             ; 0             ; 0               ; 0             ;
; state.RD_ACTIVE ; 0            ; 0            ; 0            ; 0             ; 0           ; 0             ; 0             ; 1               ; 1             ;
; state.RD_TRCD   ; 0            ; 0            ; 0            ; 0             ; 0           ; 0             ; 1             ; 0               ; 1             ;
; state.RD_READ   ; 0            ; 0            ; 0            ; 0             ; 0           ; 1             ; 0             ; 0               ; 1             ;
; state.RD_CL     ; 0            ; 0            ; 0            ; 0             ; 1           ; 0             ; 0             ; 0               ; 1             ;
; state.RD_DATA   ; 0            ; 0            ; 0            ; 1             ; 0           ; 0             ; 0             ; 0               ; 1             ;
; state.RD_PRE    ; 0            ; 0            ; 1            ; 0             ; 0           ; 0             ; 0             ; 0               ; 1             ;
; state.RD_TRP    ; 0            ; 1            ; 0            ; 0             ; 0           ; 0             ; 0             ; 0               ; 1             ;
; state.RD_END    ; 1            ; 0            ; 0            ; 0             ; 0           ; 0             ; 0             ; 0               ; 1             ;
+-----------------+--------------+--------------+--------------+---------------+-------------+---------------+---------------+-----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|state            ;
+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+
; Name            ; state.AREF_END ; state.AREF_TRFC ; state.AREF_AR ; state.AREF_TRP ; state.AREF_PRE ; state.AREF_IDLE ;
+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+
; state.AREF_IDLE ; 0              ; 0               ; 0             ; 0              ; 0              ; 0               ;
; state.AREF_PRE  ; 0              ; 0               ; 0             ; 0              ; 1              ; 1               ;
; state.AREF_TRP  ; 0              ; 0               ; 0             ; 1              ; 0              ; 1               ;
; state.AREF_AR   ; 0              ; 0               ; 1             ; 0              ; 0              ; 1               ;
; state.AREF_TRFC ; 0              ; 1               ; 0             ; 0              ; 0              ; 1               ;
; state.AREF_END  ; 1              ; 0               ; 0             ; 0              ; 0              ; 1               ;
+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|state ;
+----------------+----------------+------------+-------------+-------------+------------------------------------+
; Name           ; state.AUTO_REF ; state.READ ; state.WRITE ; state.ARBIT ; state.IDLE                         ;
+----------------+----------------+------------+-------------+-------------+------------------------------------+
; state.IDLE     ; 0              ; 0          ; 0           ; 0           ; 0                                  ;
; state.ARBIT    ; 0              ; 0          ; 0           ; 1           ; 1                                  ;
; state.WRITE    ; 0              ; 0          ; 1           ; 0           ; 1                                  ;
; state.READ     ; 0              ; 1          ; 0           ; 0           ; 1                                  ;
; state.AUTO_REF ; 1              ; 0          ; 0           ; 0           ; 1                                  ;
+----------------+----------------+------------+-------------+-------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|state                                               ;
+-----------------+----------------+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+
; Name            ; state.INIT_END ; state.INIT_TMRD ; state.INIT_MRS ; state.INIT_TRFC ; state.INIT_AR ; state.INIT_TRP ; state.INIT_PRE ; state.INIT_IDLE ;
+-----------------+----------------+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+
; state.INIT_IDLE ; 0              ; 0               ; 0              ; 0               ; 0             ; 0              ; 0              ; 0               ;
; state.INIT_PRE  ; 0              ; 0               ; 0              ; 0               ; 0             ; 0              ; 1              ; 1               ;
; state.INIT_TRP  ; 0              ; 0               ; 0              ; 0               ; 0             ; 1              ; 0              ; 1               ;
; state.INIT_AR   ; 0              ; 0               ; 0              ; 0               ; 1             ; 0              ; 0              ; 1               ;
; state.INIT_TRFC ; 0              ; 0               ; 0              ; 1               ; 0             ; 0              ; 0              ; 1               ;
; state.INIT_MRS  ; 0              ; 0               ; 1              ; 0               ; 0             ; 0              ; 0              ; 1               ;
; state.INIT_TMRD ; 0              ; 1               ; 0              ; 0               ; 0             ; 0              ; 0              ; 1               ;
; state.INIT_END  ; 1              ; 0               ; 0              ; 0               ; 0             ; 0              ; 0              ; 1               ;
+-----------------+----------------+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_cmd[3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_cmd[3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_cmd[3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_ba[0,1]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_addr[0..12]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_cmd[3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_addr[0..2,4,5]                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_bwp|dffe12a[10..12]                             ; Lost fanout                                                                                                                                                                                        ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_brp|dffe12a[10..12]                             ; Lost fanout                                                                                                                                                                                        ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_bwp|dffe12a[10..12]                             ; Lost fanout                                                                                                                                                                                        ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_brp|dffe12a[10..12]                             ; Lost fanout                                                                                                                                                                                        ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|wr_ack_reg                                                                                                                                 ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_en                                                                                                         ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_ba[0]                                                                                                      ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_ba[1]                                                                                                      ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_addr[3,6..12]                                                                                              ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_ba[1]                                                                                                      ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[0..7]                                                                                                                        ; Merged with SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[8]                                                                                                                           ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[1..8]                                                                                                                        ; Merged with SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[0]                                                                                                                           ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[8]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|aref_en                                                                                                       ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|state.AUTO_REF                                                                                                ;
; Total Number of Removed Registers = 65                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 24                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2130  ;
; Number of registers using Synchronous Clear  ; 117   ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 1130  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 756   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_cmd[1]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_cmd[1]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_cmd[1]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_cmd[1]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_cmd[2]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_cmd[2]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_cmd[2]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_cmd[2]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_cmd[0]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_cmd[0]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_cmd[0]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_cmd[0]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_ba[1]                                                                                                                                                                        ; 10      ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ba[0]                                                                                                                                                                              ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ba[0]                                                                                                                                                                              ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ba[1]                                                                                                                                                                              ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ba[1]                                                                                                                                                                              ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[0]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[0]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[1]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[1]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[2]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[2]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[3]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[3]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[4]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[4]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[5]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[5]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[6]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[6]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[7]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[7]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[8]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[8]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[9]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[9]                                                                                                                                                                      ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[10]                                                                                                                                                                     ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[10]                                                                                                                                                                     ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[11]                                                                                                                                                                     ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[11]                                                                                                                                                                     ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[12]                                                                                                                                                                     ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[12]                                                                                                                                                                     ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                                                                                           ; 8       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                                                                                           ; 7       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                                                                                           ; 6       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                                                                                              ; 5       ;
; uart_rx:UART_RX_INST|rx_reg3                                                                                                                                                                                                                             ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                                                                                           ; 7       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                                                                                              ; 4       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                                                                                              ; 4       ;
; uart_rx:UART_RX_INST|rx_reg2                                                                                                                                                                                                                             ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                                                                                              ; 4       ;
; uart_rx:UART_RX_INST|rx_reg1                                                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|cnt_aref[0]                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SDRAM_VGA_PIC|VGA_CTRL:VGA_CTRL_INST|cnt_v[3]                                                                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SDRAM_VGA_PIC|VGA_CTRL:VGA_CTRL_INST|y_loc[11]                                                                                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SDRAM_VGA_PIC|VGA_CTRL:VGA_CTRL_INST|x_loc[9]                                                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|cnt_clk[3]                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|cnt_clk[2]                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|cnt_clk[2]                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|cnt_clk[1]                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[18]                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ba[1]                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ba[0]                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[11]                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[9]                                                                                                                                                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[3]                                                                                                                                                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[4]                                                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|Selector15                                                                                                                                                                                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|Selector8                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|Selector6                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |SDRAM_VGA_PIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |SDRAM_VGA_PIC|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_0f9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_0f9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SDRAM_VGA_PIC ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; H_VALID        ; 00000000000000000000010100000000 ; Unsigned Binary           ;
; V_VALID        ; 00000000000000000000010000000000 ; Unsigned Binary           ;
; UART_BPS       ; 00000000000000011100001000000000 ; Unsigned Binary           ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary           ;
; BAUD_CNT_MAX   ; 00000000000000000000000110110010 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK_GEN:CLK_GEN_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=CLK_GEN ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 833                       ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; CLK_GEN_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK_VGA:CLK_VGA_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=CLK_VGA ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 54                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; CLK_VGA_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:UART_RX_INST   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; UART_BPS       ; 00000000000000011100001000000000 ; Unsigned Binary ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary ;
; BAUD_CNT_MAX   ; 00000000000000000000000110110010 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                   ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                                                   ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                          ;
; CBXI_PARAMETER          ; dcfifo_qql1  ; Untyped                                                                                          ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                   ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                                                   ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                          ;
; CBXI_PARAMETER          ; dcfifo_qql1  ; Untyped                                                                                          ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                             ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; INIT_IDLE      ; 00000001        ; Unsigned Binary                                                                  ;
; INIT_PRE       ; 00000010        ; Unsigned Binary                                                                  ;
; INIT_TRP       ; 00000100        ; Unsigned Binary                                                                  ;
; INIT_AR        ; 00001000        ; Unsigned Binary                                                                  ;
; INIT_TRFC      ; 00010000        ; Unsigned Binary                                                                  ;
; INIT_MRS       ; 00100000        ; Unsigned Binary                                                                  ;
; INIT_TMRD      ; 01000000        ; Unsigned Binary                                                                  ;
; INIT_END       ; 10000000        ; Unsigned Binary                                                                  ;
; TRP            ; 010             ; Unsigned Binary                                                                  ;
; TRFC           ; 111             ; Unsigned Binary                                                                  ;
; TMRD           ; 011             ; Unsigned Binary                                                                  ;
; CNT_200US_MAX  ; 100111000100000 ; Unsigned Binary                                                                  ;
; NOP            ; 0111            ; Unsigned Binary                                                                  ;
; PRE_CHARGE     ; 0010            ; Unsigned Binary                                                                  ;
; AUTO_REF       ; 0001            ; Unsigned Binary                                                                  ;
; M_REG_SET      ; 0000            ; Unsigned Binary                                                                  ;
+----------------+-----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                                                                              ;
; ARBIT          ; 00010 ; Unsigned Binary                                                                              ;
; WRITE          ; 00100 ; Unsigned Binary                                                                              ;
; READ           ; 01000 ; Unsigned Binary                                                                              ;
; AUTO_REF       ; 10000 ; Unsigned Binary                                                                              ;
; NOP            ; 0111  ; Unsigned Binary                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST ;
+----------------+------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                  ;
+----------------+------------+---------------------------------------------------------------------------------------+
; AREF_CYCLE     ; 1011101101 ; Unsigned Binary                                                                       ;
; TRP            ; 010        ; Unsigned Binary                                                                       ;
; TRFC           ; 111        ; Unsigned Binary                                                                       ;
; AREF_IDLE      ; 000001     ; Unsigned Binary                                                                       ;
; AREF_PRE       ; 000010     ; Unsigned Binary                                                                       ;
; AREF_TRP       ; 000100     ; Unsigned Binary                                                                       ;
; AREF_AR        ; 001000     ; Unsigned Binary                                                                       ;
; AREF_TRFC      ; 010000     ; Unsigned Binary                                                                       ;
; AREF_END       ; 100000     ; Unsigned Binary                                                                       ;
; NOP            ; 0111       ; Unsigned Binary                                                                       ;
; PRE_CHARGE     ; 0010       ; Unsigned Binary                                                                       ;
; AUTO_REF       ; 0001       ; Unsigned Binary                                                                       ;
+----------------+------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; RD_IDLE        ; 000000001 ; Unsigned Binary                                                                    ;
; RD_ACTIVE      ; 000000010 ; Unsigned Binary                                                                    ;
; RD_TRCD        ; 000000100 ; Unsigned Binary                                                                    ;
; RD_READ        ; 000001000 ; Unsigned Binary                                                                    ;
; RD_CL          ; 000010000 ; Unsigned Binary                                                                    ;
; RD_DATA        ; 000100000 ; Unsigned Binary                                                                    ;
; RD_PRE         ; 001000000 ; Unsigned Binary                                                                    ;
; RD_TRP         ; 010000000 ; Unsigned Binary                                                                    ;
; RD_END         ; 100000000 ; Unsigned Binary                                                                    ;
; TRP            ; 010       ; Unsigned Binary                                                                    ;
; TRCD           ; 010       ; Unsigned Binary                                                                    ;
; CL             ; 011       ; Unsigned Binary                                                                    ;
; NOP            ; 0111      ; Unsigned Binary                                                                    ;
; PRE_CHARGE     ; 0010      ; Unsigned Binary                                                                    ;
; ACTIVE         ; 0011      ; Unsigned Binary                                                                    ;
; READ           ; 0101      ; Unsigned Binary                                                                    ;
; BURST_STOP     ; 0110      ; Unsigned Binary                                                                    ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST ;
+----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                ;
+----------------+----------+-------------------------------------------------------------------------------------+
; WR_IDLE        ; 00000001 ; Unsigned Binary                                                                     ;
; WR_ACTIVE      ; 00000010 ; Unsigned Binary                                                                     ;
; WR_TRCD        ; 00000100 ; Unsigned Binary                                                                     ;
; WR_WRITE       ; 00001000 ; Unsigned Binary                                                                     ;
; WR_DATA        ; 00010000 ; Unsigned Binary                                                                     ;
; WR_PRE         ; 00100000 ; Unsigned Binary                                                                     ;
; WR_TRP         ; 01000000 ; Unsigned Binary                                                                     ;
; WR_END         ; 10000000 ; Unsigned Binary                                                                     ;
; TRP            ; 010      ; Unsigned Binary                                                                     ;
; TRCD           ; 010      ; Unsigned Binary                                                                     ;
; NOP            ; 0111     ; Unsigned Binary                                                                     ;
; PRE_CHARGE     ; 0010     ; Unsigned Binary                                                                     ;
; ACTIVE         ; 0011     ; Unsigned Binary                                                                     ;
; WRITE          ; 0100     ; Unsigned Binary                                                                     ;
; BURST_STOP     ; 0110     ; Unsigned Binary                                                                     ;
+----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CTRL:VGA_CTRL_INST ;
+----------------+--------------+-------------------------------------+
; Parameter Name ; Value        ; Type                                ;
+----------------+--------------+-------------------------------------+
; H_SYNC         ; 000001110000 ; Unsigned Binary                     ;
; H_BACK         ; 000011111000 ; Unsigned Binary                     ;
; H_LEFT         ; 000000000000 ; Unsigned Binary                     ;
; H_VALID        ; 010100000000 ; Unsigned Binary                     ;
; H_RIGHT        ; 000000000000 ; Unsigned Binary                     ;
; H_FRONT        ; 000000110000 ; Unsigned Binary                     ;
; H_TOTAL        ; 011010011000 ; Unsigned Binary                     ;
; V_SYNC         ; 000000000011 ; Unsigned Binary                     ;
; V_BACK         ; 000000100110 ; Unsigned Binary                     ;
; V_TOP          ; 000000000000 ; Unsigned Binary                     ;
; V_VALID        ; 010000000000 ; Unsigned Binary                     ;
; V_RIGHT        ; 000000000000 ; Unsigned Binary                     ;
; V_BOTTON       ; 000000000001 ; Unsigned Binary                     ;
; V_TOTAL        ; 010000101010 ; Unsigned Binary                     ;
+----------------+--------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 93                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 93                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 303                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 93                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 2                                            ;
; Entity Instance               ; CLK_GEN:CLK_GEN_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
; Entity Instance               ; CLK_VGA:CLK_VGA_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                            ;
; Entity Instance            ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 16                                                                                           ;
;     -- LPM_NUMWORDS        ; 4096                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                          ;
;     -- USE_EAB             ; ON                                                                                           ;
; Entity Instance            ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 16                                                                                           ;
;     -- LPM_NUMWORDS        ; 4096                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                          ;
;     -- USE_EAB             ; ON                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CTRL:VGA_CTRL_INST"                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; pix_data[12..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; pix_data[7..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pix_data[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_loc            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_loc            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd"                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rdfull  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; wrusedw ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (10 bits) it drives; bit(s) "wrusedw[11..10]" have no fanouts ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr"                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; rdusedw ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (10 bits) it drives; bit(s) "rdusedw[11..10]" have no fanouts ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:SDRAM_INST"                                                                                                                                                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_fifo_wr_data[15..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_wr_e_addr[23..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[17..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_wr_e_addr[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_rd_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_rd_e_addr[23..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[17..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_rd_e_addr[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_valid                ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_rst                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rd_fifo_rd_data[15..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rd_fifo_num             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 93                  ; 93               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 138                         ;
; cycloneiii_ff         ; 592                         ;
;     CLR               ; 382                         ;
;     CLR SCLR          ; 39                          ;
;     ENA CLR           ; 141                         ;
;     ENA CLR SCLR      ; 30                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 700                         ;
;     arith             ; 148                         ;
;         2 data inputs ; 126                         ;
;         3 data inputs ; 22                          ;
;     normal            ; 552                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 335                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.13                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 548                                                    ;
; cycloneiii_ff         ; 1448                                                   ;
;     CLR               ; 139                                                    ;
;     ENA               ; 114                                                    ;
;     ENA CLR           ; 361                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 11                                                     ;
;     SLD               ; 12                                                     ;
;     plain             ; 775                                                    ;
; cycloneiii_lcell_comb ; 649                                                    ;
;     arith             ; 81                                                     ;
;         2 data inputs ; 80                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 568                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 32                                                     ;
;         3 data inputs ; 199                                                    ;
;         4 data inputs ; 326                                                    ;
; cycloneiii_ram_block  ; 93                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.61                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 32                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 120                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 112                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 32                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.76                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                        ; Details ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLK_VGA:CLK_VGA_inst|c0                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK_VGA:CLK_VGA_inst|altpll:altpll_component|CLK_VGA_altpll:auto_generated|wire_pll1_clk[0]                                                              ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[0]~0                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[0]~0                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[10]~1                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[10]~1                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[11]~2                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[11]~2                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[12]~3                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[12]~3                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[13]~4                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[13]~4                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[14]~5                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[14]~5                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[15]~6                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[15]~6                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[1]~7                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[1]~7                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[2]~8                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[2]~8                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[3]~9                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[3]~9                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[4]~10                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[4]~10                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[5]~11                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[5]~11                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[6]~12                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[6]~12                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[7]~13                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[7]~13                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[8]~14                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[8]~14                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[9]~15                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[9]~15                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[0]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[0]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[10] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[10] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[11] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[11] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[12] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[12] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[13] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[13] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[14] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[14] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[15] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[15] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[1]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[1]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[2]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[2]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[3]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[3]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[4]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[4]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[5]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[5]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[6]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[6]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[7]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[7]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[8]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[8]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[9]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[9]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|pix_data_req~1                                                                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|pix_data_req~1                                                                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ack~1                                                                              ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ack~1                                                                              ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[0]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[0]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[1]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[1]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[2]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[2]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[3]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[3]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[4]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[4]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[5]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[5]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[6]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[6]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[7]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[7]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[0]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[0]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[10] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[10] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[11] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[11] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[12] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[12] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[13] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[13] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[14] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[14] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[15] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[15] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[1]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[1]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[2]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[2]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[3]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[3]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[4]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[4]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[5]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[5]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[6]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[6]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[7]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[7]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[8]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[8]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[9]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram|q_b[9]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ack                                                                                ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ack                                                                                ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_flag                                                                                                                             ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_flag                                                                                                                             ; N/A     ;
; rgb_565[0]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[0]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[10]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[10]~5                                                                                                                     ; N/A     ;
; rgb_565[10]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[10]~5                                                                                                                     ; N/A     ;
; rgb_565[11]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[11]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[12]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[12]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[13]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[13]~6                                                                                                                     ; N/A     ;
; rgb_565[13]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[13]~6                                                                                                                     ; N/A     ;
; rgb_565[14]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[14]~7                                                                                                                     ; N/A     ;
; rgb_565[14]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[14]~7                                                                                                                     ; N/A     ;
; rgb_565[15]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[15]~8                                                                                                                     ; N/A     ;
; rgb_565[15]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[15]~8                                                                                                                     ; N/A     ;
; rgb_565[1]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[1]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[2]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[2]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[3]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[3]~1                                                                                                                      ; N/A     ;
; rgb_565[3]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[3]~1                                                                                                                      ; N/A     ;
; rgb_565[4]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[4]~2                                                                                                                      ; N/A     ;
; rgb_565[4]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[4]~2                                                                                                                      ; N/A     ;
; rgb_565[5]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[5]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[6]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[6]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[7]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[7]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                     ; N/A     ;
; rgb_565[8]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[8]~3                                                                                                                      ; N/A     ;
; rgb_565[8]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[8]~3                                                                                                                      ; N/A     ;
; rgb_565[9]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[9]~4                                                                                                                      ; N/A     ;
; rgb_565[9]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_CTRL:VGA_CTRL_INST|rgb_565[9]~4                                                                                                                      ; N/A     ;
; uart_rx:UART_RX_INST|po_data[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[0]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[0]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[1]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[1]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[2]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[2]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[3]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[3]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[4]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[4]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[5]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[5]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[6]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[6]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[7]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_data[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_data[7]                                                                                                                          ; N/A     ;
; uart_rx:UART_RX_INST|po_flag                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_flag                                                                                                                             ; N/A     ;
; uart_rx:UART_RX_INST|po_flag                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:UART_RX_INST|po_flag                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Apr 14 18:32:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_VGA_PIC -c SDRAM_VGA_PIC
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/sim/tb_sdram_vga_pic.v
    Info (12023): Found entity 1: TB_SDRAM_VGA_PIC
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/sdram_fifo/sdram_fifo.v
    Info (12023): Found entity 1: sdram_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/vga_ctrl.v
    Info (12023): Found entity 1: VGA_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_wr.v
    Info (12023): Found entity 1: SDRAM_WR
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_vga_pic.v
    Info (12023): Found entity 1: SDRAM_VGA_PIC
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_rd.v
    Info (12023): Found entity 1: SDRAM_RD
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_init.v
    Info (12023): Found entity 1: SDRAM_INIT
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_fifo.v
    Info (12023): Found entity 1: SDRAM_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_ctrl.v
    Info (12023): Found entity 1: SDRAM_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_aref.v
    Info (12023): Found entity 1: SDRAM_AREF
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_arbit.v
    Info (12023): Found entity 1: SDRAM_ARBIT
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram.v
    Info (12023): Found entity 1: SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v
    Info (12023): Found entity 1: CLK_GEN
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_vga.v
    Info (12023): Found entity 1: CLK_VGA
Info (12127): Elaborating entity "SDRAM_VGA_PIC" for the top level hierarchy
Info (12128): Elaborating entity "CLK_GEN" for hierarchy "CLK_GEN:CLK_GEN_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "CLK_GEN:CLK_GEN_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "CLK_GEN:CLK_GEN_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "CLK_GEN:CLK_GEN_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "833"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=CLK_GEN"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: CLK_GEN_altpll
Info (12128): Elaborating entity "CLK_GEN_altpll" for hierarchy "CLK_GEN:CLK_GEN_inst|altpll:altpll_component|CLK_GEN_altpll:auto_generated"
Info (12128): Elaborating entity "CLK_VGA" for hierarchy "CLK_VGA:CLK_VGA_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "CLK_VGA:CLK_VGA_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "CLK_VGA:CLK_VGA_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "CLK_VGA:CLK_VGA_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "54"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=CLK_VGA"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_vga_altpll.v
    Info (12023): Found entity 1: CLK_VGA_altpll
Info (12128): Elaborating entity "CLK_VGA_altpll" for hierarchy "CLK_VGA:CLK_VGA_inst|altpll:altpll_component|CLK_VGA_altpll:auto_generated"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:UART_RX_INST"
Warning (10230): Verilog HDL assignment warning at uart_rx.v(110): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "SDRAM" for hierarchy "SDRAM:SDRAM_INST"
Info (12128): Elaborating entity "SDRAM_FIFO" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST"
Warning (10036): Verilog HDL or VHDL warning at SDRAM_FIFO.v(43): object "read_valid" assigned a value but never read
Info (12128): Elaborating entity "sdram_fifo" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr"
Info (12128): Elaborating entity "dcfifo" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qql1.tdf
    Info (12023): Found entity 1: dcfifo_qql1
Info (12128): Elaborating entity "dcfifo_qql1" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf
    Info (12023): Found entity 1: a_gray2bin_9ib
Info (12128): Elaborating entity "a_gray2bin_9ib" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf
    Info (12023): Found entity 1: a_graycounter_877
Info (12128): Elaborating entity "a_graycounter_877" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf
    Info (12023): Found entity 1: a_graycounter_4lc
Info (12128): Elaborating entity "a_graycounter_4lc" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_im31.tdf
    Info (12023): Found entity 1: altsyncram_im31
Info (12128): Elaborating entity "altsyncram_im31" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_se9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vld
Info (12128): Elaborating entity "alt_synch_pipe_vld" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0md
Info (12128): Elaborating entity "alt_synch_pipe_0md" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_0f9:dffpipe8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf
    Info (12023): Found entity 1: cmpr_q76
Info (12128): Elaborating entity "cmpr_q76" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:rdempty_eq_comp"
Info (12128): Elaborating entity "SDRAM_CTRL" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST"
Info (12128): Elaborating entity "SDRAM_INIT" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST"
Info (12128): Elaborating entity "SDRAM_ARBIT" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST"
Info (12128): Elaborating entity "SDRAM_AREF" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST"
Info (12128): Elaborating entity "SDRAM_RD" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT"
Info (12128): Elaborating entity "SDRAM_WR" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST"
Info (12128): Elaborating entity "VGA_CTRL" for hierarchy "VGA_CTRL:VGA_CTRL_INST"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf
    Info (12023): Found entity 1: altsyncram_c124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info (12023): Found entity 1: cntr_ogi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2022.04.14.18:33:04 Progress: Loading slda642512e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda642512e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "rgb_565[0]" is stuck at GND
    Warning (13410): Pin "rgb_565[1]" is stuck at GND
    Warning (13410): Pin "rgb_565[2]" is stuck at GND
    Warning (13410): Pin "rgb_565[5]" is stuck at GND
    Warning (13410): Pin "rgb_565[6]" is stuck at GND
    Warning (13410): Pin "rgb_565[7]" is stuck at GND
    Warning (13410): Pin "rgb_565[11]" is stuck at GND
    Warning (13410): Pin "rgb_565[12]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/output_files/SDRAM_VGA_PIC.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 219 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2985 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2793 logic cells
    Info (21064): Implemented 125 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4966 megabytes
    Info: Processing ended: Thu Apr 14 18:33:18 2022
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/output_files/SDRAM_VGA_PIC.map.smsg.


