# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"moore_FSM_tb_time_synth.v" \
"../../../../../lab4.srcs/sources_1/new/moore_FSM.v" \
"../../../../../lab4.srcs/sim_1/new/moore_FSM_tb.v" \

# Do not sort compile order
nosort
