{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507589035245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507589035251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 16:43:55 2017 " "Processing started: Mon Oct 09 16:43:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507589035251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589035251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589035251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507589035947 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "p_sine.qsys " "Elaborating Qsys system entity \"p_sine.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589045008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:44:08 Progress: Loading a2dv2/p_sine.qsys " "2017.10.09.16:44:08 Progress: Loading a2dv2/p_sine.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589048497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:44:08 Progress: Reading input file " "2017.10.09.16:44:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589048813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:44:08 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\] " "2017.10.09.16:44:08 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589048862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:44:08 Progress: Parameterizing module in_system_sources_probes_0 " "2017.10.09.16:44:08 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589048978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:44:08 Progress: Building connections " "2017.10.09.16:44:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589048980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:44:08 Progress: Parameterizing connections " "2017.10.09.16:44:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589048980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:44:09 Progress: Validating " "2017.10.09.16:44:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589049003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:44:09 Progress: Done reading input file " "2017.10.09.16:44:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589049649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P_sine: Generating p_sine \"p_sine\" for QUARTUS_SYNTH " "P_sine: Generating p_sine \"p_sine\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589050086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"p_sine\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"p_sine\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589050316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P_sine: Done \"p_sine\" with 2 modules, 2 files " "P_sine: Done \"p_sine\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589050320 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "p_sine.qsys " "Finished elaborating Qsys system entity \"p_sine.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589051066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/sram_access.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/sram_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access " "Found entity 1: sram_access" {  } { { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sram_access/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sram_access/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0 " "Found entity 1: sram_access_mm_interconnect_0" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sram_access_mm_interconnect_0_avalon_st_adapter" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sram_access/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_rsp_mux " "Found entity 1: sram_access_mm_interconnect_0_rsp_mux" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051157 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_rsp_demux " "Found entity 1: sram_access_mm_interconnect_0_rsp_demux" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_cmd_mux " "Found entity 1: sram_access_mm_interconnect_0_cmd_mux" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_cmd_demux " "Found entity 1: sram_access_mm_interconnect_0_cmd_demux" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051166 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051166 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051166 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051166 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507589051169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sram_access/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507589051172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sram_access/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sram_access_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507589051177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sram_access_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507589051177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_router_003_default_decode " "Found entity 1: sram_access_mm_interconnect_0_router_003_default_decode" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051177 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_access_mm_interconnect_0_router_003 " "Found entity 2: sram_access_mm_interconnect_0_router_003" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sram_access_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507589051178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sram_access_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507589051178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_router_002_default_decode " "Found entity 1: sram_access_mm_interconnect_0_router_002_default_decode" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051179 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_access_mm_interconnect_0_router_002 " "Found entity 2: sram_access_mm_interconnect_0_router_002" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sram_access_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507589051180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sram_access_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507589051180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_router_default_decode " "Found entity 1: sram_access_mm_interconnect_0_router_default_decode" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051180 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_access_mm_interconnect_0_router " "Found entity 2: sram_access_mm_interconnect_0_router" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sram_access/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sram_access/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sram_access/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_vga_controller " "Found entity 1: sram_access_video_vga_controller" {  } { { "sram_access/synthesis/submodules/sram_access_video_vga_controller.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_rgb_resampler " "Found entity 1: sram_access_video_rgb_resampler" {  } { { "sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_pixel_buffer_dma " "Found entity 1: sram_access_video_pixel_buffer_dma" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_dual_clock_buffer " "Found entity 1: sram_access_video_dual_clock_buffer" {  } { { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_clipper " "Found entity 1: sram_access_video_clipper" {  } { { "sram_access/synthesis/submodules/sram_access_video_clipper.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_sram " "Found entity 1: sram_access_sram" {  } { { "sram_access/synthesis/submodules/sram_access_sram.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_sram.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_jtag_master " "Found entity 1: sram_access_jtag_master" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_jtag_master_p2b_adapter " "Found entity 1: sram_access_jtag_master_p2b_adapter" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_jtag_master_b2p_adapter " "Found entity 1: sram_access_jtag_master_b2p_adapter" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051208 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051208 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051208 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051208 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051208 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051208 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_jtag_master_timing_adt " "Found entity 1: sram_access_jtag_master_timing_adt" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051214 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051214 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_bridge " "Found entity 1: sram_access_bridge" {  } { { "sram_access/synthesis/submodules/sram_access_bridge.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_vga_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_vga_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_VGA_clock " "Found entity 1: sram_access_VGA_clock" {  } { { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051558 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051652 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051740 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051826 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051912 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051914 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "CIC/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051916 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051917 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "CIC/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051918 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051920 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "CIC/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (CIC) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CIC)" {  } { { "CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589051999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589051999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052172 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052341 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052422 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "CIC/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052506 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "CIC/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "CIC/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "CIC/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "CIC/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589052954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589052954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "CIC/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_cic_ii_0 " "Found entity 1: CIC_cic_ii_0" {  } { { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptive_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptive_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptive_fir " "Found entity 1: adaptive_fir" {  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco-behavior " "Found design unit 1: nco-behavior" {  } { { "nco.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053270 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "nco.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "a2d_data_a.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "a2dv2.v(1200) " "Verilog HDL warning at a2dv2.v(1200): extended using \"x\" or \"z\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1507589053273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2dv2.v 1 1 " "Found 1 design units, including 1 entities, in source file a2dv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2dv2 " "Found entity 1: a2dv2" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_IP " "Found entity 1: fir_IP" {  } { { "fir_IP.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_ip) " "Found design unit 1: dspba_library_package (fir_ip)" {  } { { "fir_IP/dspba_library_package.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053277 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053277 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053277 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_ip) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip)" {  } { { "fir_IP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053278 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_IP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_ip) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip)" {  } { { "fir_IP/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053281 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053282 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053284 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_IP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053285 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_IP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_IP/altera_avalon_sc_fifo.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002_rtl_core-normal " "Found design unit 1: fir_IP_0002_rtl_core-normal" {  } { { "fir_IP/fir_IP_0002_rtl_core.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053290 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002_rtl_core " "Found entity 1: fir_IP_0002_rtl_core" {  } { { "fir_IP/fir_IP_0002_rtl_core.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002_ast-struct " "Found design unit 1: fir_IP_0002_ast-struct" {  } { { "fir_IP/fir_IP_0002_ast.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053291 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002_ast " "Found entity 1: fir_IP_0002_ast" {  } { { "fir_IP/fir_IP_0002_ast.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002-syn " "Found design unit 1: fir_IP_0002-syn" {  } { { "fir_IP/fir_IP_0002.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053292 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002 " "Found entity 1: fir_IP_0002" {  } { { "fir_IP/fir_IP_0002.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavior " "Found design unit 1: debouncer-behavior" {  } { { "debouncer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053293 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz " "Found entity 1: PLL_200MHz" {  } { { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "just_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file just_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 just_fir " "Found entity 1: just_fir" {  } { { "just_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "lfsr.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053297 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_delta_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_delta_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_delta_control " "Found entity 1: ROM_delta_control" {  } { { "ROM_delta_control.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_buffer_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_buffer_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_buffer_tap " "Found entity 1: ROM_buffer_tap" {  } { { "ROM_buffer_tap.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_offset.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_offset.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_offset " "Found entity 1: SRAM_offset" {  } { { "SRAM_offset.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/p_sine/p_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/p_sine/p_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_sine " "Found entity 1: p_sine" {  } { { "db/ip/p_sine/p_sine.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/p_sine/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/p_sine/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/p_sine/submodules/altsource_probe_top.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "a2dv2 " "Elaborating entity \"a2dv2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507589053561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l_reg_reset_frame a2dv2.v(309) " "Verilog HDL or VHDL warning at a2dv2.v(309): object \"l_reg_reset_frame\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507589053562 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay1_out_valid a2dv2.v(1226) " "Verilog HDL or VHDL warning at a2dv2.v(1226): object \"delay1_out_valid\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507589053562 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..5\] a2dv2.v(157) " "Output port \"LEDG\[8..5\]\" at a2dv2.v(157) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] a2dv2.v(157) " "Output port \"LEDG\[2\]\" at a2dv2.v(157) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] a2dv2.v(157) " "Output port \"LEDG\[0\]\" at a2dv2.v(157) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR a2dv2.v(158) " "Output port \"LEDR\" at a2dv2.v(158) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 a2dv2.v(167) " "Output port \"HEX0\" at a2dv2.v(167) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 a2dv2.v(168) " "Output port \"HEX1\" at a2dv2.v(168) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 a2dv2.v(169) " "Output port \"HEX2\" at a2dv2.v(169) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 a2dv2.v(170) " "Output port \"HEX3\" at a2dv2.v(170) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 a2dv2.v(171) " "Output port \"HEX4\" at a2dv2.v(171) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 a2dv2.v(172) " "Output port \"HEX5\" at a2dv2.v(172) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 a2dv2.v(173) " "Output port \"HEX6\" at a2dv2.v(173) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 a2dv2.v(174) " "Output port \"HEX7\" at a2dv2.v(174) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR a2dv2.v(217) " "Output port \"FL_ADDR\" at a2dv2.v(217) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DB a2dv2.v(249) " "Output port \"DB\" at a2dv2.v(249) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON a2dv2.v(177) " "Output port \"LCD_BLON\" at a2dv2.v(177) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN a2dv2.v(179) " "Output port \"LCD_EN\" at a2dv2.v(179) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON a2dv2.v(180) " "Output port \"LCD_ON\" at a2dv2.v(180) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS a2dv2.v(181) " "Output port \"LCD_RS\" at a2dv2.v(181) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW a2dv2.v(182) " "Output port \"LCD_RW\" at a2dv2.v(182) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK a2dv2.v(185) " "Output port \"SD_CLK\" at a2dv2.v(185) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK a2dv2.v(203) " "Output port \"I2C_SCLK\" at a2dv2.v(203) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N a2dv2.v(218) " "Output port \"FL_CE_N\" at a2dv2.v(218) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N a2dv2.v(220) " "Output port \"FL_OE_N\" at a2dv2.v(220) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N a2dv2.v(221) " "Output port \"FL_RST_N\" at a2dv2.v(221) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N a2dv2.v(223) " "Output port \"FL_WE_N\" at a2dv2.v(223) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053569 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N a2dv2.v(224) " "Output port \"FL_WP_N\" at a2dv2.v(224) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053570 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_DIN a2dv2.v(240) " "Output port \"AIC_DIN\" at a2dv2.v(240) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053570 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_SPI_CS a2dv2.v(244) " "Output port \"AIC_SPI_CS\" at a2dv2.v(244) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053570 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_XCLK a2dv2.v(245) " "Output port \"AIC_XCLK\" at a2dv2.v(245) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053570 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLKOUT0 a2dv2.v(247) " "Output port \"CLKOUT0\" at a2dv2.v(247) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507589053570 "|a2dv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz PLL_200MHz:PLL_200MHz_inst " "Elaborating entity \"PLL_200MHz\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\"" {  } { { "a2dv2.v" "PLL_200MHz_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\"" {  } { { "PLL_200MHz.v" "altpll_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\"" {  } { { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 50 " "Parameter \"clk4_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_200MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_200MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053695 ""}  } { { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589053695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_200mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_200mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz_altpll " "Found entity 1: PLL_200MHz_altpll" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz_altpll PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated " "Elaborating entity \"PLL_200MHz_altpll\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsrs_inst " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsrs_inst\"" {  } { { "a2dv2.v" "lfsrs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_delta_control ROM_delta_control:delta_control_inst " "Elaborating entity \"ROM_delta_control\" for hierarchy \"ROM_delta_control:delta_control_inst\"" {  } { { "a2dv2.v" "delta_control_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_delta_control.v" "altsyncram_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_delta_control.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file delta_control.hex " "Parameter \"init_file\" = \"delta_control.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Mu " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Mu\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589053824 ""}  } { { "ROM_delta_control.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589053824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmb1 " "Found entity 1: altsyncram_cmb1" {  } { { "db/altsyncram_cmb1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cmb1 ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated " "Elaborating entity \"altsyncram_cmb1\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36d2 " "Found entity 1: altsyncram_36d2" {  } { { "db/altsyncram_36d2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_36d2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589053908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589053908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36d2 ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|altsyncram_36d2:altsyncram1 " "Elaborating entity \"altsyncram_36d2\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|altsyncram_36d2:altsyncram1\"" {  } { { "db/altsyncram_cmb1.tdf" "altsyncram1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589053910 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "delta_control.hex " "Byte addressed memory initialization file \"delta_control.hex\" was read in the word-addressed format" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1507589053912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cmb1.tdf" "mgl_prim2" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cmb1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1299513344 " "Parameter \"NODE_NAME\" = \"1299513344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054085 ""}  } { { "db/altsyncram_cmb1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589054085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_buffer_tap ROM_buffer_tap:buffer_control_inst " "Elaborating entity \"ROM_buffer_tap\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\"" {  } { { "a2dv2.v" "buffer_control_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_buffer_tap.v" "altsyncram_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_buffer_tap.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file buffer_tap.hex " "Parameter \"init_file\" = \"buffer_tap.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BUFF " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BUFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054633 ""}  } { { "ROM_buffer_tap.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589054633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ib1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ib1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ib1 " "Found entity 1: altsyncram_1ib1" {  } { { "db/altsyncram_1ib1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589054670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589054670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ib1 ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated " "Elaborating entity \"altsyncram_1ib1\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nrc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nrc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nrc2 " "Found entity 1: altsyncram_nrc2" {  } { { "db/altsyncram_nrc2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_nrc2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589054713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589054713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nrc2 ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|altsyncram_nrc2:altsyncram1 " "Elaborating entity \"altsyncram_nrc2\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|altsyncram_nrc2:altsyncram1\"" {  } { { "db/altsyncram_1ib1.tdf" "altsyncram1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054714 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "buffer_tap.hex " "Byte addressed memory initialization file \"buffer_tap.hex\" was read in the word-addressed format" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1507589054716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1ib1.tdf" "mgl_prim2" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1ib1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112884806 " "Parameter \"NODE_NAME\" = \"1112884806\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589054746 ""}  } { { "db/altsyncram_1ib1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589054746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptive_fir adaptive_fir:adaptive_fir_inst " "Elaborating entity \"adaptive_fir\" for hierarchy \"adaptive_fir:adaptive_fir_inst\"" {  } { { "a2dv2.v" "adaptive_fir_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "43 33 adaptive_fir.v(217) " "Verilog HDL assignment warning at adaptive_fir.v(217): truncated value with size 43 to match size of target (33)" {  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589054762 "|a2dv2|adaptive_fir:adaptive_fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC CIC:u0 " "Elaborating entity \"CIC\" for hierarchy \"CIC:u0\"" {  } { { "a2dv2.v" "u0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_cic_ii_0 CIC:u0\|CIC_cic_ii_0:cic_ii_0 " "Elaborating entity \"CIC_cic_ii_0\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\"" {  } { { "CIC/synthesis/CIC.v" "cic_ii_0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "core" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589054885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6h71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6h71 " "Found entity 1: scfifo_6h71" {  } { { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589055402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589055402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6h71 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated " "Elaborating entity \"scfifo_6h71\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_nmv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_nmv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_nmv " "Found entity 1: a_dpfifo_nmv" {  } { { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589055418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589055418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_nmv CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo " "Elaborating entity \"a_dpfifo_nmv\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\"" {  } { { "db/scfifo_6h71.tdf" "dpfifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bh1 " "Found entity 1: altsyncram_1bh1" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589055508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589055508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bh1 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram " "Elaborating entity \"altsyncram_1bh1\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\"" {  } { { "db/a_dpfifo_nmv.tdf" "FIFOram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589055638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589055638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_nmv.tdf" "almost_full_comparer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_nmv.tdf" "two_comparison" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r9b " "Found entity 1: cntr_r9b" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_r9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589055687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589055687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r9b CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_r9b:rd_ptr_msb " "Elaborating entity \"cntr_r9b\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_r9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_nmv.tdf" "rd_ptr_msb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8a7 " "Found entity 1: cntr_8a7" {  } { { "db/cntr_8a7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_8a7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589055731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589055731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8a7 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_8a7:usedw_counter " "Elaborating entity \"cntr_8a7\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_8a7:usedw_counter\"" {  } { { "db/a_dpfifo_nmv.tdf" "usedw_counter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9b " "Found entity 1: cntr_s9b" {  } { { "db/cntr_s9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_s9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589055789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589055789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9b CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_s9b:wr_ptr " "Elaborating entity \"cntr_s9b\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_s9b:wr_ptr\"" {  } { { "db/a_dpfifo_nmv.tdf" "wr_ptr" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "output_source_1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589055841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6i71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6i71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6i71 " "Found entity 1: scfifo_6i71" {  } { { "db/scfifo_6i71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589056123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589056123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6i71 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated " "Elaborating entity \"scfifo_6i71\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3qv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3qv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3qv " "Found entity 1: a_dpfifo_3qv" {  } { { "db/a_dpfifo_3qv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589056139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589056139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3qv CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo " "Elaborating entity \"a_dpfifo_3qv\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\"" {  } { { "db/scfifo_6i71.tdf" "dpfifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ah1 " "Found entity 1: altsyncram_5ah1" {  } { { "db/altsyncram_5ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_5ah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589056185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589056185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ah1 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|altsyncram_5ah1:FIFOram " "Elaborating entity \"altsyncram_5ah1\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|altsyncram_5ah1:FIFOram\"" {  } { { "db/a_dpfifo_3qv.tdf" "FIFOram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_is8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589056235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589056235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3qv.tdf" "almost_full_comparer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cmpr_is8:two_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_3qv.tdf" "two_comparison" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t9b " "Found entity 1: cntr_t9b" {  } { { "db/cntr_t9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_t9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589056291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589056291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t9b CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_t9b:rd_ptr_msb " "Elaborating entity \"cntr_t9b\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_t9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3qv.tdf" "rd_ptr_msb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aa7 " "Found entity 1: cntr_aa7" {  } { { "db/cntr_aa7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_aa7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589056336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589056336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aa7 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_aa7:usedw_counter " "Elaborating entity \"cntr_aa7\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_aa7:usedw_counter\"" {  } { { "db/a_dpfifo_3qv.tdf" "usedw_counter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_u9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589056380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589056380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_u9b:wr_ptr " "Elaborating entity \"cntr_u9b\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_u9b:wr_ptr\"" {  } { { "db/a_dpfifo_3qv.tdf" "wr_ptr" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_miso CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul " "Elaborating entity \"alt_cic_dec_miso\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "dec_mul" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056623 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "D_fs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"D_fs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1507589056681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "integrator\[0\].integrator_inner\[0\].integration" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "integrator\[0\].j0.vrc_en_0.first_dsample" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589056992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589057085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "integrator\[0\].fifo_regulator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589057135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589057332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4o51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4o51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4o51 " "Found entity 1: scfifo_4o51" {  } { { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589057385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589057385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4o51 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated " "Elaborating entity \"scfifo_4o51\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589057386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_flu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_flu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_flu " "Found entity 1: a_dpfifo_flu" {  } { { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589057402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589057402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_flu CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo " "Elaborating entity \"a_dpfifo_flu\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\"" {  } { { "db/scfifo_4o51.tdf" "dpfifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589057404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ah1 " "Found entity 1: altsyncram_9ah1" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589057460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589057460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ah1 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram " "Elaborating entity \"altsyncram_9ah1\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\"" {  } { { "db/a_dpfifo_flu.tdf" "FIFOram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589057461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_flu.tdf" "almost_full_comparer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589057477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|counter_module:int_channel_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|counter_module:int_channel_cnt_inst\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "int_channel_cnt_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589062964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "stage_diff\[0\].auk_dsp_diff" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_1 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_1\"" {  } { { "a2dv2.v" "fifo_1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 12 " "Parameter \"lpm_width_r\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589063491 ""}  } { { "FIFO.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589063491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vcg1 " "Found entity 1: dcfifo_vcg1" {  } { { "db/dcfifo_vcg1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vcg1 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated " "Elaborating entity \"dcfifo_vcg1\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_rn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_vcg1.tdf" "rdptr_g1p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_vcg1.tdf" "wrptr_g1p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0pu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0pu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0pu " "Found entity 1: altsyncram_0pu" {  } { { "db/altsyncram_0pu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0pu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0pu FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|altsyncram_0pu:fifo_ram " "Elaborating entity \"altsyncram_0pu\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|altsyncram_0pu:fifo_ram\"" {  } { { "db/dcfifo_vcg1.tdf" "fifo_ram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_vcg1.tdf" "rs_dgwp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe5 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe5\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe5" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_vcg1.tdf" "ws_dgrp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe8 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe8\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe8" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vcg1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pld " "Found entity 1: cntr_pld" {  } { { "db/cntr_pld.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_pld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pld FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|cntr_pld:cntr_b " "Elaborating entity \"cntr_pld\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|cntr_pld:cntr_b\"" {  } { { "db/dcfifo_vcg1.tdf" "cntr_b" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589063900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589063900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vcg1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access sram_access:sram_abc " "Elaborating entity \"sram_access\" for hierarchy \"sram_access:sram_abc\"" {  } { { "a2dv2.v" "sram_abc" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_VGA_clock sram_access:sram_abc\|sram_access_VGA_clock:vga_clock " "Elaborating entity \"sram_access_VGA_clock\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\"" {  } { { "sram_access/synthesis/sram_access.v" "vga_clock" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\"" {  } { { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "video_pll" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589063985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064003 ""}  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589064003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589064041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589064041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "reset_from_locked" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_bridge sram_access:sram_abc\|sram_access_bridge:bridge " "Elaborating entity \"sram_access_bridge\" for hierarchy \"sram_access:sram_abc\|sram_access_bridge:bridge\"" {  } { { "sram_access/synthesis/sram_access.v" "bridge" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_jtag_master sram_access:sram_abc\|sram_access_jtag_master:jtag_master " "Elaborating entity \"sram_access_jtag_master\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\"" {  } { { "sram_access/synthesis/sram_access.v" "jtag_master" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064140 ""}  } { { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589064140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064216 ""}  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589064216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064280 ""}  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589064280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_jtag_master_timing_adt sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_timing_adt:timing_adt " "Elaborating entity \"sram_access_jtag_master_timing_adt\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_timing_adt:timing_adt\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "timing_adt" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready sram_access_jtag_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at sram_access_jtag_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507589064396 "|a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "fifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "b2p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "p2b" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "transacto" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_jtag_master_b2p_adapter sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"sram_access_jtag_master_b2p_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "b2p_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel sram_access_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at sram_access_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507589064509 "|a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sram_access_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at sram_access_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589064509 "|a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_jtag_master_p2b_adapter sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"sram_access_jtag_master_p2b_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "p2b_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "rst_controller" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sram_access/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sram_access/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_sram sram_access:sram_abc\|sram_access_sram:sram " "Elaborating entity \"sram_access_sram\" for hierarchy \"sram_access:sram_abc\|sram_access_sram:sram\"" {  } { { "sram_access/synthesis/sram_access.v" "sram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_clipper sram_access:sram_abc\|sram_access_video_clipper:video_clipper " "Elaborating entity \"sram_access_video_clipper\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\"" {  } { { "sram_access/synthesis/sram_access.v" "video_clipper" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_clipper.v" "Clipper_Drop" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (8)" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589064600 "|a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589064601 "|a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_clipper.v" "Clipper_Add" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589064628 "|a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589064628 "|a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_dual_clock_buffer sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer " "Elaborating entity \"sram_access_video_dual_clock_buffer\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\"" {  } { { "sram_access/synthesis/sram_access.v" "video_dual_clock_buffer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "Data_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589064943 ""}  } { { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589064943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589064983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589064983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589064984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_k9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_5v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe6 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe6" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_k9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_l9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_6v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe9 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe9" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_l9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_pixel_buffer_dma sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma " "Elaborating entity \"sram_access_video_pixel_buffer_dma\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\"" {  } { { "sram_access/synthesis/sram_access.v" "video_pixel_buffer_dma" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sram_access_video_pixel_buffer_dma.v(234) " "Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(234): truncated value with size 32 to match size of target (16)" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589065230 "|a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sram_access_video_pixel_buffer_dma.v(235) " "Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(235): truncated value with size 32 to match size of target (16)" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589065230 "|a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sram_access_video_pixel_buffer_dma.v(240) " "Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(240): truncated value with size 32 to match size of target (16)" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589065230 "|a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sram_access_video_pixel_buffer_dma.v(319) " "Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(319): truncated value with size 32 to match size of target (16)" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589065232 "|a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_offset sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC " "Elaborating entity \"SRAM_offset\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "SRAm_INST_ABC" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\"" {  } { { "SRAM_offset.v" "altsyncram_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\"" {  } { { "SRAM_offset.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sram_offset.hex " "Parameter \"init_file\" = \"sram_offset.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRof " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRof\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065298 ""}  } { { "SRAM_offset.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589065298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ob1 " "Found entity 1: altsyncram_7ob1" {  } { { "db/altsyncram_7ob1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ob1 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated " "Elaborating entity \"altsyncram_7ob1\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2d2 " "Found entity 1: altsyncram_q2d2" {  } { { "db/altsyncram_q2d2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_q2d2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2d2 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|altsyncram_q2d2:altsyncram1 " "Elaborating entity \"altsyncram_q2d2\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|altsyncram_q2d2:altsyncram1\"" {  } { { "db/altsyncram_7ob1.tdf" "altsyncram1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065401 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "sram_offset.hex " "Byte addressed memory initialization file \"sram_offset.hex\" was read in the word-addressed format" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_offset.hex" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_offset.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1507589065404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ob1.tdf" "mgl_prim2" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ob1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397911398 " "Parameter \"NODE_NAME\" = \"1397911398\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065435 ""}  } { { "db/altsyncram_7ob1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589065435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "Image_Buffer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589065606 ""}  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589065606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589065904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589065904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_rgb_resampler sram_access:sram_abc\|sram_access_video_rgb_resampler:video_rgb_resampler " "Elaborating entity \"sram_access_video_rgb_resampler\" for hierarchy \"sram_access:sram_abc\|sram_access_video_rgb_resampler:video_rgb_resampler\"" {  } { { "sram_access/synthesis/sram_access.v" "video_rgb_resampler" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a sram_access_video_rgb_resampler.v(93) " "Verilog HDL or VHDL warning at sram_access_video_rgb_resampler.v(93): object \"a\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507589065931 "|a2dv2|sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_vga_controller sram_access:sram_abc\|sram_access_video_vga_controller:video_vga_controller " "Elaborating entity \"sram_access_video_vga_controller\" for hierarchy \"sram_access:sram_abc\|sram_access_video_vga_controller:video_vga_controller\"" {  } { { "sram_access/synthesis/sram_access.v" "video_vga_controller" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing sram_access:sram_abc\|sram_access_video_vga_controller:video_vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"sram_access:sram_abc\|sram_access_video_vga_controller:video_vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_vga_controller.v" "VGA_Timing" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_vga_controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589065974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589065975 "|a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507589065975 "|a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0 sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sram_access_mm_interconnect_0\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sram_access/synthesis/sram_access.v" "mm_interconnect_0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_avalon_master_translator\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "bridge_avalon_master_translator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "video_pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "jtag_master_master_translator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_translator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_avalon_master_agent\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "bridge_avalon_master_agent" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "video_pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "jtag_master_master_agent" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_agent" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rsp_fifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rdata_fifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router:router " "Elaborating entity \"sram_access_mm_interconnect_0_router\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router:router\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "router" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_default_decode sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router:router\|sram_access_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sram_access_mm_interconnect_0_router_default_decode\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router:router\|sram_access_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_002 sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sram_access_mm_interconnect_0_router_002\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_002:router_002\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "router_002" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_002_default_decode sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_002:router_002\|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sram_access_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_002:router_002\|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_003 sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sram_access_mm_interconnect_0_router_003\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_003:router_003\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "router_003" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_003_default_decode sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_003:router_003\|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sram_access_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_003:router_003\|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_burst_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_cmd_demux sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sram_access_mm_interconnect_0_cmd_demux\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_cmd_mux sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sram_access_mm_interconnect_0_cmd_mux\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_rsp_demux sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sram_access_mm_interconnect_0_rsp_demux\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_rsp_mux sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sram_access_mm_interconnect_0_rsp_mux\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "jtag_master_master_rsp_width_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507589066598 "|a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507589066599 "|a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507589066599 "|a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "jtag_master_master_cmd_width_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_avalon_st_adapter sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sram_access_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sram_access:sram_abc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sram_access:sram_abc\|altera_reset_controller:rst_controller\"" {  } { { "sram_access/synthesis/sram_access.v" "rst_controller" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sram_access:sram_abc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sram_access:sram_abc\|altera_reset_controller:rst_controller_001\"" {  } { { "sram_access/synthesis/sram_access.v" "rst_controller_001" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sram_access:sram_abc\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sram_access:sram_abc\|altera_reset_controller:rst_controller_002\"" {  } { { "sram_access/synthesis/sram_access.v" "rst_controller_002" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589066759 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1507589067481 "|a2dv2|sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max clock_cnt_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"clock_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "clock_cnt_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 532 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067487 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max int_channel_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"int_channel_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "int_channel_cnt_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 467 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067487 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067489 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067489 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067491 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067491 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067493 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067493 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067495 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067495 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067497 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067497 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067499 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067499 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067501 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067501 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067503 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067503 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067505 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067505 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067507 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067507 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067509 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067509 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067511 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067511 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067513 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067513 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067515 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067515 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067516 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067517 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067518 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507589067518 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s024 " "Found entity 1: altsyncram_s024" {  } { { "db/altsyncram_s024.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_s024.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589069348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589069348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589069498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589069498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589069568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589069568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_mgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589069671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589069671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589069720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589069720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589069797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589069797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589069892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589069892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589069975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589069975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589070021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589070021 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "CIC_20output_20only " "Analysis and Synthesis generated SignalTap II or debug node instance \"CIC_20output_20only\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589070170 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1507589070376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.09.16:44:34 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl " "2017.10.09.16:44:34 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589074343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589076670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589076892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589078394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589078536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589078687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589078859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589078866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589078874 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1507589079558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld56d4e773/alt_sld_fab.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589079806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589079806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589079949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589079949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589079951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589079951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589080032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589080032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 278 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589080146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589080146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589080146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589080241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589080241 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_0\[3\] " "Synthesized away node \"f_0\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_0[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_0\[2\] " "Synthesized away node \"f_0\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_0[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_0\[1\] " "Synthesized away node \"f_0\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_0[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_0\[0\] " "Synthesized away node \"f_0\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_0[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_1\[3\] " "Synthesized away node \"f_1\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_1[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_1\[2\] " "Synthesized away node \"f_1\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_1[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_1\[1\] " "Synthesized away node \"f_1\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_1[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_1\[0\] " "Synthesized away node \"f_1\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_1[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_2\[3\] " "Synthesized away node \"f_2\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_2[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_2\[2\] " "Synthesized away node \"f_2\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_2[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_2\[1\] " "Synthesized away node \"f_2\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_2[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_2\[0\] " "Synthesized away node \"f_2\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_2[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_3\[3\] " "Synthesized away node \"f_3\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_3[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_3\[2\] " "Synthesized away node \"f_3\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_3[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_3\[1\] " "Synthesized away node \"f_3\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_3[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_3\[0\] " "Synthesized away node \"f_3\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_3[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_4\[3\] " "Synthesized away node \"f_4\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_4[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_4\[2\] " "Synthesized away node \"f_4\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_4[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_4\[1\] " "Synthesized away node \"f_4\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_4[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_4\[0\] " "Synthesized away node \"f_4\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_4[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_5\[3\] " "Synthesized away node \"f_5\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_5[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_5\[2\] " "Synthesized away node \"f_5\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_5[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_5\[1\] " "Synthesized away node \"f_5\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_5[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_5\[0\] " "Synthesized away node \"f_5\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_5[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_6\[3\] " "Synthesized away node \"f_6\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_6[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_6\[2\] " "Synthesized away node \"f_6\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_6[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_6\[1\] " "Synthesized away node \"f_6\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_6[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_6\[0\] " "Synthesized away node \"f_6\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_6[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_7\[3\] " "Synthesized away node \"f_7\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_7[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_7\[2\] " "Synthesized away node \"f_7\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_7[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_7\[1\] " "Synthesized away node \"f_7\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_7[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_7\[0\] " "Synthesized away node \"f_7\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_7[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_8\[3\] " "Synthesized away node \"f_8\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_8[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_8\[2\] " "Synthesized away node \"f_8\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_8[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_8\[1\] " "Synthesized away node \"f_8\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_8[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_8\[0\] " "Synthesized away node \"f_8\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_8[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_9\[3\] " "Synthesized away node \"f_9\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_9[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_9\[2\] " "Synthesized away node \"f_9\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_9[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_9\[1\] " "Synthesized away node \"f_9\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_9[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_9\[0\] " "Synthesized away node \"f_9\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_9[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_10\[3\] " "Synthesized away node \"f_10\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_10[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_10\[2\] " "Synthesized away node \"f_10\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_10[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_10\[1\] " "Synthesized away node \"f_10\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_10[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_10\[0\] " "Synthesized away node \"f_10\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_10[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_11\[3\] " "Synthesized away node \"f_11\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_11[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_11\[2\] " "Synthesized away node \"f_11\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_11[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_11\[1\] " "Synthesized away node \"f_11\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_11[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_11\[0\] " "Synthesized away node \"f_11\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_11[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_12\[3\] " "Synthesized away node \"f_12\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_12[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_12\[2\] " "Synthesized away node \"f_12\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_12[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_12\[1\] " "Synthesized away node \"f_12\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_12[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_12\[0\] " "Synthesized away node \"f_12\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_12[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_13\[3\] " "Synthesized away node \"f_13\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_13[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_13\[2\] " "Synthesized away node \"f_13\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_13[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_13\[1\] " "Synthesized away node \"f_13\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_13[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_13\[0\] " "Synthesized away node \"f_13\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_13[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_14\[3\] " "Synthesized away node \"f_14\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_14[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_14\[2\] " "Synthesized away node \"f_14\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_14[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_14\[1\] " "Synthesized away node \"f_14\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_14[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_14\[0\] " "Synthesized away node \"f_14\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_14[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_15\[3\] " "Synthesized away node \"f_15\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_15[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_15\[2\] " "Synthesized away node \"f_15\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_15[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_15\[1\] " "Synthesized away node \"f_15\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_15[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_15\[0\] " "Synthesized away node \"f_15\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|f_15[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1507589081802 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|altsyncram_0pu:fifo_ram\|q_b\[11\] " "Synthesized away node \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vcg1:auto_generated\|altsyncram_0pu:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_0pu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0pu.tdf" 392 2 0 } } { "db/dcfifo_vcg1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "FIFO.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 80 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 40 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 72 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 104 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 136 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[16\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 552 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[17\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 584 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[18\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 616 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[19\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 648 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[32\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1064 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[33\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1096 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[34\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1128 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[35\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1160 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[48\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1576 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[49\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1608 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[50\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1640 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[51\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1672 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[64\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2088 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[65\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2120 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[66\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2152 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[67\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2184 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[80\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2600 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[81\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2632 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[82\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2664 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[83\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2696 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[96\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3112 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[97\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3144 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[98\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3176 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[99\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3208 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[112\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3624 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[113\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3656 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[114\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3688 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[115\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3720 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[128\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4136 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[129\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4168 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[130\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4200 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[131\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4232 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[144\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4648 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[145\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4680 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[146\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4712 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[147\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4744 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[160\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5160 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[161\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5192 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[162\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5224 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[163\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5256 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[176\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5672 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[177\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5704 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[178\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5736 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[179\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5768 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[192\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[192\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6184 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[193\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[193\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6216 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[194\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[194\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6248 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[195\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[195\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6280 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[208\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[208\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6696 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[209\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[209\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6728 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[210\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[210\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6760 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[211\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[211\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6792 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[224\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[224\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7208 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[225\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[225\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7240 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[226\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[226\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7272 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[227\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[227\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7304 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[240\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[240\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7720 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[241\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[241\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7752 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[242\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[242\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7784 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[243\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[243\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7816 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[256\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[256\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 8232 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[257\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[257\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 8264 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589081802 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a257"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1507589081802 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1507589081802 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507589091140 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507589091140 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1507589091140 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "33 " "Inferred 33 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult15\"" {  } { { "adaptive_fir.v" "Mult15" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult14\"" {  } { { "adaptive_fir.v" "Mult14" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult31\"" {  } { { "adaptive_fir.v" "Mult31" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult13\"" {  } { { "adaptive_fir.v" "Mult13" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult30\"" {  } { { "adaptive_fir.v" "Mult30" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|Mod0\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "Mod0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 630 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult12\"" {  } { { "adaptive_fir.v" "Mult12" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult29\"" {  } { { "adaptive_fir.v" "Mult29" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult11\"" {  } { { "adaptive_fir.v" "Mult11" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult28\"" {  } { { "adaptive_fir.v" "Mult28" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult10\"" {  } { { "adaptive_fir.v" "Mult10" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult27\"" {  } { { "adaptive_fir.v" "Mult27" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult9\"" {  } { { "adaptive_fir.v" "Mult9" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult26\"" {  } { { "adaptive_fir.v" "Mult26" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult22\"" {  } { { "adaptive_fir.v" "Mult22" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult18\"" {  } { { "adaptive_fir.v" "Mult18" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult21\"" {  } { { "adaptive_fir.v" "Mult21" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult25\"" {  } { { "adaptive_fir.v" "Mult25" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult17\"" {  } { { "adaptive_fir.v" "Mult17" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult23\"" {  } { { "adaptive_fir.v" "Mult23" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult19\"" {  } { { "adaptive_fir.v" "Mult19" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult20\"" {  } { { "adaptive_fir.v" "Mult20" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult24\"" {  } { { "adaptive_fir.v" "Mult24" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult16\"" {  } { { "adaptive_fir.v" "Mult16" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult8\"" {  } { { "adaptive_fir.v" "Mult8" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult7\"" {  } { { "adaptive_fir.v" "Mult7" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult6\"" {  } { { "adaptive_fir.v" "Mult6" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult5\"" {  } { { "adaptive_fir.v" "Mult5" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult4\"" {  } { { "adaptive_fir.v" "Mult4" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult3\"" {  } { { "adaptive_fir.v" "Mult3" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult2\"" {  } { { "adaptive_fir.v" "Mult2" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult1\"" {  } { { "adaptive_fir.v" "Mult1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult0\"" {  } { { "adaptive_fir.v" "Mult0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589091145 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1507589091145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589091184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589091184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589091223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589091223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult15\"" {  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589091270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult15 " "Instantiated megafunction \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091270 ""}  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589091270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589091305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589091305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult31\"" {  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589091339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult31 " "Instantiated megafunction \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091339 ""}  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589091339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_26t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589091377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589091377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|lpm_divide:Mod0\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 630 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589091427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|lpm_divide:Mod0 " "Instantiated megafunction \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507589091427 ""}  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 630 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507589091427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589091463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589091463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589091478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589091478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589091498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589091498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589091554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589091554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507589091611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589091611 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "CIC Compiler " "\"CIC Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1507589093554 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1507589093554 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports OpenCore Plus feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1507589093654 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1507589093654 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1507589093654 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1507589093655 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1507589093655 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1507589093669 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1200 " "Ignored 1200 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1200 " "Ignored 1200 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1507589093882 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1507589093882 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 250 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 251 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 252 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 253 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507589093925 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1507589093925 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_BCLK " "bidirectional pin \"AIC_BCLK\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_LRCIN " "bidirectional pin \"AIC_LRCIN\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_LRCOUT " "bidirectional pin \"AIC_LRCOUT\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 243 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "J1_152 " "bidirectional pin \"J1_152\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 254 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507589093925 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1507589093925 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 227 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1507589093926 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO VCC pin " "The pin \"AD_SDIO\" is fed by VCC" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 228 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1507589093926 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1507589093926 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram_access/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "sram_access/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1507589093996 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1507589093997 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 227 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_SDIO~synth " "Node \"AD_SDIO~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 228 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 250 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 251 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 252 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 253 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589096398 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507589096398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_DIN GND " "Pin \"AIC_DIN\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|AIC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_SPI_CS GND " "Pin \"AIC_SPI_CS\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|AIC_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_XCLK GND " "Pin \"AIC_XCLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|AIC_XCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLKOUT0 GND " "Pin \"CLKOUT0\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[0\] GND " "Pin \"DB\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[1\] GND " "Pin \"DB\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[2\] GND " "Pin \"DB\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[3\] GND " "Pin \"DB\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[4\] GND " "Pin \"DB\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[5\] GND " "Pin \"DB\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[6\] GND " "Pin \"DB\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[7\] GND " "Pin \"DB\[7\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[8\] GND " "Pin \"DB\[8\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[9\] GND " "Pin \"DB\[9\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[10\] GND " "Pin \"DB\[10\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[11\] GND " "Pin \"DB\[11\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[12\] GND " "Pin \"DB\[12\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[13\] GND " "Pin \"DB\[13\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507589096400 "|a2dv2|DB[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507589096400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589096950 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.u0_reset_n GPIO\[34\] " "Output pin \"pre_syn.bp.u0_reset_n\" driven by bidirectional pin \"GPIO\[34\]\" cannot be tri-stated" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1507589097170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "231 " "231 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507589101421 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "f_10\[10\] " "Logic cell \"f_10\[10\]\"" {  } { { "a2dv2.v" "f_10\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[9\] " "Logic cell \"f_10\[9\]\"" {  } { { "a2dv2.v" "f_10\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[8\] " "Logic cell \"f_10\[8\]\"" {  } { { "a2dv2.v" "f_10\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[7\] " "Logic cell \"f_10\[7\]\"" {  } { { "a2dv2.v" "f_10\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[6\] " "Logic cell \"f_10\[6\]\"" {  } { { "a2dv2.v" "f_10\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[5\] " "Logic cell \"f_10\[5\]\"" {  } { { "a2dv2.v" "f_10\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[4\] " "Logic cell \"f_10\[4\]\"" {  } { { "a2dv2.v" "f_10\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[10\] " "Logic cell \"f_6\[10\]\"" {  } { { "a2dv2.v" "f_6\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[9\] " "Logic cell \"f_6\[9\]\"" {  } { { "a2dv2.v" "f_6\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[8\] " "Logic cell \"f_6\[8\]\"" {  } { { "a2dv2.v" "f_6\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[7\] " "Logic cell \"f_6\[7\]\"" {  } { { "a2dv2.v" "f_6\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[6\] " "Logic cell \"f_6\[6\]\"" {  } { { "a2dv2.v" "f_6\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[5\] " "Logic cell \"f_6\[5\]\"" {  } { { "a2dv2.v" "f_6\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[4\] " "Logic cell \"f_6\[4\]\"" {  } { { "a2dv2.v" "f_6\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[10\] " "Logic cell \"f_14\[10\]\"" {  } { { "a2dv2.v" "f_14\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[9\] " "Logic cell \"f_14\[9\]\"" {  } { { "a2dv2.v" "f_14\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[8\] " "Logic cell \"f_14\[8\]\"" {  } { { "a2dv2.v" "f_14\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[7\] " "Logic cell \"f_14\[7\]\"" {  } { { "a2dv2.v" "f_14\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[6\] " "Logic cell \"f_14\[6\]\"" {  } { { "a2dv2.v" "f_14\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[5\] " "Logic cell \"f_14\[5\]\"" {  } { { "a2dv2.v" "f_14\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[4\] " "Logic cell \"f_14\[4\]\"" {  } { { "a2dv2.v" "f_14\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[10\] " "Logic cell \"f_2\[10\]\"" {  } { { "a2dv2.v" "f_2\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[9\] " "Logic cell \"f_2\[9\]\"" {  } { { "a2dv2.v" "f_2\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[8\] " "Logic cell \"f_2\[8\]\"" {  } { { "a2dv2.v" "f_2\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[7\] " "Logic cell \"f_2\[7\]\"" {  } { { "a2dv2.v" "f_2\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[6\] " "Logic cell \"f_2\[6\]\"" {  } { { "a2dv2.v" "f_2\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[5\] " "Logic cell \"f_2\[5\]\"" {  } { { "a2dv2.v" "f_2\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[4\] " "Logic cell \"f_2\[4\]\"" {  } { { "a2dv2.v" "f_2\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[10\] " "Logic cell \"f_11\[10\]\"" {  } { { "a2dv2.v" "f_11\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[9\] " "Logic cell \"f_11\[9\]\"" {  } { { "a2dv2.v" "f_11\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[8\] " "Logic cell \"f_11\[8\]\"" {  } { { "a2dv2.v" "f_11\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[7\] " "Logic cell \"f_11\[7\]\"" {  } { { "a2dv2.v" "f_11\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[6\] " "Logic cell \"f_11\[6\]\"" {  } { { "a2dv2.v" "f_11\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[5\] " "Logic cell \"f_11\[5\]\"" {  } { { "a2dv2.v" "f_11\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[4\] " "Logic cell \"f_11\[4\]\"" {  } { { "a2dv2.v" "f_11\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[10\] " "Logic cell \"f_7\[10\]\"" {  } { { "a2dv2.v" "f_7\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[9\] " "Logic cell \"f_7\[9\]\"" {  } { { "a2dv2.v" "f_7\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[8\] " "Logic cell \"f_7\[8\]\"" {  } { { "a2dv2.v" "f_7\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[7\] " "Logic cell \"f_7\[7\]\"" {  } { { "a2dv2.v" "f_7\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[6\] " "Logic cell \"f_7\[6\]\"" {  } { { "a2dv2.v" "f_7\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[5\] " "Logic cell \"f_7\[5\]\"" {  } { { "a2dv2.v" "f_7\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[4\] " "Logic cell \"f_7\[4\]\"" {  } { { "a2dv2.v" "f_7\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[10\] " "Logic cell \"f_15\[10\]\"" {  } { { "a2dv2.v" "f_15\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[9\] " "Logic cell \"f_15\[9\]\"" {  } { { "a2dv2.v" "f_15\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[8\] " "Logic cell \"f_15\[8\]\"" {  } { { "a2dv2.v" "f_15\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[7\] " "Logic cell \"f_15\[7\]\"" {  } { { "a2dv2.v" "f_15\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[6\] " "Logic cell \"f_15\[6\]\"" {  } { { "a2dv2.v" "f_15\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[5\] " "Logic cell \"f_15\[5\]\"" {  } { { "a2dv2.v" "f_15\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[4\] " "Logic cell \"f_15\[4\]\"" {  } { { "a2dv2.v" "f_15\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[10\] " "Logic cell \"f_3\[10\]\"" {  } { { "a2dv2.v" "f_3\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[9\] " "Logic cell \"f_3\[9\]\"" {  } { { "a2dv2.v" "f_3\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[8\] " "Logic cell \"f_3\[8\]\"" {  } { { "a2dv2.v" "f_3\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[7\] " "Logic cell \"f_3\[7\]\"" {  } { { "a2dv2.v" "f_3\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[6\] " "Logic cell \"f_3\[6\]\"" {  } { { "a2dv2.v" "f_3\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[5\] " "Logic cell \"f_3\[5\]\"" {  } { { "a2dv2.v" "f_3\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[4\] " "Logic cell \"f_3\[4\]\"" {  } { { "a2dv2.v" "f_3\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[10\] " "Logic cell \"f_5\[10\]\"" {  } { { "a2dv2.v" "f_5\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[9\] " "Logic cell \"f_5\[9\]\"" {  } { { "a2dv2.v" "f_5\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[8\] " "Logic cell \"f_5\[8\]\"" {  } { { "a2dv2.v" "f_5\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[7\] " "Logic cell \"f_5\[7\]\"" {  } { { "a2dv2.v" "f_5\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[6\] " "Logic cell \"f_5\[6\]\"" {  } { { "a2dv2.v" "f_5\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[5\] " "Logic cell \"f_5\[5\]\"" {  } { { "a2dv2.v" "f_5\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[4\] " "Logic cell \"f_5\[4\]\"" {  } { { "a2dv2.v" "f_5\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[10\] " "Logic cell \"f_9\[10\]\"" {  } { { "a2dv2.v" "f_9\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[9\] " "Logic cell \"f_9\[9\]\"" {  } { { "a2dv2.v" "f_9\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[8\] " "Logic cell \"f_9\[8\]\"" {  } { { "a2dv2.v" "f_9\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[7\] " "Logic cell \"f_9\[7\]\"" {  } { { "a2dv2.v" "f_9\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[6\] " "Logic cell \"f_9\[6\]\"" {  } { { "a2dv2.v" "f_9\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[5\] " "Logic cell \"f_9\[5\]\"" {  } { { "a2dv2.v" "f_9\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[4\] " "Logic cell \"f_9\[4\]\"" {  } { { "a2dv2.v" "f_9\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[10\] " "Logic cell \"f_13\[10\]\"" {  } { { "a2dv2.v" "f_13\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[9\] " "Logic cell \"f_13\[9\]\"" {  } { { "a2dv2.v" "f_13\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[8\] " "Logic cell \"f_13\[8\]\"" {  } { { "a2dv2.v" "f_13\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[7\] " "Logic cell \"f_13\[7\]\"" {  } { { "a2dv2.v" "f_13\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[6\] " "Logic cell \"f_13\[6\]\"" {  } { { "a2dv2.v" "f_13\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[5\] " "Logic cell \"f_13\[5\]\"" {  } { { "a2dv2.v" "f_13\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[4\] " "Logic cell \"f_13\[4\]\"" {  } { { "a2dv2.v" "f_13\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[10\] " "Logic cell \"f_1\[10\]\"" {  } { { "a2dv2.v" "f_1\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[9\] " "Logic cell \"f_1\[9\]\"" {  } { { "a2dv2.v" "f_1\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[8\] " "Logic cell \"f_1\[8\]\"" {  } { { "a2dv2.v" "f_1\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[7\] " "Logic cell \"f_1\[7\]\"" {  } { { "a2dv2.v" "f_1\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[6\] " "Logic cell \"f_1\[6\]\"" {  } { { "a2dv2.v" "f_1\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[5\] " "Logic cell \"f_1\[5\]\"" {  } { { "a2dv2.v" "f_1\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[4\] " "Logic cell \"f_1\[4\]\"" {  } { { "a2dv2.v" "f_1\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[10\] " "Logic cell \"f_4\[10\]\"" {  } { { "a2dv2.v" "f_4\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[9\] " "Logic cell \"f_4\[9\]\"" {  } { { "a2dv2.v" "f_4\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[8\] " "Logic cell \"f_4\[8\]\"" {  } { { "a2dv2.v" "f_4\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[7\] " "Logic cell \"f_4\[7\]\"" {  } { { "a2dv2.v" "f_4\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[6\] " "Logic cell \"f_4\[6\]\"" {  } { { "a2dv2.v" "f_4\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[5\] " "Logic cell \"f_4\[5\]\"" {  } { { "a2dv2.v" "f_4\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[4\] " "Logic cell \"f_4\[4\]\"" {  } { { "a2dv2.v" "f_4\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[10\] " "Logic cell \"f_8\[10\]\"" {  } { { "a2dv2.v" "f_8\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[9\] " "Logic cell \"f_8\[9\]\"" {  } { { "a2dv2.v" "f_8\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[8\] " "Logic cell \"f_8\[8\]\"" {  } { { "a2dv2.v" "f_8\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[7\] " "Logic cell \"f_8\[7\]\"" {  } { { "a2dv2.v" "f_8\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[6\] " "Logic cell \"f_8\[6\]\"" {  } { { "a2dv2.v" "f_8\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[5\] " "Logic cell \"f_8\[5\]\"" {  } { { "a2dv2.v" "f_8\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[4\] " "Logic cell \"f_8\[4\]\"" {  } { { "a2dv2.v" "f_8\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[10\] " "Logic cell \"f_12\[10\]\"" {  } { { "a2dv2.v" "f_12\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[9\] " "Logic cell \"f_12\[9\]\"" {  } { { "a2dv2.v" "f_12\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[8\] " "Logic cell \"f_12\[8\]\"" {  } { { "a2dv2.v" "f_12\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[7\] " "Logic cell \"f_12\[7\]\"" {  } { { "a2dv2.v" "f_12\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[6\] " "Logic cell \"f_12\[6\]\"" {  } { { "a2dv2.v" "f_12\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[5\] " "Logic cell \"f_12\[5\]\"" {  } { { "a2dv2.v" "f_12\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[4\] " "Logic cell \"f_12\[4\]\"" {  } { { "a2dv2.v" "f_12\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[10\] " "Logic cell \"f_0\[10\]\"" {  } { { "a2dv2.v" "f_0\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[9\] " "Logic cell \"f_0\[9\]\"" {  } { { "a2dv2.v" "f_0\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[8\] " "Logic cell \"f_0\[8\]\"" {  } { { "a2dv2.v" "f_0\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[7\] " "Logic cell \"f_0\[7\]\"" {  } { { "a2dv2.v" "f_0\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[6\] " "Logic cell \"f_0\[6\]\"" {  } { { "a2dv2.v" "f_0\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[5\] " "Logic cell \"f_0\[5\]\"" {  } { { "a2dv2.v" "f_0\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[4\] " "Logic cell \"f_0\[4\]\"" {  } { { "a2dv2.v" "f_0\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[15\] " "Logic cell \"f_6\[15\]\"" {  } { { "a2dv2.v" "f_6\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[14\] " "Logic cell \"f_6\[14\]\"" {  } { { "a2dv2.v" "f_6\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[13\] " "Logic cell \"f_6\[13\]\"" {  } { { "a2dv2.v" "f_6\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[12\] " "Logic cell \"f_6\[12\]\"" {  } { { "a2dv2.v" "f_6\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[11\] " "Logic cell \"f_6\[11\]\"" {  } { { "a2dv2.v" "f_6\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[15\] " "Logic cell \"f_12\[15\]\"" {  } { { "a2dv2.v" "f_12\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[14\] " "Logic cell \"f_12\[14\]\"" {  } { { "a2dv2.v" "f_12\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[13\] " "Logic cell \"f_12\[13\]\"" {  } { { "a2dv2.v" "f_12\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[12\] " "Logic cell \"f_12\[12\]\"" {  } { { "a2dv2.v" "f_12\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[11\] " "Logic cell \"f_12\[11\]\"" {  } { { "a2dv2.v" "f_12\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[15\] " "Logic cell \"f_14\[15\]\"" {  } { { "a2dv2.v" "f_14\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[14\] " "Logic cell \"f_14\[14\]\"" {  } { { "a2dv2.v" "f_14\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[13\] " "Logic cell \"f_14\[13\]\"" {  } { { "a2dv2.v" "f_14\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[12\] " "Logic cell \"f_14\[12\]\"" {  } { { "a2dv2.v" "f_14\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[11\] " "Logic cell \"f_14\[11\]\"" {  } { { "a2dv2.v" "f_14\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[15\] " "Logic cell \"f_4\[15\]\"" {  } { { "a2dv2.v" "f_4\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[14\] " "Logic cell \"f_4\[14\]\"" {  } { { "a2dv2.v" "f_4\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[13\] " "Logic cell \"f_4\[13\]\"" {  } { { "a2dv2.v" "f_4\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[12\] " "Logic cell \"f_4\[12\]\"" {  } { { "a2dv2.v" "f_4\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[11\] " "Logic cell \"f_4\[11\]\"" {  } { { "a2dv2.v" "f_4\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[15\] " "Logic cell \"f_3\[15\]\"" {  } { { "a2dv2.v" "f_3\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[14\] " "Logic cell \"f_3\[14\]\"" {  } { { "a2dv2.v" "f_3\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[13\] " "Logic cell \"f_3\[13\]\"" {  } { { "a2dv2.v" "f_3\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[12\] " "Logic cell \"f_3\[12\]\"" {  } { { "a2dv2.v" "f_3\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[11\] " "Logic cell \"f_3\[11\]\"" {  } { { "a2dv2.v" "f_3\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[15\] " "Logic cell \"f_9\[15\]\"" {  } { { "a2dv2.v" "f_9\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[14\] " "Logic cell \"f_9\[14\]\"" {  } { { "a2dv2.v" "f_9\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[13\] " "Logic cell \"f_9\[13\]\"" {  } { { "a2dv2.v" "f_9\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[12\] " "Logic cell \"f_9\[12\]\"" {  } { { "a2dv2.v" "f_9\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[11\] " "Logic cell \"f_9\[11\]\"" {  } { { "a2dv2.v" "f_9\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[15\] " "Logic cell \"f_11\[15\]\"" {  } { { "a2dv2.v" "f_11\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[14\] " "Logic cell \"f_11\[14\]\"" {  } { { "a2dv2.v" "f_11\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[13\] " "Logic cell \"f_11\[13\]\"" {  } { { "a2dv2.v" "f_11\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[12\] " "Logic cell \"f_11\[12\]\"" {  } { { "a2dv2.v" "f_11\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[11\] " "Logic cell \"f_11\[11\]\"" {  } { { "a2dv2.v" "f_11\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[15\] " "Logic cell \"f_1\[15\]\"" {  } { { "a2dv2.v" "f_1\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[14\] " "Logic cell \"f_1\[14\]\"" {  } { { "a2dv2.v" "f_1\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[13\] " "Logic cell \"f_1\[13\]\"" {  } { { "a2dv2.v" "f_1\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[12\] " "Logic cell \"f_1\[12\]\"" {  } { { "a2dv2.v" "f_1\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[11\] " "Logic cell \"f_1\[11\]\"" {  } { { "a2dv2.v" "f_1\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[15\] " "Logic cell \"f_7\[15\]\"" {  } { { "a2dv2.v" "f_7\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[14\] " "Logic cell \"f_7\[14\]\"" {  } { { "a2dv2.v" "f_7\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[13\] " "Logic cell \"f_7\[13\]\"" {  } { { "a2dv2.v" "f_7\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[12\] " "Logic cell \"f_7\[12\]\"" {  } { { "a2dv2.v" "f_7\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[11\] " "Logic cell \"f_7\[11\]\"" {  } { { "a2dv2.v" "f_7\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[15\] " "Logic cell \"f_13\[15\]\"" {  } { { "a2dv2.v" "f_13\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[14\] " "Logic cell \"f_13\[14\]\"" {  } { { "a2dv2.v" "f_13\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[13\] " "Logic cell \"f_13\[13\]\"" {  } { { "a2dv2.v" "f_13\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[12\] " "Logic cell \"f_13\[12\]\"" {  } { { "a2dv2.v" "f_13\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[11\] " "Logic cell \"f_13\[11\]\"" {  } { { "a2dv2.v" "f_13\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[15\] " "Logic cell \"f_15\[15\]\"" {  } { { "a2dv2.v" "f_15\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[14\] " "Logic cell \"f_15\[14\]\"" {  } { { "a2dv2.v" "f_15\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[13\] " "Logic cell \"f_15\[13\]\"" {  } { { "a2dv2.v" "f_15\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[12\] " "Logic cell \"f_15\[12\]\"" {  } { { "a2dv2.v" "f_15\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[11\] " "Logic cell \"f_15\[11\]\"" {  } { { "a2dv2.v" "f_15\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[15\] " "Logic cell \"f_5\[15\]\"" {  } { { "a2dv2.v" "f_5\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[14\] " "Logic cell \"f_5\[14\]\"" {  } { { "a2dv2.v" "f_5\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[13\] " "Logic cell \"f_5\[13\]\"" {  } { { "a2dv2.v" "f_5\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[12\] " "Logic cell \"f_5\[12\]\"" {  } { { "a2dv2.v" "f_5\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[11\] " "Logic cell \"f_5\[11\]\"" {  } { { "a2dv2.v" "f_5\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[15\] " "Logic cell \"f_2\[15\]\"" {  } { { "a2dv2.v" "f_2\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[14\] " "Logic cell \"f_2\[14\]\"" {  } { { "a2dv2.v" "f_2\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[13\] " "Logic cell \"f_2\[13\]\"" {  } { { "a2dv2.v" "f_2\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[12\] " "Logic cell \"f_2\[12\]\"" {  } { { "a2dv2.v" "f_2\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[11\] " "Logic cell \"f_2\[11\]\"" {  } { { "a2dv2.v" "f_2\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[15\] " "Logic cell \"f_8\[15\]\"" {  } { { "a2dv2.v" "f_8\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[14\] " "Logic cell \"f_8\[14\]\"" {  } { { "a2dv2.v" "f_8\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[13\] " "Logic cell \"f_8\[13\]\"" {  } { { "a2dv2.v" "f_8\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[12\] " "Logic cell \"f_8\[12\]\"" {  } { { "a2dv2.v" "f_8\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[11\] " "Logic cell \"f_8\[11\]\"" {  } { { "a2dv2.v" "f_8\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[15\] " "Logic cell \"f_10\[15\]\"" {  } { { "a2dv2.v" "f_10\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[14\] " "Logic cell \"f_10\[14\]\"" {  } { { "a2dv2.v" "f_10\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[13\] " "Logic cell \"f_10\[13\]\"" {  } { { "a2dv2.v" "f_10\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[12\] " "Logic cell \"f_10\[12\]\"" {  } { { "a2dv2.v" "f_10\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[11\] " "Logic cell \"f_10\[11\]\"" {  } { { "a2dv2.v" "f_10\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[15\] " "Logic cell \"f_0\[15\]\"" {  } { { "a2dv2.v" "f_0\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[14\] " "Logic cell \"f_0\[14\]\"" {  } { { "a2dv2.v" "f_0\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[13\] " "Logic cell \"f_0\[13\]\"" {  } { { "a2dv2.v" "f_0\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[12\] " "Logic cell \"f_0\[12\]\"" {  } { { "a2dv2.v" "f_0\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[11\] " "Logic cell \"f_0\[11\]\"" {  } { { "a2dv2.v" "f_0\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589101501 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1507589101501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589101890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 18 " "Ignored 18 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507589102431 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP 16 " "Ignored 16 assignments for entity \"fir_IP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507589102431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507589102431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507589102431 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507589102431 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP_0002 71 " "Ignored 71 assignments for entity \"fir_IP_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507589102431 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "p_sine 16 " "Ignored 16 assignments for entity \"p_sine\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507589102431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg " "Generated suppressed messages file C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589103372 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "CIC_20output_20only 77 " "Successfully connected in-system debug instance \"CIC_20output_20only\" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1507589106071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507589106300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507589106300 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1507589106676 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 34 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 93 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1507589106677 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 34 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 93 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1507589106677 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIC_DOUT " "No output dependent on input pin \"AIC_DOUT\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|AIC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKIN1 " "No output dependent on input pin \"CLKIN1\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 246 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|CLKIN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XT_IN_N " "No output dependent on input pin \"XT_IN_N\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|XT_IN_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XT_IN_P " "No output dependent on input pin \"XT_IN_P\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 256 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507589107157 "|a2dv2|XT_IN_P"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507589107157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9170 " "Implemented 9170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507589107161 ""} { "Info" "ICUT_CUT_TM_OPINS" "285 " "Implemented 285 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507589107161 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1507589107161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8048 " "Implemented 8048 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507589107161 ""} { "Info" "ICUT_CUT_TM_RAMS" "588 " "Implemented 588 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1507589107161 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1507589107161 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "96 " "Implemented 96 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1507589107161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507589107161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 584 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 584 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507589107347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 16:45:07 2017 " "Processing ended: Mon Oct 09 16:45:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507589107347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507589107347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507589107347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507589107347 ""}
