Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 27 20:06:56 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/mlp_timing_routed.rpt
| Design       : mlp
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1190 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 537 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.306   -69615.914                  74980               154840        0.054        0.000                      0               154840        1.232        0.000                       0                 85313  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -3.306   -69615.914                  74980               154840        0.054        0.000                      0               154840        1.232        0.000                       0                 85313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        74980  Failing Endpoints,  Worst Slack       -3.306ns,  Total Violation   -69615.911ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 bias_added_12_4_V_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.524ns (8.927%)  route 5.346ns (91.073%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85328, unset)        0.537     0.537    bias_added_12_4_V_U/ap_clk
    SLICE_X71Y147        FDRE                                         r  bias_added_12_4_V_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y147        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_12_4_V_U/internal_empty_n_reg/Q
                         net (fo=6, routed)           0.792     1.552    bias_added_12_2_V_U/bias_added_12_4_V_empty_n
    SLICE_X77Y138        LUT6 (Prop_lut6_I2_O)        0.043     1.595 r  bias_added_12_2_V_U/weights_L1_15_V_ce0_INST_0_i_18/O
                         net (fo=1, routed)           0.377     1.972    bias_added_11_22_V_U/internal_empty_n_reg_6
    SLICE_X78Y137        LUT6 (Prop_lut6_I1_O)        0.043     2.015 r  bias_added_11_22_V_U/weights_L1_15_V_ce0_INST_0_i_5/O
                         net (fo=1, routed)           0.576     2.591    bias_added_11_22_V_U/weights_L1_15_V_ce0_INST_0_i_5_n_0
    SLICE_X82Y134        LUT6 (Prop_lut6_I0_O)        0.043     2.634 r  bias_added_11_22_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=29, routed)          0.858     3.491    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/internal_empty_n_reg_0
    SLICE_X96Y120        LUT5 (Prop_lut5_I3_O)        0.043     3.534 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_203_reg_43059[35]_i_1/O
                         net (fo=530, routed)         1.187     4.722    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_73_reg_42909_reg[19]
    SLICE_X115Y135       LUT6 (Prop_lut6_I3_O)        0.043     4.765 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_310__2/O
                         net (fo=1, routed)           0.508     5.273    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_310__2_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I1_O)        0.043     5.316 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_121__8/O
                         net (fo=1, routed)           0.583     5.899    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_121__8_n_0
    SLICE_X115Y124       LUT5 (Prop_lut5_I1_O)        0.043     5.942 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_35__9/O
                         net (fo=1, routed)           0.465     6.407    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_35__9_n_0
    DSP48_X4Y48          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=85328, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X4Y48          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X4Y48          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.374     3.101    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          3.101    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 -3.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_281_reg_44359_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_281_reg_44359_pp0_iter3_reg_reg[34]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.040%)  route 0.095ns (50.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85328, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X48Y78         FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_281_reg_44359_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_281_reg_44359_reg[34]/Q
                         net (fo=1, routed)           0.095     0.452    mvprod_layer_1_U0/p_Val2_16_281_reg_44359[34]
    SLICE_X46Y78         SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_281_reg_44359_pp0_iter3_reg_reg[34]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85328, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X46Y78         SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_281_reg_44359_pp0_iter3_reg_reg[34]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X46Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    mvprod_layer_1_U0/p_Val2_16_281_reg_44359_pp0_iter3_reg_reg[34]_srl3
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.634         4.000       1.366      DSP48_X2Y6    mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.768         2.000       1.232      SLICE_X70Y15  L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.768         2.000       1.232      SLICE_X70Y15  L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0/DP/CLK



