// Seed: 1822847901
module module_0 ();
  id_1 :
  assert property (@(1'b0) -1)
  else;
  logic id_2;
  ;
  always begin : LABEL_0
    id_2 = id_1;
  end
  wire [-1 : -1] id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd65
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_7[id_3] = 1;
  supply1 id_13 = 1 ^ -1;
endmodule
