{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711532539853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711532539853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 12:42:19 2024 " "Processing started: Wed Mar 27 12:42:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711532539853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711532539853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_01_seven_seg -c Test_01_seven_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_01_seven_seg -c Test_01_seven_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711532539853 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711532540244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Test_01_seven_seg.v(16) " "Verilog HDL information at Test_01_seven_seg.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1711532540291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_01_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file test_01_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_01_seven_seg " "Found entity 1: Test_01_seven_seg" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711532540291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711532540291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_01_seven_seg " "Elaborating entity \"Test_01_seven_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711532540322 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stepup Test_01_seven_seg.v(16) " "Verilog HDL Always Construct warning at Test_01_seven_seg.v(16): inferring latch(es) for variable \"stepup\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "countreg Test_01_seven_seg.v(16) " "Verilog HDL Always Construct warning at Test_01_seven_seg.v(16): inferring latch(es) for variable \"countreg\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "countreg1 Test_01_seven_seg.v(16) " "Verilog HDL Always Construct warning at Test_01_seven_seg.v(16): inferring latch(es) for variable \"countreg1\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countreg1\[0\] Test_01_seven_seg.v(16) " "Inferred latch for \"countreg1\[0\]\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countreg1\[1\] Test_01_seven_seg.v(16) " "Inferred latch for \"countreg1\[1\]\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countreg1\[2\] Test_01_seven_seg.v(16) " "Inferred latch for \"countreg1\[2\]\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countreg1\[3\] Test_01_seven_seg.v(16) " "Inferred latch for \"countreg1\[3\]\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countreg\[0\] Test_01_seven_seg.v(16) " "Inferred latch for \"countreg\[0\]\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countreg\[1\] Test_01_seven_seg.v(16) " "Inferred latch for \"countreg\[1\]\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countreg\[2\] Test_01_seven_seg.v(16) " "Inferred latch for \"countreg\[2\]\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countreg\[3\] Test_01_seven_seg.v(16) " "Inferred latch for \"countreg\[3\]\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepup Test_01_seven_seg.v(16) " "Inferred latch for \"stepup\" at Test_01_seven_seg.v(16)" {  } { { "Test_01_seven_seg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711532540322 "|Test_01_seven_seg"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711532540869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arif/Documents/FPGA/ALTERA/output_files/Test_01_seven_seg.map.smsg " "Generated suppressed messages file C:/Users/Arif/Documents/FPGA/ALTERA/output_files/Test_01_seven_seg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1711532541025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711532541119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711532541119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711532541166 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711532541166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711532541166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711532541166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711532541197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 12:42:21 2024 " "Processing ended: Wed Mar 27 12:42:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711532541197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711532541197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711532541197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711532541197 ""}
