-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "10/08/2025 08:40:25"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	SW : IN IEEE.NUMERIC_STD.unsigned(17 DOWNTO 0);
	KEY : IN IEEE.NUMERIC_STD.unsigned(3 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	LEDR : OUT IEEE.NUMERIC_STD.unsigned(17 DOWNTO 0);
	LEDG : OUT IEEE.NUMERIC_STD.unsigned(8 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[10]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[11]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[12]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[13]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[14]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[15]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[16]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[17]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[8]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_bypass_delayed_started~regout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_tag_field[3]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \NIOS0|nios|W_regnum_a_cmp_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_has_started~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[11]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add1~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld_st~regout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[18]~68_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[24]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[16]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[8]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[23]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[15]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[7]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[31]~31_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[21]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[7]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[24]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[4]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[30]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[17]~12_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0_regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_wr~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_en~combout\ : std_logic;
SIGNAL \NIOS0|nios|M_op_eret~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read2~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_hbreak_req~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_hit~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_bypass_transfer_done_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall_nxt~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_dcache_management_done~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall_nxt~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_need_extra_stall~regout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal2~2_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|src_data[77]~2_combout\ : std_logic;
SIGNAL \NIOS0|limiter|suppress~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~3_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|src3_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_bypass_transfer_done~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_bypass_transfer_done~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|update_grant~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_prevent_refill~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|response_accepted~0_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ : std_logic;
SIGNAL \NIOS0|limiter_001|response_accepted~1_combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|response_accepted~2_combout\ : std_logic;
SIGNAL \NIOS0|limiter|response_accepted~1_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~regout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[2]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_data_depend~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[4]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[14]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[21]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[9]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[9]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld16_data[8]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[7]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld16_data[14]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[6]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[6]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[6]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[6]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[6]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld16_data[13]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[5]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[5]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[4]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld16_data[11]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[3]~39_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[3]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[3]~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[2]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[1]~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[1]~49_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_en~combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[13]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[15]~15_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ : std_logic;
SIGNAL \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_dc_index_wb_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_dcache_management_done_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_dc_nowb_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_dcache_management_done_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_dcache_management_done_nxt~combout\ : std_logic;
SIGNAL \NIOS0|nios|M_valid_mem_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_A_dc_line_match_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_need_extra_stall_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_need_extra_stall_nxt~combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|always2~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_cnt_nxt[0]~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_hit~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal154~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_br~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_br_uncond~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add6~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld_bypass~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_active~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal154~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal154~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_late_result~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal298~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal291~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[11]~53_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[12]~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[12]~37_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[13]~39_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[13]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[14]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[14]~43_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[15]~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[15]~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[16]~65_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[17]~72_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[17]~67_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[17]~68_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[17]~69_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[17]~51_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[17]~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[18]~70_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[19]~57_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[20]~81_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[20]~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[20]~61_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[21]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[21]~84_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[21]~79_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[21]~80_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[21]~81_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[21]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[22]~82_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[22]~83_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[22]~84_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[22]~66_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[23]~90_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[23]~91_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[23]~85_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[23]~86_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[23]~87_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[24]~89_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[24]~72_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[24]~73_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[25]~35_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[25]~96_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[25]~97_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[25]~91_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[25]~92_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[25]~93_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[26]~94_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[26]~95_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[26]~96_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[26]~78_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[27]~102_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[27]~81_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[27]~82_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[28]~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[28]~100_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[28]~101_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[28]~102_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[28]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[29]~43_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[29]~108_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[29]~104_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[30]~90_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[31]~109_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[31]~110_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_dst_reg_from_M~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_ld16~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_data_sign_bit~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_byte_en~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal154~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[24]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[8]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[5]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[30]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[14]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[6]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[21]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[29]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[13]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[19]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[27]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[11]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[3]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[18]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[1]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[9]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[11]~11_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_dc_index_wb_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|Equal262~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_dc_nowb_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_valid_mem_d1~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_has_started_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[2]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_clr_valid_bits~regout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wren~combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_br~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_br_uncond~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_br_uncond~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[2]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[1]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[1]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[0]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt_nxt[0]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld_st_bypass~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_data_active~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|pause_irq~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ienable_reg_irq1~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_wrctl_status~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~37_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~39_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~47_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~51_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~53_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~57_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~62_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~63_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_en~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_en~combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_byte_en~2_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[30]~31_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[8]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[30]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[14]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[6]~22_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[6]~29_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[13]~28_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[5]~35_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[21]~37_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[20]~36_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[12]~44_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[11]~49_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[18]~52_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[10]~55_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[16]~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal193~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_dc_nowb_inv~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[7]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[8]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[11]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_br_cond~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_bht_wr_en_unfiltered~combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[14]~22_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0_regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~2_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~7_combout\ : std_logic;
SIGNAL \NIOS0|timer|delayed_unxcounter_is_zeroxx0~regout\ : std_logic;
SIGNAL \NIOS0|timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_wrctl_estatus~combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[4]~28_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[0]~34_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \NIOS0|onchip|wren~0_combout\ : std_logic;
SIGNAL \NIOS0|onchip|wren~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[7]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_shift_rot_left~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_mask[7]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_mask[6]~3_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[6]~2_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_mask[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|ac~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_control_reg_rddata_muxed[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_control_reg_rddata_muxed[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[0]~8_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[6]~49_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate2~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[15]~3_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[7]~6_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~7_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[7]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_shift_rot_left~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[8]~9_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~10_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[8]~11_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[5]~18_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~19_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[5]~20_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~22_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[12]~27_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~28_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[12]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[3]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[11]~32_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~33_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[11]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[1]~40_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[1]~41_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[1]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~regout\ : std_logic;
SIGNAL \NIOS0|timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[9]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[13]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[14]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~20_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~24_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[25]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[26]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal3~3_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|src_data[77]~6_combout\ : std_logic;
SIGNAL \NIOS0|limiter|has_pending_responses~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[21]~116_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[23]~47_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[28]~52_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[4]~64_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[23]~118_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[30]~121_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_dst_reg_from_M~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[8]~5_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[12]~8_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[7]~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[23]~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[24]~2_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[5]~6_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[13]~7_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[28]~9_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[19]~10_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[3]~11_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[27]~12_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[18]~13_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[1]~17_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[16]~18_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_actual_tag[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[31]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[9]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[10]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[11]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[23]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[31]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[25]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[30]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[21]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[20]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[21]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[30]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_iw[13]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_iw[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_iw[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[12]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[21]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[24]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[25]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[28]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_tag[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_ld16~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_data_active~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_active~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_control_reg_rddata[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_valid~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[5]~6_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[35]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetrequest~regout\ : std_logic;
SIGNAL \NIOS0|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|r_sync_rst_chain[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|r_sync_rst_dly~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|r_sync_rst_dly~regout\ : std_logic;
SIGNAL \NIOS0|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \NIOS0|rst_controller|r_sync_rst~regout\ : std_logic;
SIGNAL \NIOS0|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_ic_fill_starting~1_wirecell_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_a_not_src~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_a_not_src~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_mul_lsw~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_late_result~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_late_result~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal171~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal171~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal171~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal154~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_cmp~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_op_rdctl~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_logic~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_iw_valid~regout\ : std_logic;
SIGNAL \NIOS0|nios|F_kill~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[15]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_kill~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_kill~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_kill~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_kill~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_kill~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_kill~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_refetch~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_break~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_exception~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_crst~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[3]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[16]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal209~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal209~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_hbreak_req~combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|packet_in_progress~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_compare_op[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|save_dest_id~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[1]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_b_is_dst~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_wr_starting~combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[0]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[0]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[0]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[0]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[0]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[0]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[5]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_ignore_dst~combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_ignore_dst~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \NIOS0|nios|E_wr_dst_reg_from_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[3]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal77~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal80~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_signed_comparison~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_alu_subtract~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[2]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal2~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_src2_choose_imm~combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_src2_choose_imm~regout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_implicit_dst_retaddr~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_implicit_dst_retaddr~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|always2~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|fifo_wr~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|r_val~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_st_data[23]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[23]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|av_wr_data_transfer~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_rd_en~combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[2]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[2]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[2]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_br_cond~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_br_mispredict~combout\ : std_logic;
SIGNAL \NIOS0|nios|M_br_mispredict~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_br_mispredict~_wirecell_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[0]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[0]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[0]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_bht_ptr_unfiltered[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_br_cond_taken_history[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add5~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_ap_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_line_field[4]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_line[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[0]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_byteenable_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_byteenable_nxt[1]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[12]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~80_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|W_regnum_b_cmp_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[17]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[31]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_mem_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_mem~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[2]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_op_rdctl~combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[0]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[0]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ld_align_sh8~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_align_sh8~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[1]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal187~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld16~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_ld_align_sh16~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_align_sh16~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[2]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[10]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[24]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal2~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal2~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_implicit_dst_eretaddr~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[6]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[22]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_b_rf[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_b_rf[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_b_rf[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_b_rf[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_b_rf[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \NIOS0|nios|Add8~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add8~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[1]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[7]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[1]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add8~2\ : std_logic;
SIGNAL \NIOS0|nios|Add8~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add8~4\ : std_logic;
SIGNAL \NIOS0|nios|Add8~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[25]~98_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[25]~75_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[25]~76_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[25]~49_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[25]~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[25]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal2~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[30]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[24]~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld8_ld16~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld8_ld16~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\ : std_logic;
SIGNAL \NIOS0|nios|Equal154~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_shift_rot~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|WideOr1~combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_demux_004|src0_valid~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_dp_offset_nxt[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[2]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[4]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_byte_en~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_ld_bypass~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result_en~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[24]~93_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[20]~62_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_st_bypass~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_st_bypass~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_valid_st_bypass_hit~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\ : std_logic;
SIGNAL \NIOS0|nios|Equal274~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[8]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[24]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[24]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[24]~120_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_en_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[24]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[24]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[1]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[2]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[4]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[5]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[6]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[7]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[8]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_byte_en[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_byte_en[3]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[1]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[2]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_done_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_done~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_active_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[3]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[4]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[4]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[5]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[5]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[6]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[6]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[7]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[7]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[8]~16_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \NIOS0|timer|force_reload~2_combout\ : std_logic;
SIGNAL \NIOS0|timer|force_reload~regout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[10]~53\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \NIOS0|timer|control_wr_strobe~combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[3]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_byte_en[0]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_byte_en[0]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_data[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[1]~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[2]~54_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|t_dav~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|t_dav~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|packet_in_progress~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[2]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_st_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_st~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_st~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_offset_match~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_offset_match~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal6~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal6~2_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[3]~30_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal6~5_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[3]~46_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[3]~47_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[3]~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[3]~47_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[4]~38_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal6~3_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[4]~8_combout\ : std_logic;
SIGNAL \NIOS0|timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[4]~6_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[6]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[5]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[7]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_byteenable_nxt[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~3_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[4]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[5]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[7]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[8]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[8]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_byte_en[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_byte_en[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[25]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[9]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[9]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[26]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[10]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[10]~51_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[11]~44_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[10]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[12]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[12]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[28]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[28]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[28]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[28]~105_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[28]~106_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[26]~85\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[27]~86_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[28]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_a_rf[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|ien_AF~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|ien_AE~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|fifo_AE~regout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[9]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[12]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[12]~19_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[17]~67\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[2]~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[18]~69\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[19]~71\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[20]~73\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[21]~75\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[22]~77\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[7]~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|woverflow~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|woverflow~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[29]~91\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[14]~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[13]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_data_fill_bit~combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal184~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld8~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_align_byte1_fill~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_align_byte1_fill~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[13]~59_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[13]~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[8]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[8]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[9]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[10]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[10]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[11]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[11]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[12]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[12]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[13]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[13]~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[13]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[13]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[14]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[14]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[15]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[15]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[16]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[16]~69_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[16]~70_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[17]~53_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[17]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[17]~112_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[17]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[17]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[17]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[17]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[18]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[18]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[18]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[10]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[15]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[31]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[15]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[15]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[12]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[12]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[13]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[13]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[14]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[14]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[15]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[15]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[16]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[16]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_byte_en[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_byte_en[2]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_st_data[17]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[17]~56_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_valid~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write2~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_tag_field[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_dc_addr_inv~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_dc_addr_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_dc_addr_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_dc_index_inv~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_dc_index_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_dc_index_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_dcache_management_wr_en~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_addr~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_addr[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_addr[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_addr[2]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_addr[3]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_addr[4]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_addr[5]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_rd_port_addr[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_data[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_data[2]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_data[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_data[4]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_data[5]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_data[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_actual_tag[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[11]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_byteenable_nxt[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[17]~57_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[17]~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[17]~57_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[18]~53_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|packet_in_progress~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|WideOr1~1_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal3~2_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|WideOr1~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|update_grant~1_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[18]~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[18]~53_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[12]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[14]~27_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_st_data[16]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[16]~10_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[17]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[19]~18_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[6]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[7]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[24]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_st_data[21]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[21]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[22]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[22]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[23]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[23]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[22]~10_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[22]~26_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[23]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[23]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_data_sign_bit~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[31]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[31]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[31]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[21]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[22]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[22]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[23]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[25]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[25]~119_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[25]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[25]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[26]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[26]~125_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[26]~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[26]~49_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[26]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[28]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[28]~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[13]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[29]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[29]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_shift_right_arith~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_shift_right_arith~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_fill_bit~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_fill_bit~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_fill_bit~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[13]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[11]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[13]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[5]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[3]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[5]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add8~6\ : std_logic;
SIGNAL \NIOS0|nios|Add8~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[29]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[17]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[15]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[21]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~59_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[29]~109_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[29]~103_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[25]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[9]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld16_data[9]~0_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[9]~22_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[25]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[9]~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[9]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[9]~61_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[9]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[9]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[9]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add8~8\ : std_logic;
SIGNAL \NIOS0|nios|Add8~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_mask[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_sel_fill1~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_sel_fill1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_sel_fill1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[9]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[5]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[21]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[22]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[29]~40_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[27]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[27]~39_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[9]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[11]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~55_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[27]~103_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[27]~104_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[27]~98_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[27]~97_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[27]~99_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[27]~51_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[27]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[27]~83_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[27]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[27]~124_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[27]~7_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[30]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[30]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[31]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[31]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[27]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[27]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[28]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[28]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[29]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[29]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[30]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[31]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_update_av_writedata~combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[3]~32_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[27]~5_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[28]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[29]~24_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[29]~12_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[30]~13_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[31]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_byteenable_nxt[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[3]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[30]~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_a_rf[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[31]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_a_rf[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[11]~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[24]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[8]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[14]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[14]~62_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[14]~63_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[10]~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[15]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[15]~65_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[15]~66_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[11]~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[11]~55_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[11]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[11]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[27]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[11]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[28]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[12]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[29]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[29]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[13]~13_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[19]~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_st_data[19]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[19]~16_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[19]~69_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[20]~55_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[20]~68_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[21]~57_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[21]~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[20]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[14]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[30]~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[30]~111_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[14]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[12]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[14]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[2]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[6]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~61_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[30]~112_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[28]~89\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[29]~90_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[31]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[15]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[17]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[18]~75_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[18]~76_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[18]~77_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[18]~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[18]~55_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[18]~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[18]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[19]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[20]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[16]~17\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[17]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[11]~55\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[12]~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[12]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_stall_d1~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_stall_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_stall_d2~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_stall_d3~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_stall_d3~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[12]~57\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[13]~59\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[14]~61\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[15]~63\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[16]~65\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[17]~66_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_sel_fill2~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_sel_fill2~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_sel_fill2~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_pass2~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_pass2~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_pass2~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_pass2~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[17]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~35_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[17]~73_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[17]~74_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_mask[4]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[20]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[18]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[20]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[8]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[6]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[12]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[29]~110_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[29]~87_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[29]~88_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[29]~89_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[30]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[4]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[28]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[26]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[28]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[20]~82_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[22]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[23]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[8]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[24]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[25]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[10]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[26]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[11]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[27]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[12]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[28]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[29]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[30]~113_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~43_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[21]~85_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[17]~19\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[18]~21\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[19]~23\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[20]~25\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[21]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[19]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[18]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[17]~67\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[18]~69\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[19]~71\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[20]~73\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[21]~74_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[21]~86_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[15]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[31]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[21]~27\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[22]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[21]~75\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[22]~77\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[23]~78_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[23]~92_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[24]~95_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[30]~93\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[31]~94_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[29]~43\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[30]~45\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[31]~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[31]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[31]~114_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[31]~115_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[31]~116_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[30]~91_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[30]~92_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[30]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[20]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[20]~72_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[20]~83_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[21]~63_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[21]~64_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[21]~65_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[21]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[22]~29\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[23]~31\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[24]~33\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[25]~35\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[26]~37\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[27]~39\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[28]~41\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[29]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[29]~91\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[30]~92_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[30]~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[30]~106_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[30]~107_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[30]~108_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[30]~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[30]~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[30]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[14]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[15]~62_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[15]~67_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[10]~53_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[10]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[10]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[10]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[14]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[14]~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[14]~64_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[9]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[9]~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[9]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[9]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[9]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[8]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[6]~45\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[7]~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[7]~47\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[8]~49\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[9]~51\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[10]~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[10]~53\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[11]~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[11]~55_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[23]~69_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[23]~70_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[23]~71_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[23]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[23]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[23]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[23]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[23]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[9]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[9]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[29]~105_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[29]~53_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[29]~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[29]~122_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[29]~26_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[29]~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[29]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[26]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[26]~7_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[26]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[25]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[27]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[27]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[27]~43_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[25]~8_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[25]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[24]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[24]~9_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~4_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[30]~93\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[15]~30_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[15]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[15]~23_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|rvalid~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[15]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[22]~87_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[16]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[22]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[22]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[30]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[22]~88_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[22]~76_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[22]~89_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[22]~67_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[22]~68_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[22]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[22]~117_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_st_data[22]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[22]~26_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[22]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[22]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[22]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[22]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[20]~23_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[21]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[21]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[21]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[21]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[19]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[19]~26_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[24]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[10]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[20]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[20]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[20]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[20]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[0]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[0]~33\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[1]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[1]~35\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[2]~37\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[3]~39\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[4]~41\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[5]~43\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[6]~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_sel_fill0~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_sel_fill0~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_sel_fill0~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_rot~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_rot~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_pass0~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_pass0~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_pass0~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[6]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[6]~118_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[20]~77_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[20]~76_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[20]~78_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[20]~115_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_st_data[20]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[20]~18_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[20]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[18]~6_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[18]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[20]~43_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[20]~65_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[20]~37_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[18]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[18]~28_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[16]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[15]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[13]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[19]~48_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[19]~66_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[19]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[19]~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[17]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[17]~30_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[10]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[10]~43_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[9]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[19]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[19]~70_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[19]~73_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[19]~74_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[19]~75_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[19]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[19]~114_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[19]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[19]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[19]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[16]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[16]~64_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[16]~71_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[16]~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[16]~49_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[16]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[16]~64_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[16]~66_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[16]~111_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[16]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[16]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src2[16]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[16]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src2_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[13]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[13]~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[13]~61_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[13]~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[13]~59_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[13]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[13]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[19]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add1~1_cout\ : std_logic;
SIGNAL \NIOS0|nios|Add1~3\ : std_logic;
SIGNAL \NIOS0|nios|Add1~5\ : std_logic;
SIGNAL \NIOS0|nios|Add1~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[12]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[14]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[14]~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[14]~61_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[14]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[14]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[30]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[14]~27_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[14]~5_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~16_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[14]~15_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[14]~17_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[14]~32_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[14]~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[14]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[11]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[11]~27_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[7]~4_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[23]~79\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[24]~81\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[25]~83\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[26]~85\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[11]~7_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[27]~87\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[28]~89\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[13]~23_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[29]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[13]~21_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[13]~23_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[13]~39_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[13]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[13]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[10]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[10]~29_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[12]~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[12]~35_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[9]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[9]~10_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[9]~44_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[9]~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[29]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_a_rf[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[2]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[2]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[27]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[27]~87\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[28]~88_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[28]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[28]~107_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[28]~84_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[28]~85_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[28]~86_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[28]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[28]~123_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[28]~20_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[12]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[12]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld16_data[12]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[12]~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[12]~57_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[12]~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[12]~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[12]~57_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[12]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[18]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[12]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[12]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_tag_field[1]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_actual_tag[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[11]~67_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[11]~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[8]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[8]~14_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[5]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[5]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[7]~62_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[7]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[7]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[6]~15_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[6]~3_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~13_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[6]~3_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[22]~4_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[6]~12_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[6]~14_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[6]~63_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[6]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[5]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[5]~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[5]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_mask[5]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[5]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[5]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[5]~119_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[5]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[5]~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[5]~30_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[5]~3_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[5]~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[5]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[4]~5_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[4]~24_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[4]~26_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[4]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[4]~39_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[3]~4_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[2]~6_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[2]~35_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[2]~14_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal6~4_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[2]~36_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[2]~51_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[2]~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[2]~55_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[2]~3_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[1]~56_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[1]~69_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[1]~59_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_is_running~regout\ : std_logic;
SIGNAL \NIOS0|timer|always0~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[11]~55\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[12]~57\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[13]~9_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[13]~59\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[14]~10_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[14]~61\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[15]~63\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[16]~65\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~5_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~6_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~8_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~9_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~3_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~4_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal0~10_combout\ : std_logic;
SIGNAL \NIOS0|timer|always0~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[0]~33\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[1]~35\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[2]~37\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[3]~39\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[4]~41\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[5]~43\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[6]~45\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[7]~47\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[8]~49\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[9]~51\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_register[10]~8_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[10]~15_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out~38_combout\ : std_logic;
SIGNAL \NIOS0|timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_register[10]~6_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[26]~16_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[10]~37_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[10]~39_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[10]~68_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[10]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[10]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_pass1~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_pass1~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_pass1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_pass1~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_mask[2]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[10]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[10]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[2]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[26]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[18]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[10]~51_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[10]~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[10]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[10]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[10]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_rd_port_addr[8]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_data_ram_ld_align_sign_bit~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_data_ram_ld_align_sign_bit~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld_align_sign_bit~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[19]~78_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[19]~79_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[19]~80_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[19]~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[19]~59_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[20]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[20]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[4]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[4]~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[4]~37_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[4]~40_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[4]~35_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[4]~120_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[4]~43_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[4]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_pass3~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_pass3~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_pass3~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_sel_fill3~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_sel_fill3~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot_sel_fill3~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_rot_mask[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~49_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[24]~94_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[24]~88_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[24]~90_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[24]~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[24]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[24]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[24]~74_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[25]~77_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[25]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[23]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[25]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[1]~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[1]~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[17]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[1]~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[1]~123_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[6]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[6]~39_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[6]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[6]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[6]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_line_field[1]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_line[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[27]~39_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[27]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw_a_rf[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[0]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[0]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[0]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_src1[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_src1_nxt[16]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[23]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[23]~79\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[24]~80_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[24]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[24]~81\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[25]~82_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[25]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[25]~83\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[26]~84_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_partial_prod[26]~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[26]~99_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[26]~100_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[26]~101_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[26]~79_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[26]~80_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[26]~37_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[26]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2[26]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[26]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[26]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld16_data[10]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[2]~43_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[2]~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[2]~41_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[2]~122_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[2]~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[2]~47_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[18]~71_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[18]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[18]~72_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[18]~113_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_st_data[18]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[18]~14_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[18]~51_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[18]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[18]~52_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[21]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[30]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[31]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[31]~93_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[31]~94_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[31]~95_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[31]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[29]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[27]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[27]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_rot_step1[19]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|Mn_rot_step2[19]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_rot~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[3]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[3]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[3]~121_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[3]~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[3]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2_reg[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_st_data[27]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[11]~17_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[11]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[11]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[14]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[10]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[9]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[9]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[29]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[8]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[8]~11_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[8]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[8]~46_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[8]~67_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[1]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[1]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[1]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_bht_ptr_unfiltered[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_ptr[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_br_cond_taken_history[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_bht_ptr_unfiltered[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[4]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[4]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[4]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[5]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[5]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_br_cond_taken_history[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_bht_ptr_unfiltered[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[6]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[6]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[6]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_bht_ptr[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_ptr[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_bht_ptr_unfiltered[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_br_cond_taken_history[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_br_cond_taken_history[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_bht_ptr[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_ptr[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_bht_ptr_unfiltered[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_bht_data[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_bht_wr_data_unfiltered[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[8]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[10]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_line_field[5]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_line[5]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_line_field[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_line[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal2~0_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal2~3_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ : std_logic;
SIGNAL \NIOS0|limiter|response_accepted~0_combout\ : std_logic;
SIGNAL \NIOS0|limiter|response_accepted~2_combout\ : std_logic;
SIGNAL \NIOS0|limiter|response_accepted~3_combout\ : std_logic;
SIGNAL \NIOS0|limiter|save_dest_id~2_combout\ : std_logic;
SIGNAL \NIOS0|limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|limiter|has_pending_responses~2_combout\ : std_logic;
SIGNAL \NIOS0|limiter|has_pending_responses~regout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_l_wr_strobe~3_combout\ : std_logic;
SIGNAL \NIOS0|timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[0]~43_combout\ : std_logic;
SIGNAL \NIOS0|timer|Equal6~0_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[0]~45_combout\ : std_logic;
SIGNAL \NIOS0|timer|counter_snapshot[0]~19_combout\ : std_logic;
SIGNAL \NIOS0|timer|read_mux_out[0]~44_combout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|debugaccess~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ram_wr~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[0]~70_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[0]~59_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[0]~62_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[0]~63_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[23]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_wr_dst_reg_from_E~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal295~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_b_cmp_D~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_b_cmp_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_b_cmp_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[17]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[0]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[0]~51_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_data[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_writedata[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read_req~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[22]~36_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[22]~37_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[23]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[1]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[1]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[1]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[3]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[1]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[1]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[1]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field_nxt[1]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[20]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[2]~33_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[2]~66_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[25]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_a_cmp_D~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_a_cmp_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_src1[10]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[4]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[4]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[4]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[3]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[5]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[5]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_line_field[0]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_line[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~6_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~5_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~7_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~4_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|WideOr0~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[1]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[1]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_active_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_wr_active_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_wr_active~regout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_offset_field[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[17]~53_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[17]~54_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[17]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_dst_regnum[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[11]~33_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[11]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[11]~35_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[9]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[9]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|suppress~0_combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|suppress~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_req_accepted~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_ap_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|read_0~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[1]~7_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[1]~31_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[1]~32_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_regnum_b_cmp_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[15]~62_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[15]~63_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[15]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[15]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[15]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[15]~47_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add1~7\ : std_logic;
SIGNAL \NIOS0|nios|Add1~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[13]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[13]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[13]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[13]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|Equal3~1_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|src_channel[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[7]~47_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[7]~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_regnum_a_cmp_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_src1[10]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[3]~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[3]~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[3]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[4]~29_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[5]~27_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[5]~64_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[12]~26_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[12]~63_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[13]~25_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[13]~62_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[14]~59_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[15]~24_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[15]~61_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~34_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[16]~23_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[16]~60_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[8]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[14]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_op_div~combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_retaddr~regout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[2]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[2]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_addr[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[23]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[15]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_data_ram_ld16_data[15]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[7]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[7]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[7]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[7]~117_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[7]~36_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[7]~37_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[7]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_extra_pc[7]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[9]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[9]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[9]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[7]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[13]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_late_result~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_late_result~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_late_result~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_late_result~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_data_depend~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_data_depend~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_valid_jmp_indirect~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_valid_jmp_indirect~regout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[0]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_st_bypass~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_st_non_bypass~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_st_non_bypass~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_sel_data_master~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_sel_data_master~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_valid_st_cache_hit~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_hit~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_valid_st_cache_hit~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_valid_st_cache_hit~regout\ : std_logic;
SIGNAL \NIOS0|nios|Equal262~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal262~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal262~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_dirty~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_dirty~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_starting~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_hit~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_dc_nowb_inv~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal181~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_dc_addr_wb_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_dc_addr_wb_inv~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_starting~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_starting~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_starting~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_xfer_wr_starting~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_rd_addr_starting~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_rd_data_starting~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_rd_data_first_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_rd_data_first~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_bypass_delayed~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_bypass_delayed~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_st_bypass_delayed_started~regout\ : std_logic;
SIGNAL \NIOS0|nios|d_write_nxt~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_write_nxt~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_write_nxt~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_write~regout\ : std_logic;
SIGNAL \NIOS0|timer_s1_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \NIOS0|limiter|suppress~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|src4_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|packet_in_progress~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|packet_in_progress~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|update_grant~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[6]~50_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[6]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[12]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_jmp_indirect_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_jmp_indirect~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[2]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[2]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[11]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal154~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_op_cmplt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal82~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_signed_comparison~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_alu_signed_comparison~regout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|_~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld_bypass~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld_bypass~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_bypass_delayed~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_bypass_delayed~regout\ : std_logic;
SIGNAL \NIOS0|nios|d_read_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_read_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_read_nxt~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_read~regout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ : std_logic;
SIGNAL \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ : std_logic;
SIGNAL \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_readdatavalid_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data_cnt[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data_cnt[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add13~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_data_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ld_bypass_done~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_rd_last_transfer_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_done~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_active~regout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[16]~60_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[16]~71_combout\ : std_logic;
SIGNAL \NIOS0|nios|dc_data_wr_port_data[16]~61_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[16]~30_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_inst_result[0]~31_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_iw[6]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ienable_reg_irq0~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ienable_reg_irq0~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_crst~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_exception~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_cnt_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_cnt~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_stall~regout\ : std_logic;
SIGNAL \NIOS0|nios|always133~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_estatus_reg_pie~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_control_reg_rddata_muxed[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_control_reg_rddata_muxed[0]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_control_reg_rddata_muxed[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|ien_AF~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~1\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~3\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~5\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~7\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~9\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~11\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|fifo_AF~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ipending_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ipending_reg_irq0~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_control_reg_rddata_muxed[0]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_control_reg_rddata[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[0]~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux|src_data[8]~28_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_result[8]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[0]~49_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~18_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_shift_rot_result~19_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[0]~47_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[0]~124_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[7]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[7]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[7]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[7]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_line_field[2]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_line[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal2~1_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal4~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|src1_valid~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|always2~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_readdata[3]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[3]~30_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[3]~65_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[4]~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[11]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add18|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[11]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_tag_field[0]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_actual_tag[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_tag[0]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal4~0_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|src_data[76]~3_combout\ : std_logic;
SIGNAL \NIOS0|limiter|suppress~2_combout\ : std_logic;
SIGNAL \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_active_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_active~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_has_started_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_has_started~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_starting~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_fill_starting_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|dc_tag_wr_port_data[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_hit~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_hit~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld_st_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld_st_non_bypass~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld_st_non_bypass~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_want_fill~combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_want_fill~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_sel_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_slow_inst_sel~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[8]~21_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[8]~22_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_result[8]~48_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_wr_data_unfiltered[8]~23_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[8]~34_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_reg[8]~35_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_src2[8]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src2_imm[8]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[8]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_alu_result[8]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[8]~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[8]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[8]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~16_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \NIOS0|addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|has_pending_responses~0_combout\ : std_logic;
SIGNAL \NIOS0|limiter_001|has_pending_responses~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_demux_004|src1_valid~combout\ : std_logic;
SIGNAL \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|i_readdatavalid_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[26]~26_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal298~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_regnum_a_cmp_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_src1_reg[12]~38_combout\ : std_logic;
SIGNAL \NIOS0|nios|Add1~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[10]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[10]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_pc[10]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_pc_nxt~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_waddr[12]~_wirecell_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ic_fill_same_tag_line~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ic_fill_starting_d1~regout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_invalidate_i~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_invalidate_i~regout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress_nxt[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[0]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal239~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|Equal235~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_valid~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_valid~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_valid~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_hit~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_hit~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_ic_hit~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_issue~combout\ : std_logic;
SIGNAL \NIOS0|nios|D_issue~regout\ : std_logic;
SIGNAL \NIOS0|nios|D_valid~combout\ : std_logic;
SIGNAL \NIOS0|nios|E_valid_from_D~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_valid_from_E~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_valid~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld_st_bypass~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld_st_bypass~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_ld_st_bypass~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_bypass_pending~combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_tag_field_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|d_address_tag_field[4]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_actual_tag[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_wb_tag[4]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|src_data[77]~4_combout\ : std_logic;
SIGNAL \NIOS0|addr_router|src_data[77]~5_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|src0_valid~2_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|src0_valid~3_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \NIOS0|jtag_uart|av_waitrequest~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|i_read_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_active_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|ic_fill_active~regout\ : std_logic;
SIGNAL \NIOS0|nios|i_read_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|i_read_nxt~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|i_read~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_demux|src3_valid~1_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_003|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data[0]~35_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[2]~10_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_op_rdctl~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_mul_lsw~combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_mul_lsw~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_mul_lsw~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_cnt_nxt[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_cnt_nxt[2]~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_stall_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_stall_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mul_stall~regout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_ld_st_bypass_or_dcache_management~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ctrl_st_bypass~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall_stop_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_dc_potential_hazard_after_st~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall_stop_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall_nxt~4_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall_nxt~5_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_mem_stall~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_stall~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \NIOS0|nios|hbreak_req~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|latched_oci_tb_hbreak_req_next~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|latched_oci_tb_hbreak_req~regout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[8]~15_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_iw[8]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_iw[7]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_iw[12]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_op_rdctl~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_op_wrctl~combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_break~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_ctrl_break~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_bstatus_reg_pie~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_status_reg_pie~regout\ : std_logic;
SIGNAL \NIOS0|cmd_xbar_mux_004|src_payload~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[1]~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|timeout_occurred~1_combout\ : std_logic;
SIGNAL \NIOS0|timer|timeout_occurred~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ipending_reg_irq1_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_ipending_reg_irq1~regout\ : std_logic;
SIGNAL \NIOS0|nios|A_ienable_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|A_valid_wrctl_ienable~regout\ : std_logic;
SIGNAL \NIOS0|nios|norm_intr_req~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[3]~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_compare_op[0]~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~6_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[29]~24_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[30]~25_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_logic_result[10]~27_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~7_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~8_combout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_br_result~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_br_result~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|E_ctrl_flush_pipe_always~regout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush_nxt~1_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_pipe_flush~regout\ : std_logic;
SIGNAL \NIOS0|nios|F_stall~combout\ : std_logic;
SIGNAL \NIOS0|nios|F_iw[1]~9_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_iw[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_op_eret~2_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_iw[15]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_iw[16]~feeder_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_op_eret~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|M_op_eret~3_combout\ : std_logic;
SIGNAL \NIOS0|nios|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \NIOS0|nios|hbreak_enabled~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_003|src_data\ : std_logic_vector(88 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|Mn_rot_step2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|M_pipe_flush_waddr\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \NIOS0|nios|M_bht_ptr_unfiltered\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|A_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|ic_tag_wraddress\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \NIOS0|timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux|src_data\ : std_logic_vector(88 DOWNTO 0);
SIGNAL \NIOS0|rsp_xbar_mux|src_data\ : std_logic_vector(88 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|d_address_tag_field\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|M_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|F_bht_ptr_nxt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|E_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|D_pc_plus_one\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \NIOS0|nios|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \NIOS0|nios|A_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_mul_partial_prod\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_xfer_wr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|limiter|last_channel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|rsp_xbar_mux_001|src_data\ : std_logic_vector(88 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_004|src_data\ : std_logic_vector(88 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|ic_fill_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|d_address_line_field\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios|M_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|M_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|M_br_cond_taken_history\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|E_src2_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|E_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \NIOS0|nios|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|E_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_slow_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_mul_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_wb_tag\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_rd_addr_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_actual_tag\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \NIOS0|timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|onchip_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|limiter_001|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|limiter_001|last_channel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_001|src_data\ : std_logic_vector(88 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \NIOS0|nios|ic_fill_tag\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|nios|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|nios|d_address_offset_field\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|M_rot_rn\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|nios|M_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|M_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|F_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \NIOS0|nios|E_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|D_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|A_rot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_mul_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dst_regnum_from_M\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_xfer_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_wr_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_wb_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|onchip|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|M_rot_step1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NIOS0|nios|F_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|E_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|D_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \NIOS0|nios|D_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|A_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_wb_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|rst_controller|r_sync_rst_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|cmd_xbar_mux_004|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \NIOS0|nios|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|E_extra_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \NIOS0|nios|A_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_mul_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios|A_mem_baddr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_xfer_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \NIOS0|nios|A_dc_rd_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \NIOS0|timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\ : std_logic;
SIGNAL \NIOS0|nios|ALT_INV_A_wr_dst_reg_from_M~regout\ : std_logic;
SIGNAL \NIOS0|nios|ALT_INV_F_stall~combout\ : std_logic;
SIGNAL \NIOS0|nios|ALT_INV_M_pipe_flush~regout\ : std_logic;
SIGNAL \NIOS0|nios|ALT_INV_E_iw\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_SW <= IEEE.STD_LOGIC_1164.STD_LOGIC_VECTOR(SW);
ww_KEY <= IEEE.STD_LOGIC_1164.STD_LOGIC_VECTOR(KEY);
ww_CLOCK_50 <= CLOCK_50;
LEDR <= IEEE.NUMERIC_STD.UNSIGNED(ww_LEDR);
LEDG <= IEEE.NUMERIC_STD.UNSIGNED(ww_LEDG);
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[31]~14_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[30]~13_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[29]~12_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[28]~10_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[27]~5_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[26]~6_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[25]~7_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[24]~8_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[7]~19_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[6]~15_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[5]~9_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[4]~4_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[3]~3_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[7]~7_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[5]~5_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[3]~3_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[1]~1_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[0]~0_combout\);

\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[3]~1_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\NIOS0|nios|dc_tag_wr_port_data[6]~6_combout\ & \NIOS0|nios|dc_tag_wr_port_data[5]~4_combout\ & \NIOS0|nios|dc_tag_wr_port_data[4]~5_combout\ & 
\NIOS0|nios|dc_tag_wr_port_data[3]~2_combout\ & \NIOS0|nios|dc_tag_wr_port_data[2]~3_combout\ & \NIOS0|nios|dc_tag_wr_port_data[1]~0_combout\ & \NIOS0|nios|dc_tag_wr_port_data[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|nios|dc_tag_wr_port_addr[5]~6_combout\ & \NIOS0|nios|dc_tag_wr_port_addr[4]~5_combout\ & \NIOS0|nios|dc_tag_wr_port_addr[3]~4_combout\ & 
\NIOS0|nios|dc_tag_wr_port_addr[2]~3_combout\ & \NIOS0|nios|dc_tag_wr_port_addr[1]~2_combout\ & \NIOS0|nios|dc_tag_wr_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\NIOS0|nios|dc_tag_rd_port_addr[5]~5_combout\ & \NIOS0|nios|dc_tag_rd_port_addr[4]~4_combout\ & \NIOS0|nios|dc_tag_rd_port_addr[3]~3_combout\ & 
\NIOS0|nios|dc_tag_rd_port_addr[2]~2_combout\ & \NIOS0|nios|dc_tag_rd_port_addr[1]~1_combout\ & \NIOS0|nios|dc_tag_rd_port_addr[0]~0_combout\);

\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(0) <= \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(1) <= \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(2) <= \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(3) <= \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(4) <= \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(5) <= \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(6) <= \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);

\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\NIOS0|cmd_xbar_mux_001|src_payload~0_combout\ & \NIOS0|cmd_xbar_mux_001|src_payload~7_combout\ & 
\NIOS0|cmd_xbar_mux_001|src_payload~6_combout\ & \NIOS0|cmd_xbar_mux_001|src_payload~5_combout\ & \NIOS0|cmd_xbar_mux_001|src_payload~4_combout\ & \NIOS0|cmd_xbar_mux_001|src_payload~3_combout\ & \NIOS0|cmd_xbar_mux_001|src_payload~2_combout\ & 
\NIOS0|cmd_xbar_mux_001|src_payload~1_combout\);

\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\NIOS0|nios|A_dc_xfer_wr_data\(31) & \NIOS0|nios|A_dc_xfer_wr_data\(30) & \NIOS0|nios|A_dc_xfer_wr_data\(29) & \NIOS0|nios|A_dc_xfer_wr_data\(28) & 
\NIOS0|nios|A_dc_xfer_wr_data\(27) & \NIOS0|nios|A_dc_xfer_wr_data\(26) & \NIOS0|nios|A_dc_xfer_wr_data\(25) & \NIOS0|nios|A_dc_xfer_wr_data\(24) & \NIOS0|nios|A_dc_xfer_wr_data\(23) & \NIOS0|nios|A_dc_xfer_wr_data\(22) & 
\NIOS0|nios|A_dc_xfer_wr_data\(21) & \NIOS0|nios|A_dc_xfer_wr_data\(20) & \NIOS0|nios|A_dc_xfer_wr_data\(19) & \NIOS0|nios|A_dc_xfer_wr_data\(18) & \NIOS0|nios|A_dc_xfer_wr_data\(17) & \NIOS0|nios|A_dc_xfer_wr_data\(16) & 
\NIOS0|nios|A_dc_xfer_wr_data\(15) & \NIOS0|nios|A_dc_xfer_wr_data\(14) & \NIOS0|nios|A_dc_xfer_wr_data\(13) & \NIOS0|nios|A_dc_xfer_wr_data\(12) & \NIOS0|nios|A_dc_xfer_wr_data\(11) & \NIOS0|nios|A_dc_xfer_wr_data\(10) & 
\NIOS0|nios|A_dc_xfer_wr_data\(9) & \NIOS0|nios|A_dc_xfer_wr_data\(8) & \NIOS0|nios|A_dc_xfer_wr_data\(7) & \NIOS0|nios|A_dc_xfer_wr_data\(6) & \NIOS0|nios|A_dc_xfer_wr_data\(5) & \NIOS0|nios|A_dc_xfer_wr_data\(4) & 
\NIOS0|nios|A_dc_xfer_wr_data\(3) & \NIOS0|nios|A_dc_xfer_wr_data\(2) & \NIOS0|nios|A_dc_xfer_wr_data\(1) & \NIOS0|nios|A_dc_xfer_wr_data\(0));

\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|nios|A_dc_xfer_wr_offset\(2) & \NIOS0|nios|A_dc_xfer_wr_offset\(1) & \NIOS0|nios|A_dc_xfer_wr_offset\(0));

\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\NIOS0|nios|A_dc_wb_rd_addr_offset\(2) & \NIOS0|nios|A_dc_wb_rd_addr_offset\(1) & \NIOS0|nios|A_dc_wb_rd_addr_offset\(0));

\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(0) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(1) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(2) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(3) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(4) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(5) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(6) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(7) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(8) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(9) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(10) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(11) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(12) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(13) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(14) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(15) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(16) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(17) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(18) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(19) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(20) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(21) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(22) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(23) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(24) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(25) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(26) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(27) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(28) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(29) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(30) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(31) <= \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\NIOS0|nios|A_wr_data_unfiltered[31]~116_combout\ & \NIOS0|nios|A_wr_data_unfiltered[30]~113_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[29]~110_combout\ & \NIOS0|nios|A_wr_data_unfiltered[28]~107_combout\ & \NIOS0|nios|A_wr_data_unfiltered[27]~104_combout\ & \NIOS0|nios|A_wr_data_unfiltered[26]~101_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[25]~98_combout\ & \NIOS0|nios|A_wr_data_unfiltered[24]~95_combout\ & \NIOS0|nios|A_wr_data_unfiltered[23]~92_combout\ & \NIOS0|nios|A_wr_data_unfiltered[22]~89_combout\ & \NIOS0|nios|A_wr_data_unfiltered[21]~86_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[20]~83_combout\ & \NIOS0|nios|A_wr_data_unfiltered[19]~80_combout\ & \NIOS0|nios|A_wr_data_unfiltered[18]~77_combout\ & \NIOS0|nios|A_wr_data_unfiltered[17]~74_combout\ & \NIOS0|nios|A_wr_data_unfiltered[16]~71_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[15]~67_combout\ & \NIOS0|nios|A_wr_data_unfiltered[14]~64_combout\ & \NIOS0|nios|A_wr_data_unfiltered[13]~61_combout\ & \NIOS0|nios|A_wr_data_unfiltered[12]~58_combout\ & \NIOS0|nios|A_wr_data_unfiltered[11]~55_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[10]~52_combout\ & \NIOS0|nios|A_wr_data_unfiltered[9]~20_combout\ & \NIOS0|nios|A_wr_data_unfiltered[8]~23_combout\ & \NIOS0|nios|A_wr_data_unfiltered[7]~117_combout\ & \NIOS0|nios|A_wr_data_unfiltered[6]~118_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[5]~119_combout\ & \NIOS0|nios|A_wr_data_unfiltered[4]~120_combout\ & \NIOS0|nios|A_wr_data_unfiltered[3]~121_combout\ & \NIOS0|nios|A_wr_data_unfiltered[2]~122_combout\ & \NIOS0|nios|A_wr_data_unfiltered[1]~123_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[0]~124_combout\);

\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|nios|A_dst_regnum_from_M\(4) & \NIOS0|nios|A_dst_regnum_from_M\(3) & \NIOS0|nios|A_dst_regnum_from_M\(2) & 
\NIOS0|nios|A_dst_regnum_from_M\(1) & \NIOS0|nios|A_dst_regnum_from_M\(0));

\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\NIOS0|nios|F_iw_b_rf[4]~4_combout\ & \NIOS0|nios|F_iw_b_rf[3]~3_combout\ & \NIOS0|nios|F_iw_b_rf[2]~2_combout\ & 
\NIOS0|nios|F_iw_b_rf[1]~1_combout\ & \NIOS0|nios|F_iw_b_rf[0]~0_combout\);

\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\NIOS0|nios|A_wr_data_unfiltered[31]~116_combout\ & \NIOS0|nios|A_wr_data_unfiltered[30]~113_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[29]~110_combout\ & \NIOS0|nios|A_wr_data_unfiltered[28]~107_combout\ & \NIOS0|nios|A_wr_data_unfiltered[27]~104_combout\ & \NIOS0|nios|A_wr_data_unfiltered[26]~101_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[25]~98_combout\ & \NIOS0|nios|A_wr_data_unfiltered[24]~95_combout\ & \NIOS0|nios|A_wr_data_unfiltered[23]~92_combout\ & \NIOS0|nios|A_wr_data_unfiltered[22]~89_combout\ & \NIOS0|nios|A_wr_data_unfiltered[21]~86_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[20]~83_combout\ & \NIOS0|nios|A_wr_data_unfiltered[19]~80_combout\ & \NIOS0|nios|A_wr_data_unfiltered[18]~77_combout\ & \NIOS0|nios|A_wr_data_unfiltered[17]~74_combout\ & \NIOS0|nios|A_wr_data_unfiltered[16]~71_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[15]~67_combout\ & \NIOS0|nios|A_wr_data_unfiltered[14]~64_combout\ & \NIOS0|nios|A_wr_data_unfiltered[13]~61_combout\ & \NIOS0|nios|A_wr_data_unfiltered[12]~58_combout\ & \NIOS0|nios|A_wr_data_unfiltered[11]~55_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[10]~52_combout\ & \NIOS0|nios|A_wr_data_unfiltered[9]~20_combout\ & \NIOS0|nios|A_wr_data_unfiltered[8]~23_combout\ & \NIOS0|nios|A_wr_data_unfiltered[7]~117_combout\ & \NIOS0|nios|A_wr_data_unfiltered[6]~118_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[5]~119_combout\ & \NIOS0|nios|A_wr_data_unfiltered[4]~120_combout\ & \NIOS0|nios|A_wr_data_unfiltered[3]~121_combout\ & \NIOS0|nios|A_wr_data_unfiltered[2]~122_combout\ & \NIOS0|nios|A_wr_data_unfiltered[1]~123_combout\ & 
\NIOS0|nios|A_wr_data_unfiltered[0]~124_combout\);

\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|nios|A_dst_regnum_from_M\(4) & \NIOS0|nios|A_dst_regnum_from_M\(3) & \NIOS0|nios|A_dst_regnum_from_M\(2) & 
\NIOS0|nios|A_dst_regnum_from_M\(1) & \NIOS0|nios|A_dst_regnum_from_M\(0));

\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\NIOS0|nios|F_iw_a_rf[4]~4_combout\ & \NIOS0|nios|F_iw_a_rf[3]~3_combout\ & \NIOS0|nios|F_iw_a_rf[2]~2_combout\ & 
\NIOS0|nios|F_iw_a_rf[1]~1_combout\ & \NIOS0|nios|F_iw_a_rf[0]~0_combout\);

\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\NIOS0|nios|ic_fill_tag\(4) & \NIOS0|nios|ic_fill_tag\(3) & \NIOS0|nios|ic_fill_tag\(2) & \NIOS0|nios|ic_fill_tag\(1) & 
\NIOS0|nios|ic_fill_tag\(0) & \NIOS0|nios|ic_fill_valid_bits\(7) & \NIOS0|nios|ic_fill_valid_bits\(6) & \NIOS0|nios|ic_fill_valid_bits\(5) & \NIOS0|nios|ic_fill_valid_bits\(4) & \NIOS0|nios|ic_fill_valid_bits\(3) & 
\NIOS0|nios|ic_fill_valid_bits\(2) & \NIOS0|nios|ic_fill_valid_bits\(1) & \NIOS0|nios|ic_fill_valid_bits\(0));

\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|nios|ic_tag_wraddress\(5) & \NIOS0|nios|ic_tag_wraddress\(4) & \NIOS0|nios|ic_tag_wraddress\(3) & \NIOS0|nios|ic_tag_wraddress\(2) & 
\NIOS0|nios|ic_tag_wraddress\(1) & \NIOS0|nios|ic_tag_wraddress\(0));

\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17_combout\ & 
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5_combout\);

\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\NIOS0|nios|i_readdata_d1\(16) & \NIOS0|nios|i_readdata_d1\(15) & \NIOS0|nios|i_readdata_d1\(14) & \NIOS0|nios|i_readdata_d1\(13) & 
\NIOS0|nios|i_readdata_d1\(12) & \NIOS0|nios|i_readdata_d1\(11) & \NIOS0|nios|i_readdata_d1\(5) & \NIOS0|nios|i_readdata_d1\(4) & \NIOS0|nios|i_readdata_d1\(3));

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\NIOS0|nios|ic_fill_line\(5) & \NIOS0|nios|ic_fill_line\(4) & \NIOS0|nios|ic_fill_line\(3) & \NIOS0|nios|ic_fill_line\(2) & 
\NIOS0|nios|ic_fill_line\(1) & \NIOS0|nios|ic_fill_line\(0) & \NIOS0|nios|ic_fill_dp_offset\(2) & \NIOS0|nios|ic_fill_dp_offset\(1) & \NIOS0|nios|ic_fill_dp_offset\(0));

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17_combout\ & 
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5_combout\ & \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~11_combout\ & \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~7_combout\ & 
\NIOS0|nios|F_ic_data_rd_addr_nxt[0]~3_combout\);

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\NIOS0|nios|i_readdata_d1\(27) & \NIOS0|nios|i_readdata_d1\(26) & \NIOS0|nios|i_readdata_d1\(25) & \NIOS0|nios|i_readdata_d1\(24) & 
\NIOS0|nios|i_readdata_d1\(23) & \NIOS0|nios|i_readdata_d1\(22) & \NIOS0|nios|i_readdata_d1\(2) & \NIOS0|nios|i_readdata_d1\(1) & \NIOS0|nios|i_readdata_d1\(0));

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|nios|ic_fill_line\(5) & \NIOS0|nios|ic_fill_line\(4) & \NIOS0|nios|ic_fill_line\(3) & \NIOS0|nios|ic_fill_line\(2) & 
\NIOS0|nios|ic_fill_line\(1) & \NIOS0|nios|ic_fill_line\(0) & \NIOS0|nios|ic_fill_dp_offset\(2) & \NIOS0|nios|ic_fill_dp_offset\(1) & \NIOS0|nios|ic_fill_dp_offset\(0));

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17_combout\ & 
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5_combout\ & \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~11_combout\ & \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~7_combout\ & 
\NIOS0|nios|F_ic_data_rd_addr_nxt[0]~3_combout\);

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\NIOS0|nios|dc_data_wr_port_data[31]~7_combout\ & \NIOS0|nios|dc_data_wr_port_data[30]~17_combout\ & \NIOS0|nios|dc_data_wr_port_data[29]~27_combout\ & 
\NIOS0|nios|dc_data_wr_port_data[28]~33_combout\ & \NIOS0|nios|dc_data_wr_port_data[27]~43_combout\ & \NIOS0|nios|dc_data_wr_port_data[26]~49_combout\ & \NIOS0|nios|dc_data_wr_port_data[25]~9_combout\ & \NIOS0|nios|dc_data_wr_port_data[24]~13_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\NIOS0|nios|dc_data_wr_port_addr[8]~11_combout\ & \NIOS0|nios|dc_data_wr_port_addr[7]~10_combout\ & \NIOS0|nios|dc_data_wr_port_addr[6]~9_combout\ & 
\NIOS0|nios|dc_data_wr_port_addr[5]~8_combout\ & \NIOS0|nios|dc_data_wr_port_addr[4]~7_combout\ & \NIOS0|nios|dc_data_wr_port_addr[3]~6_combout\ & \NIOS0|nios|dc_data_wr_port_addr[2]~5_combout\ & \NIOS0|nios|dc_data_wr_port_addr[1]~3_combout\ & 
\NIOS0|nios|dc_data_wr_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\NIOS0|nios|dc_data_rd_port_addr[8]~17_combout\ & \NIOS0|nios|dc_data_rd_port_addr[7]~15_combout\ & \NIOS0|nios|dc_data_rd_port_addr[6]~13_combout\ & 
\NIOS0|nios|dc_data_rd_port_addr[5]~11_combout\ & \NIOS0|nios|dc_data_rd_port_addr[4]~9_combout\ & \NIOS0|nios|dc_data_rd_port_addr[3]~7_combout\ & \NIOS0|nios|dc_data_rd_port_addr[2]~5_combout\ & \NIOS0|nios|dc_data_rd_port_addr[1]~3_combout\ & 
\NIOS0|nios|dc_data_rd_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|nios|dc_data_wr_port_byte_en[3]~7_combout\;

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(24) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(25) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(26) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(27) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(28) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(29) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(30) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(31) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(7);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\NIOS0|nios|dc_data_wr_port_data[15]~1_combout\ & \NIOS0|nios|dc_data_wr_port_data[14]~19_combout\ & \NIOS0|nios|dc_data_wr_port_data[13]~29_combout\ & 
\NIOS0|nios|dc_data_wr_port_data[12]~35_combout\ & \NIOS0|nios|dc_data_wr_port_data[11]~45_combout\ & \NIOS0|nios|dc_data_wr_port_data[10]~51_combout\ & \NIOS0|nios|dc_data_wr_port_data[9]~11_combout\ & \NIOS0|nios|dc_data_wr_port_data[8]~15_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\NIOS0|nios|dc_data_wr_port_addr[8]~11_combout\ & \NIOS0|nios|dc_data_wr_port_addr[7]~10_combout\ & \NIOS0|nios|dc_data_wr_port_addr[6]~9_combout\ & 
\NIOS0|nios|dc_data_wr_port_addr[5]~8_combout\ & \NIOS0|nios|dc_data_wr_port_addr[4]~7_combout\ & \NIOS0|nios|dc_data_wr_port_addr[3]~6_combout\ & \NIOS0|nios|dc_data_wr_port_addr[2]~5_combout\ & \NIOS0|nios|dc_data_wr_port_addr[1]~3_combout\ & 
\NIOS0|nios|dc_data_wr_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\NIOS0|nios|dc_data_rd_port_addr[8]~17_combout\ & \NIOS0|nios|dc_data_rd_port_addr[7]~15_combout\ & \NIOS0|nios|dc_data_rd_port_addr[6]~13_combout\ & 
\NIOS0|nios|dc_data_rd_port_addr[5]~11_combout\ & \NIOS0|nios|dc_data_rd_port_addr[4]~9_combout\ & \NIOS0|nios|dc_data_rd_port_addr[3]~7_combout\ & \NIOS0|nios|dc_data_rd_port_addr[2]~5_combout\ & \NIOS0|nios|dc_data_rd_port_addr[1]~3_combout\ & 
\NIOS0|nios|dc_data_rd_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|nios|dc_data_wr_port_byte_en[1]~1_combout\;

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(8) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(9) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(10) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(11) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(12) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(13) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(14) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(15) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\NIOS0|nios|dc_data_wr_port_data[23]~3_combout\ & \NIOS0|nios|dc_data_wr_port_data[22]~21_combout\ & \NIOS0|nios|dc_data_wr_port_data[21]~25_combout\ & 
\NIOS0|nios|dc_data_wr_port_data[20]~37_combout\ & \NIOS0|nios|dc_data_wr_port_data[19]~41_combout\ & \NIOS0|nios|dc_data_wr_port_data[18]~53_combout\ & \NIOS0|nios|dc_data_wr_port_data[17]~57_combout\ & \NIOS0|nios|dc_data_wr_port_data[16]~61_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\NIOS0|nios|dc_data_wr_port_addr[8]~11_combout\ & \NIOS0|nios|dc_data_wr_port_addr[7]~10_combout\ & \NIOS0|nios|dc_data_wr_port_addr[6]~9_combout\ & 
\NIOS0|nios|dc_data_wr_port_addr[5]~8_combout\ & \NIOS0|nios|dc_data_wr_port_addr[4]~7_combout\ & \NIOS0|nios|dc_data_wr_port_addr[3]~6_combout\ & \NIOS0|nios|dc_data_wr_port_addr[2]~5_combout\ & \NIOS0|nios|dc_data_wr_port_addr[1]~3_combout\ & 
\NIOS0|nios|dc_data_wr_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\NIOS0|nios|dc_data_rd_port_addr[8]~17_combout\ & \NIOS0|nios|dc_data_rd_port_addr[7]~15_combout\ & \NIOS0|nios|dc_data_rd_port_addr[6]~13_combout\ & 
\NIOS0|nios|dc_data_rd_port_addr[5]~11_combout\ & \NIOS0|nios|dc_data_rd_port_addr[4]~9_combout\ & \NIOS0|nios|dc_data_rd_port_addr[3]~7_combout\ & \NIOS0|nios|dc_data_rd_port_addr[2]~5_combout\ & \NIOS0|nios|dc_data_rd_port_addr[1]~3_combout\ & 
\NIOS0|nios|dc_data_rd_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|nios|dc_data_wr_port_byte_en[2]~3_combout\;

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(16) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(17) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(18) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(19) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(20) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(21) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(22) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(23) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\NIOS0|nios|dc_data_wr_port_data[7]~5_combout\ & \NIOS0|nios|dc_data_wr_port_data[6]~23_combout\ & \NIOS0|nios|dc_data_wr_port_data[5]~31_combout\ & 
\NIOS0|nios|dc_data_wr_port_data[4]~39_combout\ & \NIOS0|nios|dc_data_wr_port_data[3]~47_combout\ & \NIOS0|nios|dc_data_wr_port_data[2]~55_combout\ & \NIOS0|nios|dc_data_wr_port_data[1]~59_combout\ & \NIOS0|nios|dc_data_wr_port_data[0]~63_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|nios|dc_data_wr_port_addr[8]~11_combout\ & \NIOS0|nios|dc_data_wr_port_addr[7]~10_combout\ & \NIOS0|nios|dc_data_wr_port_addr[6]~9_combout\ & 
\NIOS0|nios|dc_data_wr_port_addr[5]~8_combout\ & \NIOS0|nios|dc_data_wr_port_addr[4]~7_combout\ & \NIOS0|nios|dc_data_wr_port_addr[3]~6_combout\ & \NIOS0|nios|dc_data_wr_port_addr[2]~5_combout\ & \NIOS0|nios|dc_data_wr_port_addr[1]~3_combout\ & 
\NIOS0|nios|dc_data_wr_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\NIOS0|nios|dc_data_rd_port_addr[8]~17_combout\ & \NIOS0|nios|dc_data_rd_port_addr[7]~15_combout\ & \NIOS0|nios|dc_data_rd_port_addr[6]~13_combout\ & 
\NIOS0|nios|dc_data_rd_port_addr[5]~11_combout\ & \NIOS0|nios|dc_data_rd_port_addr[4]~9_combout\ & \NIOS0|nios|dc_data_rd_port_addr[3]~7_combout\ & \NIOS0|nios|dc_data_rd_port_addr[2]~5_combout\ & \NIOS0|nios|dc_data_rd_port_addr[1]~3_combout\ & 
\NIOS0|nios|dc_data_rd_port_addr[0]~1_combout\);

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|nios|dc_data_wr_port_byte_en[0]~5_combout\;

\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(0) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(1) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(2) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(3) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(4) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(5) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(6) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(7) <= \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\NIOS0|nios|i_readdata_d1\(31) & \NIOS0|nios|i_readdata_d1\(30) & \NIOS0|nios|i_readdata_d1\(29) & \NIOS0|nios|i_readdata_d1\(28) & 
\NIOS0|nios|i_readdata_d1\(10) & \NIOS0|nios|i_readdata_d1\(9) & \NIOS0|nios|i_readdata_d1\(8) & \NIOS0|nios|i_readdata_d1\(7) & \NIOS0|nios|i_readdata_d1\(6));

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\NIOS0|nios|ic_fill_line\(5) & \NIOS0|nios|ic_fill_line\(4) & \NIOS0|nios|ic_fill_line\(3) & \NIOS0|nios|ic_fill_line\(2) & 
\NIOS0|nios|ic_fill_line\(1) & \NIOS0|nios|ic_fill_line\(0) & \NIOS0|nios|ic_fill_dp_offset\(2) & \NIOS0|nios|ic_fill_dp_offset\(1) & \NIOS0|nios|ic_fill_dp_offset\(0));

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17_combout\ & 
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5_combout\ & \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~11_combout\ & \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~7_combout\ & 
\NIOS0|nios|F_ic_data_rd_addr_nxt[0]~3_combout\);

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\NIOS0|nios|i_readdata_d1\(21) & \NIOS0|nios|i_readdata_d1\(20) & \NIOS0|nios|i_readdata_d1\(19) & \NIOS0|nios|i_readdata_d1\(18) & 
\NIOS0|nios|i_readdata_d1\(17));

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\NIOS0|nios|ic_fill_line\(5) & \NIOS0|nios|ic_fill_line\(4) & \NIOS0|nios|ic_fill_line\(3) & \NIOS0|nios|ic_fill_line\(2) & 
\NIOS0|nios|ic_fill_line\(1) & \NIOS0|nios|ic_fill_line\(0) & \NIOS0|nios|ic_fill_dp_offset\(2) & \NIOS0|nios|ic_fill_dp_offset\(1) & \NIOS0|nios|ic_fill_dp_offset\(0));

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17_combout\ & 
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9_combout\ & \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5_combout\ & \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~11_combout\ & \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~7_combout\ & 
\NIOS0|nios|F_ic_data_rd_addr_nxt[0]~3_combout\);

\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(1);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(2);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(3);
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(4);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~0_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(33);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(9) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~1_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(35);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(25) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~2_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(33);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(15) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~3_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(34);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(23) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~4_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(32);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(7) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~5_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(35);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(31) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~6_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(33);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(8) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~7_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(35);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(24) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~8_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(32);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(6) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~9_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(34);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(22) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~10_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(33);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(14) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~11_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(35);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(30) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~12_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(32);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(5) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~13_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(34);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(21) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~14_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(33);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(13) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~15_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(35);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(29) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~16_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(32);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(4) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~17_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(34);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(20) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~18_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(33);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(12) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~19_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(35);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(28) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~20_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(32);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(3) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~21_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(34);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(19) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~22_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(33);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(11) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~23_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(35);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(27) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~24_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(32);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(2) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~25_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(34);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(18) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~26_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(33);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(10) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~27_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(35);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(26) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~28_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(32);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(1) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~29_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(34);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(17) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~30_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(32);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(0) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \NIOS0|cmd_xbar_mux|src_payload~31_combout\;

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\NIOS0|cmd_xbar_mux|src_data\(49) & \NIOS0|cmd_xbar_mux|src_data\(48) & \NIOS0|cmd_xbar_mux|src_data\(47) & \NIOS0|cmd_xbar_mux|src_data\(46) & 
\NIOS0|cmd_xbar_mux|src_data\(45) & \NIOS0|cmd_xbar_mux|src_data\(44) & \NIOS0|cmd_xbar_mux|src_data\(43) & \NIOS0|cmd_xbar_mux|src_data\(42) & \NIOS0|cmd_xbar_mux|src_data\(41) & \NIOS0|cmd_xbar_mux|src_data\(40) & 
\NIOS0|cmd_xbar_mux|src_data\(39) & \NIOS0|cmd_xbar_mux|src_data\(38));

\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \NIOS0|cmd_xbar_mux|src_data\(34);

\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(16) <= \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(7) & 
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(6) & \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(5) & \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(4) & 
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(3) & \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(2) & \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(1) & 
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(0));

\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \NIOS0|nios|A_mul_src1_nxt[15]~15_combout\ & 
\NIOS0|nios|A_mul_src1_nxt[14]~14_combout\ & \NIOS0|nios|A_mul_src1_nxt[13]~13_combout\ & \NIOS0|nios|A_mul_src1_nxt[12]~12_combout\ & \NIOS0|nios|A_mul_src1_nxt[11]~11_combout\ & \NIOS0|nios|A_mul_src1_nxt[10]~10_combout\ & 
\NIOS0|nios|A_mul_src1_nxt[9]~9_combout\ & \NIOS0|nios|A_mul_src1_nxt[8]~8_combout\ & \NIOS0|nios|A_mul_src1_nxt[7]~7_combout\ & \NIOS0|nios|A_mul_src1_nxt[6]~6_combout\ & \NIOS0|nios|A_mul_src1_nxt[5]~5_combout\ & \NIOS0|nios|A_mul_src1_nxt[4]~4_combout\
& \NIOS0|nios|A_mul_src1_nxt[3]~3_combout\ & \NIOS0|nios|A_mul_src1_nxt[2]~2_combout\ & \NIOS0|nios|A_mul_src1_nxt[1]~1_combout\ & \NIOS0|nios|A_mul_src1_nxt[0]~0_combout\ & gnd);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & \NIOS0|nios|A_mul_src2_nxt[15]~15_combout\ & 
\NIOS0|nios|A_mul_src2_nxt[14]~14_combout\ & \NIOS0|nios|A_mul_src2_nxt[13]~13_combout\ & \NIOS0|nios|A_mul_src2_nxt[12]~12_combout\ & \NIOS0|nios|A_mul_src2_nxt[11]~11_combout\ & \NIOS0|nios|A_mul_src2_nxt[10]~10_combout\ & 
\NIOS0|nios|A_mul_src2_nxt[9]~9_combout\ & \NIOS0|nios|A_mul_src2_nxt[8]~8_combout\ & \NIOS0|nios|A_mul_src2_nxt[7]~7_combout\ & \NIOS0|nios|A_mul_src2_nxt[6]~6_combout\ & \NIOS0|nios|A_mul_src2_nxt[5]~5_combout\ & \NIOS0|nios|A_mul_src2_nxt[4]~4_combout\
& \NIOS0|nios|A_mul_src2_nxt[3]~3_combout\ & \NIOS0|nios|A_mul_src2_nxt[2]~2_combout\ & \NIOS0|nios|A_mul_src2_nxt[1]~1_combout\ & \NIOS0|nios|A_mul_src2_nxt[0]~0_combout\ & gnd);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[23]~21_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[22]~26_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[21]~22_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[20]~17_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[19]~18_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[18]~20_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[17]~16_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[16]~11_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[15]~24_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[14]~27_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[13]~28_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[12]~29_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[11]~30_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[10]~31_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[9]~23_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[8]~25_combout\);

\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[7]~7_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[5]~5_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[3]~3_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[1]~1_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[0]~0_combout\);

\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[2]~2_combout\ & \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\NIOS0|nios|A_mul_src1_nxt[31]~31_combout\ & \NIOS0|nios|A_mul_src1_nxt[30]~30_combout\ & 
\NIOS0|nios|A_mul_src1_nxt[29]~29_combout\ & \NIOS0|nios|A_mul_src1_nxt[28]~28_combout\ & \NIOS0|nios|A_mul_src1_nxt[27]~27_combout\ & \NIOS0|nios|A_mul_src1_nxt[26]~26_combout\ & \NIOS0|nios|A_mul_src1_nxt[25]~25_combout\ & 
\NIOS0|nios|A_mul_src1_nxt[24]~24_combout\ & \NIOS0|nios|A_mul_src1_nxt[23]~23_combout\ & \NIOS0|nios|A_mul_src1_nxt[22]~22_combout\ & \NIOS0|nios|A_mul_src1_nxt[21]~21_combout\ & \NIOS0|nios|A_mul_src1_nxt[20]~20_combout\ & 
\NIOS0|nios|A_mul_src1_nxt[19]~19_combout\ & \NIOS0|nios|A_mul_src1_nxt[18]~18_combout\ & \NIOS0|nios|A_mul_src1_nxt[17]~17_combout\ & \NIOS0|nios|A_mul_src1_nxt[16]~16_combout\ & gnd & gnd);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\NIOS0|nios|A_mul_src2_nxt[15]~15_combout\ & \NIOS0|nios|A_mul_src2_nxt[14]~14_combout\ & 
\NIOS0|nios|A_mul_src2_nxt[13]~13_combout\ & \NIOS0|nios|A_mul_src2_nxt[12]~12_combout\ & \NIOS0|nios|A_mul_src2_nxt[11]~11_combout\ & \NIOS0|nios|A_mul_src2_nxt[10]~10_combout\ & \NIOS0|nios|A_mul_src2_nxt[9]~9_combout\ & 
\NIOS0|nios|A_mul_src2_nxt[8]~8_combout\ & \NIOS0|nios|A_mul_src2_nxt[7]~7_combout\ & \NIOS0|nios|A_mul_src2_nxt[6]~6_combout\ & \NIOS0|nios|A_mul_src2_nxt[5]~5_combout\ & \NIOS0|nios|A_mul_src2_nxt[4]~4_combout\ & \NIOS0|nios|A_mul_src2_nxt[3]~3_combout\
& \NIOS0|nios|A_mul_src2_nxt[2]~2_combout\ & \NIOS0|nios|A_mul_src2_nxt[1]~1_combout\ & \NIOS0|nios|A_mul_src2_nxt[0]~0_combout\ & gnd & gnd);

\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\NIOS0|nios|M_bht_wr_data_unfiltered[1]~0_combout\ & \NIOS0|nios|M_br_mispredict~_wirecell_combout\);

\NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\NIOS0|nios|M_bht_ptr_unfiltered\(7) & \NIOS0|nios|M_bht_ptr_unfiltered\(6) & \NIOS0|nios|M_bht_ptr_unfiltered\(5) & 
\NIOS0|nios|M_bht_ptr_unfiltered\(4) & \NIOS0|nios|M_bht_ptr_unfiltered\(3) & \NIOS0|nios|M_bht_ptr_unfiltered\(2) & \NIOS0|nios|M_bht_ptr_unfiltered\(1) & \NIOS0|nios|M_bht_ptr_unfiltered\(0));

\NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\NIOS0|nios|F_bht_ptr_nxt\(7) & \NIOS0|nios|F_bht_ptr_nxt\(6) & \NIOS0|nios|F_bht_ptr_nxt\(5) & \NIOS0|nios|F_bht_ptr_nxt\(4) & 
\NIOS0|nios|F_bht_ptr_nxt\(3) & \NIOS0|nios|F_bht_ptr_nxt\(2) & \NIOS0|nios|F_bht_ptr_nxt\(1) & \NIOS0|nios|F_bht_ptr_nxt\(0));

\NIOS0|nios|D_bht_data\(0) <= \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\NIOS0|nios|D_bht_data\(1) <= \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\NIOS0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \NIOS0|rst_controller|r_sync_rst~regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

\NIOS0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \NIOS0|rst_controller|merged_reset~0_combout\);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_CLOCK_50~clkctrl_outclk\ <= NOT \CLOCK_50~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \NIOS0|rst_controller|r_sync_rst~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\ <= NOT \NIOS0|nios|A_mul_stall_d3~regout\;
\NIOS0|nios|ALT_INV_A_wr_dst_reg_from_M~regout\ <= NOT \NIOS0|nios|A_wr_dst_reg_from_M~regout\;
\NIOS0|nios|ALT_INV_F_stall~combout\ <= NOT \NIOS0|nios|F_stall~combout\;
\NIOS0|nios|ALT_INV_M_pipe_flush~regout\ <= NOT \NIOS0|nios|M_pipe_flush~regout\;
\NIOS0|nios|ALT_INV_E_iw\(0) <= NOT \NIOS0|nios|E_iw\(0);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|ALT_INV_address\(8) <= NOT \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8);
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\;

-- Location: LCFF_X37_Y17_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[0]~5_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~10_combout\,
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X37_Y17_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(1),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.000~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: M4K_X41_Y14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"B976B9310820E4D7DDDEC1C831F8FFC40568C9AB57AFB920787D62EE03F9A221645139B91BA490C2420710F9A93D84F192AA13AEC13A66A23B27488DD102967BEF621C405DF25F2AD832D397D34D524E27233DF31A18294D36D40FCC205EB7919ACB297F1C1D0877EC50C32A1F2A4F1202D30C14903CC9AAE7746D46300FFB0AC15B67ADA8058132DE73C52CCBC4330792CB677AA2A41E22AD18496270E61830D6149D6480BBA2D4FB8AB005563B146536EC25ADAE53FD4DC6A289AA2E1216BC1516A22DF12F42E6B4968B4E1F5199D44D373D26D4484E93B2120586C976ACF50E326B605C5146D05689EE7F5436B8CE14BD565EB375E78FBE88939E8011CF76",
	mem_init0 => X"D188B0A70E34761C4152DDF185DC49BC0C5D85BD98DAAF883BC51B3DF2E537A7FA0B686966D8C831E214325EFF222216731973ECD3687E1885FA71E94DF2FB10DA99691FC32D04A98ABDC10D032A2A64C8F32634B22018C60E097F2DE029B13AAF457B33941400EC862062770DD4382048F9644EB412860D02E1F9812A8A707EE71E933D17BDB274367D0B466E2112D3641E147329207F4401A3E76D7A070F65E2F689B6CCFBF2D808A574D27412BFE46A311D4A5E59E8144930004B2EB034870EEE3307D1ED96724A9883B49EB8F6EEB874264EB2B0A9E62A9A5BA39577F74EAAE579C8C56465CB5D583F442AE3BE48AEB846D695239823F1BF8E1E1E5A1E12",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_NIOS_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_nios2_oci:the_nios_system_NIOS_nios2_oci|nios_system_NIOS_nios2_ocimem:the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram_module:nios_system_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1081:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_en~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X39_Y14_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X39_Y14_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCFF_X16_Y12_N7
\NIOS0|nios|d_address_tag_field[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_tag_field[3]~1_combout\,
	sdata => \NIOS0|nios|A_dc_wb_tag\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_tag_field\(3));

-- Location: LCCOMB_X23_Y16_N18
\NIOS0|nios|Add18|auto_generated|result_int[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~8_combout\,
	datab => \NIOS0|nios|E_src1\(1),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[1]~3\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[2]~4_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X23_Y15_N0
\NIOS0|nios|Add18|auto_generated|result_int[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~1_combout\,
	datab => \NIOS0|nios|E_src1\(8),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[8]~17\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[9]~18_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[9]~19\);

-- Location: M4K_X17_Y15
\NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FA9F105441AD908336376768B5A6E83654E195FC1EA9939B877A5ADE1B784C99848212AACF6A5699CDCCA55E01FE8B0E4F5AC7D0896FFCBF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_NIOS_dc_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_dc_tag_module:nios_system_NIOS_dc_tag|altsyncram:the_altsyncram|altsyncram_0jg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 7,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 7,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 7,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 7,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|dc_tag_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X41_Y20
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|jtag_uart|fifo_wr~regout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|jtag_uart|fifo_wr~regout\,
	ena1 => \NIOS0|jtag_uart|r_val~0_combout\,
	portadatain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X24_Y11_N13
\NIOS0|nios|A_ld_bypass_delayed_started\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_ld_bypass_delayed_started~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ld_bypass_delayed_started~regout\);

-- Location: LCCOMB_X16_Y12_N6
\NIOS0|nios|d_address_tag_field[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(14),
	datab => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	datad => \NIOS0|nios|A_mem_baddr\(14),
	combout => \NIOS0|nios|d_address_tag_field[3]~1_combout\);

-- Location: M4K_X17_Y11
\NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_dc_victim_module:nios_system_NIOS_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|A_dc_xfer_wr_active~regout\,
	portbrewe => \NIOS0|nios|A_dc_wb_rd_en~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y15_N8
\NIOS0|nios|Add18|auto_generated|result_int[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~30_combout\,
	datab => \NIOS0|nios|E_src1\(12),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[12]~25\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[13]~26_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X23_Y15_N10
\NIOS0|nios|Add18|auto_generated|result_int[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(13),
	datab => \NIOS0|nios|Add18|auto_generated|_~29_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[13]~27\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[14]~28_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X23_Y15_N14
\NIOS0|nios|Add18|auto_generated|result_int[16]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~27_combout\,
	datab => \NIOS0|nios|E_src1\(15),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[15]~31\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[16]~32_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X23_Y15_N18
\NIOS0|nios|Add18|auto_generated|result_int[18]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(17),
	datab => \NIOS0|nios|Add18|auto_generated|_~25_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[17]~35\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[18]~36_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X23_Y15_N20
\NIOS0|nios|Add18|auto_generated|result_int[19]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(18),
	datab => \NIOS0|nios|Add18|auto_generated|_~24_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[18]~37\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[19]~38_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X23_Y15_N26
\NIOS0|nios|Add18|auto_generated|result_int[22]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(21),
	datab => \NIOS0|nios|Add18|auto_generated|_~21_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[21]~43\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[22]~44_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X23_Y14_N0
\NIOS0|nios|Add18|auto_generated|result_int[25]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~18_combout\,
	datab => \NIOS0|nios|E_src1\(24),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[24]~49\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[25]~50_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X23_Y14_N12
\NIOS0|nios|Add18|auto_generated|result_int[31]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(30),
	datab => \NIOS0|nios|Add18|auto_generated|_~12_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[30]~61\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[31]~62_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X23_Y14_N14
\NIOS0|nios|Add18|auto_generated|result_int[32]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_arith_src1\(31),
	datab => \NIOS0|nios|Add18|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[31]~63\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X23_Y14_N16
\NIOS0|nios|Add18|auto_generated|result_int[33]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[32]~65\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[33]~66_combout\);

-- Location: LCFF_X20_Y21_N17
\NIOS0|nios|W_regnum_a_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_regnum_a_cmp_F~3_combout\,
	sdata => \NIOS0|nios|A_regnum_a_cmp_D~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_regnum_a_cmp_D~regout\);

-- Location: LCFF_X23_Y13_N9
\NIOS0|nios|A_inst_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[24]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(24));

-- Location: LCFF_X18_Y16_N9
\NIOS0|nios|A_inst_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[8]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(8));

-- Location: LCFF_X18_Y9_N17
\NIOS0|nios|A_inst_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[30]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(30));

-- Location: LCFF_X18_Y9_N11
\NIOS0|nios|A_inst_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[14]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(14));

-- Location: LCFF_X18_Y8_N19
\NIOS0|nios|A_inst_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[6]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(6));

-- Location: LCFF_X21_Y10_N19
\NIOS0|nios|A_slow_inst_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[6]~6_combout\,
	sdata => \NIOS0|nios|A_slow_inst_result[14]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_sh8~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(6));

-- Location: LCFF_X16_Y10_N17
\NIOS0|nios|A_inst_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[21]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(21));

-- Location: LCFF_X16_Y9_N25
\NIOS0|nios|A_inst_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[29]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(29));

-- Location: LCFF_X16_Y9_N3
\NIOS0|nios|A_inst_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[13]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(13));

-- Location: LCFF_X16_Y10_N3
\NIOS0|nios|A_inst_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[19]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(19));

-- Location: LCFF_X16_Y10_N13
\NIOS0|nios|A_inst_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[27]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(27));

-- Location: LCFF_X16_Y10_N31
\NIOS0|nios|A_inst_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[11]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(11));

-- Location: LCFF_X20_Y11_N25
\NIOS0|nios|A_inst_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[3]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(3));

-- Location: LCFF_X21_Y10_N31
\NIOS0|nios|A_slow_inst_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[3]~3_combout\,
	sdata => \NIOS0|nios|A_slow_inst_result[11]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_sh8~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(3));

-- Location: LCFF_X16_Y9_N17
\NIOS0|nios|A_inst_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[18]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(18));

-- Location: LCFF_X18_Y10_N25
\NIOS0|nios|A_slow_inst_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[2]~2_combout\,
	sdata => \NIOS0|nios|A_slow_inst_result[10]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_sh8~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(2));

-- Location: LCFF_X19_Y11_N25
\NIOS0|nios|A_inst_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[1]~29_combout\,
	sdata => \NIOS0|nios|M_control_reg_rddata\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(1));

-- Location: LCFF_X21_Y10_N1
\NIOS0|nios|A_slow_inst_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[1]~1_combout\,
	sdata => \NIOS0|nios|A_slow_inst_result[9]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_sh8~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(1));

-- Location: M4K_X17_Y13
\NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_NIOS_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_register_bank_b_module:nios_system_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_7fg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|ALT_INV_A_wr_dst_reg_from_M~regout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y14
\NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_NIOS_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_register_bank_a_module:nios_system_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|ALT_INV_A_wr_dst_reg_from_M~regout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X18_Y15_N11
\NIOS0|nios|A_dc_xfer_rd_addr_has_started\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_addr_has_started_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_addr_has_started~regout\);

-- Location: M4K_X17_Y20
\NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"E88C7D2A5A52B1213D55AF8652A07E83678A594BB16E4960AB7E174900624BCCDA4C93B13E6A13571B52146A1DC238B07C08381470A2A5EA067619CF2BDF1A01A324320C3EC564DEB1C477D0AC8BF1573400511D9F2DAD0F4136A69E259849A22FDACAEEA95F3899",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_NIOS_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_ic_tag_module:nios_system_NIOS_ic_tag|altsyncram:the_altsyncram|altsyncram_9ah1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 13,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 13,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 13,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 13,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|ic_tag_wren~combout\,
	portbrewe => \NIOS0|nios|F_stall~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y19
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_ic_data_module:nios_system_NIOS_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|i_readdatavalid_d1~regout\,
	portbrewe => \NIOS0|nios|F_stall~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCFF_X22_Y10_N23
\NIOS0|nios|A_slow_inst_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[11]~11_combout\,
	sdata => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(11));

-- Location: LCFF_X26_Y15_N5
\NIOS0|nios|A_mul_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[18]~68_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(18),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(18));

-- Location: LCFF_X20_Y19_N15
\NIOS0|nios|D_br_taken_waddr_partial[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[7]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(7));

-- Location: LCFF_X20_Y19_N11
\NIOS0|nios|D_br_taken_waddr_partial[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[5]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(5));

-- Location: LCCOMB_X21_Y10_N18
\NIOS0|nios|A_slow_inst_result[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(6),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(22),
	combout => \NIOS0|nios|A_slow_inst_result[6]~6_combout\);

-- Location: LCCOMB_X21_Y10_N30
\NIOS0|nios|A_slow_inst_result[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(3),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(19),
	combout => \NIOS0|nios|A_slow_inst_result[3]~3_combout\);

-- Location: LCCOMB_X22_Y10_N22
\NIOS0|nios|A_slow_inst_result[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(27),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(11),
	combout => \NIOS0|nios|A_slow_inst_result[11]~11_combout\);

-- Location: LCCOMB_X18_Y10_N24
\NIOS0|nios|A_slow_inst_result[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(18),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(2),
	combout => \NIOS0|nios|A_slow_inst_result[2]~2_combout\);

-- Location: LCFF_X20_Y19_N1
\NIOS0|nios|D_br_taken_waddr_partial[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[0]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(0));

-- Location: LCCOMB_X21_Y10_N0
\NIOS0|nios|A_slow_inst_result[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(1),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(17),
	combout => \NIOS0|nios|A_slow_inst_result[1]~1_combout\);

-- Location: M4K_X17_Y17
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_ic_data_module:nios_system_NIOS_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|i_readdatavalid_d1~regout\,
	portbrewe => \NIOS0|nios|F_stall~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCFF_X20_Y19_N19
\NIOS0|nios|D_br_taken_waddr_partial[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[9]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(9));

-- Location: LCCOMB_X25_Y19_N12
\NIOS0|nios|Add1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(11),
	datab => \NIOS0|nios|D_iw\(19),
	datad => VCC,
	cin => \NIOS0|nios|Add1~3\,
	combout => \NIOS0|nios|Add1~4_combout\,
	cout => \NIOS0|nios|Add1~5\);

-- Location: LCFF_X20_Y15_N17
\NIOS0|nios|M_ctrl_ld_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_ctrl_ld_st_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|ALT_INV_E_iw\(0),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld_st~regout\);

-- Location: LCCOMB_X22_Y19_N24
\NIOS0|nios|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(11),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[10]~21\,
	combout => \NIOS0|nios|F_pc_plus_one[11]~22_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X26_Y15_N4
\NIOS0|nios|A_mul_result[18]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(18),
	datab => \NIOS0|nios|A_mul_partial_prod\(18),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[17]~67\,
	combout => \NIOS0|nios|A_mul_result[18]~68_combout\,
	cout => \NIOS0|nios|A_mul_result[18]~69\);

-- Location: LCFF_X23_Y8_N17
\NIOS0|nios|Mn_rot_step2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[25]~19_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[17]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(25));

-- Location: LCCOMB_X20_Y19_N0
\NIOS0|nios|D_br_taken_waddr_partial[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_plus_one[0]~0_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => VCC,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X20_Y19_N10
\NIOS0|nios|D_br_taken_waddr_partial[5]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \NIOS0|nios|F_pc_plus_one[5]~10_combout\,
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[4]~20\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[5]~22\);

-- Location: LCCOMB_X20_Y19_N14
\NIOS0|nios|D_br_taken_waddr_partial[7]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \NIOS0|nios|F_pc_plus_one[7]~14_combout\,
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[6]~24\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[7]~26\);

-- Location: LCFF_X24_Y10_N1
\NIOS0|nios|Mn_rot_step2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[24]~17_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[16]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(24));

-- Location: LCFF_X24_Y10_N27
\NIOS0|nios|Mn_rot_step2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[8]~16_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(8));

-- Location: LCFF_X23_Y10_N25
\NIOS0|nios|Mn_rot_step2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[23]~15_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[15]~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(23));

-- Location: LCFF_X23_Y10_N11
\NIOS0|nios|Mn_rot_step2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[7]~14_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[31]~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(7));

-- Location: LCFF_X29_Y10_N25
\NIOS0|nios|M_st_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[30]~feeder_combout\,
	sdata => \NIOS0|nios|E_src2_reg\(30),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_iw\(4),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(30));

-- Location: M4K_X41_Y2
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCFF_X39_Y17_N15
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: M4K_X41_Y21
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M4K_X41_Y10
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M4K_X17_Y2
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCFF_X24_Y10_N25
\NIOS0|nios|Mn_rot_step2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[16]~1_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[8]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(16));

-- Location: LCFF_X24_Y10_N11
\NIOS0|nios|Mn_rot_step2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[0]~0_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[24]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(0));

-- Location: LCCOMB_X20_Y19_N18
\NIOS0|nios|D_br_taken_waddr_partial[9]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \NIOS0|nios|F_pc_plus_one[9]~18_combout\,
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[8]~28\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X38_Y17_N16
\NIOS0|jtag_uart|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|Add0~0_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & VCC)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)))
-- \NIOS0|jtag_uart|Add0~1\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \NIOS0|jtag_uart|Add0~0_combout\,
	cout => \NIOS0|jtag_uart|Add0~1\);

-- Location: LCCOMB_X38_Y17_N22
\NIOS0|jtag_uart|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|Add0~6_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((\NIOS0|jtag_uart|Add0~5\) # (GND))) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\NIOS0|jtag_uart|Add0~5\))
-- \NIOS0|jtag_uart|Add0~7\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # (!\NIOS0|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \NIOS0|jtag_uart|Add0~5\,
	combout => \NIOS0|jtag_uart|Add0~6_combout\,
	cout => \NIOS0|jtag_uart|Add0~7\);

-- Location: LCCOMB_X38_Y17_N24
\NIOS0|jtag_uart|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|Add0~8_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\NIOS0|jtag_uart|Add0~7\ & VCC)) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\NIOS0|jtag_uart|Add0~7\ $ (GND)))
-- \NIOS0|jtag_uart|Add0~9\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\NIOS0|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \NIOS0|jtag_uart|Add0~7\,
	combout => \NIOS0|jtag_uart|Add0~8_combout\,
	cout => \NIOS0|jtag_uart|Add0~9\);

-- Location: LCFF_X31_Y9_N11
\NIOS0|timer|internal_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[5]~42_combout\,
	sdata => \NIOS0|timer|period_l_register\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(5));

-- Location: LCFF_X31_Y9_N17
\NIOS0|timer|internal_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[8]~48_combout\,
	sdata => \NIOS0|timer|period_l_register\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(8));

-- Location: LCFF_X31_Y8_N7
\NIOS0|timer|internal_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[19]~70_combout\,
	sdata => \NIOS0|timer|period_h_register\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(19));

-- Location: LCFF_X31_Y8_N17
\NIOS0|timer|internal_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[24]~80_combout\,
	sdata => \NIOS0|timer|period_h_register\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(24));

-- Location: LCFF_X31_Y8_N25
\NIOS0|timer|internal_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[28]~88_combout\,
	sdata => \NIOS0|timer|period_h_register\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(28));

-- Location: LCFF_X23_Y10_N9
\NIOS0|nios|Mn_rot_step2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[27]~23_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[19]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(27));

-- Location: LCFF_X24_Y10_N13
\NIOS0|nios|Mn_rot_step2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[28]~25_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[20]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(28));

-- Location: LCFF_X19_Y10_N13
\NIOS0|nios|Mn_rot_step2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[30]~29_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[22]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(30));

-- Location: LCFF_X23_Y10_N5
\NIOS0|nios|Mn_rot_step2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[31]~31_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[23]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(31));

-- Location: LCFF_X23_Y10_N23
\NIOS0|nios|Mn_rot_step2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[15]~30_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[7]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(15));

-- Location: DSPOUT_X28_Y16_N2
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCFF_X24_Y12_N27
\NIOS0|nios|M_rot_step1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[21]~11_combout\,
	sdata => \NIOS0|nios|M_rot_step1[19]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(21));

-- Location: LCFF_X24_Y14_N11
\NIOS0|nios|M_rot_step1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[9]~14_combout\,
	sdata => \NIOS0|nios|M_rot_step1[7]~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(9));

-- Location: LCFF_X22_Y14_N25
\NIOS0|nios|M_rot_step1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[29]~9_combout\,
	sdata => \NIOS0|nios|M_rot_step1[27]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(29));

-- Location: LCFF_X24_Y12_N23
\NIOS0|nios|M_rot_step1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[24]~2_combout\,
	sdata => \NIOS0|nios|M_rot_step1[22]~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(24));

-- Location: LCCOMB_X24_Y10_N0
\NIOS0|nios|Mn_rot_step2[24]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(24),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(20),
	combout => \NIOS0|nios|Mn_rot_step2[24]~17_combout\);

-- Location: LCFF_X24_Y12_N19
\NIOS0|nios|M_rot_step1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[16]~4_combout\,
	sdata => \NIOS0|nios|M_rot_step1[14]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(16));

-- Location: LCFF_X24_Y14_N17
\NIOS0|nios|M_rot_step1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[12]~5_combout\,
	sdata => \NIOS0|nios|M_rot_step1[10]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(12));

-- Location: LCCOMB_X24_Y10_N24
\NIOS0|nios|Mn_rot_step2[16]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(12),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(16),
	combout => \NIOS0|nios|Mn_rot_step2[16]~1_combout\);

-- Location: LCFF_X24_Y14_N29
\NIOS0|nios|M_rot_step1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[4]~7_combout\,
	sdata => \NIOS0|nios|M_rot_step1[2]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(4));

-- Location: LCCOMB_X24_Y10_N26
\NIOS0|nios|Mn_rot_step2[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(4),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(8),
	combout => \NIOS0|nios|Mn_rot_step2[8]~16_combout\);

-- Location: LCCOMB_X24_Y10_N10
\NIOS0|nios|Mn_rot_step2[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(28),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(0),
	combout => \NIOS0|nios|Mn_rot_step2[0]~0_combout\);

-- Location: LCFF_X24_Y12_N21
\NIOS0|nios|M_rot_step1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[23]~27_combout\,
	sdata => \NIOS0|nios|M_rot_step1[21]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(23));

-- Location: LCCOMB_X23_Y10_N24
\NIOS0|nios|Mn_rot_step2[23]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(23),
	datab => \NIOS0|nios|M_rot_step1\(19),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[23]~15_combout\);

-- Location: LCCOMB_X23_Y10_N22
\NIOS0|nios|Mn_rot_step2[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(2),
	datab => \NIOS0|nios|M_rot_step1\(11),
	datad => \NIOS0|nios|M_rot_step1\(15),
	combout => \NIOS0|nios|Mn_rot_step2[15]~30_combout\);

-- Location: LCFF_X24_Y14_N25
\NIOS0|nios|M_rot_step1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[7]~31_combout\,
	sdata => \NIOS0|nios|M_rot_step1[5]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(7));

-- Location: LCCOMB_X23_Y10_N10
\NIOS0|nios|Mn_rot_step2[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(7),
	datab => \NIOS0|nios|M_rot_step1\(3),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[7]~14_combout\);

-- Location: LCCOMB_X23_Y10_N4
\NIOS0|nios|Mn_rot_step2[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(2),
	datab => \NIOS0|nios|M_rot_step1\(27),
	datad => \NIOS0|nios|M_rot_step1\(31),
	combout => \NIOS0|nios|Mn_rot_step2[31]~31_combout\);

-- Location: LCFF_X24_Y14_N7
\NIOS0|nios|M_rot_step1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[6]~23_combout\,
	sdata => \NIOS0|nios|M_rot_step1[4]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(6));

-- Location: LCFF_X22_Y14_N15
\NIOS0|nios|M_rot_step1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[26]~18_combout\,
	sdata => \NIOS0|nios|M_rot_step1[24]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(26));

-- Location: LCCOMB_X39_Y17_N14
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCFF_X30_Y11_N11
\NIOS0|nios|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[30]~28_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(30),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(30));

-- Location: LCFF_X30_Y11_N3
\NIOS0|nios|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[17]~12_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(17),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(17));

-- Location: M4K_X41_Y19
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|jtag_uart|wr_rfifo~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|jtag_uart|wr_rfifo~combout\,
	ena1 => \NIOS0|jtag_uart|fifo_rd~0_combout\,
	portadatain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y9_N10
\NIOS0|timer|internal_counter[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[5]~42_combout\ = (\NIOS0|timer|internal_counter\(5) & (\NIOS0|timer|internal_counter[4]~41\ $ (GND))) # (!\NIOS0|timer|internal_counter\(5) & (!\NIOS0|timer|internal_counter[4]~41\ & VCC))
-- \NIOS0|timer|internal_counter[5]~43\ = CARRY((\NIOS0|timer|internal_counter\(5) & !\NIOS0|timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(5),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[4]~41\,
	combout => \NIOS0|timer|internal_counter[5]~42_combout\,
	cout => \NIOS0|timer|internal_counter[5]~43\);

-- Location: LCCOMB_X31_Y9_N16
\NIOS0|timer|internal_counter[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[8]~48_combout\ = (\NIOS0|timer|internal_counter\(8) & ((GND) # (!\NIOS0|timer|internal_counter[7]~47\))) # (!\NIOS0|timer|internal_counter\(8) & (\NIOS0|timer|internal_counter[7]~47\ $ (GND)))
-- \NIOS0|timer|internal_counter[8]~49\ = CARRY((\NIOS0|timer|internal_counter\(8)) # (!\NIOS0|timer|internal_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(8),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[7]~47\,
	combout => \NIOS0|timer|internal_counter[8]~48_combout\,
	cout => \NIOS0|timer|internal_counter[8]~49\);

-- Location: LCCOMB_X31_Y8_N6
\NIOS0|timer|internal_counter[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[19]~70_combout\ = (\NIOS0|timer|internal_counter\(19) & (\NIOS0|timer|internal_counter[18]~69\ $ (GND))) # (!\NIOS0|timer|internal_counter\(19) & (!\NIOS0|timer|internal_counter[18]~69\ & VCC))
-- \NIOS0|timer|internal_counter[19]~71\ = CARRY((\NIOS0|timer|internal_counter\(19) & !\NIOS0|timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(19),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[18]~69\,
	combout => \NIOS0|timer|internal_counter[19]~70_combout\,
	cout => \NIOS0|timer|internal_counter[19]~71\);

-- Location: LCCOMB_X31_Y8_N16
\NIOS0|timer|internal_counter[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[24]~80_combout\ = (\NIOS0|timer|internal_counter\(24) & (!\NIOS0|timer|internal_counter[23]~79\)) # (!\NIOS0|timer|internal_counter\(24) & ((\NIOS0|timer|internal_counter[23]~79\) # (GND)))
-- \NIOS0|timer|internal_counter[24]~81\ = CARRY((!\NIOS0|timer|internal_counter[23]~79\) # (!\NIOS0|timer|internal_counter\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(24),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[23]~79\,
	combout => \NIOS0|timer|internal_counter[24]~80_combout\,
	cout => \NIOS0|timer|internal_counter[24]~81\);

-- Location: LCCOMB_X31_Y8_N24
\NIOS0|timer|internal_counter[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[28]~88_combout\ = (\NIOS0|timer|internal_counter\(28) & (!\NIOS0|timer|internal_counter[27]~87\)) # (!\NIOS0|timer|internal_counter\(28) & ((\NIOS0|timer|internal_counter[27]~87\) # (GND)))
-- \NIOS0|timer|internal_counter[28]~89\ = CARRY((!\NIOS0|timer|internal_counter[27]~87\) # (!\NIOS0|timer|internal_counter\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(28),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[27]~87\,
	combout => \NIOS0|timer|internal_counter[28]~88_combout\,
	cout => \NIOS0|timer|internal_counter[28]~89\);

-- Location: DSPOUT_X28_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X24_Y12_N26
\NIOS0|nios|M_rot_step1[21]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add8~1_combout\,
	datab => \NIOS0|nios|E_src1\(21),
	datad => \NIOS0|nios|E_src1\(20),
	combout => \NIOS0|nios|M_rot_step1[21]~11_combout\);

-- Location: LCCOMB_X24_Y14_N24
\NIOS0|nios|M_rot_step1[7]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(7),
	datab => \NIOS0|nios|E_src1\(6),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[7]~31_combout\);

-- Location: LCCOMB_X24_Y12_N22
\NIOS0|nios|M_rot_step1[24]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(24),
	datab => \NIOS0|nios|E_src1\(23),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[24]~2_combout\);

-- Location: LCCOMB_X24_Y14_N28
\NIOS0|nios|M_rot_step1[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add8~1_combout\,
	datab => \NIOS0|nios|E_src1\(4),
	datad => \NIOS0|nios|E_src1\(3),
	combout => \NIOS0|nios|M_rot_step1[4]~7_combout\);

-- Location: LCCOMB_X30_Y11_N10
\NIOS0|nios|d_writedata[30]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(30),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datad => \NIOS0|nios|A_st_data\(30),
	combout => \NIOS0|nios|d_writedata[30]~28_combout\);

-- Location: LCCOMB_X30_Y11_N2
\NIOS0|nios|d_writedata[17]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(17),
	datad => \NIOS0|nios|A_st_data\(17),
	combout => \NIOS0|nios|d_writedata[17]~12_combout\);

-- Location: LCFF_X35_Y17_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out\(0));

-- Location: LCFF_X39_Y18_N9
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0_regout\);

-- Location: LCFF_X38_Y16_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~12_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(1));

-- Location: LCFF_X36_Y17_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.000~regout\);

-- Location: LCFF_X35_Y17_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X35_Y17_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCFF_X38_Y16_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~15_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(2));

-- Location: LCFF_X39_Y16_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~0_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X39_Y16_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X38_Y16_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~11_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCFF_X35_Y17_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X38_Y20_N9
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X38_Y19_N26
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(9),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(1),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X38_Y19_N4
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCFF_X37_Y15_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~1_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X38_Y16_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(1),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X38_Y16_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(3),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~14_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~15_combout\);

-- Location: LCFF_X37_Y17_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X39_Y16_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(0),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCCOMB_X39_Y15_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(2),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(4),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\);

-- Location: LCFF_X38_Y20_N11
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X38_Y20_N28
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(2),
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X38_Y20_N8
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCFF_X37_Y15_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~2_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X38_Y16_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(2),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCFF_X37_Y17_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X37_Y15_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(1),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCFF_X37_Y13_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_wr~regout\);

-- Location: LCCOMB_X37_Y12_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|debugaccess~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_wr~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_en~combout\);

-- Location: LCFF_X20_Y18_N13
\NIOS0|nios|M_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_iw[13]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(13));

-- Location: LCFF_X15_Y19_N17
\NIOS0|nios|M_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(11));

-- Location: LCFF_X19_Y15_N9
\NIOS0|nios|M_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_iw[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(5));

-- Location: LCFF_X26_Y10_N23
\NIOS0|nios|M_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_iw[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(4));

-- Location: LCFF_X20_Y18_N17
\NIOS0|nios|M_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(3));

-- Location: LCCOMB_X20_Y18_N16
\NIOS0|nios|M_op_eret~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_iw\(5),
	datab => \NIOS0|nios|M_iw\(11),
	datac => \NIOS0|nios|M_iw\(3),
	datad => \NIOS0|nios|M_iw\(4),
	combout => \NIOS0|nios|M_op_eret~1_combout\);

-- Location: LCFF_X39_Y20_N1
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(3));

-- Location: LCFF_X38_Y20_N1
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(0));

-- Location: LCCOMB_X38_Y20_N0
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(3),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(0),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X38_Y20_N10
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~9_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCFF_X39_Y19_N7
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read2~regout\);

-- Location: LCFF_X39_Y19_N11
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~regout\);

-- Location: LCFF_X37_Y17_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X37_Y15_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(2),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCFF_X37_Y16_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCFF_X36_Y17_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCCOMB_X37_Y13_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_wr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: LCFF_X32_Y10_N17
\NIOS0|limiter|last_channel[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router|Equal1~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|last_channel\(4));

-- Location: LCCOMB_X37_Y13_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X20_Y18_N6
\NIOS0|nios|E_hbreak_req~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(12),
	datab => \NIOS0|nios|E_iw\(13),
	datac => \NIOS0|nios|E_iw\(14),
	datad => \NIOS0|nios|E_iw\(15),
	combout => \NIOS0|nios|E_hbreak_req~1_combout\);

-- Location: LCCOMB_X20_Y17_N8
\NIOS0|nios|Add18|auto_generated|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(9),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~0_combout\);

-- Location: LCCOMB_X25_Y17_N2
\NIOS0|nios|Add18|auto_generated|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(8),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~1_combout\);

-- Location: LCCOMB_X19_Y16_N18
\NIOS0|nios|Add18|auto_generated|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(6),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~3_combout\);

-- Location: LCCOMB_X24_Y16_N2
\NIOS0|nios|Add18|auto_generated|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(5),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~4_combout\);

-- Location: LCCOMB_X23_Y16_N0
\NIOS0|nios|Add18|auto_generated|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	datad => \NIOS0|nios|E_src2\(4),
	combout => \NIOS0|nios|Add18|auto_generated|_~5_combout\);

-- Location: LCCOMB_X23_Y16_N10
\NIOS0|nios|Add18|auto_generated|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	datad => \NIOS0|nios|E_src2\(3),
	combout => \NIOS0|nios|Add18|auto_generated|_~6_combout\);

-- Location: LCCOMB_X23_Y16_N6
\NIOS0|nios|Add18|auto_generated|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~8_combout\);

-- Location: LCCOMB_X24_Y15_N16
\NIOS0|nios|Add18|auto_generated|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(10),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~10_combout\);

-- Location: LCCOMB_X18_Y16_N10
\NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[9]~18_combout\,
	datab => \NIOS0|nios|M_dc_valid_st_cache_hit~0_combout\,
	datac => \NIOS0|nios|M_ctrl_mem_nxt~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(8),
	combout => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~4_combout\);

-- Location: LCCOMB_X16_Y15_N10
\NIOS0|nios|M_dc_hit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	datab => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	datac => \NIOS0|nios|M_alu_result\(15),
	combout => \NIOS0|nios|M_dc_hit~2_combout\);

-- Location: LCFF_X21_Y11_N25
\NIOS0|nios|A_st_bypass_transfer_done_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_st_bypass_transfer_done~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_bypass_transfer_done_d1~regout\);

-- Location: LCCOMB_X21_Y11_N30
\NIOS0|nios|A_mem_stall_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|A_st_bypass_transfer_done_d1~regout\,
	datac => \NIOS0|nios|A_ctrl_st_bypass~regout\,
	datad => \NIOS0|nios|A_mem_stall~regout\,
	combout => \NIOS0|nios|A_mem_stall_nxt~2_combout\);

-- Location: LCFF_X19_Y15_N19
\NIOS0|nios|A_dc_dcache_management_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_dcache_management_done_nxt~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_dcache_management_done~regout\);

-- Location: LCCOMB_X22_Y11_N10
\NIOS0|nios|A_mem_stall_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_stall_nxt~2_combout\,
	datab => \NIOS0|nios|A_dc_dcache_management_done~regout\,
	datac => \NIOS0|nios|A_ctrl_ld_bypass~regout\,
	datad => \NIOS0|nios|A_ld_bypass_done~combout\,
	combout => \NIOS0|nios|A_mem_stall_nxt~3_combout\);

-- Location: LCFF_X19_Y17_N23
\NIOS0|nios|A_dc_fill_need_extra_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_fill_need_extra_stall_nxt~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_fill_need_extra_stall~regout\);

-- Location: LCFF_X32_Y10_N7
\NIOS0|limiter|last_channel[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router|Equal3~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|last_channel\(3));

-- Location: LCFF_X32_Y10_N25
\NIOS0|limiter|last_dest_id[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router|src_data[77]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|last_dest_id\(1));

-- Location: LCCOMB_X31_Y14_N12
\NIOS0|addr_router|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal2~2_combout\ = (!\NIOS0|nios|d_address_line_field\(1) & !\NIOS0|nios|d_address_line_field\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_address_line_field\(1),
	datad => \NIOS0|nios|d_address_line_field\(2),
	combout => \NIOS0|addr_router|Equal2~2_combout\);

-- Location: LCCOMB_X32_Y10_N24
\NIOS0|addr_router|src_data[77]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|src_data[77]~2_combout\ = (\NIOS0|addr_router|Equal2~1_combout\ & (\NIOS0|addr_router|src_data[77]~6_combout\ & ((\NIOS0|addr_router|Equal2~3_combout\) # (!\NIOS0|addr_router|Equal1~1_combout\)))) # 
-- (!\NIOS0|addr_router|Equal2~1_combout\ & ((\NIOS0|addr_router|Equal2~3_combout\) # ((!\NIOS0|addr_router|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router|Equal2~1_combout\,
	datab => \NIOS0|addr_router|Equal2~3_combout\,
	datac => \NIOS0|addr_router|src_data[77]~6_combout\,
	datad => \NIOS0|addr_router|Equal1~1_combout\,
	combout => \NIOS0|addr_router|src_data[77]~2_combout\);

-- Location: LCCOMB_X32_Y10_N12
\NIOS0|limiter|suppress~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|suppress~1_combout\ = (\NIOS0|limiter|last_dest_id\(1) & ((\NIOS0|limiter|last_channel\(3) $ (\NIOS0|addr_router|Equal3~3_combout\)) # (!\NIOS0|addr_router|src_data[77]~2_combout\))) # (!\NIOS0|limiter|last_dest_id\(1) & 
-- ((\NIOS0|addr_router|src_data[77]~2_combout\) # (\NIOS0|limiter|last_channel\(3) $ (\NIOS0|addr_router|Equal3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|last_dest_id\(1),
	datab => \NIOS0|limiter|last_channel\(3),
	datac => \NIOS0|addr_router|src_data[77]~2_combout\,
	datad => \NIOS0|addr_router|Equal3~3_combout\,
	combout => \NIOS0|limiter|suppress~1_combout\);

-- Location: LCFF_X33_Y10_N11
\NIOS0|timer_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator|wait_latency_counter~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X33_Y10_N28
\NIOS0|cmd_xbar_demux|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~2_combout\ = (\NIOS0|nios|d_address_line_field\(0)) # ((\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\NIOS0|nios|d_write~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|cmd_xbar_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X33_Y10_N6
\NIOS0|cmd_xbar_demux|WideOr0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~3_combout\ = (!\NIOS0|timer_s1_translator|wait_latency_counter\(1) & (\NIOS0|timer_s1_translator|wait_latency_counter\(0) $ (((!\NIOS0|cmd_xbar_demux|WideOr0~2_combout\ & \NIOS0|addr_router|Equal2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|wait_latency_counter\(1),
	datab => \NIOS0|cmd_xbar_demux|WideOr0~2_combout\,
	datac => \NIOS0|timer_s1_translator|wait_latency_counter\(0),
	datad => \NIOS0|addr_router|Equal2~1_combout\,
	combout => \NIOS0|cmd_xbar_demux|WideOr0~3_combout\);

-- Location: LCCOMB_X35_Y11_N12
\NIOS0|cmd_xbar_demux_001|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\ = (\NIOS0|jtag_uart|av_waitrequest~regout\ & !\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|av_waitrequest~regout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X35_Y10_N0
\NIOS0|cmd_xbar_demux|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|sink_ready~0_combout\ = (\NIOS0|nios|d_address_line_field\(0) & (\NIOS0|addr_router|Equal3~2_combout\ & (\NIOS0|cmd_xbar_mux_003|saved_grant\(0) & \NIOS0|addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_line_field\(0),
	datab => \NIOS0|addr_router|Equal3~2_combout\,
	datac => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \NIOS0|addr_router|Equal2~1_combout\,
	combout => \NIOS0|cmd_xbar_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X19_Y19_N20
\NIOS0|addr_router_001|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|Equal2~1_combout\ = (!\NIOS0|nios|ic_fill_line\(1) & (\NIOS0|nios|ic_fill_line\(0) & !\NIOS0|nios|ic_fill_line\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(1),
	datab => \NIOS0|nios|ic_fill_line\(0),
	datac => \NIOS0|nios|ic_fill_line\(2),
	combout => \NIOS0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X35_Y10_N10
\NIOS0|cmd_xbar_demux|src3_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|src3_valid~0_combout\ = (\NIOS0|nios|d_write~regout\) # ((\NIOS0|nios|d_read~regout\ & ((\NIOS0|limiter|last_channel\(3)) # (!\NIOS0|limiter|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_read~regout\,
	datab => \NIOS0|limiter|last_channel\(3),
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|limiter|has_pending_responses~regout\,
	combout => \NIOS0|cmd_xbar_demux|src3_valid~0_combout\);

-- Location: LCCOMB_X21_Y11_N10
\NIOS0|nios|A_st_bypass_transfer_done~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_active~regout\,
	datab => \NIOS0|nios|A_dc_wr_data_cnt\(3),
	datac => \NIOS0|nios|d_write~regout\,
	combout => \NIOS0|nios|A_st_bypass_transfer_done~0_combout\);

-- Location: LCCOMB_X21_Y11_N24
\NIOS0|nios|A_st_bypass_transfer_done\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|limiter|suppress~2_combout\,
	datac => \NIOS0|nios|A_st_bypass_transfer_done~0_combout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|A_st_bypass_transfer_done~combout\);

-- Location: LCFF_X25_Y16_N31
\NIOS0|nios|A_mul_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_cnt_nxt[0]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_cnt\(0));

-- Location: LCCOMB_X39_Y17_N20
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & (\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\ & 
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCFF_X32_Y10_N9
\NIOS0|limiter|last_channel[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router|Equal4~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|last_channel\(1));

-- Location: LCCOMB_X35_Y10_N12
\NIOS0|cmd_xbar_demux|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|src1_valid~0_combout\ = (\NIOS0|nios|d_write~regout\) # ((\NIOS0|nios|d_read~regout\ & ((\NIOS0|limiter|last_channel\(1)) # (!\NIOS0|limiter|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|last_channel\(1),
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|limiter|has_pending_responses~regout\,
	combout => \NIOS0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCFF_X39_Y20_N13
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(4));

-- Location: LCFF_X40_Y20_N5
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(1));

-- Location: LCCOMB_X39_Y20_N0
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(4),
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(1),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCFF_X40_Y17_N25
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCFF_X37_Y15_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~4_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X38_Y16_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCFF_X37_Y15_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~5_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X29_Y14_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(27),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(27),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCFF_X37_Y15_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~6_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(26));

-- Location: LCFF_X37_Y14_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~15_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X29_Y14_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(26),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(26),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCFF_X37_Y15_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~7_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X36_Y11_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(25),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(25),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCFF_X38_Y12_N3
\NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(0));

-- Location: LCCOMB_X37_Y12_N10
\NIOS0|cmd_xbar_mux_004|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|update_grant~0_combout\ = (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\ & 
-- ((\NIOS0|cmd_xbar_mux_004|saved_grant\(1)) # (\NIOS0|cmd_xbar_mux_004|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|update_grant~0_combout\);

-- Location: LCFF_X22_Y20_N1
\NIOS0|nios|ic_fill_prevent_refill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_prevent_refill_nxt~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_prevent_refill~regout\);

-- Location: LCFF_X27_Y20_N13
\NIOS0|nios|ic_fill_ap_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_ap_cnt_nxt[3]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X36_Y12_N28
\NIOS0|cmd_xbar_demux_001|sink_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|cmd_xbar_mux_004|saved_grant\(1) & (\NIOS0|addr_router_001|Equal1~1_combout\ & 
-- !\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	datac => \NIOS0|addr_router_001|Equal1~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	combout => \NIOS0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X35_Y12_N10
\NIOS0|rsp_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_payload~0_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X34_Y12_N10
\NIOS0|limiter_001|response_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|response_accepted~0_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ & \NIOS0|rsp_xbar_demux|src1_valid~combout\)))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ & 
-- (((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ & \NIOS0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	datab => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	datad => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	combout => \NIOS0|limiter_001|response_accepted~0_combout\);

-- Location: LCFF_X35_Y12_N13
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\);

-- Location: LCCOMB_X36_Y12_N10
\NIOS0|limiter_001|response_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|response_accepted~1_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ & ((\NIOS0|rsp_xbar_mux_001|src_payload~0_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\)))) # (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ & (\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	datab => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	datad => \NIOS0|rsp_xbar_mux_001|src_payload~0_combout\,
	combout => \NIOS0|limiter_001|response_accepted~1_combout\);

-- Location: LCCOMB_X34_Y12_N12
\NIOS0|limiter_001|response_accepted~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|response_accepted~2_combout\ = (\NIOS0|rsp_xbar_mux_001|WideOr1~combout\ & ((\NIOS0|limiter_001|response_accepted~0_combout\) # (\NIOS0|limiter_001|response_accepted~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter_001|response_accepted~0_combout\,
	datab => \NIOS0|limiter_001|response_accepted~1_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|limiter_001|response_accepted~2_combout\);

-- Location: LCFF_X26_Y10_N1
\NIOS0|nios|A_dc_rd_addr_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_addr_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_addr_cnt\(3));

-- Location: LCCOMB_X35_Y12_N12
\NIOS0|limiter|response_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|response_accepted~1_combout\ = (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\ & 
-- \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	datad => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|limiter|response_accepted~1_combout\);

-- Location: LCFF_X16_Y15_N15
\NIOS0|nios|A_dc_wb_tag[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_tag[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_tag\(3));

-- Location: LCCOMB_X36_Y12_N6
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X36_Y12_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~regout\);

-- Location: LCCOMB_X27_Y11_N10
\NIOS0|nios|d_address_offset_field_nxt[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_alu_result\(4),
	datac => \NIOS0|nios|A_mem_baddr\(4),
	datad => \NIOS0|nios|d_address_offset_field_nxt[0]~16_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[2]~12_combout\);

-- Location: LCFF_X37_Y15_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~8_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X33_Y11_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(24),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(24),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X16_Y14_N12
\NIOS0|nios|D_data_depend~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datab => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datac => \NIOS0|nios|E_ctrl_late_result~regout\,
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|D_data_depend~0_combout\);

-- Location: LCCOMB_X24_Y16_N12
\NIOS0|nios|E_logic_result[4]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(4),
	datac => \NIOS0|nios|E_src2\(4),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[4]~0_combout\);

-- Location: LCCOMB_X24_Y16_N10
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[6]~2_combout\,
	datab => \NIOS0|nios|E_logic_result[7]~3_combout\,
	datac => \NIOS0|nios|E_logic_result[5]~1_combout\,
	datad => \NIOS0|nios|E_logic_result[4]~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y17_N30
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[12]~7_combout\,
	datab => \NIOS0|nios|E_logic_result[9]~5_combout\,
	datac => \NIOS0|nios|E_logic_result[8]~4_combout\,
	datad => \NIOS0|nios|E_logic_result[11]~6_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y15_N6
\NIOS0|nios|E_logic_result[14]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(14),
	datac => \NIOS0|nios|E_src2\(14),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[14]~9_combout\);

-- Location: LCCOMB_X22_Y15_N16
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[14]~9_combout\,
	datab => \NIOS0|nios|E_logic_result[15]~10_combout\,
	datac => \NIOS0|nios|E_logic_result[13]~8_combout\,
	datad => \NIOS0|nios|E_logic_result[16]~11_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y12_N18
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[19]~14_combout\,
	datab => \NIOS0|nios|E_logic_result[17]~12_combout\,
	datac => \NIOS0|nios|E_logic_result[18]~13_combout\,
	datad => \NIOS0|nios|E_logic_result[20]~15_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y17_N12
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~3_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~2_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~4_combout\);

-- Location: LCFF_X24_Y13_N13
\NIOS0|nios|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[21]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(21));

-- Location: LCCOMB_X24_Y13_N0
\NIOS0|nios|E_logic_result[21]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(21),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src2\(21),
	combout => \NIOS0|nios|E_logic_result[21]~16_combout\);

-- Location: LCCOMB_X24_Y13_N16
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[24]~19_combout\,
	datab => \NIOS0|nios|E_logic_result[21]~16_combout\,
	datac => \NIOS0|nios|E_logic_result[23]~18_combout\,
	datad => \NIOS0|nios|E_logic_result[22]~17_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~5_combout\);

-- Location: LCFF_X22_Y14_N13
\NIOS0|nios|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[28]~42_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(28));

-- Location: LCCOMB_X23_Y14_N20
\NIOS0|nios|E_arith_src1[31]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src1\(31),
	datad => \NIOS0|nios|E_ctrl_alu_signed_comparison~regout\,
	combout => \NIOS0|nios|E_arith_src1\(31));

-- Location: LCCOMB_X23_Y14_N24
\NIOS0|nios|Add18|auto_generated|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(28),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~14_combout\);

-- Location: LCCOMB_X23_Y14_N18
\NIOS0|nios|Add18|auto_generated|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2\(26),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~16_combout\);

-- Location: LCCOMB_X23_Y14_N30
\NIOS0|nios|Add18|auto_generated|_~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2\(24),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~18_combout\);

-- Location: LCCOMB_X23_Y12_N28
\NIOS0|nios|Add18|auto_generated|_~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2\(20),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~22_combout\);

-- Location: LCCOMB_X26_Y14_N0
\NIOS0|nios|Add18|auto_generated|_~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(19),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~23_combout\);

-- Location: LCCOMB_X19_Y12_N24
\NIOS0|nios|Add18|auto_generated|_~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2\(16),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~26_combout\);

-- Location: LCCOMB_X26_Y14_N2
\NIOS0|nios|Add18|auto_generated|_~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(15),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~27_combout\);

-- Location: LCCOMB_X22_Y15_N10
\NIOS0|nios|Add18|auto_generated|_~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(14),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~28_combout\);

-- Location: LCCOMB_X21_Y14_N0
\NIOS0|nios|Add18|auto_generated|_~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(12),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~30_combout\);

-- Location: LCFF_X34_Y17_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCFF_X30_Y15_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~regout\);

-- Location: LCCOMB_X25_Y20_N30
\NIOS0|nios|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(2),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(4),
	datad => \NIOS0|nios|D_iw\(1),
	combout => \NIOS0|nios|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X24_Y20_N20
\NIOS0|nios|D_ctrl_alu_subtract~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(3),
	datac => \NIOS0|nios|D_iw\(4),
	datad => \NIOS0|nios|D_ctrl_alu_subtract~4_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X18_Y13_N22
\NIOS0|nios|D_src1_reg[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~0_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datac => \NIOS0|nios|A_wr_data_unfiltered[9]~20_combout\,
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[9]~0_combout\);

-- Location: LCCOMB_X18_Y13_N0
\NIOS0|nios|D_src1_reg[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~0_combout\,
	datab => \NIOS0|nios|W_wr_data\(9),
	datac => \NIOS0|nios|M_alu_result\(9),
	datad => \NIOS0|nios|D_src1_reg[9]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[9]~1_combout\);

-- Location: LCCOMB_X19_Y9_N12
\NIOS0|nios|A_data_ram_ld16_data[8]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datac => \NIOS0|nios|A_inst_result\(24),
	datad => \NIOS0|nios|A_inst_result\(8),
	combout => \NIOS0|nios|A_data_ram_ld16_data[8]~1_combout\);

-- Location: LCFF_X21_Y9_N27
\NIOS0|nios|A_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(8));

-- Location: LCFF_X20_Y12_N11
\NIOS0|nios|A_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(7));

-- Location: LCFF_X23_Y19_N5
\NIOS0|nios|E_extra_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[5]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(5));

-- Location: LCCOMB_X24_Y16_N16
\NIOS0|nios|E_alu_result[7]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datab => \NIOS0|nios|E_extra_pc\(5),
	datac => \NIOS0|nios|Add18|auto_generated|result_int[8]~16_combout\,
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result[7]~3_combout\);

-- Location: LCCOMB_X18_Y9_N12
\NIOS0|nios|A_data_ram_ld16_data[14]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(14),
	datac => \NIOS0|nios|A_inst_result\(30),
	datad => \NIOS0|nios|A_ld_align_sh16~regout\,
	combout => \NIOS0|nios|A_data_ram_ld16_data[14]~3_combout\);

-- Location: LCCOMB_X18_Y8_N16
\NIOS0|nios|A_wr_data_unfiltered[6]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datab => \NIOS0|nios|A_inst_result\(22),
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	datad => \NIOS0|nios|A_inst_result\(6),
	combout => \NIOS0|nios|A_wr_data_unfiltered[6]~30_combout\);

-- Location: LCCOMB_X18_Y8_N2
\NIOS0|nios|A_wr_data_unfiltered[6]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	datab => \NIOS0|nios|A_data_ram_ld16_data[14]~3_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~30_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(6),
	combout => \NIOS0|nios|A_wr_data_unfiltered[6]~31_combout\);

-- Location: LCCOMB_X19_Y16_N10
\NIOS0|nios|E_alu_result[6]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_extra_pc\(4),
	datab => \NIOS0|nios|Add18|auto_generated|result_int[7]~14_combout\,
	datac => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result[6]~4_combout\);

-- Location: LCCOMB_X19_Y16_N22
\NIOS0|nios|D_src1_reg[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(6),
	datab => \NIOS0|nios|A_wr_data_unfiltered[6]~118_combout\,
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[6]~9_combout\);

-- Location: LCCOMB_X19_Y16_N24
\NIOS0|nios|D_src1_reg[6]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datab => \NIOS0|nios|D_src1_reg[6]~9_combout\,
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|W_wr_data\(6),
	combout => \NIOS0|nios|D_src1_reg[6]~10_combout\);

-- Location: LCCOMB_X20_Y9_N4
\NIOS0|nios|A_data_ram_ld16_data[13]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(13),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datac => \NIOS0|nios|A_inst_result\(29),
	combout => \NIOS0|nios|A_data_ram_ld16_data[13]~4_combout\);

-- Location: LCCOMB_X18_Y17_N16
\NIOS0|nios|D_src1_reg[5]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[5]~119_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[5]~12_combout\);

-- Location: LCCOMB_X18_Y17_N10
\NIOS0|nios|D_src1_reg[5]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|W_wr_data\(5),
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|D_src1_reg[5]~12_combout\,
	datad => \NIOS0|nios|M_alu_result\(5),
	combout => \NIOS0|nios|D_src1_reg[5]~13_combout\);

-- Location: LCCOMB_X18_Y17_N30
\NIOS0|nios|D_src2_reg[4]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|M_alu_result\(4),
	datad => \NIOS0|nios|A_wr_data_unfiltered[4]~120_combout\,
	combout => \NIOS0|nios|D_src2_reg[4]~42_combout\);

-- Location: LCCOMB_X20_Y10_N18
\NIOS0|nios|A_data_ram_ld16_data[11]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(27),
	datac => \NIOS0|nios|A_inst_result\(11),
	datad => \NIOS0|nios|A_ld_align_sh16~regout\,
	combout => \NIOS0|nios|A_data_ram_ld16_data[11]~6_combout\);

-- Location: LCCOMB_X20_Y10_N12
\NIOS0|nios|A_wr_data_unfiltered[3]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	datab => \NIOS0|nios|A_data_ram_ld16_data[11]~6_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datad => \NIOS0|nios|A_inst_result\(3),
	combout => \NIOS0|nios|A_wr_data_unfiltered[3]~39_combout\);

-- Location: LCCOMB_X20_Y10_N14
\NIOS0|nios|A_wr_data_unfiltered[3]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[3]~39_combout\,
	datab => \NIOS0|nios|A_slow_inst_result\(3),
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datad => \NIOS0|nios|A_inst_result\(19),
	combout => \NIOS0|nios|A_wr_data_unfiltered[3]~40_combout\);

-- Location: LCCOMB_X21_Y13_N16
\NIOS0|nios|D_src2_reg[3]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[3]~121_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	combout => \NIOS0|nios|D_src2_reg[3]~44_combout\);

-- Location: LCCOMB_X18_Y14_N16
\NIOS0|nios|D_src1_reg[2]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(2),
	datab => \NIOS0|nios|A_wr_data_unfiltered[2]~122_combout\,
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[2]~21_combout\);

-- Location: LCCOMB_X21_Y12_N30
\NIOS0|nios|D_src2_reg[1]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[1]~123_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \NIOS0|nios|D_src2_reg[1]~48_combout\);

-- Location: LCCOMB_X21_Y12_N18
\NIOS0|nios|D_src2_reg[1]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|W_wr_data\(1),
	datac => \NIOS0|nios|M_alu_result\(1),
	datad => \NIOS0|nios|D_src2_reg[1]~48_combout\,
	combout => \NIOS0|nios|D_src2_reg[1]~49_combout\);

-- Location: LCFF_X21_Y13_N7
\NIOS0|nios|W_wr_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[0]~124_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(0));

-- Location: LCFF_X18_Y14_N13
\NIOS0|nios|W_wr_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[10]~52_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(10));

-- Location: LCFF_X23_Y19_N13
\NIOS0|nios|E_extra_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[9]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(9));

-- Location: LCCOMB_X20_Y15_N26
\NIOS0|nios|dc_tag_wr_port_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_tag_wr_port_addr~0_combout\,
	datab => \NIOS0|nios|M_ctrl_st_non_bypass~regout\,
	datac => \NIOS0|nios|always133~0_combout\,
	datad => \NIOS0|nios|M_sel_data_master~regout\,
	combout => \NIOS0|nios|dc_tag_wr_port_en~combout\);

-- Location: LCFF_X25_Y19_N21
\NIOS0|nios|E_extra_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[11]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(11));

-- Location: LCCOMB_X25_Y15_N10
\NIOS0|nios|E_alu_result[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[14]~28_combout\,
	datad => \NIOS0|nios|E_extra_pc\(11),
	combout => \NIOS0|nios|E_alu_result[13]~13_combout\);

-- Location: LCCOMB_X21_Y15_N10
\NIOS0|nios|E_alu_result[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datac => \NIOS0|nios|E_extra_pc\(13),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[16]~32_combout\,
	combout => \NIOS0|nios|E_alu_result[15]~15_combout\);

-- Location: LCFF_X34_Y10_N21
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\);

-- Location: LCFF_X34_Y12_N7
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\);

-- Location: LCCOMB_X34_Y10_N20
\NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (!\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & 
-- ((!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\) # (!\NIOS0|rsp_xbar_demux|src0_valid~combout\)))) # (!\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (((!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\)) # (!\NIOS0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	combout => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCFF_X19_Y15_N23
\NIOS0|nios|A_ctrl_dc_index_wb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_dc_index_wb_inv~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_dc_index_wb_inv~regout\);

-- Location: LCCOMB_X19_Y15_N22
\NIOS0|nios|A_dc_dcache_management_done_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_dc_addr_wb_inv~regout\,
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_done~regout\,
	datac => \NIOS0|nios|A_ctrl_dc_index_wb_inv~regout\,
	datad => \NIOS0|nios|A_dc_dirty~regout\,
	combout => \NIOS0|nios|A_dc_dcache_management_done_nxt~0_combout\);

-- Location: LCFF_X19_Y15_N11
\NIOS0|nios|A_ctrl_dc_nowb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_dc_nowb_inv~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_dc_nowb_inv~regout\);

-- Location: LCCOMB_X19_Y15_N10
\NIOS0|nios|A_dc_dcache_management_done_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_dc_addr_wb_inv~regout\,
	datac => \NIOS0|nios|A_ctrl_dc_nowb_inv~regout\,
	datad => \NIOS0|nios|A_dc_hit~regout\,
	combout => \NIOS0|nios|A_dc_dcache_management_done_nxt~1_combout\);

-- Location: LCCOMB_X19_Y15_N18
\NIOS0|nios|A_dc_dcache_management_done_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_dcache_management_done_nxt~1_combout\,
	datab => \NIOS0|nios|A_dc_dcache_management_done_nxt~0_combout\,
	datac => \NIOS0|nios|A_stall~0_combout\,
	datad => \NIOS0|nios|A_valid~regout\,
	combout => \NIOS0|nios|A_dc_dcache_management_done_nxt~combout\);

-- Location: LCFF_X19_Y17_N29
\NIOS0|nios|M_valid_mem_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_valid_mem_d1~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_valid_mem_d1~regout\);

-- Location: LCFF_X18_Y15_N25
\NIOS0|nios|M_A_dc_line_match_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Equal262~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_A_dc_line_match_d1~regout\);

-- Location: LCCOMB_X19_Y17_N30
\NIOS0|nios|A_dc_fill_need_extra_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(3),
	datab => \NIOS0|nios|M_valid_mem_d1~regout\,
	datac => \NIOS0|nios|M_A_dc_line_match_d1~regout\,
	datad => \NIOS0|nios|M_alu_result\(4),
	combout => \NIOS0|nios|A_dc_fill_need_extra_stall_nxt~0_combout\);

-- Location: LCCOMB_X19_Y17_N22
\NIOS0|nios|A_dc_fill_need_extra_stall_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_need_extra_stall_nxt~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(2),
	combout => \NIOS0|nios|A_dc_fill_need_extra_stall_nxt~combout\);

-- Location: LCFF_X31_Y11_N3
\NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X32_Y11_N8
\NIOS0|cmd_xbar_mux|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|update_grant~0_combout\ = (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\NIOS0|cmd_xbar_mux|saved_grant\(0)) # 
-- (\NIOS0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCFF_X32_Y10_N3
\NIOS0|limiter|last_channel[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router|Equal2~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|last_channel\(2));

-- Location: LCCOMB_X33_Y10_N10
\NIOS0|timer_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|wait_latency_counter~3_combout\ = (\NIOS0|timer_s1_translator|wait_latency_counter[1]~1_combout\ & (\NIOS0|timer_s1_translator|wait_latency_counter\(0) $ (\NIOS0|timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|wait_latency_counter\(0),
	datac => \NIOS0|timer_s1_translator|wait_latency_counter\(1),
	datad => \NIOS0|timer_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \NIOS0|timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCCOMB_X34_Y11_N20
\NIOS0|jtag_uart|always2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|always2~2_combout\ = (\NIOS0|nios|d_write~regout\ & \NIOS0|cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \NIOS0|jtag_uart|always2~2_combout\);

-- Location: LCFF_X25_Y11_N7
\NIOS0|nios|A_dc_wr_data_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wr_data_cnt_nxt[2]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_wr_data_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wr_data_cnt\(2));

-- Location: LCCOMB_X25_Y16_N30
\NIOS0|nios|A_mul_cnt_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_cnt\(0),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_cnt_nxt[0]~2_combout\);

-- Location: LCFF_X40_Y20_N31
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(2));

-- Location: LCCOMB_X39_Y20_N12
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(5),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(2),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X40_Y17_N4
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X40_Y17_N6
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (!\NIOS0|jtag_uart|r_val~0_combout\))) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \NIOS0|jtag_uart|r_val~0_combout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X40_Y17_N24
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\NIOS0|jtag_uart|fifo_wr~regout\) # 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & 
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \NIOS0|jtag_uart|fifo_wr~regout\,
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X26_Y12_N31
\NIOS0|nios|A_st_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(7));

-- Location: LCCOMB_X37_Y15_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCFF_X37_Y15_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~10_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X35_Y16_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(28),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(28),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X37_Y15_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(27),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCCOMB_X37_Y15_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(26),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCCOMB_X37_Y14_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(29),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~15_combout\);

-- Location: LCCOMB_X37_Y15_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(25),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCCOMB_X22_Y20_N24
\NIOS0|nios|F_ic_hit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	datab => \NIOS0|nios|F_pc\(12),
	datac => \NIOS0|nios|F_pc\(11),
	datad => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	combout => \NIOS0|nios|F_ic_hit~1_combout\);

-- Location: LCCOMB_X23_Y20_N20
\NIOS0|nios|Equal154~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(11),
	combout => \NIOS0|nios|Equal154~2_combout\);

-- Location: LCFF_X18_Y18_N31
\NIOS0|nios|D_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_br~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_br~regout\);

-- Location: LCFF_X18_Y18_N25
\NIOS0|nios|D_ctrl_br_uncond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_br_uncond~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_br_uncond~regout\);

-- Location: LCCOMB_X22_Y20_N14
\NIOS0|nios|D_br_pred_taken~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ctrl_br~regout\,
	datac => \NIOS0|nios|D_bht_data\(1),
	datad => \NIOS0|nios|D_ctrl_br_uncond~regout\,
	combout => \NIOS0|nios|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X21_Y19_N6
\NIOS0|nios|F_ic_fill_same_tag_line~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(3),
	datab => \NIOS0|nios|F_pc\(13),
	datac => \NIOS0|nios|ic_fill_line\(0),
	datad => \NIOS0|nios|ic_fill_tag\(4),
	combout => \NIOS0|nios|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCFF_X19_Y20_N25
\NIOS0|nios|ic_fill_initial_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X19_Y20_N24
\NIOS0|nios|ic_fill_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|i_readdatavalid_d1~regout\,
	datab => \NIOS0|nios|ic_fill_dp_offset\(0),
	datac => \NIOS0|nios|ic_fill_initial_offset\(0),
	datad => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	combout => \NIOS0|nios|ic_fill_active_nxt~0_combout\);

-- Location: LCCOMB_X19_Y20_N12
\NIOS0|nios|ic_fill_dp_offset_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset\(1),
	datab => \NIOS0|nios|ic_fill_dp_offset\(2),
	datac => \NIOS0|nios|ic_fill_dp_offset\(0),
	datad => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	combout => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCFF_X27_Y20_N31
\NIOS0|nios|ic_fill_ap_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_ap_cnt_nxt[2]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_ap_cnt\(2));

-- Location: LCFF_X27_Y20_N1
\NIOS0|nios|ic_fill_ap_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_ap_cnt_nxt[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_ap_cnt\(1));

-- Location: LCFF_X27_Y20_N3
\NIOS0|nios|ic_fill_ap_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_ap_cnt_nxt[0]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X27_Y20_N20
\NIOS0|nios|Add6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_ap_cnt\(3),
	datab => \NIOS0|nios|ic_fill_ap_cnt\(1),
	datac => \NIOS0|nios|ic_fill_ap_cnt\(0),
	datad => \NIOS0|nios|ic_fill_ap_cnt\(2),
	combout => \NIOS0|nios|Add6~0_combout\);

-- Location: LCCOMB_X27_Y20_N12
\NIOS0|nios|ic_fill_ap_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|Add6~0_combout\,
	datad => \NIOS0|nios|ic_fill_req_accepted~0_combout\,
	combout => \NIOS0|nios|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: LCFF_X35_Y12_N21
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\);

-- Location: LCCOMB_X35_Y12_N20
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\)))) # (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\NIOS0|cmd_xbar_mux_003|saved_grant\(0)) # 
-- ((\NIOS0|cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	datab => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X24_Y11_N12
\NIOS0|nios|A_ld_bypass_delayed_started~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ld_bypass_delayed~regout\,
	datac => \NIOS0|nios|A_ld_bypass_delayed_started~regout\,
	datad => \NIOS0|nios|A_dc_wb_active~regout\,
	combout => \NIOS0|nios|A_ld_bypass_delayed_started~0_combout\);

-- Location: LCCOMB_X20_Y16_N16
\NIOS0|nios|E_ctrl_ld_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(4),
	datab => \NIOS0|nios|E_iw\(1),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(0),
	combout => \NIOS0|nios|E_ctrl_ld_bypass~0_combout\);

-- Location: LCFF_X26_Y10_N11
\NIOS0|nios|A_dc_rd_addr_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[2]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_addr_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_addr_cnt\(2));

-- Location: LCFF_X26_Y10_N5
\NIOS0|nios|A_dc_rd_addr_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[1]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_addr_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_addr_cnt\(1));

-- Location: LCFF_X26_Y10_N31
\NIOS0|nios|A_dc_rd_addr_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[0]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_addr_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_addr_cnt\(0));

-- Location: LCCOMB_X26_Y10_N16
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_addr_cnt\(2),
	datab => \NIOS0|nios|A_dc_rd_addr_cnt\(0),
	datac => \NIOS0|nios|A_dc_rd_addr_cnt\(1),
	datad => \NIOS0|nios|A_dc_rd_addr_cnt\(3),
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~0_combout\);

-- Location: LCCOMB_X26_Y10_N18
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~0_combout\,
	datad => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~1_combout\);

-- Location: LCCOMB_X26_Y10_N0
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|suppress~2_combout\,
	datab => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~1_combout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datad => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[3]~2_combout\);

-- Location: LCCOMB_X26_Y10_N28
\NIOS0|nios|A_dc_rd_addr_cnt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|suppress~2_combout\,
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|A_dc_rd_addr_cnt[0]~0_combout\);

-- Location: LCCOMB_X26_Y10_N14
\NIOS0|nios|A_dc_rd_addr_cnt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datab => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datad => \NIOS0|nios|A_dc_rd_addr_cnt[0]~0_combout\,
	combout => \NIOS0|nios|A_dc_rd_addr_cnt[0]~1_combout\);

-- Location: LCFF_X16_Y15_N31
\NIOS0|nios|A_dc_actual_tag[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_actual_tag[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_actual_tag\(3));

-- Location: LCCOMB_X36_Y12_N20
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X36_Y12_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~0_combout\);

-- Location: LCFF_X16_Y13_N13
\NIOS0|nios|A_dc_xfer_wr_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_active~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_active~regout\);

-- Location: LCFF_X37_Y15_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~11_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X34_Y16_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(16),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(16),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCFF_X35_Y15_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~13_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(30));

-- Location: LCFF_X36_Y14_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~20_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X36_Y16_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(30),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(30),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X37_Y15_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(24),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCCOMB_X25_Y18_N12
\NIOS0|nios|Equal154~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(11),
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|Equal154~3_combout\);

-- Location: LCCOMB_X25_Y18_N14
\NIOS0|nios|Equal154~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(11),
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|Equal154~4_combout\);

-- Location: LCCOMB_X24_Y20_N6
\NIOS0|nios|D_ctrl_late_result~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datab => \NIOS0|nios|Equal154~4_combout\,
	datac => \NIOS0|nios|D_iw\(15),
	datad => \NIOS0|nios|Equal154~3_combout\,
	combout => \NIOS0|nios|D_ctrl_late_result~3_combout\);

-- Location: LCCOMB_X16_Y18_N24
\NIOS0|nios|D_regnum_b_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_dst_regnum[2]~5_combout\,
	datab => \NIOS0|nios|D_dst_regnum[3]~4_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \NIOS0|nios|D_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X16_Y18_N20
\NIOS0|nios|Equal298~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_dst_regnum[2]~5_combout\,
	datab => \NIOS0|nios|D_dst_regnum[3]~4_combout\,
	datad => \NIOS0|nios|D_dst_regnum[0]~3_combout\,
	combout => \NIOS0|nios|Equal298~2_combout\);

-- Location: LCCOMB_X16_Y18_N14
\NIOS0|nios|D_regnum_a_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_dst_regnum[0]~3_combout\,
	datab => \NIOS0|nios|D_dst_regnum[1]~1_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \NIOS0|nios|D_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X16_Y18_N0
\NIOS0|nios|D_regnum_a_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_dst_regnum[2]~5_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datad => \NIOS0|nios|D_dst_regnum[3]~4_combout\,
	combout => \NIOS0|nios|D_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X16_Y18_N10
\NIOS0|nios|D_regnum_a_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datab => \NIOS0|nios|D_regnum_a_cmp_F~1_combout\,
	datac => \NIOS0|nios|D_regnum_a_cmp_F~0_combout\,
	datad => \NIOS0|nios|D_dst_regnum[4]~6_combout\,
	combout => \NIOS0|nios|D_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X18_Y21_N12
\NIOS0|nios|Equal291~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \NIOS0|nios|E_dst_regnum\(4),
	combout => \NIOS0|nios|Equal291~0_combout\);

-- Location: LCCOMB_X18_Y21_N6
\NIOS0|nios|E_regnum_b_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_dst_regnum\(0),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \NIOS0|nios|E_dst_regnum\(1),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \NIOS0|nios|E_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X21_Y9_N20
\NIOS0|nios|A_wr_data_unfiltered[11]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datab => \NIOS0|nios|A_data_ram_ld16_data[11]~6_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(11),
	datad => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[11]~53_combout\);

-- Location: LCCOMB_X21_Y14_N26
\NIOS0|nios|D_src1_reg[12]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[12]~58_combout\,
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|M_alu_result\(12),
	combout => \NIOS0|nios|D_src1_reg[12]~36_combout\);

-- Location: LCCOMB_X21_Y14_N20
\NIOS0|nios|D_src1_reg[12]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|W_wr_data\(12),
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \NIOS0|nios|D_src1_reg[12]~36_combout\,
	combout => \NIOS0|nios|D_src1_reg[12]~37_combout\);

-- Location: LCFF_X20_Y9_N17
\NIOS0|nios|A_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(13));

-- Location: LCCOMB_X21_Y15_N18
\NIOS0|nios|D_src1_reg[13]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[13]~61_combout\,
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[13]~39_combout\);

-- Location: LCCOMB_X21_Y15_N20
\NIOS0|nios|D_src1_reg[13]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(13),
	datab => \NIOS0|nios|W_wr_data\(13),
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|D_src1_reg[13]~39_combout\,
	combout => \NIOS0|nios|D_src1_reg[13]~40_combout\);

-- Location: LCFF_X18_Y9_N9
\NIOS0|nios|A_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(14));

-- Location: LCCOMB_X22_Y15_N14
\NIOS0|nios|D_src1_reg[14]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(14),
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[14]~64_combout\,
	combout => \NIOS0|nios|D_src1_reg[14]~42_combout\);

-- Location: LCCOMB_X22_Y15_N24
\NIOS0|nios|D_src1_reg[14]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|W_wr_data\(14),
	datac => \NIOS0|nios|D_src1_reg[14]~42_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \NIOS0|nios|D_src1_reg[14]~43_combout\);

-- Location: LCFF_X21_Y9_N25
\NIOS0|nios|A_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(15));

-- Location: LCCOMB_X21_Y15_N12
\NIOS0|nios|D_src1_reg[15]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[15]~67_combout\,
	combout => \NIOS0|nios|D_src1_reg[15]~45_combout\);

-- Location: LCCOMB_X21_Y15_N6
\NIOS0|nios|D_src1_reg[15]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[15]~45_combout\,
	datab => \NIOS0|nios|W_wr_data\(15),
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(15),
	combout => \NIOS0|nios|D_src1_reg[15]~46_combout\);

-- Location: LCFF_X19_Y9_N11
\NIOS0|nios|A_slow_inst_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(16));

-- Location: LCFF_X24_Y9_N7
\NIOS0|nios|A_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~33_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(16));

-- Location: LCCOMB_X19_Y12_N16
\NIOS0|nios|D_src2_reg[16]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|W_wr_data\(16),
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \NIOS0|nios|D_src2_reg[16]~65_combout\);

-- Location: LCFF_X21_Y10_N3
\NIOS0|nios|A_slow_inst_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(17));

-- Location: LCCOMB_X21_Y12_N16
\NIOS0|nios|A_wr_data_unfiltered[17]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_inst_result\(17),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datac => \NIOS0|nios|A_inst_result\(17),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[17]~72_combout\);

-- Location: LCCOMB_X21_Y12_N28
\NIOS0|nios|D_src2_reg[17]~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_mul_result\(17),
	datad => \NIOS0|nios|A_wr_data_unfiltered[17]~73_combout\,
	combout => \NIOS0|nios|D_src2_reg[17]~67_combout\);

-- Location: LCFF_X21_Y12_N7
\NIOS0|nios|W_wr_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[17]~74_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(17));

-- Location: LCCOMB_X21_Y12_N24
\NIOS0|nios|D_src2_reg[17]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|W_wr_data\(17),
	datad => \NIOS0|nios|M_alu_result\(17),
	combout => \NIOS0|nios|D_src2_reg[17]~68_combout\);

-- Location: LCCOMB_X21_Y12_N2
\NIOS0|nios|D_src2_reg[17]~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~68_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~67_combout\,
	combout => \NIOS0|nios|D_src2_reg[17]~69_combout\);

-- Location: LCCOMB_X21_Y12_N20
\NIOS0|nios|D_src1_reg[17]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[17]~74_combout\,
	combout => \NIOS0|nios|D_src1_reg[17]~51_combout\);

-- Location: LCCOMB_X21_Y12_N22
\NIOS0|nios|D_src1_reg[17]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[17]~51_combout\,
	datab => \NIOS0|nios|M_alu_result\(17),
	datac => \NIOS0|nios|W_wr_data\(17),
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[17]~52_combout\);

-- Location: LCFF_X18_Y10_N7
\NIOS0|nios|A_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~37_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(18));

-- Location: LCCOMB_X25_Y13_N12
\NIOS0|nios|D_src2_reg[18]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(18),
	datab => \NIOS0|nios|A_wr_data_unfiltered[18]~76_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|D_src2_reg[18]~70_combout\);

-- Location: LCFF_X23_Y9_N19
\NIOS0|nios|A_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~39_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(19));

-- Location: LCCOMB_X20_Y13_N24
\NIOS0|nios|D_src1_reg[19]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \NIOS0|nios|A_wr_data_unfiltered[19]~80_combout\,
	combout => \NIOS0|nios|D_src1_reg[19]~57_combout\);

-- Location: LCFF_X21_Y10_N17
\NIOS0|nios|A_slow_inst_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[4]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(20));

-- Location: LCCOMB_X23_Y9_N12
\NIOS0|nios|A_wr_data_unfiltered[20]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datab => \NIOS0|nios|A_inst_result\(20),
	datac => \NIOS0|nios|A_slow_inst_result\(20),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[20]~81_combout\);

-- Location: LCCOMB_X23_Y12_N26
\NIOS0|nios|D_src1_reg[20]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~0_combout\,
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|M_alu_result\(20),
	datad => \NIOS0|nios|A_wr_data_unfiltered[20]~83_combout\,
	combout => \NIOS0|nios|D_src1_reg[20]~60_combout\);

-- Location: LCCOMB_X23_Y12_N20
\NIOS0|nios|D_src1_reg[20]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|W_wr_data\(20),
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datad => \NIOS0|nios|D_src1_reg[20]~60_combout\,
	combout => \NIOS0|nios|D_src1_reg[20]~61_combout\);

-- Location: LCCOMB_X23_Y17_N24
\NIOS0|nios|D_src2[21]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_iw\(11),
	datac => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[21]~27_combout\);

-- Location: LCCOMB_X24_Y13_N20
\NIOS0|nios|E_alu_result[21]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_logic~regout\,
	datab => \NIOS0|nios|E_alu_result~0_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[22]~44_combout\,
	datad => \NIOS0|nios|E_logic_result[21]~16_combout\,
	combout => \NIOS0|nios|E_alu_result\(21));

-- Location: LCFF_X19_Y9_N25
\NIOS0|nios|A_slow_inst_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[5]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(21));

-- Location: LCCOMB_X19_Y9_N2
\NIOS0|nios|A_wr_data_unfiltered[21]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(21),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(21),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[21]~84_combout\);

-- Location: LCCOMB_X18_Y13_N10
\NIOS0|nios|D_src2_reg[21]~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[21]~85_combout\,
	datad => \NIOS0|nios|A_mul_result\(21),
	combout => \NIOS0|nios|D_src2_reg[21]~79_combout\);

-- Location: LCFF_X24_Y13_N21
\NIOS0|nios|M_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(21),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(21));

-- Location: LCCOMB_X18_Y13_N6
\NIOS0|nios|D_src2_reg[21]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(21),
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|W_wr_data\(21),
	combout => \NIOS0|nios|D_src2_reg[21]~80_combout\);

-- Location: LCCOMB_X18_Y13_N8
\NIOS0|nios|D_src2_reg[21]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[21]~80_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|D_src2_reg[21]~79_combout\,
	combout => \NIOS0|nios|D_src2_reg[21]~81_combout\);

-- Location: LCCOMB_X24_Y13_N12
\NIOS0|nios|D_src2[21]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datab => \NIOS0|nios|D_src2[21]~27_combout\,
	datad => \NIOS0|nios|D_src2_reg[21]~116_combout\,
	combout => \NIOS0|nios|D_src2[21]~28_combout\);

-- Location: LCCOMB_X18_Y12_N20
\NIOS0|nios|D_src2_reg[22]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[22]~88_combout\,
	datad => \NIOS0|nios|A_mul_result\(22),
	combout => \NIOS0|nios|D_src2_reg[22]~82_combout\);

-- Location: LCCOMB_X18_Y12_N16
\NIOS0|nios|D_src2_reg[22]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|W_wr_data\(22),
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \NIOS0|nios|D_src2_reg[22]~83_combout\);

-- Location: LCCOMB_X18_Y12_N10
\NIOS0|nios|D_src2_reg[22]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[22]~82_combout\,
	datab => \NIOS0|nios|M_alu_result\(22),
	datac => \NIOS0|nios|D_src2_reg[22]~83_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[22]~84_combout\);

-- Location: LCCOMB_X18_Y12_N12
\NIOS0|nios|D_src1_reg[22]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[22]~89_combout\,
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(22),
	combout => \NIOS0|nios|D_src1_reg[22]~66_combout\);

-- Location: LCFF_X21_Y10_N5
\NIOS0|nios|A_slow_inst_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[7]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(23));

-- Location: LCCOMB_X20_Y10_N28
\NIOS0|nios|A_wr_data_unfiltered[23]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_inst_result\(23),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_inst_result\(23),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[23]~90_combout\);

-- Location: LCFF_X23_Y9_N7
\NIOS0|nios|A_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~47_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(23));

-- Location: LCCOMB_X20_Y10_N6
\NIOS0|nios|A_wr_data_unfiltered[23]~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[23]~90_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(23),
	combout => \NIOS0|nios|A_wr_data_unfiltered[23]~91_combout\);

-- Location: LCCOMB_X20_Y13_N4
\NIOS0|nios|D_src2_reg[23]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[23]~91_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(23),
	combout => \NIOS0|nios|D_src2_reg[23]~85_combout\);

-- Location: LCCOMB_X20_Y13_N8
\NIOS0|nios|D_src2_reg[23]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|W_wr_data\(23),
	datad => \NIOS0|nios|M_alu_result\(23),
	combout => \NIOS0|nios|D_src2_reg[23]~86_combout\);

-- Location: LCCOMB_X20_Y13_N26
\NIOS0|nios|D_src2_reg[23]~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[23]~86_combout\,
	datac => \NIOS0|nios|D_src2_reg[23]~85_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \NIOS0|nios|D_src2_reg[23]~87_combout\);

-- Location: LCFF_X23_Y13_N29
\NIOS0|nios|W_wr_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[24]~95_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(24));

-- Location: LCCOMB_X23_Y13_N6
\NIOS0|nios|D_src2_reg[24]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|W_wr_data\(24),
	combout => \NIOS0|nios|D_src2_reg[24]~89_combout\);

-- Location: LCCOMB_X23_Y13_N26
\NIOS0|nios|D_src1_reg[24]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(24),
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[24]~95_combout\,
	combout => \NIOS0|nios|D_src1_reg[24]~72_combout\);

-- Location: LCCOMB_X23_Y13_N12
\NIOS0|nios|D_src1_reg[24]~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|W_wr_data\(24),
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \NIOS0|nios|D_src1_reg[24]~72_combout\,
	combout => \NIOS0|nios|D_src1_reg[24]~73_combout\);

-- Location: LCCOMB_X23_Y17_N22
\NIOS0|nios|D_src2[25]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_iw\(15),
	datac => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[25]~35_combout\);

-- Location: LCFF_X21_Y10_N23
\NIOS0|nios|A_slow_inst_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(25));

-- Location: LCCOMB_X20_Y8_N8
\NIOS0|nios|A_wr_data_unfiltered[25]~96\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_inst_result\(25),
	datad => \NIOS0|nios|A_slow_inst_result\(25),
	combout => \NIOS0|nios|A_wr_data_unfiltered[25]~96_combout\);

-- Location: LCFF_X20_Y8_N27
\NIOS0|nios|A_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~51_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(25));

-- Location: LCCOMB_X20_Y8_N12
\NIOS0|nios|A_wr_data_unfiltered[25]~97\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datab => \NIOS0|nios|A_shift_rot_result\(25),
	datac => \NIOS0|nios|A_wr_data_unfiltered[25]~96_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[25]~97_combout\);

-- Location: LCCOMB_X18_Y12_N0
\NIOS0|nios|D_src2_reg[25]~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[25]~97_combout\,
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(25),
	combout => \NIOS0|nios|D_src2_reg[25]~91_combout\);

-- Location: LCCOMB_X18_Y12_N28
\NIOS0|nios|D_src2_reg[25]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|W_wr_data\(25),
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|M_alu_result\(25),
	combout => \NIOS0|nios|D_src2_reg[25]~92_combout\);

-- Location: LCCOMB_X18_Y12_N22
\NIOS0|nios|D_src2_reg[25]~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \NIOS0|nios|D_src2_reg[25]~92_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|D_src2_reg[25]~91_combout\,
	combout => \NIOS0|nios|D_src2_reg[25]~93_combout\);

-- Location: LCFF_X18_Y10_N13
\NIOS0|nios|A_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~53_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(26));

-- Location: LCCOMB_X21_Y17_N12
\NIOS0|nios|D_src2_reg[26]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_mul_result\(26),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~100_combout\,
	combout => \NIOS0|nios|D_src2_reg[26]~94_combout\);

-- Location: LCCOMB_X21_Y17_N0
\NIOS0|nios|D_src2_reg[26]~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \NIOS0|nios|W_wr_data\(26),
	combout => \NIOS0|nios|D_src2_reg[26]~95_combout\);

-- Location: LCCOMB_X21_Y17_N2
\NIOS0|nios|D_src2_reg[26]~96\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[26]~94_combout\,
	datab => \NIOS0|nios|D_src2_reg[26]~95_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|M_alu_result\(26),
	combout => \NIOS0|nios|D_src2_reg[26]~96_combout\);

-- Location: LCCOMB_X21_Y17_N20
\NIOS0|nios|D_src1_reg[26]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~101_combout\,
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(26),
	combout => \NIOS0|nios|D_src1_reg[26]~78_combout\);

-- Location: LCFF_X21_Y10_N9
\NIOS0|nios|A_slow_inst_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[3]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(27));

-- Location: LCCOMB_X20_Y10_N24
\NIOS0|nios|A_wr_data_unfiltered[27]~102\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(27),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(27),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[27]~102_combout\);

-- Location: LCFF_X25_Y14_N1
\NIOS0|nios|M_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(27),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(27));

-- Location: LCCOMB_X25_Y14_N4
\NIOS0|nios|D_src1_reg[27]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[27]~104_combout\,
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[27]~81_combout\);

-- Location: LCCOMB_X25_Y14_N6
\NIOS0|nios|D_src1_reg[27]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(27),
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|D_src1_reg[27]~81_combout\,
	datad => \NIOS0|nios|W_wr_data\(27),
	combout => \NIOS0|nios|D_src1_reg[27]~82_combout\);

-- Location: LCCOMB_X23_Y17_N0
\NIOS0|nios|D_src2[28]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datac => \NIOS0|nios|D_iw\(18),
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[28]~41_combout\);

-- Location: LCFF_X21_Y10_N27
\NIOS0|nios|A_slow_inst_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[4]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(28));

-- Location: LCFF_X22_Y9_N17
\NIOS0|nios|A_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~57_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(28));

-- Location: LCCOMB_X22_Y12_N30
\NIOS0|nios|D_src2_reg[28]~100\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[28]~106_combout\,
	datad => \NIOS0|nios|A_mul_result\(28),
	combout => \NIOS0|nios|D_src2_reg[28]~100_combout\);

-- Location: LCCOMB_X22_Y12_N24
\NIOS0|nios|D_src2_reg[28]~101\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|W_wr_data\(28),
	combout => \NIOS0|nios|D_src2_reg[28]~101_combout\);

-- Location: LCCOMB_X22_Y12_N22
\NIOS0|nios|D_src2_reg[28]~102\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[28]~101_combout\,
	datab => \NIOS0|nios|D_src2_reg[28]~100_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|M_alu_result\(28),
	combout => \NIOS0|nios|D_src2_reg[28]~102_combout\);

-- Location: LCCOMB_X22_Y14_N12
\NIOS0|nios|D_src2[28]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(28),
	datab => \NIOS0|nios|D_src2[28]~41_combout\,
	datac => \NIOS0|nios|D_src2_hazard_E~combout\,
	datad => \NIOS0|nios|D_src2[28]~52_combout\,
	combout => \NIOS0|nios|D_src2[28]~42_combout\);

-- Location: LCCOMB_X20_Y14_N12
\NIOS0|nios|D_src2[29]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datac => \NIOS0|nios|D_src2[30]~16_combout\,
	datad => \NIOS0|nios|D_iw\(19),
	combout => \NIOS0|nios|D_src2[29]~43_combout\);

-- Location: LCFF_X21_Y10_N13
\NIOS0|nios|A_slow_inst_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[5]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(29));

-- Location: LCCOMB_X20_Y9_N6
\NIOS0|nios|A_wr_data_unfiltered[29]~108\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datab => \NIOS0|nios|A_slow_inst_result\(29),
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datad => \NIOS0|nios|A_inst_result\(29),
	combout => \NIOS0|nios|A_wr_data_unfiltered[29]~108_combout\);

-- Location: LCFF_X20_Y14_N9
\NIOS0|nios|M_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(29),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(29));

-- Location: LCCOMB_X20_Y14_N24
\NIOS0|nios|D_src2_reg[29]~104\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(29),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|W_wr_data\(29),
	combout => \NIOS0|nios|D_src2_reg[29]~104_combout\);

-- Location: LCCOMB_X19_Y13_N16
\NIOS0|nios|E_alu_result[30]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|E_logic_result[30]~25_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[31]~62_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(30));

-- Location: LCFF_X19_Y13_N17
\NIOS0|nios|M_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(30),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(30));

-- Location: LCCOMB_X19_Y13_N28
\NIOS0|nios|D_src1_reg[30]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~0_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[30]~113_combout\,
	datac => \NIOS0|nios|M_alu_result\(30),
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[30]~90_combout\);

-- Location: LCFF_X22_Y9_N29
\NIOS0|nios|A_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~63_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(31));

-- Location: LCCOMB_X19_Y14_N4
\NIOS0|nios|D_src2_reg[31]~109\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[31]~116_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[31]~109_combout\);

-- Location: LCCOMB_X19_Y14_N6
\NIOS0|nios|D_src2_reg[31]~110\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[31]~109_combout\,
	datac => \NIOS0|nios|M_alu_result\(31),
	datad => \NIOS0|nios|W_wr_data\(31),
	combout => \NIOS0|nios|D_src2_reg[31]~110_combout\);

-- Location: LCFF_X34_Y17_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCCOMB_X30_Y15_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(3),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: LCCOMB_X16_Y17_N16
\NIOS0|nios|A_regnum_b_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dst_regnum_from_M\(2),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \NIOS0|nios|A_dst_regnum_from_M\(3),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \NIOS0|nios|A_regnum_b_cmp_F~1_combout\);

-- Location: LCFF_X18_Y21_N1
\NIOS0|nios|A_wr_dst_reg_from_M\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_dst_reg_from_M~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_wr_dst_reg_from_M~regout\);

-- Location: LCCOMB_X18_Y21_N2
\NIOS0|nios|M_regnum_b_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_dst_regnum\(0),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \NIOS0|nios|M_dst_regnum\(1),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \NIOS0|nios|M_regnum_b_cmp_F~0_combout\);

-- Location: LCFF_X16_Y14_N17
\NIOS0|nios|A_mem_baddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(0));

-- Location: LCFF_X16_Y14_N27
\NIOS0|nios|A_ctrl_ld16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_ctrl_ld16~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_ld16~regout\);

-- Location: LCCOMB_X16_Y14_N16
\NIOS0|nios|A_slow_ld_data_sign_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mem_baddr\(0),
	datad => \NIOS0|nios|A_ctrl_ld16~regout\,
	combout => \NIOS0|nios|A_slow_ld_data_sign_bit~0_combout\);

-- Location: LCCOMB_X27_Y11_N18
\NIOS0|nios|A_dc_fill_byte_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_dp_offset\(0),
	datab => \NIOS0|nios|A_dc_fill_dp_offset\(1),
	datac => \NIOS0|nios|A_mem_baddr\(3),
	datad => \NIOS0|nios|A_mem_baddr\(2),
	combout => \NIOS0|nios|A_dc_fill_byte_en~0_combout\);

-- Location: LCCOMB_X23_Y20_N14
\NIOS0|nios|Equal154~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(11),
	combout => \NIOS0|nios|Equal154~6_combout\);

-- Location: LCCOMB_X23_Y20_N16
\NIOS0|nios|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datab => \NIOS0|nios|Equal154~6_combout\,
	datac => \NIOS0|nios|Equal154~2_combout\,
	datad => \NIOS0|nios|D_iw\(15),
	combout => \NIOS0|nios|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X25_Y20_N12
\NIOS0|nios|D_ctrl_cmp~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(4),
	datad => \NIOS0|nios|D_iw\(3),
	combout => \NIOS0|nios|D_ctrl_cmp~0_combout\);

-- Location: LCCOMB_X18_Y18_N16
\NIOS0|nios|F_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_iw[1]~9_combout\,
	datab => \NIOS0|nios|F_iw[3]~8_combout\,
	datac => \NIOS0|nios|F_iw[4]~7_combout\,
	datad => \NIOS0|nios|F_iw[0]~11_combout\,
	combout => \NIOS0|nios|F_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X18_Y21_N10
\NIOS0|nios|A_regnum_a_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dst_regnum_from_M\(1),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \NIOS0|nios|A_dst_regnum_from_M\(0),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \NIOS0|nios|A_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X16_Y17_N26
\NIOS0|nios|A_regnum_a_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datab => \NIOS0|nios|A_dst_regnum_from_M\(3),
	datac => \NIOS0|nios|A_dst_regnum_from_M\(2),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \NIOS0|nios|A_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X18_Y21_N8
\NIOS0|nios|A_regnum_a_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dst_regnum_from_M\(4),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \NIOS0|nios|A_wr_dst_reg_from_M~regout\,
	combout => \NIOS0|nios|A_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X20_Y21_N16
\NIOS0|nios|A_regnum_a_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_regnum_a_cmp_F~0_combout\,
	datab => \NIOS0|nios|A_regnum_a_cmp_F~1_combout\,
	datad => \NIOS0|nios|A_regnum_a_cmp_F~2_combout\,
	combout => \NIOS0|nios|A_regnum_a_cmp_F~3_combout\);

-- Location: LCCOMB_X16_Y17_N14
\NIOS0|nios|M_regnum_a_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datab => \NIOS0|nios|M_dst_regnum\(3),
	datac => \NIOS0|nios|M_dst_regnum\(2),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \NIOS0|nios|M_regnum_a_cmp_F~1_combout\);

-- Location: LCFF_X16_Y17_N3
\NIOS0|nios|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[30]~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(30));

-- Location: LCCOMB_X23_Y13_N8
\NIOS0|nios|M_inst_result[24]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|M_alu_result\(24),
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \NIOS0|nios|M_inst_result[24]~2_combout\);

-- Location: LCCOMB_X18_Y16_N8
\NIOS0|nios|M_inst_result[8]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(8),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(8),
	datad => \NIOS0|nios|M_ctrl_mem~regout\,
	combout => \NIOS0|nios|M_inst_result[8]~3_combout\);

-- Location: LCFF_X24_Y10_N17
\NIOS0|nios|A_rot[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(8));

-- Location: LCCOMB_X21_Y9_N28
\NIOS0|nios|A_shift_rot_result~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot_sel_fill1~regout\,
	datac => \NIOS0|nios|A_rot_pass1~regout\,
	datad => \NIOS0|nios|A_rot_mask\(0),
	combout => \NIOS0|nios|A_shift_rot_result~2_combout\);

-- Location: LCCOMB_X21_Y9_N26
\NIOS0|nios|A_shift_rot_result~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(8),
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_shift_rot_result~2_combout\,
	combout => \NIOS0|nios|A_shift_rot_result~3_combout\);

-- Location: LCFF_X23_Y10_N1
\NIOS0|nios|A_rot[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(7));

-- Location: LCFF_X24_Y9_N15
\NIOS0|nios|A_rot_mask[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_mask\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_mask\(7));

-- Location: LCCOMB_X24_Y9_N14
\NIOS0|nios|A_shift_rot_result~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill0~regout\,
	datac => \NIOS0|nios|A_rot_mask\(7),
	datad => \NIOS0|nios|A_rot_pass0~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~4_combout\);

-- Location: LCCOMB_X20_Y12_N10
\NIOS0|nios|A_shift_rot_result~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(7),
	datac => \NIOS0|nios|A_shift_rot_result~4_combout\,
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~5_combout\);

-- Location: LCFF_X22_Y19_N13
\NIOS0|nios|D_pc_plus_one[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[5]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(5));

-- Location: LCCOMB_X23_Y19_N4
\NIOS0|nios|D_extra_pc[5]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(5),
	datab => \NIOS0|nios|D_br_taken_waddr_partial\(5),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[5]~2_combout\);

-- Location: LCFF_X19_Y10_N25
\NIOS0|nios|A_rot[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(6));

-- Location: LCFF_X21_Y9_N15
\NIOS0|nios|A_rot_mask[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_mask\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_mask\(6));

-- Location: LCCOMB_X18_Y9_N16
\NIOS0|nios|M_inst_result[30]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \NIOS0|nios|M_alu_result\(30),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	combout => \NIOS0|nios|M_inst_result[30]~8_combout\);

-- Location: LCCOMB_X18_Y9_N10
\NIOS0|nios|M_inst_result[14]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(14),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	combout => \NIOS0|nios|M_inst_result[14]~9_combout\);

-- Location: LCCOMB_X18_Y8_N18
\NIOS0|nios|M_inst_result[6]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(6),
	datac => \NIOS0|nios|M_alu_result\(6),
	datad => \NIOS0|nios|M_ctrl_mem~regout\,
	combout => \NIOS0|nios|M_inst_result[6]~11_combout\);

-- Location: LCFF_X22_Y19_N11
\NIOS0|nios|D_pc_plus_one[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[4]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(4));

-- Location: LCFF_X23_Y9_N25
\NIOS0|nios|A_rot[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(5));

-- Location: LCCOMB_X16_Y10_N16
\NIOS0|nios|M_inst_result[21]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(21),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(21),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	combout => \NIOS0|nios|M_inst_result[21]~12_combout\);

-- Location: LCCOMB_X16_Y9_N24
\NIOS0|nios|M_inst_result[29]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \NIOS0|nios|M_alu_result\(29),
	combout => \NIOS0|nios|M_inst_result[29]~13_combout\);

-- Location: LCCOMB_X16_Y9_N2
\NIOS0|nios|M_inst_result[13]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(13),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(13),
	combout => \NIOS0|nios|M_inst_result[13]~14_combout\);

-- Location: LCFF_X22_Y19_N9
\NIOS0|nios|D_pc_plus_one[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[3]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(3));

-- Location: LCFF_X22_Y19_N7
\NIOS0|nios|D_pc_plus_one[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[2]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(2));

-- Location: LCFF_X24_Y9_N25
\NIOS0|nios|A_rot_mask[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_mask\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_mask\(3));

-- Location: LCCOMB_X24_Y9_N24
\NIOS0|nios|A_shift_rot_result~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill0~regout\,
	datac => \NIOS0|nios|A_rot_mask\(3),
	datad => \NIOS0|nios|A_rot_pass0~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~12_combout\);

-- Location: LCCOMB_X16_Y10_N2
\NIOS0|nios|M_inst_result[19]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(19),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(19),
	combout => \NIOS0|nios|M_inst_result[19]~20_combout\);

-- Location: LCCOMB_X16_Y10_N12
\NIOS0|nios|M_inst_result[27]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(27),
	combout => \NIOS0|nios|M_inst_result[27]~21_combout\);

-- Location: LCCOMB_X16_Y10_N30
\NIOS0|nios|M_inst_result[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(11),
	datad => \NIOS0|nios|M_alu_result\(11),
	combout => \NIOS0|nios|M_inst_result[11]~22_combout\);

-- Location: LCCOMB_X20_Y11_N24
\NIOS0|nios|M_inst_result[3]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(3),
	combout => \NIOS0|nios|M_inst_result[3]~23_combout\);

-- Location: LCFF_X22_Y19_N5
\NIOS0|nios|D_pc_plus_one[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(1));

-- Location: LCCOMB_X24_Y9_N10
\NIOS0|nios|A_shift_rot_result~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill0~regout\,
	datac => \NIOS0|nios|A_rot_mask\(2),
	datad => \NIOS0|nios|A_rot_pass0~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~14_combout\);

-- Location: LCCOMB_X16_Y9_N16
\NIOS0|nios|M_inst_result[18]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(18),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(18),
	combout => \NIOS0|nios|M_inst_result[18]~26_combout\);

-- Location: LCCOMB_X19_Y11_N24
\NIOS0|nios|M_inst_result[1]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(1),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \NIOS0|nios|M_ctrl_mem~regout\,
	combout => \NIOS0|nios|M_inst_result[1]~29_combout\);

-- Location: LCFF_X19_Y11_N9
\NIOS0|nios|M_control_reg_rddata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_control_reg_rddata[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_control_reg_rddata\(1));

-- Location: LCFF_X24_Y10_N21
\NIOS0|nios|A_rot[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(0));

-- Location: LCFF_X22_Y19_N21
\NIOS0|nios|D_pc_plus_one[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[9]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(9));

-- Location: LCCOMB_X23_Y19_N12
\NIOS0|nios|D_extra_pc[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datab => \NIOS0|nios|D_bht_data\(1),
	datac => \NIOS0|nios|D_pc_plus_one\(9),
	datad => \NIOS0|nios|D_br_taken_waddr_partial\(9),
	combout => \NIOS0|nios|D_extra_pc[9]~9_combout\);

-- Location: LCFF_X22_Y19_N25
\NIOS0|nios|D_pc_plus_one[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[11]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(11));

-- Location: LCCOMB_X25_Y19_N20
\NIOS0|nios|D_extra_pc[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_bht_data\(1),
	datab => \NIOS0|nios|Add1~4_combout\,
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_pc_plus_one\(11),
	combout => \NIOS0|nios|D_extra_pc[11]~11_combout\);

-- Location: LCFF_X22_Y19_N27
\NIOS0|nios|D_pc_plus_one[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[12]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(12));

-- Location: LCFF_X34_Y10_N5
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\);

-- Location: LCCOMB_X34_Y10_N4
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\))) # (!\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|nios|d_write~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datac => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\,
	datad => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X34_Y12_N21
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\);

-- Location: LCCOMB_X34_Y12_N20
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\)))) # (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|nios|d_write~regout\ & ((\NIOS0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|nios|d_write~regout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\,
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X19_Y15_N13
\NIOS0|nios|M_ctrl_dc_index_wb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Equal193~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_dc_index_wb_inv~regout\);

-- Location: LCCOMB_X15_Y14_N26
\NIOS0|nios|Equal262~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(10),
	datab => \NIOS0|nios|A_mem_baddr\(9),
	datac => \NIOS0|nios|M_alu_result\(9),
	datad => \NIOS0|nios|M_alu_result\(10),
	combout => \NIOS0|nios|Equal262~2_combout\);

-- Location: LCFF_X20_Y16_N5
\NIOS0|nios|M_ctrl_dc_nowb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_dc_nowb_inv~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_dc_nowb_inv~regout\);

-- Location: LCCOMB_X19_Y17_N28
\NIOS0|nios|M_valid_mem_d1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_ld_st~regout\,
	datad => \NIOS0|nios|M_valid_from_E~regout\,
	combout => \NIOS0|nios|M_valid_mem_d1~0_combout\);

-- Location: LCCOMB_X18_Y15_N10
\NIOS0|nios|A_dc_xfer_rd_addr_has_started_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_starting~1_combout\,
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_has_started~regout\,
	datad => \NIOS0|nios|A_dc_want_fill~regout\,
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_has_started_nxt~0_combout\);

-- Location: LCCOMB_X25_Y11_N10
\NIOS0|nios|A_dc_wr_data_cnt_nxt[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wr_data_cnt\(2),
	datab => \NIOS0|nios|A_dc_wr_data_cnt\(0),
	datac => \NIOS0|nios|A_dc_wr_data_cnt\(1),
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[2]~3_combout\);

-- Location: LCCOMB_X25_Y11_N6
\NIOS0|nios|A_dc_wr_data_cnt_nxt[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|limiter|suppress~2_combout\,
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|nios|A_dc_wr_data_cnt_nxt[2]~3_combout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[2]~4_combout\);

-- Location: LCCOMB_X39_Y15_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(2),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(4),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X37_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(28),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCFF_X19_Y17_N9
\NIOS0|nios|ic_tag_clr_valid_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_tag_clr_valid_bits~regout\);

-- Location: LCCOMB_X19_Y17_N2
\NIOS0|nios|ic_tag_wren\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|ic_tag_clr_valid_bits~regout\,
	datad => \NIOS0|nios|i_readdatavalid_d1~regout\,
	combout => \NIOS0|nios|ic_tag_wren~combout\);

-- Location: LCCOMB_X20_Y19_N28
\NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|F_pc_plus_one[3]~6_combout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datad => \NIOS0|nios|D_br_taken_waddr_partial\(3),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X20_Y19_N26
\NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	datac => \NIOS0|nios|D_pc\(3),
	datad => \NIOS0|nios|D_iw\(9),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~3_combout\);

-- Location: LCCOMB_X21_Y21_N6
\NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(5),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~3_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~4_combout\);

-- Location: LCCOMB_X21_Y19_N10
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_taken_waddr_partial\(5),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datad => \NIOS0|nios|F_pc_plus_one[5]~10_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X21_Y19_N20
\NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_plus_one[7]~14_combout\,
	datab => \NIOS0|nios|D_br_taken_waddr_partial\(7),
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~18_combout\);

-- Location: LCCOMB_X21_Y19_N12
\NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~18_combout\,
	datab => \NIOS0|nios|D_iw\(13),
	datac => \NIOS0|nios|D_pc\(7),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~19_combout\);

-- Location: LCCOMB_X22_Y18_N16
\NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~19_combout\,
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|E_src1\(9),
	datad => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~20_combout\);

-- Location: LCCOMB_X21_Y19_N30
\NIOS0|nios|F_pc_nxt~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add1~4_combout\,
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datad => \NIOS0|nios|F_pc_plus_one[11]~22_combout\,
	combout => \NIOS0|nios|F_pc_nxt~6_combout\);

-- Location: LCCOMB_X21_Y19_N16
\NIOS0|nios|F_pc_nxt~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(17),
	datab => \NIOS0|nios|F_pc_nxt~6_combout\,
	datac => \NIOS0|nios|D_pc\(11),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \NIOS0|nios|F_pc_nxt~7_combout\);

-- Location: LCCOMB_X23_Y19_N28
\NIOS0|nios|F_ic_data_rd_addr_nxt[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|D_br_taken_waddr_partial\(2),
	datac => \NIOS0|nios|D_pc\(2),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~8_combout\);

-- Location: LCCOMB_X24_Y19_N16
\NIOS0|nios|F_ic_data_rd_addr_nxt[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(8),
	datab => \NIOS0|nios|F_pc_plus_one[2]~4_combout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datad => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~8_combout\,
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~9_combout\);

-- Location: LCCOMB_X24_Y19_N2
\NIOS0|nios|F_ic_data_rd_addr_nxt[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~9_combout\,
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|E_src1\(4),
	datad => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X18_Y18_N30
\NIOS0|nios|F_ctrl_br~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_iw[0]~11_combout\,
	datac => \NIOS0|nios|F_iw[1]~9_combout\,
	datad => \NIOS0|nios|F_iw[2]~10_combout\,
	combout => \NIOS0|nios|F_ctrl_br~0_combout\);

-- Location: LCCOMB_X19_Y18_N24
\NIOS0|nios|F_ctrl_br_uncond~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datab => \NIOS0|nios|F_iw[1]~12_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \NIOS0|nios|F_ctrl_br_uncond~0_combout\);

-- Location: LCCOMB_X18_Y18_N24
\NIOS0|nios|F_ctrl_br_uncond~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_iw[4]~7_combout\,
	datab => \NIOS0|nios|F_iw[3]~8_combout\,
	datac => \NIOS0|nios|F_iw[5]~6_combout\,
	datad => \NIOS0|nios|F_ctrl_br_uncond~0_combout\,
	combout => \NIOS0|nios|F_ctrl_br_uncond~1_combout\);

-- Location: LCCOMB_X20_Y18_N30
\NIOS0|nios|E_ctrl_invalidate_i~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(16),
	datac => \NIOS0|nios|E_iw\(11),
	datad => \NIOS0|nios|E_iw\(13),
	combout => \NIOS0|nios|E_ctrl_invalidate_i~1_combout\);

-- Location: LCCOMB_X20_Y18_N26
\NIOS0|nios|E_ctrl_invalidate_i~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_invalidate_i~0_combout\,
	datab => \NIOS0|nios|E_ctrl_invalidate_i~1_combout\,
	datac => \NIOS0|nios|E_iw\(15),
	datad => \NIOS0|nios|E_iw\(12),
	combout => \NIOS0|nios|E_ctrl_invalidate_i~2_combout\);

-- Location: LCCOMB_X34_Y12_N6
\NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~0_combout\ & (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & 
-- ((!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\) # (!\NIOS0|rsp_xbar_demux|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_mux_001|src_payload~0_combout\ & 
-- (((!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\)) # (!\NIOS0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	combout => \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: LCCOMB_X27_Y20_N30
\NIOS0|nios|ic_fill_ap_cnt_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_req_accepted~0_combout\,
	datab => \NIOS0|nios|ic_fill_ap_cnt\(1),
	datac => \NIOS0|nios|ic_fill_ap_cnt\(2),
	datad => \NIOS0|nios|ic_fill_ap_cnt\(0),
	combout => \NIOS0|nios|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: LCCOMB_X27_Y20_N0
\NIOS0|nios|ic_fill_ap_cnt_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|ic_fill_ap_cnt\(0),
	datac => \NIOS0|nios|ic_fill_ap_cnt\(1),
	datad => \NIOS0|nios|ic_fill_req_accepted~0_combout\,
	combout => \NIOS0|nios|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: LCCOMB_X27_Y20_N2
\NIOS0|nios|ic_fill_ap_cnt_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|ic_fill_ap_cnt\(0),
	datad => \NIOS0|nios|ic_fill_req_accepted~0_combout\,
	combout => \NIOS0|nios|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X26_Y10_N24
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_addr_cnt\(2),
	datab => \NIOS0|nios|A_dc_rd_addr_cnt\(1),
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|nios|A_dc_rd_addr_cnt\(0),
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[2]~3_combout\);

-- Location: LCCOMB_X26_Y10_N10
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[2]~3_combout\,
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datad => \NIOS0|limiter|suppress~2_combout\,
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[2]~4_combout\);

-- Location: LCCOMB_X26_Y10_N26
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[1]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datab => \NIOS0|nios|A_dc_rd_addr_cnt\(0),
	datac => \NIOS0|nios|A_dc_rd_addr_cnt\(1),
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[1]~5_combout\);

-- Location: LCCOMB_X26_Y10_N4
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|suppress~2_combout\,
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datad => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[1]~5_combout\,
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[1]~6_combout\);

-- Location: LCCOMB_X26_Y10_N20
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datab => \NIOS0|nios|A_dc_rd_addr_cnt\(0),
	datac => \NIOS0|nios|d_read~regout\,
	datad => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[0]~7_combout\);

-- Location: LCCOMB_X26_Y10_N30
\NIOS0|nios|A_dc_rd_addr_cnt_nxt[0]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|suppress~2_combout\,
	datab => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[0]~7_combout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datad => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	combout => \NIOS0|nios|A_dc_rd_addr_cnt_nxt[0]~8_combout\);

-- Location: LCCOMB_X20_Y15_N10
\NIOS0|nios|E_ctrl_ld_st_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(4),
	datab => \NIOS0|nios|E_iw\(1),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(5),
	combout => \NIOS0|nios|E_ctrl_ld_st_bypass~0_combout\);

-- Location: LCFF_X16_Y13_N7
\NIOS0|nios|A_dc_xfer_rd_data_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_data_active~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_data_active~regout\);

-- Location: LCFF_X37_Y17_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X37_Y15_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(16),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCCOMB_X35_Y15_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(30),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCCOMB_X36_Y14_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(33),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCFF_X33_Y17_N25
\NIOS0|jtag_uart|pause_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|pause_irq~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|pause_irq~regout\);

-- Location: LCFF_X35_Y13_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCFF_X23_Y17_N29
\NIOS0|nios|A_ienable_reg_irq1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_ienable_reg_irq0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ienable_reg_irq1~regout\);

-- Location: LCCOMB_X22_Y17_N26
\NIOS0|nios|M_wrctl_status\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_iw\(8),
	datab => \NIOS0|nios|M_iw\(7),
	datac => \NIOS0|nios|M_iw\(6),
	datad => \NIOS0|nios|M_ctrl_wrctl_inst~regout\,
	combout => \NIOS0|nios|M_wrctl_status~combout\);

-- Location: LCCOMB_X22_Y17_N12
\NIOS0|nios|A_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_wrctl_status~combout\,
	datac => \NIOS0|nios|A_status_reg_pie~regout\,
	datad => \NIOS0|nios|M_alu_result\(0),
	combout => \NIOS0|nios|A_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X18_Y19_N10
\NIOS0|nios|F_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datab => \NIOS0|nios|F_iw[13]~3_combout\,
	datac => \NIOS0|nios|F_iw[1]~12_combout\,
	datad => \NIOS0|nios|F_iw[16]~1_combout\,
	combout => \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X21_Y9_N10
\NIOS0|nios|A_shift_rot_result~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_pass1~regout\,
	datab => \NIOS0|nios|A_rot_sel_fill1~regout\,
	datac => \NIOS0|nios|A_rot_mask\(3),
	combout => \NIOS0|nios|A_shift_rot_result~22_combout\);

-- Location: LCCOMB_X21_Y9_N12
\NIOS0|nios|A_shift_rot_result~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_pass1~regout\,
	datab => \NIOS0|nios|A_rot_sel_fill1~regout\,
	datad => \NIOS0|nios|A_rot_mask\(4),
	combout => \NIOS0|nios|A_shift_rot_result~24_combout\);

-- Location: LCFF_X23_Y8_N19
\NIOS0|nios|A_rot[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(13));

-- Location: LCCOMB_X24_Y9_N28
\NIOS0|nios|A_shift_rot_result~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill1~regout\,
	datac => \NIOS0|nios|A_rot_mask\(5),
	datad => \NIOS0|nios|A_rot_pass1~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~26_combout\);

-- Location: LCCOMB_X20_Y9_N16
\NIOS0|nios|A_shift_rot_result~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(13),
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_shift_rot_result~26_combout\,
	combout => \NIOS0|nios|A_shift_rot_result~27_combout\);

-- Location: LCFF_X18_Y9_N19
\NIOS0|nios|A_rot[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(14));

-- Location: LCCOMB_X21_Y9_N14
\NIOS0|nios|A_shift_rot_result~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_pass1~regout\,
	datab => \NIOS0|nios|A_rot_sel_fill1~regout\,
	datac => \NIOS0|nios|A_rot_mask\(6),
	combout => \NIOS0|nios|A_shift_rot_result~28_combout\);

-- Location: LCCOMB_X18_Y9_N8
\NIOS0|nios|A_shift_rot_result~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~28_combout\,
	datab => \NIOS0|nios|A_rot\(14),
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~29_combout\);

-- Location: LCFF_X23_Y10_N31
\NIOS0|nios|A_rot[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(15));

-- Location: LCCOMB_X21_Y9_N6
\NIOS0|nios|A_shift_rot_result~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_pass1~regout\,
	datab => \NIOS0|nios|A_rot_sel_fill1~regout\,
	datac => \NIOS0|nios|A_rot_mask\(7),
	combout => \NIOS0|nios|A_shift_rot_result~30_combout\);

-- Location: LCCOMB_X21_Y9_N24
\NIOS0|nios|A_shift_rot_result~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~30_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(15),
	combout => \NIOS0|nios|A_shift_rot_result~31_combout\);

-- Location: LCCOMB_X19_Y9_N10
\NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datab => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datac => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(16),
	combout => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[0]~0_combout\);

-- Location: LCFF_X24_Y10_N9
\NIOS0|nios|A_rot[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(16));

-- Location: LCCOMB_X24_Y9_N4
\NIOS0|nios|A_shift_rot_result~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_pass2~regout\,
	datac => \NIOS0|nios|A_rot_sel_fill2~regout\,
	datad => \NIOS0|nios|A_rot_mask\(0),
	combout => \NIOS0|nios|A_shift_rot_result~32_combout\);

-- Location: LCCOMB_X24_Y9_N6
\NIOS0|nios|A_shift_rot_result~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_shift_rot_result~32_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(16),
	combout => \NIOS0|nios|A_shift_rot_result~33_combout\);

-- Location: LCCOMB_X21_Y10_N2
\NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(17),
	combout => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[1]~1_combout\);

-- Location: LCFF_X19_Y10_N31
\NIOS0|nios|A_rot[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(18));

-- Location: LCCOMB_X23_Y9_N10
\NIOS0|nios|A_shift_rot_result~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill2~regout\,
	datab => \NIOS0|nios|A_rot_mask\(2),
	datad => \NIOS0|nios|A_rot_pass2~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~36_combout\);

-- Location: LCCOMB_X18_Y10_N6
\NIOS0|nios|A_shift_rot_result~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_shift_rot_result~36_combout\,
	datac => \NIOS0|nios|A_rot\(18),
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~37_combout\);

-- Location: LCFF_X23_Y10_N17
\NIOS0|nios|A_rot[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(19));

-- Location: LCCOMB_X23_Y9_N4
\NIOS0|nios|A_shift_rot_result~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill2~regout\,
	datab => \NIOS0|nios|A_rot_pass2~regout\,
	datad => \NIOS0|nios|A_rot_mask\(3),
	combout => \NIOS0|nios|A_shift_rot_result~38_combout\);

-- Location: LCCOMB_X23_Y9_N18
\NIOS0|nios|A_shift_rot_result~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(19),
	datab => \NIOS0|nios|A_shift_rot_result~38_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~39_combout\);

-- Location: LCCOMB_X21_Y10_N16
\NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(20),
	combout => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[4]~4_combout\);

-- Location: LCCOMB_X19_Y9_N24
\NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datab => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(21),
	combout => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[5]~5_combout\);

-- Location: LCCOMB_X21_Y10_N4
\NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(23),
	combout => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[7]~7_combout\);

-- Location: LCFF_X23_Y10_N3
\NIOS0|nios|A_rot[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(23));

-- Location: LCCOMB_X23_Y9_N14
\NIOS0|nios|A_shift_rot_result~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_mask\(7),
	datab => \NIOS0|nios|A_rot_pass2~regout\,
	datad => \NIOS0|nios|A_rot_sel_fill2~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~46_combout\);

-- Location: LCCOMB_X23_Y9_N6
\NIOS0|nios|A_shift_rot_result~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_shift_rot_result~46_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(23),
	combout => \NIOS0|nios|A_shift_rot_result~47_combout\);

-- Location: LCFF_X24_Y10_N5
\NIOS0|nios|A_rot[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(24));

-- Location: LCCOMB_X21_Y10_N22
\NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(25),
	combout => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[1]~1_combout\);

-- Location: LCFF_X20_Y8_N1
\NIOS0|nios|A_rot[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(25));

-- Location: LCCOMB_X22_Y9_N18
\NIOS0|nios|A_shift_rot_result~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot_mask\(1),
	datac => \NIOS0|nios|A_rot_pass3~regout\,
	datad => \NIOS0|nios|A_rot_sel_fill3~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~50_combout\);

-- Location: LCCOMB_X20_Y8_N26
\NIOS0|nios|A_shift_rot_result~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot\(25),
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_shift_rot_result~50_combout\,
	combout => \NIOS0|nios|A_shift_rot_result~51_combout\);

-- Location: LCFF_X19_Y10_N11
\NIOS0|nios|A_rot[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(26));

-- Location: LCCOMB_X22_Y9_N20
\NIOS0|nios|A_shift_rot_result~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot_pass3~regout\,
	datac => \NIOS0|nios|A_rot_mask\(2),
	datad => \NIOS0|nios|A_rot_sel_fill3~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~52_combout\);

-- Location: LCCOMB_X18_Y10_N12
\NIOS0|nios|A_shift_rot_result~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(26),
	datac => \NIOS0|nios|A_shift_rot_result~52_combout\,
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~53_combout\);

-- Location: LCCOMB_X21_Y10_N8
\NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(27),
	combout => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[3]~3_combout\);

-- Location: LCCOMB_X22_Y9_N6
\NIOS0|nios|A_shift_rot_result~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot_pass3~regout\,
	datac => \NIOS0|nios|A_rot_mask\(3),
	datad => \NIOS0|nios|A_rot_sel_fill3~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~54_combout\);

-- Location: LCCOMB_X21_Y10_N26
\NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(28),
	combout => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[4]~4_combout\);

-- Location: LCFF_X24_Y10_N15
\NIOS0|nios|A_rot[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(28));

-- Location: LCCOMB_X22_Y9_N8
\NIOS0|nios|A_shift_rot_result~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot_pass3~regout\,
	datac => \NIOS0|nios|A_rot_mask\(4),
	datad => \NIOS0|nios|A_rot_sel_fill3~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~56_combout\);

-- Location: LCCOMB_X22_Y9_N16
\NIOS0|nios|A_shift_rot_result~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(28),
	datac => \NIOS0|nios|A_shift_rot_result~56_combout\,
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~57_combout\);

-- Location: LCCOMB_X21_Y10_N12
\NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(29),
	combout => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[5]~5_combout\);

-- Location: LCCOMB_X22_Y9_N2
\NIOS0|nios|A_shift_rot_result~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot_pass3~regout\,
	datac => \NIOS0|nios|A_rot_mask\(5),
	datad => \NIOS0|nios|A_rot_sel_fill3~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~58_combout\);

-- Location: LCCOMB_X22_Y9_N12
\NIOS0|nios|A_shift_rot_result~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_mask\(6),
	datab => \NIOS0|nios|A_rot_sel_fill3~regout\,
	datad => \NIOS0|nios|A_rot_pass3~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~60_combout\);

-- Location: LCFF_X23_Y10_N7
\NIOS0|nios|A_rot[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(31));

-- Location: LCCOMB_X22_Y9_N14
\NIOS0|nios|A_shift_rot_result~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_mask\(7),
	datab => \NIOS0|nios|A_rot_pass3~regout\,
	datad => \NIOS0|nios|A_rot_sel_fill3~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~62_combout\);

-- Location: LCCOMB_X22_Y9_N28
\NIOS0|nios|A_shift_rot_result~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot\(31),
	datac => \NIOS0|nios|A_shift_rot_result~62_combout\,
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~63_combout\);

-- Location: LCFF_X35_Y15_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~17_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(20));

-- Location: LCFF_X34_Y15_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~24_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X34_Y16_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(20),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(20),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCFF_X35_Y15_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~18_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X34_Y16_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(19),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(19),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCCOMB_X20_Y15_N20
\NIOS0|nios|dc_data_wr_port_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datab => \NIOS0|nios|M_ctrl_st_non_bypass~regout\,
	datac => \NIOS0|nios|always133~0_combout\,
	datad => \NIOS0|nios|M_sel_data_master~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_en~0_combout\);

-- Location: LCCOMB_X23_Y11_N28
\NIOS0|nios|dc_data_wr_port_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_en~0_combout\,
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \NIOS0|nios|d_readdatavalid_d1~regout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_en~combout\);

-- Location: LCCOMB_X20_Y11_N12
\NIOS0|nios|dc_data_wr_port_addr[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(3),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datad => \NIOS0|nios|A_mem_baddr\(3),
	combout => \NIOS0|nios|dc_data_wr_port_addr[1]~2_combout\);

-- Location: LCCOMB_X19_Y15_N2
\NIOS0|nios|A_dc_fill_byte_en~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_ctrl_st~regout\,
	datad => \NIOS0|nios|A_dc_fill_byte_en~1_combout\,
	combout => \NIOS0|nios|A_dc_fill_byte_en~2_combout\);

-- Location: LCFF_X30_Y14_N13
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X32_Y16_N10
\NIOS0|rsp_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~2_combout\ = (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(15) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(15),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCFF_X33_Y17_N13
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[7]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCFF_X34_Y13_N7
\NIOS0|timer_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X16_Y17_N2
\NIOS0|nios|F_iw[30]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \NIOS0|nios|norm_intr_req~0_combout\,
	datac => \NIOS0|nios|hbreak_enabled~regout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[30]~31_combout\);

-- Location: LCFF_X32_Y15_N3
\NIOS0|timer_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X32_Y15_N2
\NIOS0|rsp_xbar_mux|src_data[8]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[8]~27_combout\ = (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(8)) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator|av_readdata_pre\(8))))) # (!\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|timer_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datab => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(8),
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \NIOS0|rsp_xbar_mux|src_data[8]~27_combout\);

-- Location: LCCOMB_X24_Y10_N16
\NIOS0|nios|A_rot~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(8),
	datad => \NIOS0|nios|Mn_rot_step2\(24),
	combout => \NIOS0|nios|A_rot~1_combout\);

-- Location: LCCOMB_X23_Y10_N0
\NIOS0|nios|A_rot~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(7),
	datab => \NIOS0|nios|Mn_rot_step2\(23),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~2_combout\);

-- Location: LCFF_X25_Y12_N1
\NIOS0|nios|M_rot_mask[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_mask[7]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_mask\(7));

-- Location: LCCOMB_X19_Y10_N24
\NIOS0|nios|A_rot~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Mn_rot_step2\(22),
	datac => \NIOS0|nios|M_rot_rn\(4),
	datad => \NIOS0|nios|Mn_rot_step2\(6),
	combout => \NIOS0|nios|A_rot~3_combout\);

-- Location: LCFF_X25_Y12_N27
\NIOS0|nios|M_rot_mask[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_mask[6]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_mask\(6));

-- Location: LCFF_X29_Y11_N13
\NIOS0|nios|A_st_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(30),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(30));

-- Location: LCCOMB_X29_Y11_N12
\NIOS0|nios|dc_data_wr_port_data[30]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|M_st_data\(30),
	datac => \NIOS0|nios|A_st_data\(30),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[30]~16_combout\);

-- Location: LCCOMB_X29_Y12_N10
\NIOS0|nios|dc_data_wr_port_data[14]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(14),
	datad => \NIOS0|nios|M_st_data\(14),
	combout => \NIOS0|nios|dc_data_wr_port_data[14]~18_combout\);

-- Location: LCFF_X29_Y12_N13
\NIOS0|nios|A_st_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(6));

-- Location: LCCOMB_X29_Y12_N12
\NIOS0|nios|dc_data_wr_port_data[6]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|M_st_data\(6),
	datac => \NIOS0|nios|A_st_data\(6),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[6]~22_combout\);

-- Location: LCFF_X33_Y17_N23
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[6]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X32_Y13_N6
\NIOS0|rsp_xbar_mux|src_data[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[6]~29_combout\ = (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(6) & ((\NIOS0|rsp_xbar_demux|src0_valid~combout\) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & 
-- \NIOS0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(6) & (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(6),
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datac => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datad => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[6]~29_combout\);

-- Location: LCCOMB_X33_Y13_N10
\NIOS0|rsp_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~5_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(14),
	combout => \NIOS0|rsp_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X23_Y9_N24
\NIOS0|nios|A_rot~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Mn_rot_step2\(5),
	datac => \NIOS0|nios|Mn_rot_step2\(21),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~4_combout\);

-- Location: LCFF_X26_Y12_N1
\NIOS0|nios|A_st_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(13));

-- Location: LCCOMB_X26_Y12_N0
\NIOS0|nios|dc_data_wr_port_data[13]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|M_st_data\(13),
	datac => \NIOS0|nios|A_st_data\(13),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[13]~28_combout\);

-- Location: LCFF_X32_Y16_N7
\NIOS0|timer_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X32_Y16_N6
\NIOS0|rsp_xbar_mux|src_data[5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[5]~35_combout\ = (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(5)) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator|av_readdata_pre\(5))))) # (!\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|timer_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datab => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(5),
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \NIOS0|rsp_xbar_mux|src_data[5]~35_combout\);

-- Location: LCCOMB_X33_Y16_N6
\NIOS0|rsp_xbar_mux|src_data[21]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[21]~37_combout\ = (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21)) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(21))))) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & (\NIOS0|rsp_xbar_demux|src0_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(21),
	combout => \NIOS0|rsp_xbar_mux|src_data[21]~37_combout\);

-- Location: LCCOMB_X32_Y14_N10
\NIOS0|rsp_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~9_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(29) & !\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(29),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X29_Y11_N10
\NIOS0|nios|dc_data_wr_port_data[20]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|M_st_data\(20),
	datac => \NIOS0|nios|A_st_data\(20),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[20]~36_combout\);

-- Location: LCFF_X33_Y17_N19
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[4]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCFF_X33_Y14_N21
\NIOS0|timer_s1_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X33_Y14_N20
\NIOS0|rsp_xbar_mux|src_data[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[12]~44_combout\ = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(12) & ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator|av_readdata_pre\(12))))) # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(12) & (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|timer_s1_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(12),
	datad => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[12]~44_combout\);

-- Location: LCFF_X25_Y12_N25
\NIOS0|nios|M_rot_mask[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_mask[3]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_mask\(3));

-- Location: LCCOMB_X32_Y12_N10
\NIOS0|rsp_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~11_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(3),
	combout => \NIOS0|rsp_xbar_mux|src_payload~11_combout\);

-- Location: LCFF_X32_Y15_N13
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCFF_X32_Y15_N7
\NIOS0|timer_s1_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X32_Y15_N6
\NIOS0|rsp_xbar_mux|src_data[11]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[11]~49_combout\ = (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(11)) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator|av_readdata_pre\(11))))) # (!\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|timer_s1_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datab => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(11),
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \NIOS0|rsp_xbar_mux|src_data[11]~49_combout\);

-- Location: LCCOMB_X29_Y11_N6
\NIOS0|nios|dc_data_wr_port_data[18]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(18),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(18),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[18]~52_combout\);

-- Location: LCFF_X33_Y16_N11
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|ac~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X33_Y16_N10
\NIOS0|rsp_xbar_mux|src_data[10]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[10]~55_combout\ = (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10)) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(10))))) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & (\NIOS0|rsp_xbar_demux|src0_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(10),
	combout => \NIOS0|rsp_xbar_mux|src_data[10]~55_combout\);

-- Location: LCFF_X23_Y17_N7
\NIOS0|nios|E_control_reg_rddata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_control_reg_rddata_muxed[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_control_reg_rddata\(1));

-- Location: LCFF_X32_Y13_N21
\NIOS0|timer_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator|av_readdata_pre[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y10_N20
\NIOS0|nios|A_rot~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(0),
	datab => \NIOS0|nios|Mn_rot_step2\(16),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~9_combout\);

-- Location: LCCOMB_X29_Y12_N18
\NIOS0|nios|dc_data_wr_port_data[16]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(16),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(16),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[16]~60_combout\);

-- Location: LCFF_X33_Y17_N15
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[0]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X19_Y15_N12
\NIOS0|nios|Equal193~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_ctrl_dc_nowb_inv~0_combout\,
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|E_iw\(5),
	combout => \NIOS0|nios|Equal193~0_combout\);

-- Location: LCCOMB_X20_Y16_N4
\NIOS0|nios|E_ctrl_dc_nowb_inv~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(2),
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|E_iw\(4),
	combout => \NIOS0|nios|E_ctrl_dc_nowb_inv~1_combout\);

-- Location: LCCOMB_X26_Y18_N6
\NIOS0|nios|M_pipe_flush_waddr_nxt[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_crst~regout\,
	datab => \NIOS0|nios|E_extra_pc\(7),
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_ctrl_break~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[7]~6_combout\);

-- Location: LCCOMB_X21_Y20_N24
\NIOS0|nios|M_pipe_flush_waddr_nxt[8]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_exception~regout\,
	datab => \NIOS0|nios|E_ctrl_crst~regout\,
	datac => \NIOS0|nios|E_ctrl_break~regout\,
	datad => \NIOS0|nios|E_extra_pc\(8),
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[8]~7_combout\);

-- Location: LCCOMB_X26_Y18_N16
\NIOS0|nios|M_pipe_flush_waddr_nxt[11]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_crst~regout\,
	datab => \NIOS0|nios|E_ctrl_break~regout\,
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_extra_pc\(11),
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[11]~8_combout\);

-- Location: LCCOMB_X26_Y19_N16
\NIOS0|nios|M_pipe_flush_waddr_nxt[12]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_exception~regout\,
	datab => \NIOS0|nios|E_ctrl_crst~regout\,
	datac => \NIOS0|nios|E_ctrl_break~regout\,
	datad => \NIOS0|nios|E_extra_pc\(12),
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~9_combout\);

-- Location: LCFF_X26_Y19_N13
\NIOS0|nios|E_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[12]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(12));

-- Location: LCCOMB_X18_Y20_N24
\NIOS0|nios|ic_fill_valid_bits_nxt[5]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X18_Y20_N12
\NIOS0|nios|ic_fill_valid_bits_nxt[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X18_Y20_N8
\NIOS0|nios|ic_fill_valid_bits_nxt[2]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCFF_X24_Y18_N13
\NIOS0|nios|M_ctrl_br_cond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_ctrl_br_cond~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_br_cond~regout\);

-- Location: LCCOMB_X24_Y18_N12
\NIOS0|nios|M_bht_wr_en_unfiltered\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|M_ctrl_br_cond~regout\,
	datad => \NIOS0|nios|M_valid_from_E~regout\,
	combout => \NIOS0|nios|M_bht_wr_en_unfiltered~combout\);

-- Location: LCFF_X35_Y15_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~20_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X33_Y13_N20
\NIOS0|rsp_xbar_mux_001|src_data[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[14]~22_combout\ = (\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & (((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(14) & \NIOS0|rsp_xbar_demux_004|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[14]~22_combout\);

-- Location: LCFF_X39_Y19_N23
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0_regout\);

-- Location: LCCOMB_X33_Y17_N24
\NIOS0|jtag_uart|pause_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|pause_irq~0_combout\ = (\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0_regout\ & ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\) # 
-- ((\NIOS0|jtag_uart|pause_irq~regout\ & !\NIOS0|jtag_uart|read_0~regout\)))) # (!\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0_regout\ & (((\NIOS0|jtag_uart|pause_irq~regout\ & !\NIOS0|jtag_uart|read_0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0_regout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \NIOS0|jtag_uart|pause_irq~regout\,
	datad => \NIOS0|jtag_uart|read_0~regout\,
	combout => \NIOS0|jtag_uart|pause_irq~0_combout\);

-- Location: LCCOMB_X38_Y17_N30
\NIOS0|jtag_uart|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|LessThan1~1_combout\ = (\NIOS0|jtag_uart|Add0~8_combout\) # (\NIOS0|jtag_uart|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|jtag_uart|Add0~8_combout\,
	datad => \NIOS0|jtag_uart|Add0~6_combout\,
	combout => \NIOS0|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X30_Y9_N12
\NIOS0|timer|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~1_combout\ = (\NIOS0|timer|internal_counter\(7) & (\NIOS0|timer|internal_counter\(6) & (\NIOS0|timer|internal_counter\(4) & \NIOS0|timer|internal_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(7),
	datab => \NIOS0|timer|internal_counter\(6),
	datac => \NIOS0|timer|internal_counter\(4),
	datad => \NIOS0|timer|internal_counter\(5),
	combout => \NIOS0|timer|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y9_N16
\NIOS0|timer|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~2_combout\ = (!\NIOS0|timer|internal_counter\(8) & (\NIOS0|timer|internal_counter\(10) & (!\NIOS0|timer|internal_counter\(11) & !\NIOS0|timer|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(8),
	datab => \NIOS0|timer|internal_counter\(10),
	datac => \NIOS0|timer|internal_counter\(11),
	datad => \NIOS0|timer|internal_counter\(9),
	combout => \NIOS0|timer|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y9_N10
\NIOS0|timer|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~7_combout\ = (\NIOS0|timer|internal_counter\(27) & (\NIOS0|timer|internal_counter\(26) & (\NIOS0|timer|internal_counter\(24) & !\NIOS0|timer|internal_counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(27),
	datab => \NIOS0|timer|internal_counter\(26),
	datac => \NIOS0|timer|internal_counter\(24),
	datad => \NIOS0|timer|internal_counter\(25),
	combout => \NIOS0|timer|Equal0~7_combout\);

-- Location: LCFF_X30_Y10_N3
\NIOS0|timer|delayed_unxcounter_is_zeroxx0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|Equal0~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|delayed_unxcounter_is_zeroxx0~regout\);

-- Location: LCCOMB_X30_Y10_N12
\NIOS0|timer|timeout_occurred~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|timeout_occurred~0_combout\ = (\NIOS0|timer|timeout_occurred~regout\) # ((\NIOS0|timer|Equal0~10_combout\ & !\NIOS0|timer|delayed_unxcounter_is_zeroxx0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|Equal0~10_combout\,
	datac => \NIOS0|timer|delayed_unxcounter_is_zeroxx0~regout\,
	datad => \NIOS0|timer|timeout_occurred~regout\,
	combout => \NIOS0|timer|timeout_occurred~0_combout\);

-- Location: LCCOMB_X22_Y17_N8
\NIOS0|nios|M_wrctl_estatus\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_wrctl_inst~regout\,
	datab => \NIOS0|nios|M_iw\(7),
	datac => \NIOS0|nios|M_iw\(8),
	datad => \NIOS0|nios|M_iw\(6),
	combout => \NIOS0|nios|M_wrctl_estatus~combout\);

-- Location: LCCOMB_X34_Y13_N10
\NIOS0|rsp_xbar_mux_001|src_data[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[4]~28_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(4))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(4),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[4]~28_combout\);

-- Location: LCCOMB_X34_Y13_N12
\NIOS0|rsp_xbar_mux_001|src_data[0]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[0]~34_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(0))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(0),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[0]~34_combout\);

-- Location: LCCOMB_X32_Y14_N12
\NIOS0|rsp_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_payload~4_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(29) & \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(29),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X23_Y8_N18
\NIOS0|nios|A_rot~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(13),
	datad => \NIOS0|nios|Mn_rot_step2\(29),
	combout => \NIOS0|nios|A_rot~13_combout\);

-- Location: LCCOMB_X18_Y9_N18
\NIOS0|nios|A_rot~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(30),
	datab => \NIOS0|nios|Mn_rot_step2\(14),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~14_combout\);

-- Location: LCCOMB_X23_Y10_N30
\NIOS0|nios|A_rot~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(31),
	datab => \NIOS0|nios|Mn_rot_step2\(15),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~15_combout\);

-- Location: LCCOMB_X24_Y10_N8
\NIOS0|nios|A_rot~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(0),
	datab => \NIOS0|nios|Mn_rot_step2\(16),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~16_combout\);

-- Location: LCCOMB_X19_Y10_N30
\NIOS0|nios|A_rot~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Mn_rot_step2\(2),
	datac => \NIOS0|nios|M_rot_rn\(4),
	datad => \NIOS0|nios|Mn_rot_step2\(18),
	combout => \NIOS0|nios|A_rot~18_combout\);

-- Location: LCCOMB_X23_Y10_N16
\NIOS0|nios|A_rot~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(3),
	datad => \NIOS0|nios|Mn_rot_step2\(19),
	combout => \NIOS0|nios|A_rot~19_combout\);

-- Location: LCCOMB_X23_Y10_N2
\NIOS0|nios|A_rot~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(7),
	datab => \NIOS0|nios|Mn_rot_step2\(23),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~23_combout\);

-- Location: LCCOMB_X24_Y10_N4
\NIOS0|nios|A_rot~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(8),
	datad => \NIOS0|nios|Mn_rot_step2\(24),
	combout => \NIOS0|nios|A_rot~24_combout\);

-- Location: LCCOMB_X20_Y8_N0
\NIOS0|nios|A_rot~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(25),
	datab => \NIOS0|nios|Mn_rot_step2\(9),
	datac => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~25_combout\);

-- Location: LCCOMB_X19_Y10_N10
\NIOS0|nios|A_rot~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(10),
	datad => \NIOS0|nios|Mn_rot_step2\(26),
	combout => \NIOS0|nios|A_rot~26_combout\);

-- Location: LCCOMB_X24_Y10_N14
\NIOS0|nios|A_rot~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(28),
	datab => \NIOS0|nios|Mn_rot_step2\(12),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~28_combout\);

-- Location: LCCOMB_X23_Y10_N6
\NIOS0|nios|A_rot~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(31),
	datab => \NIOS0|nios|Mn_rot_step2\(15),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~31_combout\);

-- Location: LCCOMB_X35_Y15_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(20),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCCOMB_X34_Y15_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(23),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~24_combout\);

-- Location: LCCOMB_X35_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(19),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCFF_X24_Y13_N11
\NIOS0|nios|E_src2_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[23]~118_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(23));

-- Location: LCCOMB_X32_Y11_N20
\NIOS0|onchip|wren~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip|wren~0_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & (\NIOS0|nios|d_write~regout\ & !\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|onchip|wren~0_combout\);

-- Location: LCCOMB_X32_Y11_N6
\NIOS0|onchip|wren~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip|wren~1_combout\ = (\NIOS0|onchip|wren~0_combout\ & ((\NIOS0|cmd_xbar_demux|src0_valid~3_combout\) # ((\NIOS0|cmd_xbar_mux|saved_grant\(1) & \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|src0_valid~3_combout\,
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datac => \NIOS0|onchip|wren~0_combout\,
	datad => \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \NIOS0|onchip|wren~1_combout\);

-- Location: LCFF_X30_Y14_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(25));

-- Location: LCCOMB_X33_Y17_N12
\NIOS0|jtag_uart|av_readdata[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[7]~1_combout\ = (\NIOS0|jtag_uart|read_0~regout\ & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|read_0~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \NIOS0|jtag_uart|av_readdata[7]~1_combout\);

-- Location: LCFF_X30_Y9_N23
\NIOS0|timer|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[7]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(7));

-- Location: LCFF_X22_Y13_N13
\NIOS0|nios|E_src2_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[9]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(9));

-- Location: LCFF_X24_Y17_N27
\NIOS0|nios|E_ctrl_shift_rot_left\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_shift_rot_left~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_shift_rot_left~regout\);

-- Location: LCFF_X29_Y9_N23
\NIOS0|timer|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[8]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(8));

-- Location: LCCOMB_X25_Y12_N0
\NIOS0|nios|E_rot_mask[7]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(0),
	combout => \NIOS0|nios|E_rot_mask[7]~2_combout\);

-- Location: LCCOMB_X25_Y12_N26
\NIOS0|nios|E_rot_mask[6]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(0),
	combout => \NIOS0|nios|E_rot_mask[6]~3_combout\);

-- Location: LCFF_X19_Y13_N1
\NIOS0|nios|E_src2_reg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[30]~121_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(30));

-- Location: LCCOMB_X33_Y17_N22
\NIOS0|jtag_uart|av_readdata[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[6]~2_combout\ = (\NIOS0|jtag_uart|read_0~regout\ & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|read_0~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \NIOS0|jtag_uart|av_readdata[6]~2_combout\);

-- Location: LCCOMB_X40_Y16_N10
\NIOS0|cmd_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~8_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(6),
	combout => \NIOS0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCFF_X24_Y13_N29
\NIOS0|nios|E_src2_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[21]~116_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(21));

-- Location: LCFF_X29_Y9_N1
\NIOS0|timer|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[5]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(5));

-- Location: LCCOMB_X33_Y15_N0
\NIOS0|cmd_xbar_mux|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~14_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(13),
	combout => \NIOS0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X33_Y15_N26
\NIOS0|cmd_xbar_mux|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~15_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(29),
	combout => \NIOS0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X33_Y17_N18
\NIOS0|jtag_uart|av_readdata[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[4]~4_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) & \NIOS0|jtag_uart|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	datad => \NIOS0|jtag_uart|read_0~regout\,
	combout => \NIOS0|jtag_uart|av_readdata[4]~4_combout\);

-- Location: LCFF_X31_Y10_N9
\NIOS0|timer|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[12]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(12));

-- Location: LCCOMB_X25_Y12_N24
\NIOS0|nios|E_rot_mask[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_src2\(0),
	datad => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	combout => \NIOS0|nios|E_rot_mask[3]~6_combout\);

-- Location: LCFF_X21_Y16_N19
\NIOS0|nios|E_src2_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[19]~114_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(19));

-- Location: LCFF_X22_Y16_N13
\NIOS0|nios|E_src2_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[11]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(11));

-- Location: LCFF_X32_Y15_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(11));

-- Location: LCFF_X29_Y9_N3
\NIOS0|timer|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[11]~34_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(11));

-- Location: LCFF_X18_Y14_N7
\NIOS0|nios|E_src2_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[10]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(10));

-- Location: LCFF_X33_Y17_N17
\NIOS0|jtag_uart|ac\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|ac~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|ac~regout\);

-- Location: LCCOMB_X29_Y14_N20
\NIOS0|cmd_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~27_combout\ = (\NIOS0|nios|d_writedata\(26) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(26),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCFF_X22_Y13_N17
\NIOS0|nios|E_src2_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[17]~112_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(17));

-- Location: LCCOMB_X23_Y17_N28
\NIOS0|nios|D_control_reg_rddata_muxed[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(8),
	datab => \NIOS0|nios|D_iw\(6),
	datac => \NIOS0|nios|A_ienable_reg_irq1~regout\,
	datad => \NIOS0|nios|D_iw\(7),
	combout => \NIOS0|nios|D_control_reg_rddata_muxed[1]~0_combout\);

-- Location: LCCOMB_X23_Y17_N6
\NIOS0|nios|D_control_reg_rddata_muxed[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ipending_reg_irq1~regout\,
	datab => \NIOS0|nios|D_control_reg_rddata_muxed[1]~0_combout\,
	datac => \NIOS0|nios|D_control_reg_rddata_muxed[0]~1_combout\,
	combout => \NIOS0|nios|D_control_reg_rddata_muxed[1]~2_combout\);

-- Location: LCFF_X32_Y13_N3
\NIOS0|timer|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(1));

-- Location: LCCOMB_X33_Y17_N14
\NIOS0|jtag_uart|av_readdata[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[0]~8_combout\ = (\NIOS0|jtag_uart|read_0~regout\ & ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0)))) # (!\NIOS0|jtag_uart|read_0~regout\ & 
-- (\NIOS0|jtag_uart|ien_AF~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|ien_AF~regout\,
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	datad => \NIOS0|jtag_uart|read_0~regout\,
	combout => \NIOS0|jtag_uart|av_readdata[0]~8_combout\);

-- Location: LCCOMB_X32_Y13_N12
\NIOS0|rsp_xbar_mux_001|src_data[6]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[6]~49_combout\ = (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(6) & ((\NIOS0|rsp_xbar_demux|src1_valid~combout\) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & 
-- \NIOS0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(6) & (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(6),
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datac => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datad => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[6]~49_combout\);

-- Location: LCFF_X36_Y15_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~71_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(10));

-- Location: LCFF_X37_Y16_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X35_Y15_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(18),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCCOMB_X39_Y15_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(2),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(4),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~3_combout\);

-- Location: LCFF_X35_Y15_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~24_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X33_Y12_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(15),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(15),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCFF_X39_Y19_N25
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1~regout\);

-- Location: LCFF_X39_Y19_N3
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate2~regout\);

-- Location: LCCOMB_X39_Y19_N2
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate2~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~1_combout\);

-- Location: LCCOMB_X39_Y19_N22
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~regout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~1_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~0_combout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~0_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCFF_X40_Y16_N15
\NIOS0|timer|period_l_register[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[5]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(5));

-- Location: LCFF_X32_Y9_N11
\NIOS0|timer|period_l_register[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(8));

-- Location: LCFF_X31_Y12_N23
\NIOS0|timer|period_h_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[3]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(3));

-- Location: LCFF_X32_Y9_N31
\NIOS0|timer|period_h_register[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[8]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(8));

-- Location: LCFF_X31_Y12_N3
\NIOS0|timer|period_h_register[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[12]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(12));

-- Location: LCFF_X35_Y15_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~25_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(22));

-- Location: LCFF_X30_Y11_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(19));

-- Location: LCCOMB_X30_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X32_Y9_N28
\NIOS0|timer|read_mux_out[15]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[15]~3_combout\ = (\NIOS0|timer|Equal6~2_combout\ & ((\NIOS0|timer|period_l_register\(15)) # ((\NIOS0|timer|Equal6~1_combout\ & \NIOS0|timer|period_h_register\(15))))) # (!\NIOS0|timer|Equal6~2_combout\ & 
-- (\NIOS0|timer|Equal6~1_combout\ & ((\NIOS0|timer|period_h_register\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~2_combout\,
	datab => \NIOS0|timer|Equal6~1_combout\,
	datac => \NIOS0|timer|period_l_register\(15),
	datad => \NIOS0|timer|period_h_register\(15),
	combout => \NIOS0|timer|read_mux_out[15]~3_combout\);

-- Location: LCCOMB_X31_Y10_N10
\NIOS0|timer|read_mux_out[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[7]~6_combout\ = (\NIOS0|timer|Equal6~2_combout\ & (((\NIOS0|timer|Equal6~1_combout\ & !\NIOS0|timer|period_h_register\(7))) # (!\NIOS0|timer|period_l_register\(7)))) # (!\NIOS0|timer|Equal6~2_combout\ & 
-- (\NIOS0|timer|Equal6~1_combout\ & ((!\NIOS0|timer|period_h_register\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~2_combout\,
	datab => \NIOS0|timer|Equal6~1_combout\,
	datac => \NIOS0|timer|period_l_register\(7),
	datad => \NIOS0|timer|period_h_register\(7),
	combout => \NIOS0|timer|read_mux_out[7]~6_combout\);

-- Location: LCFF_X30_Y9_N31
\NIOS0|timer|counter_snapshot[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[7]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(7));

-- Location: LCCOMB_X30_Y9_N0
\NIOS0|timer|read_mux_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~7_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (\NIOS0|nios|d_address_offset_field\(2) & (!\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|counter_snapshot\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|counter_snapshot\(7),
	combout => \NIOS0|timer|read_mux_out~7_combout\);

-- Location: LCFF_X30_Y9_N27
\NIOS0|timer|counter_snapshot[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[23]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(23));

-- Location: LCCOMB_X30_Y9_N22
\NIOS0|timer|read_mux_out[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[7]~8_combout\ = (\NIOS0|timer|read_mux_out~7_combout\) # ((\NIOS0|timer|read_mux_out[7]~6_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~3_combout\,
	datab => \NIOS0|timer|counter_snapshot\(23),
	datac => \NIOS0|timer|read_mux_out~7_combout\,
	datad => \NIOS0|timer|read_mux_out[7]~6_combout\,
	combout => \NIOS0|timer|read_mux_out[7]~8_combout\);

-- Location: LCCOMB_X24_Y17_N26
\NIOS0|nios|D_ctrl_shift_rot_left~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal154~5_combout\,
	datab => \NIOS0|nios|Equal171~2_combout\,
	datac => \NIOS0|nios|Equal171~0_combout\,
	datad => \NIOS0|nios|D_iw\(14),
	combout => \NIOS0|nios|D_ctrl_shift_rot_left~0_combout\);

-- Location: LCCOMB_X32_Y9_N10
\NIOS0|timer|read_mux_out[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[8]~9_combout\ = (\NIOS0|timer|period_h_register\(8) & (\NIOS0|timer|Equal6~2_combout\ & (\NIOS0|timer|period_l_register\(8)))) # (!\NIOS0|timer|period_h_register\(8) & ((\NIOS0|timer|Equal6~1_combout\) # 
-- ((\NIOS0|timer|Equal6~2_combout\ & \NIOS0|timer|period_l_register\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|period_h_register\(8),
	datab => \NIOS0|timer|Equal6~2_combout\,
	datac => \NIOS0|timer|period_l_register\(8),
	datad => \NIOS0|timer|Equal6~1_combout\,
	combout => \NIOS0|timer|read_mux_out[8]~9_combout\);

-- Location: LCFF_X29_Y9_N9
\NIOS0|timer|counter_snapshot[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|internal_counter\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(8));

-- Location: LCCOMB_X29_Y9_N8
\NIOS0|timer|read_mux_out~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~10_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (!\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|timer|counter_snapshot\(8) & \NIOS0|nios|d_address_offset_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datac => \NIOS0|timer|counter_snapshot\(8),
	datad => \NIOS0|nios|d_address_offset_field\(2),
	combout => \NIOS0|timer|read_mux_out~10_combout\);

-- Location: LCFF_X29_Y9_N27
\NIOS0|timer|counter_snapshot[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[24]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(24));

-- Location: LCCOMB_X29_Y9_N22
\NIOS0|timer|read_mux_out[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[8]~11_combout\ = (\NIOS0|timer|read_mux_out~10_combout\) # ((\NIOS0|timer|read_mux_out[8]~9_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~3_combout\,
	datab => \NIOS0|timer|counter_snapshot\(24),
	datac => \NIOS0|timer|read_mux_out~10_combout\,
	datad => \NIOS0|timer|read_mux_out[8]~9_combout\,
	combout => \NIOS0|timer|read_mux_out[8]~11_combout\);

-- Location: LCCOMB_X31_Y12_N8
\NIOS0|timer|read_mux_out[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[5]~18_combout\ = (\NIOS0|timer|Equal6~1_combout\ & ((\NIOS0|timer|period_h_register\(5)) # ((\NIOS0|timer|Equal6~2_combout\ & !\NIOS0|timer|period_l_register\(5))))) # (!\NIOS0|timer|Equal6~1_combout\ & 
-- (\NIOS0|timer|Equal6~2_combout\ & ((!\NIOS0|timer|period_l_register\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~1_combout\,
	datab => \NIOS0|timer|Equal6~2_combout\,
	datac => \NIOS0|timer|period_h_register\(5),
	datad => \NIOS0|timer|period_l_register\(5),
	combout => \NIOS0|timer|read_mux_out[5]~18_combout\);

-- Location: LCFF_X29_Y9_N5
\NIOS0|timer|counter_snapshot[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[5]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(5));

-- Location: LCCOMB_X29_Y9_N14
\NIOS0|timer|read_mux_out~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~19_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (!\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|timer|counter_snapshot\(5) & \NIOS0|nios|d_address_offset_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datac => \NIOS0|timer|counter_snapshot\(5),
	datad => \NIOS0|nios|d_address_offset_field\(2),
	combout => \NIOS0|timer|read_mux_out~19_combout\);

-- Location: LCFF_X29_Y9_N25
\NIOS0|timer|counter_snapshot[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[21]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(21));

-- Location: LCCOMB_X29_Y9_N0
\NIOS0|timer|read_mux_out[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[5]~20_combout\ = (\NIOS0|timer|read_mux_out~19_combout\) # ((\NIOS0|timer|read_mux_out[5]~18_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~3_combout\,
	datab => \NIOS0|timer|read_mux_out~19_combout\,
	datac => \NIOS0|timer|counter_snapshot\(21),
	datad => \NIOS0|timer|read_mux_out[5]~18_combout\,
	combout => \NIOS0|timer|read_mux_out[5]~20_combout\);

-- Location: LCFF_X32_Y8_N23
\NIOS0|timer|counter_snapshot[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[13]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(13));

-- Location: LCCOMB_X32_Y8_N24
\NIOS0|timer|read_mux_out~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~22_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (\NIOS0|nios|d_address_offset_field\(2) & (!\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|counter_snapshot\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|counter_snapshot\(13),
	combout => \NIOS0|timer|read_mux_out~22_combout\);

-- Location: LCFF_X30_Y9_N7
\NIOS0|timer|counter_snapshot[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|internal_counter\(20),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(20));

-- Location: LCCOMB_X31_Y10_N24
\NIOS0|timer|read_mux_out[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[12]~27_combout\ = (\NIOS0|timer|period_h_register\(12) & (((\NIOS0|timer|period_l_register\(12) & \NIOS0|timer|Equal6~2_combout\)))) # (!\NIOS0|timer|period_h_register\(12) & ((\NIOS0|timer|Equal6~1_combout\) # 
-- ((\NIOS0|timer|period_l_register\(12) & \NIOS0|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|period_h_register\(12),
	datab => \NIOS0|timer|Equal6~1_combout\,
	datac => \NIOS0|timer|period_l_register\(12),
	datad => \NIOS0|timer|Equal6~2_combout\,
	combout => \NIOS0|timer|read_mux_out[12]~27_combout\);

-- Location: LCFF_X32_Y8_N13
\NIOS0|timer|counter_snapshot[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|internal_counter\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(12));

-- Location: LCCOMB_X32_Y8_N12
\NIOS0|timer|read_mux_out~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~28_combout\ = (!\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|timer|counter_snapshot\(12) & !\NIOS0|nios|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(1),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|timer|counter_snapshot\(12),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|read_mux_out~28_combout\);

-- Location: LCFF_X32_Y8_N31
\NIOS0|timer|counter_snapshot[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[28]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(28));

-- Location: LCCOMB_X31_Y10_N8
\NIOS0|timer|read_mux_out[12]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[12]~29_combout\ = (\NIOS0|timer|read_mux_out[12]~27_combout\) # ((\NIOS0|timer|read_mux_out~28_combout\) # ((\NIOS0|timer|counter_snapshot\(28) & \NIOS0|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|read_mux_out[12]~27_combout\,
	datab => \NIOS0|timer|read_mux_out~28_combout\,
	datac => \NIOS0|timer|counter_snapshot\(28),
	datad => \NIOS0|timer|Equal6~3_combout\,
	combout => \NIOS0|timer|read_mux_out[12]~29_combout\);

-- Location: LCCOMB_X36_Y13_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(20),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~2_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~22_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~23_combout\);

-- Location: LCFF_X30_Y8_N3
\NIOS0|timer|counter_snapshot[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[19]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(19));

-- Location: LCFF_X30_Y8_N5
\NIOS0|timer|counter_snapshot[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[3]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(3));

-- Location: LCCOMB_X30_Y8_N14
\NIOS0|timer|read_mux_out[3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[3]~31_combout\ = (\NIOS0|timer|Equal6~4_combout\ & ((\NIOS0|timer|counter_snapshot\(3)) # ((\NIOS0|timer|counter_snapshot\(19) & \NIOS0|timer|Equal6~3_combout\)))) # (!\NIOS0|timer|Equal6~4_combout\ & 
-- (\NIOS0|timer|counter_snapshot\(19) & ((\NIOS0|timer|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~4_combout\,
	datab => \NIOS0|timer|counter_snapshot\(19),
	datac => \NIOS0|timer|counter_snapshot\(3),
	datad => \NIOS0|timer|Equal6~3_combout\,
	combout => \NIOS0|timer|read_mux_out[3]~31_combout\);

-- Location: LCCOMB_X32_Y15_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~25_combout\);

-- Location: LCCOMB_X32_Y9_N22
\NIOS0|timer|read_mux_out[11]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[11]~32_combout\ = (\NIOS0|timer|Equal6~2_combout\ & ((\NIOS0|timer|period_l_register\(11)) # ((\NIOS0|timer|Equal6~1_combout\ & !\NIOS0|timer|period_h_register\(11))))) # (!\NIOS0|timer|Equal6~2_combout\ & 
-- (\NIOS0|timer|Equal6~1_combout\ & ((!\NIOS0|timer|period_h_register\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~2_combout\,
	datab => \NIOS0|timer|Equal6~1_combout\,
	datac => \NIOS0|timer|period_l_register\(11),
	datad => \NIOS0|timer|period_h_register\(11),
	combout => \NIOS0|timer|read_mux_out[11]~32_combout\);

-- Location: LCFF_X29_Y9_N19
\NIOS0|timer|counter_snapshot[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|internal_counter\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(11));

-- Location: LCCOMB_X29_Y9_N18
\NIOS0|timer|read_mux_out~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~33_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (!\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|timer|counter_snapshot\(11) & \NIOS0|nios|d_address_offset_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datac => \NIOS0|timer|counter_snapshot\(11),
	datad => \NIOS0|nios|d_address_offset_field\(2),
	combout => \NIOS0|timer|read_mux_out~33_combout\);

-- Location: LCFF_X29_Y9_N29
\NIOS0|timer|counter_snapshot[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[27]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(27));

-- Location: LCCOMB_X29_Y9_N2
\NIOS0|timer|read_mux_out[11]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[11]~34_combout\ = (\NIOS0|timer|read_mux_out~33_combout\) # ((\NIOS0|timer|read_mux_out[11]~32_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~3_combout\,
	datab => \NIOS0|timer|read_mux_out~33_combout\,
	datac => \NIOS0|timer|read_mux_out[11]~32_combout\,
	datad => \NIOS0|timer|counter_snapshot\(27),
	combout => \NIOS0|timer|read_mux_out[11]~34_combout\);

-- Location: LCFF_X37_Y13_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~regout\);

-- Location: LCFF_X30_Y8_N17
\NIOS0|timer|counter_snapshot[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[18]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(18));

-- Location: LCFF_X31_Y12_N13
\NIOS0|timer|control_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|control_register\(2));

-- Location: LCCOMB_X33_Y17_N20
\NIOS0|jtag_uart|ac~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|ac~0_combout\ = (\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0_regout\) # (\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0_regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \NIOS0|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X33_Y17_N16
\NIOS0|jtag_uart|ac~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|ac~1_combout\ = (\NIOS0|jtag_uart|ac~0_combout\) # ((\NIOS0|jtag_uart|ac~regout\ & ((!\NIOS0|nios|d_writedata\(10)) # (!\NIOS0|jtag_uart|ien_AF~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|ac~0_combout\,
	datab => \NIOS0|jtag_uart|ien_AF~0_combout\,
	datac => \NIOS0|jtag_uart|ac~regout\,
	datad => \NIOS0|nios|d_writedata\(10),
	combout => \NIOS0|jtag_uart|ac~1_combout\);

-- Location: LCCOMB_X31_Y12_N16
\NIOS0|timer|read_mux_out[1]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[1]~40_combout\ = (\NIOS0|timer|Equal6~1_combout\ & ((\NIOS0|timer|period_h_register\(1)) # ((!\NIOS0|timer|period_l_register\(1) & \NIOS0|timer|Equal6~2_combout\)))) # (!\NIOS0|timer|Equal6~1_combout\ & 
-- (!\NIOS0|timer|period_l_register\(1) & ((\NIOS0|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~1_combout\,
	datab => \NIOS0|timer|period_l_register\(1),
	datac => \NIOS0|timer|period_h_register\(1),
	datad => \NIOS0|timer|Equal6~2_combout\,
	combout => \NIOS0|timer|read_mux_out[1]~40_combout\);

-- Location: LCFF_X30_Y8_N31
\NIOS0|timer|counter_snapshot[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|internal_counter\(17),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(17));

-- Location: LCFF_X30_Y8_N9
\NIOS0|timer|counter_snapshot[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[1]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(1));

-- Location: LCCOMB_X30_Y8_N30
\NIOS0|timer|read_mux_out[1]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[1]~41_combout\ = (\NIOS0|timer|Equal6~4_combout\ & ((\NIOS0|timer|counter_snapshot\(1)) # ((\NIOS0|timer|counter_snapshot\(17) & \NIOS0|timer|Equal6~3_combout\)))) # (!\NIOS0|timer|Equal6~4_combout\ & 
-- (((\NIOS0|timer|counter_snapshot\(17) & \NIOS0|timer|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~4_combout\,
	datab => \NIOS0|timer|counter_snapshot\(1),
	datac => \NIOS0|timer|counter_snapshot\(17),
	datad => \NIOS0|timer|Equal6~3_combout\,
	combout => \NIOS0|timer|read_mux_out[1]~41_combout\);

-- Location: LCFF_X31_Y12_N15
\NIOS0|timer|control_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|control_register\(1));

-- Location: LCCOMB_X31_Y12_N14
\NIOS0|timer|read_mux_out[1]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[1]~42_combout\ = (\NIOS0|timer|Equal6~0_combout\ & ((\NIOS0|nios|d_address_offset_field\(0) & ((\NIOS0|timer|control_register\(1)))) # (!\NIOS0|nios|d_address_offset_field\(0) & (\NIOS0|timer|counter_is_running~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|counter_is_running~regout\,
	datab => \NIOS0|timer|Equal6~0_combout\,
	datac => \NIOS0|timer|control_register\(1),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|read_mux_out[1]~42_combout\);

-- Location: LCCOMB_X32_Y13_N2
\NIOS0|timer|read_mux_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out\(1) = (\NIOS0|timer|read_mux_out[1]~42_combout\) # ((\NIOS0|timer|read_mux_out[1]~41_combout\) # (\NIOS0|timer|read_mux_out[1]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|read_mux_out[1]~42_combout\,
	datac => \NIOS0|timer|read_mux_out[1]~41_combout\,
	datad => \NIOS0|timer|read_mux_out[1]~40_combout\,
	combout => \NIOS0|timer|read_mux_out\(1));

-- Location: LCFF_X30_Y8_N11
\NIOS0|timer|counter_snapshot[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[16]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(16));

-- Location: LCFF_X35_Y15_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~26_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X36_Y15_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(9),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X36_Y15_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(11),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~70_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCFF_X33_Y11_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(7));

-- Location: LCFF_X20_Y11_N21
\NIOS0|nios|A_dc_rd_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(3));

-- Location: LCCOMB_X35_Y15_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(15),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCFF_X39_Y18_N11
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~regout\);

-- Location: LCCOMB_X30_Y10_N20
\NIOS0|timer|counter_is_running~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_is_running~0_combout\ = (!\NIOS0|timer|force_reload~regout\ & (\NIOS0|timer|counter_is_running~regout\ & ((\NIOS0|timer|control_register\(1)) # (!\NIOS0|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|force_reload~regout\,
	datab => \NIOS0|timer|counter_is_running~regout\,
	datac => \NIOS0|timer|control_register\(1),
	datad => \NIOS0|timer|Equal0~10_combout\,
	combout => \NIOS0|timer|counter_is_running~0_combout\);

-- Location: LCCOMB_X35_Y15_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(22),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X30_Y11_N24
\NIOS0|cmd_xbar_mux_004|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~19_combout\ = (\NIOS0|nios|d_writedata\(19) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(19),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~19_combout\);

-- Location: LCFF_X27_Y16_N21
\NIOS0|nios|A_mul_src1[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[3]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[3]~_Duplicate_1_regout\);

-- Location: LCFF_X27_Y14_N17
\NIOS0|nios|A_mul_src1[5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[5]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[5]~_Duplicate_1_regout\);

-- Location: LCFF_X27_Y16_N25
\NIOS0|nios|A_mul_src1[9]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[9]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[9]~_Duplicate_1_regout\);

-- Location: LCFF_X27_Y14_N25
\NIOS0|nios|A_mul_src1[13]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[13]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[13]~_Duplicate_1_regout\);

-- Location: LCFF_X26_Y13_N25
\NIOS0|nios|A_mul_src1[14]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[14]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[14]~_Duplicate_1_regout\);

-- Location: LCFF_X33_Y12_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(9));

-- Location: LCFF_X37_Y13_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(14));

-- Location: LCCOMB_X37_Y13_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCCOMB_X37_Y13_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(23),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~1_combout\);

-- Location: LCFF_X35_Y15_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~27_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X35_Y15_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(9),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCCOMB_X33_Y11_N12
\NIOS0|cmd_xbar_mux_004|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~20_combout\ = (\NIOS0|nios|d_writedata\(7) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(7),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~20_combout\);

-- Location: LCFF_X20_Y8_N25
\NIOS0|nios|A_dc_rd_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[25]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(25));

-- Location: LCCOMB_X39_Y18_N10
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: LCFF_X27_Y18_N9
\NIOS0|nios|M_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(3));

-- Location: LCFF_X22_Y18_N5
\NIOS0|nios|M_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(6));

-- Location: LCFF_X22_Y13_N21
\NIOS0|nios|A_mul_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[25]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(25));

-- Location: LCFF_X24_Y15_N7
\NIOS0|nios|A_mul_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[26]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(26));

-- Location: LCCOMB_X33_Y12_N8
\NIOS0|cmd_xbar_mux_004|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~24_combout\ = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(9),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~24_combout\);

-- Location: LCFF_X18_Y11_N21
\NIOS0|nios|A_dc_rd_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[23]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(23));

-- Location: LCFF_X18_Y11_N7
\NIOS0|nios|A_dc_rd_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[31]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(31));

-- Location: LCCOMB_X37_Y13_N6
\NIOS0|cmd_xbar_mux_004|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~28_combout\ = (\NIOS0|nios|d_writedata\(14) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(14),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~28_combout\);

-- Location: LCFF_X18_Y9_N21
\NIOS0|nios|A_dc_rd_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[30]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(30));

-- Location: LCFF_X16_Y9_N13
\NIOS0|nios|A_dc_rd_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(5));

-- Location: LCFF_X16_Y10_N25
\NIOS0|nios|A_dc_rd_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[21]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(21));

-- Location: LCFF_X18_Y8_N11
\NIOS0|nios|A_dc_rd_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[20]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(20));

-- Location: LCFF_X35_Y15_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~28_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X36_Y15_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(11),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(11),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCCOMB_X35_Y15_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(10),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCFF_X24_Y15_N21
\NIOS0|nios|M_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[21]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(21));

-- Location: LCFF_X23_Y13_N11
\NIOS0|nios|M_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[24]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(24));

-- Location: LCFF_X22_Y13_N3
\NIOS0|nios|M_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[25]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(25));

-- Location: LCCOMB_X22_Y13_N20
\NIOS0|nios|A_mul_src2_nxt[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src2\(25),
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[25]~25_combout\);

-- Location: LCFF_X24_Y15_N23
\NIOS0|nios|M_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(26));

-- Location: LCCOMB_X24_Y15_N6
\NIOS0|nios|A_mul_src2_nxt[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src2\(26),
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[26]~26_combout\);

-- Location: LCFF_X25_Y16_N13
\NIOS0|nios|M_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[28]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(28));

-- Location: LCFF_X19_Y14_N15
\NIOS0|nios|M_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[31]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(31));

-- Location: LCCOMB_X35_Y15_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(11),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCFF_X37_Y15_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~31_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X36_Y15_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(13),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(13),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X37_Y15_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(13),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCCOMB_X32_Y10_N6
\NIOS0|addr_router|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal3~3_combout\ = (\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|nios|d_address_line_field\(0) & (!\NIOS0|nios|d_address_offset_field\(2) & \NIOS0|addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(1),
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|nios|d_address_offset_field\(2),
	datad => \NIOS0|addr_router|Equal2~1_combout\,
	combout => \NIOS0|addr_router|Equal3~3_combout\);

-- Location: LCCOMB_X32_Y10_N18
\NIOS0|addr_router|src_data[77]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|src_data[77]~6_combout\ = (\NIOS0|nios|d_address_offset_field\(1) $ (!\NIOS0|nios|d_address_offset_field\(2))) # (!\NIOS0|nios|d_address_line_field\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(1),
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|nios|d_address_offset_field\(2),
	combout => \NIOS0|addr_router|src_data[77]~6_combout\);

-- Location: LCCOMB_X34_Y10_N6
\NIOS0|limiter|has_pending_responses~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|has_pending_responses~3_combout\ = (!\NIOS0|nios|d_write~regout\ & (!\NIOS0|limiter|suppress~2_combout\ & (\NIOS0|cmd_xbar_demux|WideOr0~8_combout\ & \NIOS0|nios|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datab => \NIOS0|limiter|suppress~2_combout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datad => \NIOS0|nios|d_read~regout\,
	combout => \NIOS0|limiter|has_pending_responses~3_combout\);

-- Location: LCCOMB_X22_Y20_N0
\NIOS0|nios|ic_fill_prevent_refill_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_valid_from_E~regout\,
	datab => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	datac => \NIOS0|nios|ic_fill_prevent_refill~regout\,
	datad => \NIOS0|nios|M_ctrl_invalidate_i~regout\,
	combout => \NIOS0|nios|ic_fill_prevent_refill_nxt~combout\);

-- Location: LCCOMB_X24_Y13_N28
\NIOS0|nios|D_src2_reg[21]~116\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(21),
	datab => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|D_src2_reg[21]~81_combout\,
	combout => \NIOS0|nios|D_src2_reg[21]~116_combout\);

-- Location: LCCOMB_X24_Y13_N6
\NIOS0|nios|D_src2[23]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datab => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|D_src2_reg[23]~87_combout\,
	combout => \NIOS0|nios|D_src2[23]~47_combout\);

-- Location: LCCOMB_X25_Y14_N30
\NIOS0|nios|D_src2[28]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datab => \NIOS0|nios|D_src2_reg[28]~102_combout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_src2[28]~52_combout\);

-- Location: LCCOMB_X34_Y13_N2
\NIOS0|rsp_xbar_mux|src_data[4]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[4]~64_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(4) & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[4]~64_combout\);

-- Location: LCCOMB_X24_Y13_N10
\NIOS0|nios|D_src2_reg[23]~118\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datab => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datac => \NIOS0|nios|E_alu_result\(23),
	datad => \NIOS0|nios|D_src2_reg[23]~87_combout\,
	combout => \NIOS0|nios|D_src2_reg[23]~118_combout\);

-- Location: LCCOMB_X19_Y13_N0
\NIOS0|nios|D_src2_reg[30]~121\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(30),
	datab => \NIOS0|nios|D_src2_reg[30]~108_combout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_src2_reg[30]~121_combout\);

-- Location: LCCOMB_X38_Y12_N2
\NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~1_combout\ = !\NIOS0|cmd_xbar_mux_004|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|cmd_xbar_mux_004|arb|grant[1]~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X31_Y11_N2
\NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\NIOS0|cmd_xbar_mux|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|cmd_xbar_mux|arb|grant[1]~1_combout\,
	combout => \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X34_Y17_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|rst_controller|r_sync_rst~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\);

-- Location: LCCOMB_X18_Y21_N0
\NIOS0|nios|A_wr_dst_reg_from_M~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_wr_dst_reg_from_E~regout\,
	combout => \NIOS0|nios|A_wr_dst_reg_from_M~0_combout\);

-- Location: LCCOMB_X35_Y13_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: LCCOMB_X40_Y16_N14
\NIOS0|timer|period_l_register[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[5]~5_combout\ = !\NIOS0|nios|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(5),
	combout => \NIOS0|timer|period_l_register[5]~5_combout\);

-- Location: LCCOMB_X31_Y12_N22
\NIOS0|timer|period_h_register[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[3]~2_combout\ = !\NIOS0|nios|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(3),
	combout => \NIOS0|timer|period_h_register[3]~2_combout\);

-- Location: LCCOMB_X32_Y9_N30
\NIOS0|timer|period_h_register[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[8]~5_combout\ = !\NIOS0|nios|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(8),
	combout => \NIOS0|timer|period_h_register[8]~5_combout\);

-- Location: LCCOMB_X31_Y12_N2
\NIOS0|timer|period_h_register[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[12]~8_combout\ = !\NIOS0|nios|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(12),
	combout => \NIOS0|timer|period_h_register[12]~8_combout\);

-- Location: LCCOMB_X30_Y9_N30
\NIOS0|timer|counter_snapshot[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[7]~0_combout\ = !\NIOS0|timer|internal_counter\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(7),
	combout => \NIOS0|timer|counter_snapshot[7]~0_combout\);

-- Location: LCCOMB_X30_Y9_N26
\NIOS0|timer|counter_snapshot[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[23]~1_combout\ = !\NIOS0|timer|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(23),
	combout => \NIOS0|timer|counter_snapshot[23]~1_combout\);

-- Location: LCCOMB_X29_Y9_N26
\NIOS0|timer|counter_snapshot[24]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[24]~2_combout\ = !\NIOS0|timer|internal_counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(24),
	combout => \NIOS0|timer|counter_snapshot[24]~2_combout\);

-- Location: LCCOMB_X29_Y9_N4
\NIOS0|timer|counter_snapshot[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[5]~6_combout\ = !\NIOS0|timer|internal_counter\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(5),
	combout => \NIOS0|timer|counter_snapshot[5]~6_combout\);

-- Location: LCCOMB_X32_Y8_N22
\NIOS0|timer|counter_snapshot[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[13]~7_combout\ = !\NIOS0|timer|internal_counter\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(13),
	combout => \NIOS0|timer|counter_snapshot[13]~7_combout\);

-- Location: LCCOMB_X32_Y8_N30
\NIOS0|timer|counter_snapshot[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[28]~9_combout\ = !\NIOS0|timer|internal_counter\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(28),
	combout => \NIOS0|timer|counter_snapshot[28]~9_combout\);

-- Location: LCCOMB_X30_Y8_N2
\NIOS0|timer|counter_snapshot[19]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[19]~10_combout\ = !\NIOS0|timer|internal_counter\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(19),
	combout => \NIOS0|timer|counter_snapshot[19]~10_combout\);

-- Location: LCCOMB_X30_Y8_N4
\NIOS0|timer|counter_snapshot[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[3]~11_combout\ = !\NIOS0|timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(3),
	combout => \NIOS0|timer|counter_snapshot[3]~11_combout\);

-- Location: LCCOMB_X29_Y9_N28
\NIOS0|timer|counter_snapshot[27]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[27]~12_combout\ = !\NIOS0|timer|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(27),
	combout => \NIOS0|timer|counter_snapshot[27]~12_combout\);

-- Location: LCCOMB_X30_Y8_N16
\NIOS0|timer|counter_snapshot[18]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[18]~13_combout\ = !\NIOS0|timer|internal_counter\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(18),
	combout => \NIOS0|timer|counter_snapshot[18]~13_combout\);

-- Location: LCCOMB_X30_Y8_N8
\NIOS0|timer|counter_snapshot[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[1]~17_combout\ = !\NIOS0|timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(1),
	combout => \NIOS0|timer|counter_snapshot[1]~17_combout\);

-- Location: LCCOMB_X30_Y8_N10
\NIOS0|timer|counter_snapshot[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[16]~18_combout\ = !\NIOS0|timer|internal_counter\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(16),
	combout => \NIOS0|timer|counter_snapshot[16]~18_combout\);

-- Location: JTAG_X1_Y14_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X12_Y17_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCFF_X13_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCFF_X12_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCFF_X12_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCFF_X12_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCFF_X12_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCFF_X12_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X13_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCFF_X13_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X33_Y19_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCFF_X33_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCFF_X33_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCFF_X33_Y19_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCFF_X33_Y19_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X12_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X12_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: LCCOMB_X12_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\);

-- Location: LCCOMB_X12_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12\);

-- Location: LCCOMB_X12_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout\);

-- Location: LCCOMB_X13_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCFF_X13_Y15_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCCOMB_X33_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\);

-- Location: LCCOMB_X33_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\);

-- Location: LCCOMB_X33_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\);

-- Location: LCCOMB_X33_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\);

-- Location: LCCOMB_X33_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\);

-- Location: LCCOMB_X13_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCFF_X13_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCCOMB_X13_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCFF_X15_Y17_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCFF_X15_Y17_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCFF_X15_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LCFF_X15_Y18_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\);

-- Location: LCFF_X15_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\);

-- Location: LCFF_X15_Y18_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\);

-- Location: LCFF_X15_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\);

-- Location: LCFF_X12_Y17_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCFF_X13_Y18_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X14_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCFF_X34_Y19_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X14_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X14_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0_regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCFF_X15_Y17_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X15_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: LCFF_X15_Y17_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X15_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: LCFF_X15_Y17_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X15_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCFF_X15_Y18_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\);

-- Location: LCCOMB_X15_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: LCFF_X15_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\);

-- Location: LCCOMB_X15_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: LCFF_X15_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\);

-- Location: LCCOMB_X15_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCFF_X15_Y18_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\);

-- Location: LCCOMB_X15_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCFF_X13_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X12_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCCOMB_X12_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCCOMB_X12_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: LCCOMB_X12_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X12_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCFF_X14_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X12_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\);

-- Location: LCCOMB_X13_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\);

-- Location: LCCOMB_X13_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X13_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCCOMB_X15_Y16_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\);

-- Location: LCFF_X13_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X13_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X15_Y16_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\);

-- Location: LCCOMB_X33_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\);

-- Location: LCCOMB_X33_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\);

-- Location: LCCOMB_X33_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\);

-- Location: LCCOMB_X33_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\);

-- Location: LCCOMB_X33_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCFF_X34_Y19_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X34_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X34_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X34_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\);

-- Location: LCCOMB_X14_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X15_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X15_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X15_Y17_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X15_Y16_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datac => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\);

-- Location: LCCOMB_X15_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X15_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X15_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X15_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X14_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X13_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCCOMB_X13_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: LCCOMB_X12_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15_combout\);

-- Location: LCCOMB_X12_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout\);

-- Location: LCCOMB_X12_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\);

-- Location: LCFF_X14_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X14_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: LCCOMB_X14_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\);

-- Location: LCCOMB_X14_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCCOMB_X12_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X13_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCFF_X14_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCFF_X13_Y18_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X13_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X33_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\);

-- Location: LCCOMB_X33_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\);

-- Location: LCCOMB_X34_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\);

-- Location: LCCOMB_X33_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X34_Y19_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X34_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCFF_X14_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X12_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X13_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCFF_X14_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCFF_X13_Y18_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X13_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X33_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X33_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X34_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X34_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCFF_X14_Y15_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCFF_X14_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X13_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X33_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X34_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X34_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCFF_X14_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X14_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\);

-- Location: LCCOMB_X12_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X12_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X37_Y17_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X39_Y18_N8
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(0),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: LCCOMB_X16_Y15_N30
\NIOS0|nios|A_dc_actual_tag[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \NIOS0|nios|A_dc_actual_tag[3]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N14
\NIOS0|nios|M_src2[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(31),
	combout => \NIOS0|nios|M_src2[31]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N12
\NIOS0|nios|E_src2_reg[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2[9]~9_combout\,
	combout => \NIOS0|nios|E_src2_reg[9]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N6
\NIOS0|nios|E_src2_reg[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2[10]~10_combout\,
	combout => \NIOS0|nios|E_src2_reg[10]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N4
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N12
\NIOS0|nios|E_src2_reg[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2[11]~11_combout\,
	combout => \NIOS0|nios|E_src2_reg[11]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N20
\NIOS0|nios|A_dc_rd_data[23]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \NIOS0|nios|A_dc_rd_data[23]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N6
\NIOS0|nios|A_dc_rd_data[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \NIOS0|nios|A_dc_rd_data[31]~feeder_combout\);

-- Location: LCCOMB_X20_Y8_N24
\NIOS0|nios|A_dc_rd_data[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \NIOS0|nios|A_dc_rd_data[25]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N20
\NIOS0|nios|A_dc_rd_data[30]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \NIOS0|nios|A_dc_rd_data[30]~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N24
\NIOS0|nios|A_dc_rd_data[21]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \NIOS0|nios|A_dc_rd_data[21]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N12
\NIOS0|nios|A_dc_rd_data[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \NIOS0|nios|A_dc_rd_data[5]~feeder_combout\);

-- Location: LCCOMB_X18_Y8_N10
\NIOS0|nios|A_dc_rd_data[20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \NIOS0|nios|A_dc_rd_data[20]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N20
\NIOS0|nios|A_dc_rd_data[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \NIOS0|nios|A_dc_rd_data[3]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N30
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]~feeder_combout\);

-- Location: LCCOMB_X29_Y9_N24
\NIOS0|timer|counter_snapshot[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[21]~feeder_combout\ = \NIOS0|timer|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(21),
	combout => \NIOS0|timer|counter_snapshot[21]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N24
\NIOS0|nios|M_st_data[30]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data[30]~6_combout\,
	combout => \NIOS0|nios|M_st_data[30]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(1),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X35_Y17_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(2),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X35_Y17_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(5),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N12
\NIOS0|nios|M_iw[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_iw\(13),
	combout => \NIOS0|nios|M_iw[13]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N8
\NIOS0|nios|M_iw[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_iw\(5),
	combout => \NIOS0|nios|M_iw[5]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N22
\NIOS0|nios|M_iw[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_iw\(4),
	combout => \NIOS0|nios|M_iw[4]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N4
\NIOS0|nios|M_src1[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(6),
	combout => \NIOS0|nios|M_src1[6]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N8
\NIOS0|nios|M_src1[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src1\(3),
	combout => \NIOS0|nios|M_src1[3]~feeder_combout\);

-- Location: LCCOMB_X39_Y19_N10
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: LCCOMB_X26_Y19_N12
\NIOS0|nios|E_pc[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(12),
	combout => \NIOS0|nios|E_pc[12]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N20
\NIOS0|nios|M_src2[21]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(21),
	combout => \NIOS0|nios|M_src2[21]~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N10
\NIOS0|nios|M_src2[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(24),
	combout => \NIOS0|nios|M_src2[24]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N2
\NIOS0|nios|M_src2[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(25),
	combout => \NIOS0|nios|M_src2[25]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N12
\NIOS0|nios|M_src2[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(28),
	combout => \NIOS0|nios|M_src2[28]~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N14
\NIOS0|nios|A_dc_wb_tag[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|A_dc_actual_tag\(3),
	combout => \NIOS0|nios|A_dc_wb_tag[3]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N26
\NIOS0|nios|A_ctrl_ld16~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_ctrl_ld16~regout\,
	combout => \NIOS0|nios|A_ctrl_ld16~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N6
\NIOS0|nios|A_dc_xfer_rd_data_active~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	combout => \NIOS0|nios|A_dc_xfer_rd_data_active~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N12
\NIOS0|nios|A_dc_xfer_wr_active~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|A_dc_xfer_rd_data_active~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_active~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N8
\NIOS0|nios|M_control_reg_rddata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_control_reg_rddata\(1),
	combout => \NIOS0|nios|M_control_reg_rddata[1]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(16),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N12
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(11),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N20
\NIOS0|timer_s1_translator|av_readdata_pre[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|av_readdata_pre[1]~feeder_combout\ = \NIOS0|timer|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|readdata\(1),
	combout => \NIOS0|timer_s1_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(10),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: LCCOMB_X39_Y19_N24
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X13_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X13_Y17_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X13_Y17_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X13_Y17_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X13_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X13_Y17_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X13_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X13_Y17_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X13_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: LCFF_X13_Y18_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X13_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X13_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X13_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCFF_X13_Y18_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X13_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCFF_X13_Y18_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X13_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X13_Y18_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X13_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X13_Y17_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X12_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X12_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X13_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X13_Y17_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X13_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X13_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X13_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X13_Y18_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X13_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X13_Y17_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X13_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCFF_X13_Y17_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X13_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X13_Y17_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: CLKCTRL_G3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X13_Y16_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X13_Y16_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X13_Y16_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X13_Y16_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X13_Y16_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCFF_X13_Y16_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X13_Y16_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X13_Y16_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X13_Y16_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X13_Y16_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X13_Y16_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X13_Y16_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X13_Y16_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X13_Y16_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X13_Y16_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y16_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X13_Y16_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X13_Y16_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: LCFF_X13_Y16_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X13_Y16_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCFF_X13_Y16_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X16_Y16_N16
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X15_Y16_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X15_Y16_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X15_Y16_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\);

-- Location: LCCOMB_X13_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X13_Y18_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X15_Y16_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X15_Y16_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\);

-- Location: LCFF_X15_Y16_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X24_Y18_N28
\NIOS0|nios|E_valid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid_from_D~regout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	combout => \NIOS0|nios|E_valid~1_combout\);

-- Location: LCCOMB_X18_Y18_N8
\NIOS0|nios|F_iw[5]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datab => \NIOS0|nios|norm_intr_req~0_combout\,
	datac => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datad => \NIOS0|nios|hbreak_enabled~regout\,
	combout => \NIOS0|nios|F_iw[5]~6_combout\);

-- Location: LCCOMB_X34_Y17_N26
\NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X15_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X14_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X14_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCFF_X14_Y17_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X14_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X14_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X14_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: LCFF_X15_Y18_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\);

-- Location: LCCOMB_X15_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: LCCOMB_X14_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X14_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X15_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X14_Y17_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\);

-- Location: LCFF_X15_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\);

-- Location: LCCOMB_X15_Y16_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\);

-- Location: LCCOMB_X15_Y16_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X15_Y16_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\);

-- Location: LCFF_X15_Y16_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X15_Y17_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X14_Y17_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X14_Y17_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X14_Y17_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X15_Y17_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X15_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X15_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\);

-- Location: LCFF_X15_Y17_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X15_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCFF_X15_Y17_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X15_Y17_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: LCFF_X15_Y17_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X38_Y16_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\);

-- Location: LCCOMB_X13_Y17_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X14_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X14_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X13_Y16_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCFF_X13_Y16_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X13_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X13_Y17_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X14_Y17_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X34_Y19_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X34_Y16_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~52_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(22),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X34_Y19_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X36_Y16_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\);

-- Location: LCFF_X34_Y16_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~53_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X36_Y17_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X36_Y17_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X36_Y17_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X36_Y17_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X36_Y17_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_udr~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X36_Y17_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X34_Y16_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCCOMB_X37_Y16_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X37_Y17_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[36]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[36]~21_combout\);

-- Location: LCFF_X37_Y16_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~20_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X37_Y16_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(37),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCFF_X37_Y16_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~22_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X37_Y17_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: LCFF_X37_Y17_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X36_Y17_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X36_Y17_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\);

-- Location: LCCOMB_X36_Y17_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: LCFF_X36_Y17_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X36_Y17_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: LCFF_X36_Y17_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X36_Y17_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|sync2_uir~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X36_Y17_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X38_Y14_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(0));

-- Location: LCFF_X38_Y14_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(1));

-- Location: LCFF_X39_Y14_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCCOMB_X38_Y14_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(1),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X35_Y15_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(21),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCFF_X35_Y15_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~22_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X30_Y15_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(21),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(21),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X34_Y16_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(23),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~62_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCFF_X34_Y16_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~63_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X34_Y16_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(22),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: LCFF_X34_Y16_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X36_Y17_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCFF_X36_Y17_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.100~regout\);

-- Location: LCCOMB_X37_Y17_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[35]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.100~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X34_Y19_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X37_Y17_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(35),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X37_Y17_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~24_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~23_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCFF_X37_Y17_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[35]~6_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~25_combout\,
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X37_Y17_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[35]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(35),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[35]~feeder_combout\);

-- Location: LCFF_X37_Y17_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[35]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X38_Y14_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(1),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(35),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(0),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X36_Y16_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(35),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCFF_X36_Y16_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~32_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(34));

-- Location: LCFF_X39_Y14_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X37_Y13_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCFF_X46_Y14_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetrequest~regout\);

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCCOMB_X46_Y14_N16
\NIOS0|rst_controller|merged_reset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|merged_reset~0_combout\ = (\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetrequest~regout\) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetrequest~regout\,
	datad => \KEY~combout\(0),
	combout => \NIOS0|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G4
\NIOS0|rst_controller|merged_reset~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \NIOS0|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \NIOS0|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: LCFF_X34_Y17_N27
\NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X34_Y17_N24
\NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X34_Y17_N25
\NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X34_Y17_N14
\NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: LCFF_X34_Y17_N15
\NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	aclr => \NIOS0|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: LCCOMB_X34_Y17_N28
\NIOS0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X34_Y17_N29
\NIOS0|rst_controller|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X34_Y17_N6
\NIOS0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCFF_X34_Y17_N7
\NIOS0|rst_controller|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X34_Y17_N0
\NIOS0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: LCFF_X34_Y17_N1
\NIOS0|rst_controller|altera_reset_synchronizer_int_chain[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X34_Y17_N12
\NIOS0|rst_controller|r_sync_rst_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|r_sync_rst_chain[1]~feeder_combout\ = \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \NIOS0|rst_controller|r_sync_rst_chain[1]~feeder_combout\);

-- Location: LCFF_X34_Y17_N13
\NIOS0|rst_controller|r_sync_rst_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|r_sync_rst_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X34_Y17_N22
\NIOS0|rst_controller|r_sync_rst_dly~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|r_sync_rst_dly~feeder_combout\ = \NIOS0|rst_controller|r_sync_rst_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|rst_controller|r_sync_rst_chain\(1),
	combout => \NIOS0|rst_controller|r_sync_rst_dly~feeder_combout\);

-- Location: LCFF_X34_Y17_N23
\NIOS0|rst_controller|r_sync_rst_dly\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|r_sync_rst_dly~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|r_sync_rst_dly~regout\);

-- Location: LCCOMB_X34_Y17_N10
\NIOS0|rst_controller|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rst_controller|WideOr0~0_combout\ = (\NIOS0|rst_controller|r_sync_rst_dly~regout\ & ((\NIOS0|rst_controller|r_sync_rst_chain\(1)) # (\NIOS0|rst_controller|r_sync_rst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rst_controller|r_sync_rst_chain\(1),
	datac => \NIOS0|rst_controller|r_sync_rst~regout\,
	datad => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	combout => \NIOS0|rst_controller|WideOr0~0_combout\);

-- Location: LCFF_X34_Y17_N11
\NIOS0|rst_controller|r_sync_rst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|rst_controller|r_sync_rst~regout\);

-- Location: CLKCTRL_G6
\NIOS0|rst_controller|r_sync_rst~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \NIOS0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \NIOS0|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: LCFF_X18_Y18_N9
\NIOS0|nios|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[5]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(5));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X35_Y10_N14
\NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\ = !\NIOS0|cmd_xbar_mux_003|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|cmd_xbar_mux_003|arb|grant[1]~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X19_Y20_N26
\NIOS0|nios|ic_fill_dp_offset_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_initial_offset\(0),
	datac => \NIOS0|nios|ic_fill_dp_offset\(0),
	datad => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	combout => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: LCFF_X36_Y12_N9
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\);

-- Location: LCCOMB_X19_Y19_N14
\NIOS0|nios|D_ic_fill_starting~1_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	combout => \NIOS0|nios|D_ic_fill_starting~1_wirecell_combout\);

-- Location: LCCOMB_X34_Y12_N26
\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCFF_X34_Y12_N27
\NIOS0|sysid_control_slave_translator|waitrequest_reset_override\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\);

-- Location: LCCOMB_X19_Y18_N14
\NIOS0|nios|F_ctrl_a_not_src~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \NIOS0|nios|F_iw[1]~9_combout\,
	combout => \NIOS0|nios|F_ctrl_a_not_src~0_combout\);

-- Location: LCFF_X19_Y18_N15
\NIOS0|nios|D_ctrl_a_not_src\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_a_not_src~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_a_not_src~regout\);

-- Location: LCFF_X20_Y12_N31
\NIOS0|nios|A_ctrl_mul_lsw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_mul_lsw~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_mul_lsw~regout\);

-- Location: LCCOMB_X23_Y11_N16
\NIOS0|nios|A_dc_rd_data_cnt_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdatavalid_d1~regout\,
	datab => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	datac => \NIOS0|nios|A_dc_rd_data_cnt\(0),
	combout => \NIOS0|nios|A_dc_rd_data_cnt_nxt[0]~3_combout\);

-- Location: LCFF_X32_Y11_N25
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\);

-- Location: LCFF_X20_Y18_N25
\NIOS0|nios|E_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(5));

-- Location: LCCOMB_X19_Y20_N30
\NIOS0|nios|ic_fill_dp_offset_nxt[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_initial_offset\(1),
	datab => \NIOS0|nios|ic_fill_dp_offset\(0),
	datac => \NIOS0|nios|ic_fill_dp_offset\(1),
	datad => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	combout => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: LCFF_X19_Y20_N31
\NIOS0|nios|ic_fill_dp_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X19_Y19_N2
\NIOS0|nios|ic_tag_wraddress_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc\(3),
	datab => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	datac => \NIOS0|nios|ic_fill_line\(0),
	combout => \NIOS0|nios|ic_tag_wraddress_nxt~0_combout\);

-- Location: LCFF_X19_Y19_N3
\NIOS0|nios|ic_fill_line[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_line\(0));

-- Location: LCFF_X20_Y16_N17
\NIOS0|nios|E_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(2));

-- Location: LCCOMB_X25_Y20_N14
\NIOS0|nios|D_ctrl_late_result~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(2),
	datab => \NIOS0|nios|D_iw\(1),
	datac => \NIOS0|nios|D_iw\(4),
	datad => \NIOS0|nios|D_iw\(0),
	combout => \NIOS0|nios|D_ctrl_late_result~2_combout\);

-- Location: LCCOMB_X24_Y20_N14
\NIOS0|nios|D_ctrl_late_result~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(4),
	datab => \NIOS0|nios|D_ctrl_late_result~2_combout\,
	datac => \NIOS0|nios|D_op_rdctl~1_combout\,
	datad => \NIOS0|nios|D_iw\(3),
	combout => \NIOS0|nios|D_ctrl_late_result~6_combout\);

-- Location: LCCOMB_X25_Y20_N8
\NIOS0|nios|Equal171~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(4),
	datad => \NIOS0|nios|D_iw\(3),
	combout => \NIOS0|nios|Equal171~0_combout\);

-- Location: LCCOMB_X25_Y20_N26
\NIOS0|nios|Equal171~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(0),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|Equal171~0_combout\,
	combout => \NIOS0|nios|Equal171~1_combout\);

-- Location: LCCOMB_X24_Y17_N22
\NIOS0|nios|Equal171~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_iw\(0),
	combout => \NIOS0|nios|Equal171~2_combout\);

-- Location: LCCOMB_X25_Y18_N6
\NIOS0|nios|Equal154~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(11),
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|Equal154~0_combout\);

-- Location: LCCOMB_X24_Y20_N22
\NIOS0|nios|D_ctrl_alu_subtract~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|Equal154~0_combout\,
	datad => \NIOS0|nios|Equal154~1_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X24_Y17_N30
\NIOS0|nios|D_ctrl_cmp~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_cmp~0_combout\,
	datab => \NIOS0|nios|Equal171~2_combout\,
	datac => \NIOS0|nios|Equal171~0_combout\,
	datad => \NIOS0|nios|D_ctrl_alu_subtract~1_combout\,
	combout => \NIOS0|nios|D_ctrl_cmp~1_combout\);

-- Location: LCFF_X24_Y17_N31
\NIOS0|nios|E_ctrl_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_cmp~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_cmp~regout\);

-- Location: LCCOMB_X25_Y18_N30
\NIOS0|nios|D_ctrl_logic~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(11),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|D_ctrl_logic~1_combout\);

-- Location: LCCOMB_X24_Y20_N12
\NIOS0|nios|D_op_rdctl~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(3),
	datac => \NIOS0|nios|D_iw\(4),
	combout => \NIOS0|nios|D_op_rdctl~0_combout\);

-- Location: LCCOMB_X25_Y20_N18
\NIOS0|nios|D_ctrl_logic~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(0),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_op_rdctl~0_combout\,
	combout => \NIOS0|nios|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X25_Y18_N10
\NIOS0|nios|D_ctrl_logic~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal171~1_combout\,
	datab => \NIOS0|nios|D_ctrl_logic~1_combout\,
	datac => \NIOS0|nios|D_ctrl_logic~0_combout\,
	datad => \NIOS0|nios|D_iw\(13),
	combout => \NIOS0|nios|D_ctrl_logic~2_combout\);

-- Location: LCFF_X25_Y18_N11
\NIOS0|nios|E_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_logic~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_logic~regout\);

-- Location: LCCOMB_X24_Y17_N0
\NIOS0|nios|E_alu_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datab => \NIOS0|nios|E_ctrl_cmp~regout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result~0_combout\);

-- Location: LCFF_X22_Y20_N5
\NIOS0|nios|D_iw_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_hit~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw_valid~regout\);

-- Location: LCCOMB_X25_Y20_N4
\NIOS0|nios|F_kill~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_op_rdctl~0_combout\,
	combout => \NIOS0|nios|F_kill~3_combout\);

-- Location: LCCOMB_X18_Y19_N12
\NIOS0|nios|F_iw[15]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[15]~2_combout\);

-- Location: LCFF_X18_Y19_N13
\NIOS0|nios|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[15]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(15));

-- Location: LCCOMB_X23_Y20_N22
\NIOS0|nios|D_ctrl_shift_right_arith~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_iw\(14),
	datad => \NIOS0|nios|D_iw\(15),
	combout => \NIOS0|nios|D_ctrl_shift_right_arith~0_combout\);

-- Location: LCCOMB_X23_Y20_N8
\NIOS0|nios|F_kill~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(15),
	datab => \NIOS0|nios|D_iw\(14),
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(11),
	combout => \NIOS0|nios|F_kill~0_combout\);

-- Location: LCCOMB_X23_Y20_N10
\NIOS0|nios|F_kill~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|F_kill~0_combout\,
	combout => \NIOS0|nios|F_kill~1_combout\);

-- Location: LCCOMB_X23_Y20_N24
\NIOS0|nios|F_kill~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal154~2_combout\,
	datab => \NIOS0|nios|D_ctrl_shift_right_arith~0_combout\,
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|F_kill~1_combout\,
	combout => \NIOS0|nios|F_kill~2_combout\);

-- Location: LCCOMB_X22_Y20_N8
\NIOS0|nios|F_kill~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_pred_taken~0_combout\,
	datab => \NIOS0|nios|D_issue~regout\,
	datac => \NIOS0|nios|F_kill~3_combout\,
	datad => \NIOS0|nios|F_kill~2_combout\,
	combout => \NIOS0|nios|F_kill~4_combout\);

-- Location: LCCOMB_X22_Y20_N22
\NIOS0|nios|F_kill~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|F_kill~4_combout\,
	datad => \NIOS0|nios|D_refetch~0_combout\,
	combout => \NIOS0|nios|F_kill~5_combout\);

-- Location: LCFF_X22_Y20_N23
\NIOS0|nios|D_kill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_kill~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_kill~regout\);

-- Location: LCCOMB_X22_Y20_N12
\NIOS0|nios|D_refetch~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_iw_valid~regout\,
	datad => \NIOS0|nios|D_kill~regout\,
	combout => \NIOS0|nios|D_refetch~0_combout\);

-- Location: LCCOMB_X22_Y20_N10
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_pred_taken~0_combout\,
	datab => \NIOS0|nios|D_issue~regout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|D_refetch~0_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\);

-- Location: LCCOMB_X25_Y18_N18
\NIOS0|nios|D_ctrl_break~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(15),
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|D_iw\(13),
	combout => \NIOS0|nios|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X25_Y18_N24
\NIOS0|nios|D_ctrl_break~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datab => \NIOS0|nios|D_ctrl_break~0_combout\,
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|D_ctrl_break~1_combout\);

-- Location: LCFF_X25_Y18_N25
\NIOS0|nios|E_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_break~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_break~regout\);

-- Location: LCCOMB_X25_Y18_N22
\NIOS0|nios|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(11),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X25_Y18_N28
\NIOS0|nios|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datac => \NIOS0|nios|D_iw\(15),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X25_Y18_N16
\NIOS0|nios|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal171~1_combout\,
	datab => \NIOS0|nios|D_ctrl_exception~1_combout\,
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_ctrl_exception~0_combout\,
	combout => \NIOS0|nios|D_ctrl_exception~2_combout\);

-- Location: LCFF_X25_Y18_N17
\NIOS0|nios|E_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_exception~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_exception~regout\);

-- Location: LCCOMB_X25_Y18_N2
\NIOS0|nios|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datab => \NIOS0|nios|D_ctrl_break~0_combout\,
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|D_ctrl_crst~0_combout\);

-- Location: LCFF_X25_Y18_N3
\NIOS0|nios|E_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_crst~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_crst~regout\);

-- Location: LCCOMB_X26_Y19_N30
\NIOS0|nios|M_pipe_flush_waddr_nxt[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_extra_pc\(3),
	datab => \NIOS0|nios|E_ctrl_break~regout\,
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_ctrl_crst~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[3]~2_combout\);

-- Location: LCCOMB_X26_Y19_N2
\NIOS0|nios|M_pipe_flush_waddr[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(5),
	datab => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[3]~2_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[3]~0_combout\);

-- Location: LCFF_X21_Y21_N29
\NIOS0|nios|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(3));

-- Location: LCFF_X20_Y19_N27
\NIOS0|nios|D_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(3));

-- Location: LCCOMB_X19_Y19_N18
\NIOS0|nios|E_pc[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_pc\(3),
	combout => \NIOS0|nios|E_pc[3]~feeder_combout\);

-- Location: LCFF_X19_Y19_N19
\NIOS0|nios|E_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(3));

-- Location: LCCOMB_X18_Y19_N18
\NIOS0|nios|F_iw[16]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datac => \NIOS0|nios|hbreak_enabled~regout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[16]~1_combout\);

-- Location: LCFF_X18_Y19_N19
\NIOS0|nios|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[16]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(16));

-- Location: LCFF_X20_Y18_N9
\NIOS0|nios|E_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(16),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(16));

-- Location: LCFF_X20_Y18_N31
\NIOS0|nios|E_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(11));

-- Location: LCCOMB_X20_Y18_N8
\NIOS0|nios|E_hbreak_req~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid_from_D~regout\,
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|E_iw\(16),
	datad => \NIOS0|nios|E_iw\(11),
	combout => \NIOS0|nios|E_hbreak_req~0_combout\);

-- Location: LCFF_X20_Y16_N29
\NIOS0|nios|E_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(3));

-- Location: LCFF_X20_Y16_N27
\NIOS0|nios|E_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(4));

-- Location: LCCOMB_X20_Y16_N26
\NIOS0|nios|Equal209~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(2),
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|E_iw\(4),
	datad => \NIOS0|nios|E_iw\(1),
	combout => \NIOS0|nios|Equal209~0_combout\);

-- Location: LCCOMB_X20_Y18_N24
\NIOS0|nios|Equal209~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_iw\(3),
	datac => \NIOS0|nios|E_iw\(5),
	datad => \NIOS0|nios|Equal209~0_combout\,
	combout => \NIOS0|nios|Equal209~1_combout\);

-- Location: LCCOMB_X20_Y18_N10
\NIOS0|nios|E_hbreak_req\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_hbreak_req~1_combout\,
	datab => \NIOS0|nios|E_hbreak_req~0_combout\,
	datac => \NIOS0|nios|Equal209~1_combout\,
	datad => \NIOS0|nios|hbreak_req~0_combout\,
	combout => \NIOS0|nios|E_hbreak_req~combout\);

-- Location: LCFF_X26_Y19_N3
\NIOS0|nios|M_pipe_flush_waddr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[3]~0_combout\,
	sdata => \NIOS0|nios|E_pc\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X21_Y21_N28
\NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~4_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(3),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~5_combout\);

-- Location: LCCOMB_X32_Y11_N28
\NIOS0|cmd_xbar_mux|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\NIOS0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \NIOS0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: LCFF_X32_Y11_N29
\NIOS0|cmd_xbar_mux|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux|packet_in_progress~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux|packet_in_progress~regout\);

-- Location: LCCOMB_X32_Y11_N22
\NIOS0|cmd_xbar_mux|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|update_grant~1_combout\ = (\NIOS0|cmd_xbar_mux|WideOr1~combout\ & (\NIOS0|cmd_xbar_mux|update_grant~0_combout\)) # (!\NIOS0|cmd_xbar_mux|WideOr1~combout\ & ((!\NIOS0|cmd_xbar_mux|packet_in_progress~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|update_grant~0_combout\,
	datab => \NIOS0|cmd_xbar_mux|packet_in_progress~regout\,
	datad => \NIOS0|cmd_xbar_mux|WideOr1~combout\,
	combout => \NIOS0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCFF_X32_Y11_N17
\NIOS0|cmd_xbar_mux|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux|arb|grant[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux|saved_grant\(0));

-- Location: LCFF_X25_Y19_N5
\NIOS0|nios|D_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(10));

-- Location: LCFF_X27_Y19_N27
\NIOS0|nios|ic_fill_tag[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_tag\(1));

-- Location: LCCOMB_X24_Y17_N24
\NIOS0|nios|D_compare_op[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(15),
	datab => \NIOS0|nios|Equal171~2_combout\,
	datac => \NIOS0|nios|Equal171~0_combout\,
	datad => \NIOS0|nios|D_iw\(4),
	combout => \NIOS0|nios|D_compare_op[1]~0_combout\);

-- Location: LCCOMB_X24_Y20_N24
\NIOS0|nios|D_ctrl_alu_force_xor~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datab => \NIOS0|nios|Equal154~0_combout\,
	datac => \NIOS0|nios|D_iw\(15),
	datad => \NIOS0|nios|Equal154~1_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_force_xor~0_combout\);

-- Location: LCCOMB_X25_Y20_N20
\NIOS0|nios|D_ctrl_alu_force_xor~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_ctrl_alu_force_xor~0_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_force_xor~1_combout\);

-- Location: LCCOMB_X25_Y20_N22
\NIOS0|nios|D_ctrl_alu_force_xor~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(4),
	datab => \NIOS0|nios|D_ctrl_alu_force_xor~1_combout\,
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_iw\(3),
	combout => \NIOS0|nios|D_ctrl_alu_force_xor~2_combout\);

-- Location: LCCOMB_X25_Y17_N8
\NIOS0|nios|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(0),
	datab => \NIOS0|nios|D_ctrl_alu_force_xor~3_combout\,
	datac => \NIOS0|nios|D_compare_op[1]~0_combout\,
	datad => \NIOS0|nios|D_ctrl_alu_force_xor~2_combout\,
	combout => \NIOS0|nios|D_logic_op[1]~0_combout\);

-- Location: LCFF_X25_Y17_N9
\NIOS0|nios|E_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_logic_op[1]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_logic_op\(1));

-- Location: LCFF_X23_Y19_N3
\NIOS0|nios|D_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(0));

-- Location: LCCOMB_X27_Y20_N24
\NIOS0|limiter_001|save_dest_id~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|save_dest_id~0_combout\ = (\NIOS0|nios|i_read~regout\ & !\NIOS0|limiter_001|suppress~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|i_read~regout\,
	datac => \NIOS0|limiter_001|suppress~1_combout\,
	combout => \NIOS0|limiter_001|save_dest_id~0_combout\);

-- Location: LCFF_X27_Y19_N23
\NIOS0|limiter_001|last_channel[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router_001|src_channel[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter_001|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter_001|last_channel\(0));

-- Location: LCFF_X27_Y19_N31
\NIOS0|limiter_001|last_channel[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router_001|Equal2~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter_001|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter_001|last_channel\(2));

-- Location: LCCOMB_X18_Y19_N26
\NIOS0|nios|F_iw[1]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datac => \NIOS0|nios|hbreak_enabled~regout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[1]~12_combout\);

-- Location: LCCOMB_X19_Y18_N12
\NIOS0|nios|F_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datab => \NIOS0|nios|F_iw[2]~10_combout\,
	datac => \NIOS0|nios|F_iw[1]~12_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \NIOS0|nios|F_ctrl_b_is_dst~0_combout\);

-- Location: LCFF_X19_Y18_N13
\NIOS0|nios|D_ctrl_b_is_dst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_b_is_dst~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_b_is_dst~regout\);

-- Location: LCCOMB_X24_Y11_N20
\NIOS0|nios|A_dc_wb_wr_starting\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_wb_rd_data_first~regout\,
	datac => \NIOS0|nios|d_read~regout\,
	combout => \NIOS0|nios|A_dc_wb_wr_starting~combout\);

-- Location: LCCOMB_X23_Y11_N30
\NIOS0|nios|d_address_offset_field_nxt[0]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_has_started~regout\,
	datab => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datac => \NIOS0|nios|A_dc_wb_active~regout\,
	datad => \NIOS0|nios|A_dc_want_fill~regout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[0]~16_combout\);

-- Location: LCCOMB_X27_Y11_N22
\NIOS0|nios|d_address_offset_field_nxt[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(2),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datac => \NIOS0|nios|A_mem_baddr\(2),
	datad => \NIOS0|nios|d_address_offset_field_nxt[0]~16_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[0]~6_combout\);

-- Location: LCCOMB_X27_Y11_N8
\NIOS0|nios|d_address_offset_field_nxt[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|timer_s1_translator|av_begintransfer~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|nios|d_address_offset_field_nxt[0]~6_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[0]~7_combout\);

-- Location: LCCOMB_X27_Y11_N16
\NIOS0|nios|d_address_offset_field_nxt[0]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|limiter|suppress~2_combout\,
	datac => \NIOS0|nios|d_address_offset_field_nxt[0]~7_combout\,
	datad => \NIOS0|nios|d_address_offset_field_nxt[0]~6_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[0]~8_combout\);

-- Location: LCCOMB_X25_Y11_N14
\NIOS0|nios|A_dc_wr_data_cnt_nxt[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datab => \NIOS0|nios|A_dc_wr_data_cnt\(0),
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[0]~7_combout\);

-- Location: LCCOMB_X25_Y11_N2
\NIOS0|nios|A_dc_wr_data_cnt_nxt[0]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|nios|A_dc_wr_data_cnt_nxt[0]~7_combout\,
	datac => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datad => \NIOS0|limiter|suppress~2_combout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[0]~8_combout\);

-- Location: LCCOMB_X21_Y11_N14
\NIOS0|nios|A_dc_wr_data_cnt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datab => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|limiter|suppress~2_combout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt[0]~0_combout\);

-- Location: LCCOMB_X20_Y17_N22
\NIOS0|nios|D_src1_reg[5]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[5]~13_combout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(5),
	combout => \NIOS0|nios|D_src1_reg[5]~14_combout\);

-- Location: LCFF_X20_Y17_N23
\NIOS0|nios|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[5]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(5));

-- Location: LCCOMB_X18_Y18_N18
\NIOS0|nios|F_ctrl_ignore_dst\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_iw[0]~11_combout\,
	datac => \NIOS0|nios|F_iw[1]~9_combout\,
	datad => \NIOS0|nios|F_iw[2]~10_combout\,
	combout => \NIOS0|nios|F_ctrl_ignore_dst~combout\);

-- Location: LCFF_X18_Y18_N19
\NIOS0|nios|D_ctrl_ignore_dst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_ignore_dst~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_ignore_dst~regout\);

-- Location: LCCOMB_X16_Y18_N28
\NIOS0|nios|D_wr_dst_reg\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Equal298~3_combout\,
	datac => \NIOS0|nios|D_ctrl_ignore_dst~regout\,
	datad => \NIOS0|nios|D_valid~combout\,
	combout => \NIOS0|nios|D_wr_dst_reg~combout\);

-- Location: LCFF_X16_Y18_N29
\NIOS0|nios|E_wr_dst_reg_from_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_wr_dst_reg~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_wr_dst_reg_from_D~regout\);

-- Location: LCCOMB_X18_Y21_N30
\NIOS0|nios|E_wr_dst_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_wr_dst_reg_from_D~regout\,
	datac => \NIOS0|nios|E_hbreak_req~combout\,
	datad => \NIOS0|nios|M_pipe_flush~regout\,
	combout => \NIOS0|nios|E_wr_dst_reg~0_combout\);

-- Location: LCFF_X34_Y11_N15
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\);

-- Location: LCCOMB_X34_Y11_N14
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\)) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\NIOS0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\,
	datad => \NIOS0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X34_Y11_N27
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\);

-- Location: LCFF_X27_Y19_N25
\NIOS0|limiter_001|last_channel[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router_001|Equal3~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter_001|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter_001|last_channel\(1));

-- Location: LCCOMB_X27_Y19_N18
\NIOS0|cmd_xbar_demux_001|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\NIOS0|nios|i_read~regout\ & (\NIOS0|addr_router_001|Equal3~1_combout\ & ((\NIOS0|limiter_001|last_channel\(1)) # (!\NIOS0|limiter_001|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|i_read~regout\,
	datab => \NIOS0|limiter_001|has_pending_responses~regout\,
	datac => \NIOS0|limiter_001|last_channel\(1),
	datad => \NIOS0|addr_router_001|Equal3~1_combout\,
	combout => \NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X37_Y11_N18
\NIOS0|cmd_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|WideOr1~combout\ = (\NIOS0|cmd_xbar_mux_001|saved_grant\(0) & ((\NIOS0|cmd_xbar_demux|src1_valid~1_combout\) # ((\NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\ & \NIOS0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\NIOS0|cmd_xbar_mux_001|saved_grant\(0) & (((\NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\ & \NIOS0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \NIOS0|cmd_xbar_demux|src1_valid~1_combout\,
	datac => \NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \NIOS0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X35_Y11_N30
\NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\ & (\NIOS0|cmd_xbar_mux_001|src_data\(55) & (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & 
-- \NIOS0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \NIOS0|cmd_xbar_mux_001|src_data\(55),
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X35_Y11_N31
\NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X34_Y11_N26
\NIOS0|rsp_xbar_demux_001|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_demux_001|src1_valid~combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X35_Y14_N14
\NIOS0|cmd_xbar_mux_004|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(42) = (\NIOS0|nios|d_address_line_field\(1) & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0)) # ((\NIOS0|nios|ic_fill_line\(1) & \NIOS0|cmd_xbar_mux_004|saved_grant\(1))))) # (!\NIOS0|nios|d_address_line_field\(1) & 
-- (\NIOS0|nios|ic_fill_line\(1) & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_line_field\(1),
	datab => \NIOS0|nios|ic_fill_line\(1),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(42));

-- Location: LCFF_X35_Y14_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(4));

-- Location: LCCOMB_X23_Y16_N2
\NIOS0|nios|E_logic_result[3]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(3),
	datab => \NIOS0|nios|E_src1\(3),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_logic_op\(0),
	combout => \NIOS0|nios|E_logic_result[3]~31_combout\);

-- Location: LCCOMB_X25_Y20_N2
\NIOS0|nios|Equal77~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_iw\(0),
	combout => \NIOS0|nios|Equal77~0_combout\);

-- Location: LCCOMB_X25_Y20_N24
\NIOS0|nios|Equal80~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_iw\(0),
	combout => \NIOS0|nios|Equal80~0_combout\);

-- Location: LCCOMB_X24_Y20_N30
\NIOS0|nios|D_ctrl_alu_signed_comparison~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(3),
	datab => \NIOS0|nios|Equal77~0_combout\,
	datac => \NIOS0|nios|D_iw\(4),
	datad => \NIOS0|nios|Equal80~0_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: LCCOMB_X24_Y20_N16
\NIOS0|nios|D_ctrl_alu_signed_comparison~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_op_cmpge~0_combout\,
	datab => \NIOS0|nios|D_ctrl_alu_signed_comparison~0_combout\,
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|Equal154~1_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_signed_comparison~1_combout\);

-- Location: LCCOMB_X23_Y20_N2
\NIOS0|nios|D_ctrl_alu_subtract~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(11),
	combout => \NIOS0|nios|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X24_Y20_N0
\NIOS0|nios|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datab => \NIOS0|nios|D_ctrl_alu_subtract~1_combout\,
	datac => \NIOS0|nios|D_iw\(15),
	datad => \NIOS0|nios|D_ctrl_alu_subtract~0_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X24_Y20_N10
\NIOS0|nios|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_op_cmpge~0_combout\,
	datab => \NIOS0|nios|Equal154~0_combout\,
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|D_ctrl_alu_subtract~2_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X24_Y20_N8
\NIOS0|nios|D_ctrl_alu_subtract~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_alu_subtract~5_combout\,
	datab => \NIOS0|nios|D_iw\(0),
	datac => \NIOS0|nios|D_ctrl_alu_signed_comparison~1_combout\,
	datad => \NIOS0|nios|D_ctrl_alu_subtract~3_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_subtract~6_combout\);

-- Location: LCFF_X24_Y20_N9
\NIOS0|nios|E_ctrl_alu_subtract\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_alu_subtract~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_alu_subtract~regout\);

-- Location: LCCOMB_X18_Y14_N24
\NIOS0|nios|E_src2[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2[2]~2_combout\,
	combout => \NIOS0|nios|E_src2[2]~feeder_combout\);

-- Location: LCCOMB_X18_Y18_N10
\NIOS0|nios|F_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ctrl_hi_imm16~0_combout\,
	datac => \NIOS0|nios|F_iw[5]~6_combout\,
	datad => \NIOS0|nios|F_iw[2]~10_combout\,
	combout => \NIOS0|nios|F_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X18_Y18_N11
\NIOS0|nios|D_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_hi_imm16~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X18_Y14_N14
\NIOS0|nios|D_src2_imm[2]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(8),
	datac => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[2]~7_combout\);

-- Location: LCCOMB_X18_Y18_N4
\NIOS0|nios|Equal2~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_iw[0]~11_combout\,
	datac => \NIOS0|nios|F_iw[1]~9_combout\,
	datad => \NIOS0|nios|F_iw[2]~10_combout\,
	combout => \NIOS0|nios|Equal2~3_combout\);

-- Location: LCCOMB_X18_Y18_N12
\NIOS0|nios|F_ctrl_src2_choose_imm\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal2~2_combout\,
	datab => \NIOS0|nios|F_ctrl_b_is_dst~0_combout\,
	datac => \NIOS0|nios|Equal2~3_combout\,
	combout => \NIOS0|nios|F_ctrl_src2_choose_imm~combout\);

-- Location: LCFF_X18_Y18_N13
\NIOS0|nios|D_ctrl_src2_choose_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_src2_choose_imm~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\);

-- Location: LCFF_X18_Y14_N25
\NIOS0|nios|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[2]~feeder_combout\,
	sdata => \NIOS0|nios|D_src2_imm[2]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(2));

-- Location: LCCOMB_X23_Y16_N4
\NIOS0|nios|Add18|auto_generated|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	datac => \NIOS0|nios|E_src2\(2),
	combout => \NIOS0|nios|Add18|auto_generated|_~7_combout\);

-- Location: LCCOMB_X18_Y18_N20
\NIOS0|nios|F_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_iw[4]~7_combout\,
	datab => \NIOS0|nios|F_iw[3]~8_combout\,
	datac => \NIOS0|nios|F_iw[5]~6_combout\,
	datad => \NIOS0|nios|F_iw[2]~10_combout\,
	combout => \NIOS0|nios|F_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X16_Y18_N4
\NIOS0|nios|F_ctrl_implicit_dst_retaddr~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|F_iw[0]~11_combout\,
	datad => \NIOS0|nios|F_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \NIOS0|nios|F_ctrl_implicit_dst_retaddr~1_combout\);

-- Location: LCFF_X16_Y18_N5
\NIOS0|nios|D_ctrl_implicit_dst_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_implicit_dst_retaddr~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_implicit_dst_retaddr~regout\);

-- Location: LCCOMB_X35_Y11_N16
\NIOS0|jtag_uart|always2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|always2~1_combout\ = (!\NIOS0|jtag_uart|av_waitrequest~regout\ & !\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|av_waitrequest~regout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|jtag_uart|always2~1_combout\);

-- Location: LCCOMB_X35_Y11_N2
\NIOS0|jtag_uart|woverflow~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|woverflow~0_combout\ = (\NIOS0|jtag_uart|always2~2_combout\ & (!\NIOS0|cmd_xbar_mux_001|src_data\(38) & (\NIOS0|jtag_uart|always2~1_combout\ & \NIOS0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|always2~2_combout\,
	datab => \NIOS0|cmd_xbar_mux_001|src_data\(38),
	datac => \NIOS0|jtag_uart|always2~1_combout\,
	datad => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|jtag_uart|woverflow~0_combout\);

-- Location: LCCOMB_X33_Y13_N24
\NIOS0|jtag_uart|fifo_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|fifo_wr~0_combout\ = (\NIOS0|jtag_uart|woverflow~0_combout\ & !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|woverflow~0_combout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \NIOS0|jtag_uart|fifo_wr~0_combout\);

-- Location: LCFF_X33_Y13_N25
\NIOS0|jtag_uart|fifo_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|fifo_wr~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|fifo_wr~regout\);

-- Location: LCCOMB_X40_Y17_N12
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (((VCC) # (!\NIOS0|jtag_uart|fifo_wr~regout\)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\NIOS0|jtag_uart|fifo_wr~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \NIOS0|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X40_Y17_N14
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\NIOS0|jtag_uart|fifo_wr~regout\) # (VCC))))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\NIOS0|jtag_uart|fifo_wr~regout\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \NIOS0|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X40_Y17_N16
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- ((VCC)))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\NIOS0|jtag_uart|fifo_wr~regout\)))))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ 
-- (!\NIOS0|jtag_uart|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \NIOS0|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X40_Y17_N18
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (((\NIOS0|jtag_uart|fifo_wr~regout\) # (VCC))))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\NIOS0|jtag_uart|fifo_wr~regout\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \NIOS0|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCFF_X40_Y20_N23
\NIOS0|jtag_uart|r_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|r_val~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|r_val~regout\);

-- Location: LCCOMB_X40_Y20_N10
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1~regout\,
	datad => \NIOS0|jtag_uart|r_val~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X39_Y19_N30
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X39_Y20_N8
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X39_Y20_N28
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X39_Y20_N10
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~1_combout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~0_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~2_combout\);

-- Location: LCFF_X39_Y20_N11
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\);

-- Location: LCCOMB_X38_Y20_N20
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(1),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X14_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X14_Y17_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCFF_X14_Y17_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\);

-- Location: LCCOMB_X39_Y20_N14
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: LCFF_X38_Y20_N21
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X38_Y20_N26
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(2),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~9_combout\);

-- Location: LCFF_X38_Y20_N27
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X38_Y20_N22
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(3),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~8_combout\);

-- Location: LCFF_X38_Y20_N23
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X38_Y20_N24
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(4),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~7_combout\);

-- Location: LCFF_X38_Y20_N25
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X38_Y20_N4
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(5),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~6_combout\);

-- Location: LCFF_X38_Y20_N5
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X38_Y20_N18
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(6),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~5_combout\);

-- Location: LCFF_X38_Y20_N19
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X38_Y20_N6
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(7),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~3_combout\);

-- Location: LCFF_X38_Y20_N7
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X38_Y19_N0
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(8),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X39_Y20_N24
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCFF_X39_Y20_N25
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[9]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X39_Y20_N22
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~4_combout\);

-- Location: LCFF_X39_Y20_N23
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X39_Y20_N4
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(0),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~2_combout\);

-- Location: LCFF_X39_Y20_N5
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X38_Y19_N12
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(1),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCFF_X39_Y19_N31
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read~regout\);

-- Location: LCCOMB_X39_Y19_N4
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: LCFF_X39_Y19_N5
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1~regout\);

-- Location: LCFF_X16_Y17_N23
\NIOS0|nios|M_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_dst_regnum\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_dst_regnum\(3));

-- Location: LCFF_X20_Y17_N15
\NIOS0|nios|E_src2_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[7]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(7));

-- Location: LCCOMB_X26_Y12_N28
\NIOS0|nios|E_st_data[23]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(23),
	datab => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_src2_reg\(7),
	combout => \NIOS0|nios|E_st_data[23]~0_combout\);

-- Location: LCFF_X26_Y12_N29
\NIOS0|nios|M_st_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_st_data[23]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(23));

-- Location: LCFF_X26_Y12_N11
\NIOS0|nios|A_st_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(23),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(23));

-- Location: LCCOMB_X33_Y12_N20
\NIOS0|nios|d_writedata[23]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|A_st_data\(23),
	datad => \NIOS0|nios|M_st_data\(23),
	combout => \NIOS0|nios|d_writedata[23]~29_combout\);

-- Location: LCCOMB_X27_Y11_N24
\NIOS0|nios|av_wr_data_transfer\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datab => \NIOS0|limiter|suppress~2_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	combout => \NIOS0|nios|av_wr_data_transfer~combout\);

-- Location: LCCOMB_X16_Y11_N16
\NIOS0|nios|A_dc_wb_rd_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datab => \NIOS0|nios|A_dc_wb_rd_addr_starting~regout\,
	datac => \NIOS0|nios|A_dc_wb_rd_data_starting~regout\,
	datad => \NIOS0|nios|av_wr_data_transfer~combout\,
	combout => \NIOS0|nios|A_dc_wb_rd_en~combout\);

-- Location: LCCOMB_X31_Y12_N26
\NIOS0|timer|period_h_register[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[0]~0_combout\ = !\NIOS0|nios|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(0),
	combout => \NIOS0|timer|period_h_register[0]~0_combout\);

-- Location: LCCOMB_X27_Y11_N4
\NIOS0|nios|d_address_offset_field_nxt[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(2),
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datac => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|nios|d_address_offset_field_nxt[2]~13_combout\);

-- Location: LCCOMB_X27_Y11_N6
\NIOS0|nios|d_address_offset_field_nxt[2]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field_nxt[2]~12_combout\,
	datab => \NIOS0|nios|d_address_offset_field_nxt[2]~13_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|timer_s1_translator|av_begintransfer~0_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[2]~14_combout\);

-- Location: LCCOMB_X27_Y11_N12
\NIOS0|nios|d_address_offset_field_nxt[2]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field_nxt[2]~12_combout\,
	datab => \NIOS0|limiter|suppress~2_combout\,
	datac => \NIOS0|nios|d_address_offset_field_nxt[2]~14_combout\,
	datad => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[2]~15_combout\);

-- Location: LCFF_X27_Y11_N13
\NIOS0|nios|d_address_offset_field[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_offset_field_nxt[2]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|d_address_offset_field[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_offset_field\(2));

-- Location: LCCOMB_X22_Y19_N10
\NIOS0|nios|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(4),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[3]~7\,
	combout => \NIOS0|nios|F_pc_plus_one[4]~8_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X22_Y19_N12
\NIOS0|nios|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_pc\(5),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[4]~9\,
	combout => \NIOS0|nios|F_pc_plus_one[5]~10_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X22_Y19_N14
\NIOS0|nios|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(6),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[5]~11\,
	combout => \NIOS0|nios|F_pc_plus_one[6]~12_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X22_Y19_N16
\NIOS0|nios|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_pc\(7),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[6]~13\,
	combout => \NIOS0|nios|F_pc_plus_one[7]~14_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X22_Y19_N18
\NIOS0|nios|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(8),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[7]~15\,
	combout => \NIOS0|nios|F_pc_plus_one[8]~16_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[8]~17\);

-- Location: LCFF_X22_Y19_N19
\NIOS0|nios|D_pc_plus_one[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[8]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(8));

-- Location: LCCOMB_X25_Y20_N10
\NIOS0|nios|E_ctrl_br_cond_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(4),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_iw\(3),
	combout => \NIOS0|nios|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X25_Y20_N28
\NIOS0|nios|E_ctrl_br_cond_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(0),
	datad => \NIOS0|nios|E_ctrl_br_cond_nxt~0_combout\,
	combout => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\);

-- Location: LCFF_X24_Y18_N15
\NIOS0|nios|E_bht_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_bht_data\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_data\(1));

-- Location: LCFF_X25_Y20_N29
\NIOS0|nios|E_ctrl_br_cond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_br_cond~regout\);

-- Location: LCCOMB_X24_Y18_N2
\NIOS0|nios|E_br_mispredict\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid~0_combout\,
	datab => \NIOS0|nios|E_br_result~1_combout\,
	datac => \NIOS0|nios|E_bht_data\(1),
	datad => \NIOS0|nios|E_ctrl_br_cond~regout\,
	combout => \NIOS0|nios|E_br_mispredict~combout\);

-- Location: LCFF_X24_Y18_N3
\NIOS0|nios|M_br_mispredict\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_br_mispredict~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_mispredict~regout\);

-- Location: LCCOMB_X24_Y18_N4
\NIOS0|nios|M_br_mispredict~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_br_mispredict~regout\,
	combout => \NIOS0|nios|M_br_mispredict~_wirecell_combout\);

-- Location: LCCOMB_X24_Y18_N24
\NIOS0|nios|M_br_cond_taken_history[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_stall~0_combout\,
	datab => \NIOS0|nios|E_valid~1_combout\,
	datac => \NIOS0|nios|E_hbreak_req~combout\,
	datad => \NIOS0|nios|E_ctrl_br_cond~regout\,
	combout => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\);

-- Location: LCFF_X24_Y17_N29
\NIOS0|nios|M_br_cond_taken_history[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_br_result~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_cond_taken_history\(0));

-- Location: LCCOMB_X22_Y19_N2
\NIOS0|nios|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_pc\(0),
	datad => VCC,
	combout => \NIOS0|nios|F_pc_plus_one[0]~0_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[0]~1\);

-- Location: LCFF_X22_Y19_N3
\NIOS0|nios|D_pc_plus_one[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(0));

-- Location: LCCOMB_X23_Y19_N18
\NIOS0|nios|D_extra_pc[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_taken_waddr_partial\(0),
	datab => \NIOS0|nios|D_pc_plus_one\(0),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[0]~7_combout\);

-- Location: LCFF_X23_Y19_N19
\NIOS0|nios|E_extra_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[0]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(0));

-- Location: LCCOMB_X26_Y18_N4
\NIOS0|nios|M_pipe_flush_waddr_nxt[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_exception~regout\,
	datab => \NIOS0|nios|E_extra_pc\(0),
	datac => \NIOS0|nios|E_ctrl_break~regout\,
	datad => \NIOS0|nios|E_ctrl_crst~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[0]~12_combout\);

-- Location: LCCOMB_X26_Y18_N20
\NIOS0|nios|M_pipe_flush_waddr[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(2),
	datab => \NIOS0|nios|M_pipe_flush_waddr_nxt[0]~12_combout\,
	datad => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[0]~7_combout\);

-- Location: LCCOMB_X26_Y18_N14
\NIOS0|nios|E_pc[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_pc\(0),
	combout => \NIOS0|nios|E_pc[0]~feeder_combout\);

-- Location: LCFF_X26_Y18_N15
\NIOS0|nios|E_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(0));

-- Location: LCFF_X26_Y18_N21
\NIOS0|nios|M_pipe_flush_waddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[0]~7_combout\,
	sdata => \NIOS0|nios|E_pc\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X23_Y18_N6
\NIOS0|nios|F_bht_ptr_nxt[0]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush~regout\,
	datab => \NIOS0|nios|M_br_cond_taken_history\(0),
	datac => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~2_combout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(0),
	combout => \NIOS0|nios|F_bht_ptr_nxt\(0));

-- Location: LCFF_X23_Y18_N7
\NIOS0|nios|F_bht_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_bht_ptr_nxt\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_bht_ptr\(0));

-- Location: LCCOMB_X21_Y18_N20
\NIOS0|nios|D_bht_ptr[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|F_bht_ptr\(0),
	combout => \NIOS0|nios|D_bht_ptr[0]~feeder_combout\);

-- Location: LCFF_X21_Y18_N21
\NIOS0|nios|D_bht_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_bht_ptr[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_bht_ptr\(0));

-- Location: LCCOMB_X21_Y18_N18
\NIOS0|nios|E_bht_ptr[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_bht_ptr\(0),
	combout => \NIOS0|nios|E_bht_ptr[0]~feeder_combout\);

-- Location: LCFF_X21_Y18_N19
\NIOS0|nios|E_bht_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_ptr[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_ptr\(0));

-- Location: LCCOMB_X21_Y18_N12
\NIOS0|nios|M_bht_ptr_unfiltered[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_bht_ptr\(0),
	combout => \NIOS0|nios|M_bht_ptr_unfiltered[0]~feeder_combout\);

-- Location: LCFF_X21_Y18_N13
\NIOS0|nios|M_bht_ptr_unfiltered[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_bht_ptr_unfiltered[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_ptr_unfiltered\(0));

-- Location: LCCOMB_X23_Y18_N8
\NIOS0|nios|M_br_cond_taken_history[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_br_cond_taken_history\(0),
	combout => \NIOS0|nios|M_br_cond_taken_history[1]~feeder_combout\);

-- Location: LCFF_X23_Y18_N9
\NIOS0|nios|M_br_cond_taken_history[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_br_cond_taken_history[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_cond_taken_history\(1));

-- Location: LCCOMB_X22_Y19_N4
\NIOS0|nios|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(1),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[0]~1\,
	combout => \NIOS0|nios|F_pc_plus_one[1]~2_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X35_Y15_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(17),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCFF_X35_Y15_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~16_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X37_Y16_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(37),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: LCFF_X37_Y16_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X37_Y15_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(29),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCFF_X37_Y15_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~12_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X33_Y11_N18
\NIOS0|cmd_xbar_mux_004|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~1_combout\ = (\NIOS0|nios|d_writedata\(0) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(0),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~1_combout\);

-- Location: LCFF_X33_Y11_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(0));

-- Location: LCCOMB_X37_Y16_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(27),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: LCFF_X37_Y16_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X38_Y14_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(27),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~1_combout\);

-- Location: LCCOMB_X38_Y14_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(1),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCFF_X38_Y14_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~1_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X35_Y14_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(3),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(1),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X27_Y20_N28
\NIOS0|nios|ic_fill_ap_offset_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc\(1),
	datab => \NIOS0|nios|ic_fill_ap_offset\(0),
	datac => \NIOS0|nios|ic_fill_ap_offset\(1),
	datad => \NIOS0|nios|ic_fill_req_accepted~0_combout\,
	combout => \NIOS0|nios|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: LCCOMB_X27_Y20_N14
\NIOS0|nios|ic_fill_ap_offset[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_active~regout\,
	datab => \NIOS0|nios|D_ic_fill_starting~0_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|ic_fill_req_accepted~0_combout\,
	combout => \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\);

-- Location: LCFF_X27_Y20_N29
\NIOS0|nios|ic_fill_ap_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_ap_offset_nxt[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X27_Y20_N4
\NIOS0|nios|Add5~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|ic_fill_ap_offset\(1),
	datac => \NIOS0|nios|ic_fill_ap_offset\(0),
	datad => \NIOS0|nios|ic_fill_ap_offset\(2),
	combout => \NIOS0|nios|Add5~0_combout\);

-- Location: LCCOMB_X27_Y20_N22
\NIOS0|nios|ic_fill_ap_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc\(2),
	datac => \NIOS0|nios|Add5~0_combout\,
	datad => \NIOS0|nios|ic_fill_req_accepted~0_combout\,
	combout => \NIOS0|nios|ic_fill_ap_offset_nxt[2]~2_combout\);

-- Location: LCFF_X27_Y20_N23
\NIOS0|nios|ic_fill_ap_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_ap_offset_nxt[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X35_Y14_N28
\NIOS0|cmd_xbar_mux_004|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(40) = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & ((\NIOS0|nios|d_address_offset_field\(2)) # ((\NIOS0|nios|ic_fill_ap_offset\(2) & \NIOS0|cmd_xbar_mux_004|saved_grant\(1))))) # (!\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & 
-- (((\NIOS0|nios|ic_fill_ap_offset\(2) & \NIOS0|cmd_xbar_mux_004|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|ic_fill_ap_offset\(2),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(40));

-- Location: LCFF_X35_Y14_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(2));

-- Location: LCCOMB_X38_Y14_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(17),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~8_combout\);

-- Location: LCFF_X38_Y14_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~8_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X37_Y16_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(29),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: LCFF_X37_Y16_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X35_Y16_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(28),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: LCFF_X35_Y16_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X39_Y14_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X38_Y14_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(28),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~0_combout\);

-- Location: LCFF_X38_Y14_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~0_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X39_Y14_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X38_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(29),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~3_combout\);

-- Location: LCFF_X38_Y14_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~3_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X35_Y14_N16
\NIOS0|cmd_xbar_mux_004|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(41) = (\NIOS0|nios|ic_fill_line\(0) & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(1)) # ((\NIOS0|nios|d_address_line_field\(0) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))))) # (!\NIOS0|nios|ic_fill_line\(0) & 
-- (\NIOS0|nios|d_address_line_field\(0) & (\NIOS0|cmd_xbar_mux_004|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(0),
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(41));

-- Location: LCFF_X35_Y14_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(3));

-- Location: LCCOMB_X35_Y14_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(5),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X37_Y16_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(30),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: LCFF_X37_Y16_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X39_Y14_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X35_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(30),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~4_combout\);

-- Location: LCFF_X35_Y14_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~4_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X35_Y14_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(6),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X39_Y14_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X38_Y14_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(31),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~5_combout\);

-- Location: LCFF_X38_Y14_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~5_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X31_Y14_N18
\NIOS0|cmd_xbar_mux_004|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(43) = (\NIOS0|cmd_xbar_mux_004|saved_grant\(1) & ((\NIOS0|nios|ic_fill_line\(2)) # ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_address_line_field\(2))))) # (!\NIOS0|cmd_xbar_mux_004|saved_grant\(1) & 
-- (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & ((\NIOS0|nios|d_address_line_field\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|ic_fill_line\(2),
	datad => \NIOS0|nios|d_address_line_field\(2),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(43));

-- Location: LCFF_X31_Y14_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(5));

-- Location: LCCOMB_X31_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(7),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(5),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X31_Y14_N22
\NIOS0|cmd_xbar_mux_004|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(44) = (\NIOS0|nios|d_address_line_field\(3) & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0)) # ((\NIOS0|nios|ic_fill_line\(3) & \NIOS0|cmd_xbar_mux_004|saved_grant\(1))))) # (!\NIOS0|nios|d_address_line_field\(3) & 
-- (((\NIOS0|nios|ic_fill_line\(3) & \NIOS0|cmd_xbar_mux_004|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_line_field\(3),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|ic_fill_line\(3),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(44));

-- Location: LCFF_X31_Y14_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(6));

-- Location: LCCOMB_X31_Y14_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(6),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(8),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCFF_X20_Y17_N27
\NIOS0|nios|M_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(9));

-- Location: LCFF_X16_Y14_N11
\NIOS0|nios|A_mem_baddr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(9));

-- Location: LCCOMB_X15_Y14_N2
\NIOS0|nios|d_address_line_field[4]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(9),
	datab => \NIOS0|nios|A_mem_baddr\(9),
	datad => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	combout => \NIOS0|nios|d_address_line_field[4]~1_combout\);

-- Location: LCCOMB_X15_Y14_N14
\NIOS0|nios|A_dc_wb_line[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mem_baddr\(9),
	combout => \NIOS0|nios|A_dc_wb_line[4]~feeder_combout\);

-- Location: LCFF_X15_Y14_N15
\NIOS0|nios|A_dc_wb_line[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_line[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_line\(4));

-- Location: LCCOMB_X24_Y11_N10
\NIOS0|nios|A_dc_wb_wr_want_dmaster\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_wb_rd_data_first~regout\,
	datac => \NIOS0|nios|d_read~regout\,
	datad => \NIOS0|nios|A_dc_wb_wr_active~regout\,
	combout => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\);

-- Location: LCFF_X15_Y14_N3
\NIOS0|nios|d_address_line_field[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_line_field[4]~1_combout\,
	sdata => \NIOS0|nios|A_dc_wb_line\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_line_field\(4));

-- Location: LCCOMB_X31_Y14_N2
\NIOS0|cmd_xbar_mux_004|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(45) = (\NIOS0|nios|ic_fill_line\(4) & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(1)) # ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_address_line_field\(4))))) # (!\NIOS0|nios|ic_fill_line\(4) & 
-- (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & (\NIOS0|nios|d_address_line_field\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(4),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|d_address_line_field\(4),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(45));

-- Location: LCFF_X31_Y14_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(7));

-- Location: LCCOMB_X21_Y13_N8
\NIOS0|nios|E_src2[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2[0]~0_combout\,
	combout => \NIOS0|nios|E_src2[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N6
\NIOS0|nios|D_src2_imm[0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(6),
	datad => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[0]~9_combout\);

-- Location: LCFF_X21_Y13_N9
\NIOS0|nios|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[0]~feeder_combout\,
	sdata => \NIOS0|nios|D_src2_imm[0]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(0));

-- Location: LCCOMB_X23_Y16_N8
\NIOS0|nios|Add18|auto_generated|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	datad => \NIOS0|nios|E_src2\(0),
	combout => \NIOS0|nios|Add18|auto_generated|_~9_combout\);

-- Location: LCCOMB_X23_Y16_N14
\NIOS0|nios|Add18|auto_generated|result_int[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	datad => VCC,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X23_Y16_N16
\NIOS0|nios|Add18|auto_generated|result_int[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(0),
	datab => \NIOS0|nios|Add18|auto_generated|_~9_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[0]~1_cout\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[1]~2_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X20_Y16_N24
\NIOS0|nios|E_mem_byte_en[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[2]~4_combout\,
	datab => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[1]~2_combout\,
	combout => \NIOS0|nios|E_mem_byte_en[1]~7_combout\);

-- Location: LCFF_X20_Y16_N25
\NIOS0|nios|M_mem_byte_en[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_mem_byte_en[1]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_mem_byte_en\(1));

-- Location: LCFF_X27_Y12_N29
\NIOS0|nios|A_mem_byte_en[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_mem_byte_en\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_byte_en\(1));

-- Location: LCCOMB_X23_Y11_N2
\NIOS0|nios|d_byteenable_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_wr_active~regout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	datad => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	combout => \NIOS0|nios|d_byteenable_nxt[0]~0_combout\);

-- Location: LCCOMB_X27_Y12_N4
\NIOS0|nios|d_byteenable_nxt[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_mem_byte_en\(1),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datac => \NIOS0|nios|A_mem_byte_en\(1),
	datad => \NIOS0|nios|d_byteenable_nxt[0]~0_combout\,
	combout => \NIOS0|nios|d_byteenable_nxt[1]~3_combout\);

-- Location: LCFF_X27_Y12_N5
\NIOS0|nios|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_byteenable_nxt[1]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_byteenable\(1));

-- Location: LCCOMB_X34_Y14_N2
\NIOS0|cmd_xbar_mux_004|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(33) = (\NIOS0|cmd_xbar_mux_004|saved_grant\(1)) # ((\NIOS0|nios|d_byteenable\(1) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	datab => \NIOS0|nios|d_byteenable\(1),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(33));

-- Location: LCFF_X34_Y14_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X34_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\(1),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X33_Y12_N30
\NIOS0|cmd_xbar_mux_004|src_payload~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~32_combout\ = (\NIOS0|nios|d_writedata\(10) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(10),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~32_combout\);

-- Location: LCFF_X33_Y12_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(10));

-- Location: LCCOMB_X36_Y15_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~74_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(13),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X34_Y19_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\);

-- Location: LCFF_X36_Y15_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~75_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X38_Y15_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(12),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: LCFF_X38_Y15_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X37_Y15_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(12),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCFF_X37_Y15_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~30_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X39_Y15_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(2),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(4),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y15_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[12]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~1_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[12]~10_combout\);

-- Location: LCCOMB_X34_Y16_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~66_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(17),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCFF_X34_Y16_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~67_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X36_Y17_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~80_combout\);

-- Location: LCFF_X36_Y17_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~80_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.010~regout\);

-- Location: LCCOMB_X37_Y17_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[15]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(16),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|DRsize.010~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X36_Y15_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~81_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(15),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~82_combout\);

-- Location: LCFF_X36_Y15_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~82_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X38_Y15_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(14),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: LCFF_X38_Y15_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X35_Y15_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(14),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCFF_X35_Y15_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~29_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X39_Y14_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(3),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(4),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(2),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCFF_X16_Y19_N11
\NIOS0|nios|E_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_dst_regnum[4]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_dst_regnum\(4));

-- Location: LCFF_X18_Y21_N5
\NIOS0|nios|M_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_dst_regnum\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_dst_regnum\(4));

-- Location: LCFF_X18_Y21_N21
\NIOS0|nios|A_dst_regnum_from_M[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_dst_regnum\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dst_regnum_from_M\(4));

-- Location: LCCOMB_X18_Y21_N20
\NIOS0|nios|A_regnum_b_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_dst_reg_from_M~regout\,
	datac => \NIOS0|nios|A_dst_regnum_from_M\(4),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \NIOS0|nios|A_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X18_Y21_N26
\NIOS0|nios|A_regnum_b_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dst_regnum_from_M\(0),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \NIOS0|nios|A_dst_regnum_from_M\(1),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \NIOS0|nios|A_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X19_Y21_N2
\NIOS0|nios|A_regnum_b_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_regnum_b_cmp_F~1_combout\,
	datab => \NIOS0|nios|A_regnum_b_cmp_F~2_combout\,
	datad => \NIOS0|nios|A_regnum_b_cmp_F~0_combout\,
	combout => \NIOS0|nios|A_regnum_b_cmp_F~3_combout\);

-- Location: LCFF_X19_Y21_N3
\NIOS0|nios|W_regnum_b_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_regnum_b_cmp_F~3_combout\,
	sdata => \NIOS0|nios|A_regnum_b_cmp_D~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_regnum_b_cmp_D~regout\);

-- Location: LCCOMB_X19_Y21_N22
\NIOS0|nios|D_src2_reg[17]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_regnum_b_cmp_D~regout\,
	datab => \NIOS0|nios|W_regnum_b_cmp_D~regout\,
	datac => \NIOS0|nios|A_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_src2_reg[17]~30_combout\);

-- Location: LCCOMB_X19_Y14_N8
\NIOS0|nios|E_src2[31]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[31]~110_combout\,
	datab => \NIOS0|nios|E_alu_result\(31),
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|E_src2[31]~16_combout\);

-- Location: LCCOMB_X18_Y16_N16
\NIOS0|nios|M_ctrl_mem_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(0),
	datab => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(1),
	combout => \NIOS0|nios|M_ctrl_mem_nxt~0_combout\);

-- Location: LCFF_X18_Y16_N17
\NIOS0|nios|M_ctrl_mem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_ctrl_mem_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_mem~regout\);

-- Location: LCCOMB_X18_Y8_N6
\NIOS0|nios|M_inst_result[2]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(2),
	combout => \NIOS0|nios|M_inst_result[2]~27_combout\);

-- Location: LCFF_X20_Y18_N7
\NIOS0|nios|E_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(14));

-- Location: LCCOMB_X20_Y11_N2
\NIOS0|nios|E_op_rdctl\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_op_rdctl~0_combout\,
	datac => \NIOS0|nios|E_iw\(14),
	combout => \NIOS0|nios|E_op_rdctl~combout\);

-- Location: LCFF_X20_Y11_N3
\NIOS0|nios|M_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_op_rdctl~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_rdctl_inst~regout\);

-- Location: LCFF_X18_Y8_N7
\NIOS0|nios|A_inst_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[2]~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(2));

-- Location: LCCOMB_X25_Y12_N8
\NIOS0|nios|E_logic_result[0]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(0),
	datab => \NIOS0|nios|E_logic_op\(0),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src2\(0),
	combout => \NIOS0|nios|E_logic_result[0]~28_combout\);

-- Location: LCCOMB_X24_Y17_N20
\NIOS0|nios|E_alu_result[0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[1]~2_combout\,
	datab => \NIOS0|nios|E_alu_result~0_combout\,
	datac => \NIOS0|nios|E_logic_result[0]~28_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result[0]~9_combout\);

-- Location: LCCOMB_X24_Y17_N18
\NIOS0|nios|E_alu_result[0]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_ctrl_cmp~regout\,
	datac => \NIOS0|nios|E_br_result~1_combout\,
	datad => \NIOS0|nios|E_alu_result[0]~9_combout\,
	combout => \NIOS0|nios|E_alu_result\(0));

-- Location: LCFF_X24_Y17_N19
\NIOS0|nios|M_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(0));

-- Location: LCCOMB_X19_Y11_N16
\NIOS0|nios|M_ld_align_sh8~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_ld8~regout\,
	datad => \NIOS0|nios|M_alu_result\(0),
	combout => \NIOS0|nios|M_ld_align_sh8~0_combout\);

-- Location: LCFF_X19_Y11_N17
\NIOS0|nios|A_ld_align_sh8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_ld_align_sh8~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ld_align_sh8~regout\);

-- Location: LCCOMB_X24_Y14_N2
\NIOS0|nios|E_logic_result[1]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(1),
	datab => \NIOS0|nios|E_src1\(1),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_logic_op\(0),
	combout => \NIOS0|nios|E_logic_result[1]~29_combout\);

-- Location: LCCOMB_X22_Y16_N26
\NIOS0|nios|E_alu_result[1]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[2]~4_combout\,
	datab => \NIOS0|nios|E_logic_result[1]~29_combout\,
	datac => \NIOS0|nios|E_ctrl_logic~regout\,
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result\(1));

-- Location: LCFF_X22_Y16_N27
\NIOS0|nios|M_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(1));

-- Location: LCCOMB_X20_Y16_N2
\NIOS0|nios|Equal187~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(4),
	datab => \NIOS0|nios|E_iw\(1),
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|E_iw\(0),
	combout => \NIOS0|nios|Equal187~0_combout\);

-- Location: LCFF_X20_Y16_N3
\NIOS0|nios|M_ctrl_ld16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Equal187~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld16~regout\);

-- Location: LCCOMB_X19_Y11_N14
\NIOS0|nios|M_ld_align_sh16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_ld8~regout\,
	datac => \NIOS0|nios|M_alu_result\(1),
	datad => \NIOS0|nios|M_ctrl_ld16~regout\,
	combout => \NIOS0|nios|M_ld_align_sh16~0_combout\);

-- Location: LCFF_X19_Y11_N15
\NIOS0|nios|A_ld_align_sh16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_ld_align_sh16~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ld_align_sh16~regout\);

-- Location: LCCOMB_X19_Y9_N22
\NIOS0|nios|A_wr_data_unfiltered[6]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_slow_inst_sel~regout\,
	datac => \NIOS0|nios|A_ld_align_sh8~regout\,
	datad => \NIOS0|nios|A_ld_align_sh16~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\);

-- Location: LCCOMB_X19_Y9_N0
\NIOS0|nios|A_wr_data_unfiltered[6]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_slow_inst_sel~regout\,
	datac => \NIOS0|nios|A_ld_align_sh8~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\);

-- Location: LCCOMB_X18_Y10_N0
\NIOS0|nios|A_wr_data_unfiltered[2]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(18),
	datab => \NIOS0|nios|A_inst_result\(2),
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[2]~42_combout\);

-- Location: LCCOMB_X18_Y16_N26
\NIOS0|nios|M_inst_result[10]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(10),
	combout => \NIOS0|nios|M_inst_result[10]~25_combout\);

-- Location: LCFF_X18_Y16_N27
\NIOS0|nios|A_inst_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[10]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(10));

-- Location: LCCOMB_X16_Y17_N0
\NIOS0|nios|F_iw[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \NIOS0|nios|F_iw[24]~24_combout\);

-- Location: LCFF_X16_Y17_N1
\NIOS0|nios|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[24]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(24));

-- Location: LCCOMB_X18_Y19_N4
\NIOS0|nios|F_ctrl_implicit_dst_eretaddr~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_iw[12]~4_combout\,
	datab => \NIOS0|nios|F_iw[16]~1_combout\,
	datac => \NIOS0|nios|F_iw[14]~0_combout\,
	datad => \NIOS0|nios|F_iw[15]~2_combout\,
	combout => \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X18_Y18_N2
\NIOS0|nios|Equal2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_iw[4]~7_combout\,
	datab => \NIOS0|nios|F_iw[3]~8_combout\,
	datac => \NIOS0|nios|F_iw[5]~6_combout\,
	datad => \NIOS0|nios|F_iw[2]~10_combout\,
	combout => \NIOS0|nios|Equal2~0_combout\);

-- Location: LCCOMB_X19_Y18_N22
\NIOS0|nios|Equal2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datab => \NIOS0|nios|F_iw[1]~12_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \NIOS0|nios|Equal2~0_combout\,
	combout => \NIOS0|nios|Equal2~1_combout\);

-- Location: LCCOMB_X18_Y19_N24
\NIOS0|nios|F_ctrl_implicit_dst_eretaddr~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \NIOS0|nios|Equal2~1_combout\,
	combout => \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCFF_X18_Y19_N25
\NIOS0|nios|D_ctrl_implicit_dst_eretaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_implicit_dst_eretaddr~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_implicit_dst_eretaddr~regout\);

-- Location: LCCOMB_X16_Y18_N2
\NIOS0|nios|D_dst_regnum[4]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_ctrl_implicit_dst_retaddr~regout\,
	datad => \NIOS0|nios|D_ctrl_implicit_dst_eretaddr~regout\,
	combout => \NIOS0|nios|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X16_Y17_N24
\NIOS0|nios|D_dst_regnum[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(19),
	datab => \NIOS0|nios|D_iw\(24),
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|D_dst_regnum[4]~2_combout\,
	combout => \NIOS0|nios|D_dst_regnum[2]~5_combout\);

-- Location: LCFF_X16_Y17_N25
\NIOS0|nios|E_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_dst_regnum[2]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_dst_regnum\(2));

-- Location: LCFF_X16_Y17_N15
\NIOS0|nios|M_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_dst_regnum\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_dst_regnum\(2));

-- Location: LCFF_X16_Y17_N27
\NIOS0|nios|A_dst_regnum_from_M[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_dst_regnum\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dst_regnum_from_M\(2));

-- Location: LCFF_X16_Y17_N17
\NIOS0|nios|A_dst_regnum_from_M[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_dst_regnum\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dst_regnum_from_M\(3));

-- Location: LCCOMB_X36_Y14_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~9_combout\);

-- Location: LCFF_X36_Y14_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(24));

-- Location: LCCOMB_X30_Y14_N14
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(24),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\);

-- Location: LCFF_X30_Y14_N15
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X33_Y11_N24
\NIOS0|cmd_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~7_combout\ = (\NIOS0|nios|d_writedata\(24) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(24),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X35_Y12_N30
\NIOS0|cmd_xbar_mux|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(38) = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & ((\NIOS0|nios|d_address_offset_field\(0)) # ((\NIOS0|cmd_xbar_mux|saved_grant\(1) & \NIOS0|nios|ic_fill_ap_offset\(0))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(0) & 
-- (\NIOS0|cmd_xbar_mux|saved_grant\(1) & (\NIOS0|nios|ic_fill_ap_offset\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datac => \NIOS0|nios|ic_fill_ap_offset\(0),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|cmd_xbar_mux|src_data\(38));

-- Location: LCCOMB_X35_Y14_N6
\NIOS0|cmd_xbar_mux|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(39) = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & ((\NIOS0|nios|d_address_offset_field\(1)) # ((\NIOS0|nios|ic_fill_ap_offset\(1) & \NIOS0|cmd_xbar_mux|saved_grant\(1))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(0) & 
-- (((\NIOS0|nios|ic_fill_ap_offset\(1) & \NIOS0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datac => \NIOS0|nios|ic_fill_ap_offset\(1),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(39));

-- Location: LCCOMB_X35_Y14_N24
\NIOS0|cmd_xbar_mux|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(40) = (\NIOS0|cmd_xbar_mux|saved_grant\(1) & ((\NIOS0|nios|ic_fill_ap_offset\(2)) # ((\NIOS0|nios|d_address_offset_field\(2) & \NIOS0|cmd_xbar_mux|saved_grant\(0))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(1) & 
-- (\NIOS0|nios|d_address_offset_field\(2) & ((\NIOS0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|ic_fill_ap_offset\(2),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X35_Y14_N26
\NIOS0|cmd_xbar_mux|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(41) = (\NIOS0|nios|ic_fill_line\(0) & ((\NIOS0|cmd_xbar_mux|saved_grant\(1)) # ((\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_address_line_field\(0))))) # (!\NIOS0|nios|ic_fill_line\(0) & 
-- (\NIOS0|cmd_xbar_mux|saved_grant\(0) & (\NIOS0|nios|d_address_line_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(0),
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datac => \NIOS0|nios|d_address_line_field\(0),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(41));

-- Location: LCCOMB_X19_Y16_N28
\NIOS0|nios|D_src1_reg[6]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[6]~10_combout\,
	datab => \NIOS0|nios|E_alu_result\(6),
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	combout => \NIOS0|nios|D_src1_reg[6]~11_combout\);

-- Location: LCFF_X19_Y16_N29
\NIOS0|nios|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[6]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(6));

-- Location: LCCOMB_X21_Y19_N28
\NIOS0|nios|F_iw[22]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datad => \NIOS0|nios|norm_intr_req~0_combout\,
	combout => \NIOS0|nios|F_iw[22]~20_combout\);

-- Location: LCFF_X21_Y19_N29
\NIOS0|nios|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[22]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(22));

-- Location: LCCOMB_X21_Y19_N8
\NIOS0|nios|F_iw_b_rf[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(22),
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \NIOS0|nios|F_stall~combout\,
	combout => \NIOS0|nios|F_iw_b_rf[0]~0_combout\);

-- Location: LCCOMB_X16_Y19_N12
\NIOS0|nios|F_iw_b_rf[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_stall~combout\,
	datac => \NIOS0|nios|D_iw\(23),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \NIOS0|nios|F_iw_b_rf[1]~1_combout\);

-- Location: LCCOMB_X16_Y17_N20
\NIOS0|nios|F_iw_b_rf[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(24),
	datac => \NIOS0|nios|F_stall~combout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \NIOS0|nios|F_iw_b_rf[2]~2_combout\);

-- Location: LCCOMB_X16_Y17_N18
\NIOS0|nios|F_iw_b_rf[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_stall~combout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datad => \NIOS0|nios|D_iw\(25),
	combout => \NIOS0|nios|F_iw_b_rf[3]~3_combout\);

-- Location: LCCOMB_X16_Y19_N6
\NIOS0|nios|F_iw_b_rf[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_stall~combout\,
	datab => \NIOS0|nios|D_iw\(26),
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \NIOS0|nios|F_iw_b_rf[4]~4_combout\);

-- Location: LCCOMB_X24_Y17_N16
\NIOS0|nios|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal154~5_combout\,
	datab => \NIOS0|nios|Equal171~2_combout\,
	datac => \NIOS0|nios|Equal171~0_combout\,
	datad => \NIOS0|nios|D_iw\(14),
	combout => \NIOS0|nios|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X24_Y17_N17
\NIOS0|nios|E_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_shift_rot_right~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X25_Y12_N28
\NIOS0|nios|Add8~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2\(0),
	datad => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	combout => \NIOS0|nios|Add8~0_combout\);

-- Location: LCCOMB_X25_Y9_N20
\NIOS0|nios|Add8~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datab => \NIOS0|nios|Add8~0_combout\,
	datad => VCC,
	combout => \NIOS0|nios|Add8~1_combout\,
	cout => \NIOS0|nios|Add8~2\);

-- Location: LCCOMB_X24_Y14_N30
\NIOS0|nios|M_rot_step1[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(0),
	datab => \NIOS0|nios|E_src1\(1),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[1]~8_combout\);

-- Location: LCCOMB_X22_Y13_N0
\NIOS0|nios|E_src2[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[1]~49_combout\,
	datac => \NIOS0|nios|D_src2_hazard_E~combout\,
	datad => \NIOS0|nios|E_alu_result\(1),
	combout => \NIOS0|nios|E_src2[1]~1_combout\);

-- Location: LCCOMB_X21_Y18_N0
\NIOS0|nios|E_src2[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2[1]~1_combout\,
	combout => \NIOS0|nios|E_src2[1]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N20
\NIOS0|nios|F_iw[7]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(7),
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[7]~16_combout\);

-- Location: LCFF_X18_Y19_N21
\NIOS0|nios|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[7]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(7));

-- Location: LCCOMB_X21_Y18_N26
\NIOS0|nios|D_src2_imm[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datad => \NIOS0|nios|D_iw\(7),
	combout => \NIOS0|nios|D_src2_imm[1]~8_combout\);

-- Location: LCFF_X21_Y18_N1
\NIOS0|nios|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[1]~feeder_combout\,
	sdata => \NIOS0|nios|D_src2_imm[1]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(1));

-- Location: LCCOMB_X25_Y9_N22
\NIOS0|nios|Add8~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datab => \NIOS0|nios|E_src2\(1),
	datad => VCC,
	cin => \NIOS0|nios|Add8~2\,
	combout => \NIOS0|nios|Add8~3_combout\,
	cout => \NIOS0|nios|Add8~4\);

-- Location: LCFF_X24_Y14_N31
\NIOS0|nios|M_rot_step1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[1]~8_combout\,
	sdata => \NIOS0|nios|M_rot_step1[31]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(1));

-- Location: LCCOMB_X25_Y9_N24
\NIOS0|nios|Add8~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datab => \NIOS0|nios|E_src2\(2),
	datad => VCC,
	cin => \NIOS0|nios|Add8~4\,
	combout => \NIOS0|nios|Add8~5_combout\,
	cout => \NIOS0|nios|Add8~6\);

-- Location: LCFF_X25_Y9_N25
\NIOS0|nios|M_rot_rn[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Add8~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_rn\(2));

-- Location: LCCOMB_X23_Y8_N26
\NIOS0|nios|Mn_rot_step2[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(29),
	datab => \NIOS0|nios|M_rot_step1\(1),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[1]~2_combout\);

-- Location: LCCOMB_X18_Y12_N18
\NIOS0|nios|A_wr_data_unfiltered[25]~98\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[25]~97_combout\,
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(25),
	combout => \NIOS0|nios|A_wr_data_unfiltered[25]~98_combout\);

-- Location: LCCOMB_X18_Y12_N8
\NIOS0|nios|D_src1_reg[25]~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \NIOS0|nios|A_wr_data_unfiltered[25]~98_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[25]~75_combout\);

-- Location: LCFF_X18_Y12_N19
\NIOS0|nios|W_wr_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[25]~98_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(25));

-- Location: LCCOMB_X18_Y12_N26
\NIOS0|nios|D_src1_reg[25]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(25),
	datab => \NIOS0|nios|D_src1_reg[25]~75_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|W_wr_data\(25),
	combout => \NIOS0|nios|D_src1_reg[25]~76_combout\);

-- Location: LCCOMB_X22_Y13_N4
\NIOS0|nios|D_src2[25]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[25]~93_combout\,
	datab => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	combout => \NIOS0|nios|D_src2[25]~49_combout\);

-- Location: LCCOMB_X22_Y13_N24
\NIOS0|nios|D_src2[25]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2[25]~35_combout\,
	datab => \NIOS0|nios|D_src2[25]~49_combout\,
	datac => \NIOS0|nios|E_alu_result\(25),
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|D_src2[25]~36_combout\);

-- Location: LCFF_X22_Y13_N25
\NIOS0|nios|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[25]~36_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(25));

-- Location: LCCOMB_X22_Y14_N0
\NIOS0|nios|E_logic_result[25]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src2\(25),
	datac => \NIOS0|nios|E_src1\(25),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[25]~20_combout\);

-- Location: LCCOMB_X23_Y14_N28
\NIOS0|nios|Add18|auto_generated|_~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(25),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~17_combout\);

-- Location: LCCOMB_X18_Y18_N14
\NIOS0|nios|F_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_iw[4]~7_combout\,
	datab => \NIOS0|nios|F_iw[3]~8_combout\,
	datac => \NIOS0|nios|F_iw[5]~6_combout\,
	datad => \NIOS0|nios|F_iw[2]~10_combout\,
	combout => \NIOS0|nios|F_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X18_Y19_N28
\NIOS0|nios|Equal2~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_iw[12]~4_combout\,
	datab => \NIOS0|nios|F_iw[11]~5_combout\,
	datac => \NIOS0|nios|Equal2~1_combout\,
	datad => \NIOS0|nios|F_iw[13]~3_combout\,
	combout => \NIOS0|nios|Equal2~2_combout\);

-- Location: LCCOMB_X18_Y18_N22
\NIOS0|nios|F_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_iw[1]~9_combout\,
	datab => \NIOS0|nios|F_ctrl_unsigned_lo_imm16~0_combout\,
	datac => \NIOS0|nios|Equal2~2_combout\,
	datad => \NIOS0|nios|F_iw[0]~11_combout\,
	combout => \NIOS0|nios|F_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X18_Y18_N23
\NIOS0|nios|D_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X21_Y16_N20
\NIOS0|nios|D_src2[30]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datac => \NIOS0|nios|D_ctrl_unsigned_lo_imm16~regout\,
	datad => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	combout => \NIOS0|nios|D_src2[30]~16_combout\);

-- Location: LCCOMB_X23_Y17_N12
\NIOS0|nios|D_src2[24]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datac => \NIOS0|nios|D_iw\(14),
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[24]~33_combout\);

-- Location: LCFF_X23_Y13_N17
\NIOS0|nios|M_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(24),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(24));

-- Location: LCCOMB_X20_Y16_N30
\NIOS0|nios|E_ctrl_ld8_ld16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(1),
	datac => \NIOS0|nios|E_iw\(4),
	datad => \NIOS0|nios|E_iw\(0),
	combout => \NIOS0|nios|E_ctrl_ld8_ld16~0_combout\);

-- Location: LCFF_X20_Y16_N31
\NIOS0|nios|M_ctrl_ld8_ld16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_ld8_ld16~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld8_ld16~regout\);

-- Location: LCFF_X20_Y12_N21
\NIOS0|nios|A_ld_align_byte2_byte3_fill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_ld8_ld16~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\);

-- Location: LCCOMB_X23_Y20_N28
\NIOS0|nios|Equal154~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|D_iw\(13),
	combout => \NIOS0|nios|Equal154~5_combout\);

-- Location: LCCOMB_X23_Y20_N0
\NIOS0|nios|D_ctrl_shift_rot~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal171~1_combout\,
	datab => \NIOS0|nios|Equal154~5_combout\,
	datac => \NIOS0|nios|D_iw\(14),
	datad => \NIOS0|nios|D_ctrl_late_result~4_combout\,
	combout => \NIOS0|nios|D_ctrl_shift_rot~0_combout\);

-- Location: LCFF_X23_Y20_N1
\NIOS0|nios|E_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_shift_rot~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X20_Y12_N16
\NIOS0|nios|M_ctrl_shift_rot~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|M_ctrl_shift_rot~feeder_combout\);

-- Location: LCFF_X20_Y12_N17
\NIOS0|nios|M_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_ctrl_shift_rot~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_shift_rot~regout\);

-- Location: LCFF_X20_Y12_N7
\NIOS0|nios|A_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_shift_rot~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X20_Y12_N20
\NIOS0|nios|A_wr_data_unfiltered[26]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_slow_inst_sel~regout\,
	datac => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datad => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\);

-- Location: LCCOMB_X20_Y12_N8
\NIOS0|nios|A_wr_data_unfiltered[26]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_slow_inst_sel~regout\,
	datad => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\);

-- Location: LCCOMB_X20_Y16_N8
\NIOS0|nios|E_ctrl_ld_signed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(1),
	combout => \NIOS0|nios|E_ctrl_ld_signed~0_combout\);

-- Location: LCFF_X20_Y16_N9
\NIOS0|nios|M_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_ld_signed~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld_signed~regout\);

-- Location: LCFF_X21_Y9_N17
\NIOS0|nios|A_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_ld_signed~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X35_Y14_N12
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & ((\NIOS0|nios|d_read~regout\) # ((\NIOS0|nios|i_read~regout\ & \NIOS0|cmd_xbar_mux_004|saved_grant\(1))))) # 
-- (!\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & (((\NIOS0|nios|i_read~regout\ & \NIOS0|cmd_xbar_mux_004|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|nios|i_read~regout\,
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X37_Y12_N4
\NIOS0|cmd_xbar_mux_004|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|WideOr1~combout\ = (\NIOS0|cmd_xbar_demux|src4_valid~0_combout\ & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0)) # ((\NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\ & \NIOS0|cmd_xbar_mux_004|saved_grant\(1))))) # 
-- (!\NIOS0|cmd_xbar_demux|src4_valid~0_combout\ & (\NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\ & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|src4_valid~0_combout\,
	datab => \NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|WideOr1~combout\);

-- Location: LCCOMB_X36_Y12_N0
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & \NIOS0|cmd_xbar_mux_004|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datad => \NIOS0|cmd_xbar_mux_004|WideOr1~combout\,
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X36_Y12_N4
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X36_Y12_N5
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X36_Y12_N2
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X36_Y12_N16
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((!\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\ & (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- !\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X36_Y12_N17
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X37_Y12_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X37_Y12_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	datab => \NIOS0|cmd_xbar_mux_004|WideOr1~combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~1_combout\);

-- Location: LCFF_X37_Y12_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\);

-- Location: LCCOMB_X37_Y12_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X37_Y12_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: LCFF_X37_Y12_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~regout\);

-- Location: LCCOMB_X37_Y12_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X37_Y12_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|read~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ociram_readdata_ready~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~1_combout\);

-- Location: LCFF_X37_Y12_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\);

-- Location: LCCOMB_X36_Y12_N30
\NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & 
-- !\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	combout => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X36_Y12_N31
\NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y12_N24
\NIOS0|rsp_xbar_demux_004|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_demux_004|src0_valid~combout\ = (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\);

-- Location: LCCOMB_X30_Y14_N28
\NIOS0|rsp_xbar_mux|src_data[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(24) = (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(24) & ((\NIOS0|rsp_xbar_demux|src0_valid~combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(24) & \NIOS0|rsp_xbar_demux_004|src0_valid~combout\)))) 
-- # (!\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(24) & (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(24) & (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(24),
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(24),
	datac => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datad => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(24));

-- Location: LCFF_X30_Y14_N29
\NIOS0|nios|d_readdata_d1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(24),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(24));

-- Location: LCCOMB_X22_Y10_N24
\NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(24),
	combout => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[0]~0_combout\);

-- Location: LCCOMB_X23_Y11_N8
\NIOS0|nios|A_dc_fill_dp_offset_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_has_started~regout\,
	datab => \NIOS0|nios|A_dc_want_fill~regout\,
	datac => \NIOS0|nios|A_dc_fill_dp_offset\(0),
	datad => \NIOS0|nios|A_dc_wb_active~regout\,
	combout => \NIOS0|nios|A_dc_fill_dp_offset_nxt[0]~1_combout\);

-- Location: LCFF_X23_Y11_N9
\NIOS0|nios|A_dc_fill_dp_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_fill_dp_offset_nxt[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_fill_dp_offset\(0));

-- Location: LCCOMB_X23_Y11_N18
\NIOS0|nios|A_dc_fill_dp_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_dp_offset\(1),
	datab => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	datac => \NIOS0|nios|A_dc_fill_dp_offset\(2),
	datad => \NIOS0|nios|A_dc_fill_dp_offset\(0),
	combout => \NIOS0|nios|A_dc_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCFF_X23_Y11_N19
\NIOS0|nios|A_dc_fill_dp_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_fill_dp_offset_nxt[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_fill_dp_offset\(2));

-- Location: LCCOMB_X22_Y19_N6
\NIOS0|nios|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(2),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[1]~3\,
	combout => \NIOS0|nios|F_pc_plus_one[2]~4_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X20_Y19_N2
\NIOS0|nios|D_br_taken_waddr_partial[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datab => \NIOS0|nios|F_pc_plus_one[1]~2_combout\,
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[0]~12\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[1]~14\);

-- Location: LCCOMB_X20_Y19_N4
\NIOS0|nios|D_br_taken_waddr_partial[2]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \NIOS0|nios|F_pc_plus_one[2]~4_combout\,
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[1]~14\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[2]~16\);

-- Location: LCFF_X20_Y19_N5
\NIOS0|nios|D_br_taken_waddr_partial[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[2]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(2));

-- Location: LCCOMB_X23_Y19_N24
\NIOS0|nios|D_extra_pc[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(2),
	datab => \NIOS0|nios|D_bht_data\(1),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_br_taken_waddr_partial\(2),
	combout => \NIOS0|nios|D_extra_pc[2]~5_combout\);

-- Location: LCFF_X23_Y19_N25
\NIOS0|nios|E_extra_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[2]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(2));

-- Location: LCCOMB_X23_Y16_N22
\NIOS0|nios|Add18|auto_generated|result_int[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~6_combout\,
	datab => \NIOS0|nios|E_src1\(3),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[3]~7\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[4]~8_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X23_Y16_N24
\NIOS0|nios|Add18|auto_generated|result_int[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~5_combout\,
	datab => \NIOS0|nios|E_src1\(4),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[4]~9\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[5]~10_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X24_Y16_N20
\NIOS0|nios|E_alu_result[4]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datab => \NIOS0|nios|E_extra_pc\(2),
	datac => \NIOS0|nios|Add18|auto_generated|result_int[5]~10_combout\,
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result[4]~6_combout\);

-- Location: LCCOMB_X24_Y16_N30
\NIOS0|nios|E_alu_result[4]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[4]~0_combout\,
	datab => \NIOS0|nios|E_alu_result[4]~6_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(4));

-- Location: LCFF_X24_Y16_N31
\NIOS0|nios|M_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(4));

-- Location: LCFF_X27_Y11_N11
\NIOS0|nios|A_mem_baddr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(4));

-- Location: LCCOMB_X27_Y11_N28
\NIOS0|nios|A_dc_fill_byte_en~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_byte_en~0_combout\,
	datab => \NIOS0|nios|A_dc_fill_dp_offset\(2),
	datac => \NIOS0|nios|A_mem_baddr\(4),
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|A_dc_fill_byte_en~1_combout\);

-- Location: LCFF_X22_Y11_N11
\NIOS0|nios|A_ctrl_ld_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_ld_bypass~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_ld_bypass~regout\);

-- Location: LCCOMB_X22_Y11_N22
\NIOS0|nios|A_slow_inst_result_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_byte_en~1_combout\,
	datac => \NIOS0|nios|A_ctrl_ld_bypass~regout\,
	datad => \NIOS0|nios|d_readdatavalid_d1~regout\,
	combout => \NIOS0|nios|A_slow_inst_result_en~0_combout\);

-- Location: LCFF_X22_Y10_N25
\NIOS0|nios|A_slow_inst_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(24));

-- Location: LCCOMB_X19_Y9_N20
\NIOS0|nios|A_wr_data_unfiltered[24]~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(24),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(24),
	combout => \NIOS0|nios|A_wr_data_unfiltered[24]~93_combout\);

-- Location: LCCOMB_X23_Y12_N22
\NIOS0|nios|D_src1_reg[20]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[20]~61_combout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(20),
	combout => \NIOS0|nios|D_src1_reg[20]~62_combout\);

-- Location: LCFF_X23_Y12_N23
\NIOS0|nios|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[20]~62_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(20));

-- Location: LCCOMB_X20_Y15_N22
\NIOS0|nios|E_ctrl_st_bypass~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\,
	datab => \NIOS0|nios|E_iw\(5),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_ctrl_st_bypass~0_combout\,
	combout => \NIOS0|nios|E_ctrl_st_bypass~1_combout\);

-- Location: LCFF_X20_Y15_N23
\NIOS0|nios|M_ctrl_st_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_st_bypass~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_st_bypass~regout\);

-- Location: LCCOMB_X21_Y11_N28
\NIOS0|nios|M_dc_valid_st_bypass_hit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_valid_from_E~regout\,
	datab => \NIOS0|nios|M_dc_hit~3_combout\,
	datac => \NIOS0|nios|M_ctrl_st_bypass~regout\,
	combout => \NIOS0|nios|M_dc_valid_st_bypass_hit~0_combout\);

-- Location: LCFF_X21_Y11_N29
\NIOS0|nios|A_dc_valid_st_bypass_hit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_dc_valid_st_bypass_hit~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\);

-- Location: LCCOMB_X20_Y16_N28
\NIOS0|nios|Equal274~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|E_iw\(4),
	combout => \NIOS0|nios|Equal274~0_combout\);

-- Location: LCCOMB_X25_Y17_N22
\NIOS0|nios|E_src2_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2[8]~8_combout\,
	combout => \NIOS0|nios|E_src2_reg[8]~feeder_combout\);

-- Location: LCFF_X25_Y17_N23
\NIOS0|nios|E_src2_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[8]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(8));

-- Location: LCCOMB_X29_Y12_N16
\NIOS0|nios|M_st_data[24]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Equal274~0_combout\,
	datac => \NIOS0|nios|E_src2_reg\(0),
	datad => \NIOS0|nios|E_src2_reg\(8),
	combout => \NIOS0|nios|M_st_data[24]~0_combout\);

-- Location: LCCOMB_X26_Y10_N2
\NIOS0|nios|M_st_data[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_st_data[24]~0_combout\,
	combout => \NIOS0|nios|M_st_data[24]~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N22
\NIOS0|nios|D_src2_reg[24]~120\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|D_src2_reg[24]~90_combout\,
	datad => \NIOS0|nios|E_alu_result\(24),
	combout => \NIOS0|nios|D_src2_reg[24]~120_combout\);

-- Location: LCFF_X23_Y13_N23
\NIOS0|nios|E_src2_reg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[24]~120_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(24));

-- Location: LCFF_X26_Y10_N3
\NIOS0|nios|M_st_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[24]~feeder_combout\,
	sdata => \NIOS0|nios|E_src2_reg\(24),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_iw\(4),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(24));

-- Location: LCFF_X27_Y12_N31
\NIOS0|nios|A_st_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(24),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(24));

-- Location: LCFF_X21_Y11_N23
\NIOS0|nios|A_en_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_stall~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_en_d1~regout\);

-- Location: LCCOMB_X27_Y12_N30
\NIOS0|nios|dc_data_wr_port_data[24]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(24),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_st_data\(24),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[24]~12_combout\);

-- Location: LCCOMB_X27_Y12_N0
\NIOS0|nios|dc_data_wr_port_data[24]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(24),
	datab => \NIOS0|nios|dc_data_wr_port_data[24]~12_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[24]~13_combout\);

-- Location: LCCOMB_X23_Y11_N22
\NIOS0|nios|A_dc_fill_dp_offset_nxt[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	datac => \NIOS0|nios|A_dc_fill_dp_offset\(1),
	datad => \NIOS0|nios|A_dc_fill_dp_offset\(0),
	combout => \NIOS0|nios|A_dc_fill_dp_offset_nxt[1]~0_combout\);

-- Location: LCFF_X23_Y11_N23
\NIOS0|nios|A_dc_fill_dp_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_fill_dp_offset_nxt[1]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_fill_dp_offset\(1));

-- Location: LCCOMB_X20_Y11_N6
\NIOS0|nios|dc_data_wr_port_addr[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_addr[1]~2_combout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|A_dc_fill_dp_offset\(1),
	combout => \NIOS0|nios|dc_data_wr_port_addr[1]~3_combout\);

-- Location: LCCOMB_X26_Y11_N22
\NIOS0|nios|dc_data_wr_port_addr[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|A_mem_baddr\(4),
	datac => \NIOS0|nios|M_alu_result\(4),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[2]~4_combout\);

-- Location: LCCOMB_X26_Y11_N24
\NIOS0|nios|dc_data_wr_port_addr[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_dp_offset\(2),
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|dc_data_wr_port_addr[2]~4_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[2]~5_combout\);

-- Location: LCCOMB_X26_Y11_N0
\NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\);

-- Location: LCCOMB_X16_Y13_N30
\NIOS0|nios|dc_data_wr_port_addr[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(5),
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|M_alu_result\(5),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[3]~6_combout\);

-- Location: LCFF_X16_Y14_N29
\NIOS0|nios|A_mem_baddr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(6));

-- Location: LCCOMB_X16_Y13_N18
\NIOS0|nios|dc_data_wr_port_addr[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|A_mem_baddr\(6),
	datad => \NIOS0|nios|M_alu_result\(6),
	combout => \NIOS0|nios|dc_data_wr_port_addr[4]~7_combout\);

-- Location: LCCOMB_X16_Y12_N20
\NIOS0|nios|dc_data_wr_port_addr[5]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(7),
	datab => \NIOS0|nios|A_mem_baddr\(7),
	datac => \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[5]~8_combout\);

-- Location: LCFF_X25_Y17_N31
\NIOS0|nios|M_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(8));

-- Location: LCFF_X16_Y14_N1
\NIOS0|nios|A_mem_baddr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(8));

-- Location: LCCOMB_X16_Y12_N10
\NIOS0|nios|dc_data_wr_port_addr[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(8),
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|A_mem_baddr\(8),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[6]~9_combout\);

-- Location: LCCOMB_X15_Y14_N28
\NIOS0|nios|dc_data_wr_port_addr[7]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(9),
	datab => \NIOS0|nios|A_mem_baddr\(9),
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[7]~10_combout\);

-- Location: LCFF_X16_Y14_N25
\NIOS0|nios|A_mem_baddr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(10));

-- Location: LCCOMB_X15_Y14_N22
\NIOS0|nios|dc_data_wr_port_addr[8]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datab => \NIOS0|nios|M_alu_result\(10),
	datac => \NIOS0|nios|A_mem_baddr\(10),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[8]~11_combout\);

-- Location: LCCOMB_X20_Y16_N12
\NIOS0|nios|E_mem_byte_en[3]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[2]~4_combout\,
	datab => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[1]~2_combout\,
	combout => \NIOS0|nios|E_mem_byte_en[3]~5_combout\);

-- Location: LCFF_X20_Y16_N13
\NIOS0|nios|M_mem_byte_en[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_mem_byte_en[3]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_mem_byte_en\(3));

-- Location: LCFF_X27_Y12_N3
\NIOS0|nios|A_mem_byte_en[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_mem_byte_en\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_byte_en\(3));

-- Location: LCCOMB_X27_Y12_N2
\NIOS0|nios|dc_data_wr_port_byte_en[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|M_mem_byte_en\(3),
	datac => \NIOS0|nios|A_mem_byte_en\(3),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_byte_en[3]~6_combout\);

-- Location: LCCOMB_X27_Y12_N20
\NIOS0|nios|dc_data_wr_port_byte_en[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_byte_en~2_combout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|A_mem_byte_en\(3),
	datad => \NIOS0|nios|dc_data_wr_port_byte_en[3]~6_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_byte_en[3]~7_combout\);

-- Location: LCCOMB_X18_Y15_N12
\NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_starting~1_combout\,
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(0),
	datad => \NIOS0|nios|A_dc_want_fill~regout\,
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\);

-- Location: LCFF_X18_Y15_N13
\NIOS0|nios|A_dc_xfer_rd_addr_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(0));

-- Location: LCCOMB_X18_Y15_N22
\NIOS0|nios|dc_data_rd_port_addr[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datab => \NIOS0|nios|M_alu_result\(2),
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(0),
	combout => \NIOS0|nios|dc_data_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X19_Y17_N12
\NIOS0|nios|dc_data_rd_port_addr[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[3]~6_combout\,
	datab => \NIOS0|nios|dc_data_rd_port_addr[0]~0_combout\,
	datac => \NIOS0|nios|A_stall~0_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[0]~1_combout\);

-- Location: LCCOMB_X18_Y15_N2
\NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(0),
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(1),
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_starting~2_combout\,
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\);

-- Location: LCFF_X18_Y15_N3
\NIOS0|nios|A_dc_xfer_rd_addr_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(1));

-- Location: LCCOMB_X18_Y15_N8
\NIOS0|nios|dc_data_rd_port_addr[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(1),
	datac => \NIOS0|nios|M_alu_result\(3),
	combout => \NIOS0|nios|dc_data_rd_port_addr[1]~2_combout\);

-- Location: LCCOMB_X19_Y17_N6
\NIOS0|nios|dc_data_rd_port_addr[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_stall~0_combout\,
	datac => \NIOS0|nios|dc_data_rd_port_addr[1]~2_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[4]~8_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[1]~3_combout\);

-- Location: LCCOMB_X18_Y15_N0
\NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_starting~2_combout\,
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(1),
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(2),
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(0),
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\);

-- Location: LCFF_X18_Y15_N1
\NIOS0|nios|A_dc_xfer_rd_addr_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(2));

-- Location: LCCOMB_X18_Y15_N18
\NIOS0|nios|dc_data_rd_port_addr[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(2),
	datad => \NIOS0|nios|M_alu_result\(4),
	combout => \NIOS0|nios|dc_data_rd_port_addr[2]~4_combout\);

-- Location: LCCOMB_X18_Y15_N20
\NIOS0|nios|dc_data_rd_port_addr[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|dc_data_rd_port_addr[2]~4_combout\,
	datac => \NIOS0|nios|A_stall~0_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[5]~10_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[2]~5_combout\);

-- Location: LCCOMB_X18_Y15_N28
\NIOS0|nios|A_dc_xfer_rd_addr_done_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(0),
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(1),
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(2),
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_done_nxt~0_combout\);

-- Location: LCFF_X18_Y15_N29
\NIOS0|nios|A_dc_xfer_rd_addr_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_addr_done_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_addr_done~regout\);

-- Location: LCCOMB_X18_Y15_N6
\NIOS0|nios|A_dc_xfer_rd_addr_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_done~regout\,
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_starting~2_combout\,
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_active_nxt~0_combout\);

-- Location: LCFF_X18_Y15_N7
\NIOS0|nios|A_dc_xfer_rd_addr_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_addr_active_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\);

-- Location: LCCOMB_X16_Y13_N2
\NIOS0|nios|dc_data_rd_port_addr[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(5),
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datac => \NIOS0|nios|M_alu_result\(5),
	combout => \NIOS0|nios|dc_data_rd_port_addr[3]~6_combout\);

-- Location: LCCOMB_X16_Y13_N22
\NIOS0|nios|dc_data_rd_port_addr[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|dc_data_rd_port_addr[3]~6_combout\,
	datac => \NIOS0|nios|A_stall~0_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[6]~12_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[3]~7_combout\);

-- Location: LCCOMB_X16_Y13_N28
\NIOS0|nios|dc_data_rd_port_addr[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(6),
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datad => \NIOS0|nios|M_alu_result\(6),
	combout => \NIOS0|nios|dc_data_rd_port_addr[4]~8_combout\);

-- Location: LCCOMB_X23_Y16_N26
\NIOS0|nios|Add18|auto_generated|result_int[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~4_combout\,
	datab => \NIOS0|nios|E_src1\(5),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[5]~11\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[6]~12_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X23_Y16_N28
\NIOS0|nios|Add18|auto_generated|result_int[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~3_combout\,
	datab => \NIOS0|nios|E_src1\(6),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[6]~13\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[7]~14_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X16_Y13_N10
\NIOS0|nios|dc_data_rd_port_addr[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|dc_data_rd_port_addr[4]~8_combout\,
	datac => \NIOS0|nios|A_stall~0_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[7]~14_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[4]~9_combout\);

-- Location: LCCOMB_X16_Y12_N30
\NIOS0|nios|dc_data_rd_port_addr[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(7),
	datab => \NIOS0|nios|A_mem_baddr\(7),
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[5]~10_combout\);

-- Location: LCCOMB_X16_Y12_N28
\NIOS0|nios|dc_data_rd_port_addr[5]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[8]~16_combout\,
	datab => \NIOS0|nios|dc_data_rd_port_addr[5]~10_combout\,
	datad => \NIOS0|nios|A_stall~0_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[5]~11_combout\);

-- Location: LCCOMB_X16_Y12_N18
\NIOS0|nios|dc_data_rd_port_addr[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_alu_result\(8),
	datac => \NIOS0|nios|A_mem_baddr\(8),
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[6]~12_combout\);

-- Location: LCCOMB_X16_Y12_N16
\NIOS0|nios|dc_data_rd_port_addr[6]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[9]~18_combout\,
	datab => \NIOS0|nios|dc_data_rd_port_addr[6]~12_combout\,
	datad => \NIOS0|nios|A_stall~0_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[6]~13_combout\);

-- Location: LCCOMB_X15_Y14_N8
\NIOS0|nios|dc_data_rd_port_addr[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datac => \NIOS0|nios|A_mem_baddr\(9),
	datad => \NIOS0|nios|M_alu_result\(9),
	combout => \NIOS0|nios|dc_data_rd_port_addr[7]~14_combout\);

-- Location: LCCOMB_X15_Y14_N10
\NIOS0|nios|dc_data_rd_port_addr[7]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_stall~0_combout\,
	datab => \NIOS0|nios|dc_data_rd_port_addr[7]~14_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[10]~20_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[7]~15_combout\);

-- Location: LCCOMB_X15_Y14_N12
\NIOS0|nios|dc_data_rd_port_addr[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_active~regout\,
	datac => \NIOS0|nios|A_mem_baddr\(10),
	datad => \NIOS0|nios|M_alu_result\(10),
	combout => \NIOS0|nios|dc_data_rd_port_addr[8]~16_combout\);

-- Location: LCCOMB_X31_Y9_N0
\NIOS0|timer|internal_counter[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[0]~32_combout\ = !\NIOS0|timer|internal_counter\(0)
-- \NIOS0|timer|internal_counter[0]~33\ = CARRY(!\NIOS0|timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(0),
	combout => \NIOS0|timer|internal_counter[0]~32_combout\,
	cout => \NIOS0|timer|internal_counter[0]~33\);

-- Location: LCCOMB_X31_Y10_N4
\NIOS0|timer|period_l_register[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[0]~0_combout\ = !\NIOS0|nios|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(0),
	combout => \NIOS0|timer|period_l_register[0]~0_combout\);

-- Location: LCCOMB_X30_Y10_N18
\NIOS0|timer|period_l_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_wr_strobe~combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (!\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|period_l_wr_strobe~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|period_l_wr_strobe~3_combout\,
	combout => \NIOS0|timer|period_l_wr_strobe~combout\);

-- Location: LCFF_X31_Y10_N5
\NIOS0|timer|period_l_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(0));

-- Location: LCCOMB_X30_Y10_N24
\NIOS0|timer|force_reload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|force_reload~2_combout\ = (!\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|period_l_wr_strobe~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|period_l_wr_strobe~3_combout\,
	combout => \NIOS0|timer|force_reload~2_combout\);

-- Location: LCFF_X30_Y10_N25
\NIOS0|timer|force_reload\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|force_reload~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|force_reload~regout\);

-- Location: LCCOMB_X31_Y9_N20
\NIOS0|timer|internal_counter[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[10]~52_combout\ = (\NIOS0|timer|internal_counter\(10) & (!\NIOS0|timer|internal_counter[9]~51\)) # (!\NIOS0|timer|internal_counter\(10) & ((\NIOS0|timer|internal_counter[9]~51\) # (GND)))
-- \NIOS0|timer|internal_counter[10]~53\ = CARRY((!\NIOS0|timer|internal_counter[9]~51\) # (!\NIOS0|timer|internal_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(10),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[9]~51\,
	combout => \NIOS0|timer|internal_counter[10]~52_combout\,
	cout => \NIOS0|timer|internal_counter[10]~53\);

-- Location: LCCOMB_X31_Y9_N22
\NIOS0|timer|internal_counter[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[11]~54_combout\ = (\NIOS0|timer|internal_counter\(11) & (\NIOS0|timer|internal_counter[10]~53\ & VCC)) # (!\NIOS0|timer|internal_counter\(11) & (!\NIOS0|timer|internal_counter[10]~53\))
-- \NIOS0|timer|internal_counter[11]~55\ = CARRY((!\NIOS0|timer|internal_counter\(11) & !\NIOS0|timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(11),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[10]~53\,
	combout => \NIOS0|timer|internal_counter[11]~54_combout\,
	cout => \NIOS0|timer|internal_counter[11]~55\);

-- Location: LCFF_X32_Y9_N23
\NIOS0|timer|period_l_register[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(11));

-- Location: LCCOMB_X30_Y10_N8
\NIOS0|timer|control_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|control_wr_strobe~combout\ = (\NIOS0|nios|d_address_offset_field\(0) & (!\NIOS0|nios|d_address_offset_field\(2) & (!\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|period_l_wr_strobe~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|period_l_wr_strobe~3_combout\,
	combout => \NIOS0|timer|control_wr_strobe~combout\);

-- Location: LCCOMB_X22_Y16_N8
\NIOS0|nios|M_st_data[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2_reg\(3),
	combout => \NIOS0|nios|M_st_data[3]~feeder_combout\);

-- Location: LCFF_X22_Y16_N9
\NIOS0|nios|M_st_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(3));

-- Location: LCFF_X22_Y11_N1
\NIOS0|nios|A_st_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(3));

-- Location: LCCOMB_X30_Y15_N0
\NIOS0|nios|d_writedata[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(3),
	datad => \NIOS0|nios|A_st_data\(3),
	combout => \NIOS0|nios|d_writedata[3]~4_combout\);

-- Location: LCCOMB_X16_Y11_N4
\NIOS0|nios|A_dc_xfer_wr_offset_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_wr_starting~regout\,
	datac => \NIOS0|nios|A_dc_xfer_wr_offset\(0),
	combout => \NIOS0|nios|A_dc_xfer_wr_offset_nxt[0]~0_combout\);

-- Location: LCFF_X16_Y11_N5
\NIOS0|nios|A_dc_xfer_wr_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_offset_nxt[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_offset\(0));

-- Location: LCCOMB_X16_Y11_N22
\NIOS0|nios|A_dc_xfer_wr_offset_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_wr_starting~regout\,
	datab => \NIOS0|nios|A_dc_xfer_wr_offset\(0),
	datac => \NIOS0|nios|A_dc_xfer_wr_offset\(1),
	combout => \NIOS0|nios|A_dc_xfer_wr_offset_nxt[1]~1_combout\);

-- Location: LCFF_X16_Y11_N23
\NIOS0|nios|A_dc_xfer_wr_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_offset_nxt[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_offset\(1));

-- Location: LCCOMB_X16_Y11_N0
\NIOS0|nios|A_dc_xfer_wr_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_wr_starting~regout\,
	datab => \NIOS0|nios|A_dc_xfer_wr_offset\(0),
	datac => \NIOS0|nios|A_dc_xfer_wr_offset\(2),
	datad => \NIOS0|nios|A_dc_xfer_wr_offset\(1),
	combout => \NIOS0|nios|A_dc_xfer_wr_offset_nxt[2]~2_combout\);

-- Location: LCFF_X16_Y11_N1
\NIOS0|nios|A_dc_xfer_wr_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_offset_nxt[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_offset\(2));

-- Location: LCCOMB_X16_Y11_N18
\NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_dc_wb_rd_addr_offset\(0),
	datad => \NIOS0|nios|A_dc_wb_rd_addr_starting~regout\,
	combout => \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\);

-- Location: LCFF_X16_Y11_N19
\NIOS0|nios|A_dc_wb_rd_addr_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_wb_rd_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_rd_addr_offset\(0));

-- Location: LCCOMB_X16_Y11_N12
\NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_rd_addr_offset\(0),
	datab => \NIOS0|nios|A_dc_wb_rd_addr_starting~regout\,
	datac => \NIOS0|nios|A_dc_wb_rd_addr_offset\(1),
	combout => \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\);

-- Location: LCFF_X16_Y11_N13
\NIOS0|nios|A_dc_wb_rd_addr_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_wb_rd_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_rd_addr_offset\(1));

-- Location: LCCOMB_X16_Y11_N14
\NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_rd_addr_offset\(0),
	datab => \NIOS0|nios|A_dc_wb_rd_addr_starting~regout\,
	datac => \NIOS0|nios|A_dc_wb_rd_addr_offset\(2),
	datad => \NIOS0|nios|A_dc_wb_rd_addr_offset\(1),
	combout => \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\);

-- Location: LCFF_X16_Y11_N15
\NIOS0|nios|A_dc_wb_rd_addr_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_wb_rd_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_rd_addr_offset\(2));

-- Location: LCCOMB_X20_Y16_N20
\NIOS0|nios|E_mem_byte_en[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[2]~4_combout\,
	datab => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[1]~2_combout\,
	combout => \NIOS0|nios|E_mem_byte_en[0]~6_combout\);

-- Location: LCFF_X20_Y16_N21
\NIOS0|nios|M_mem_byte_en[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_mem_byte_en[0]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_mem_byte_en\(0));

-- Location: LCFF_X27_Y12_N27
\NIOS0|nios|A_mem_byte_en[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_mem_byte_en\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_byte_en\(0));

-- Location: LCCOMB_X27_Y12_N26
\NIOS0|nios|dc_data_wr_port_byte_en[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_mem_byte_en\(0),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_mem_byte_en\(0),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_byte_en[0]~4_combout\);

-- Location: LCCOMB_X27_Y12_N12
\NIOS0|nios|dc_data_wr_port_byte_en[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_byte_en~2_combout\,
	datab => \NIOS0|nios|A_mem_byte_en\(0),
	datac => \NIOS0|nios|dc_data_wr_port_byte_en[0]~4_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_byte_en[0]~5_combout\);

-- Location: LCFF_X22_Y13_N1
\NIOS0|nios|E_src2_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(1));

-- Location: LCFF_X22_Y11_N21
\NIOS0|nios|M_st_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2_reg\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(1));

-- Location: LCCOMB_X19_Y11_N18
\NIOS0|nios|A_st_data[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_st_data\(1),
	combout => \NIOS0|nios|A_st_data[1]~feeder_combout\);

-- Location: LCFF_X19_Y11_N19
\NIOS0|nios|A_st_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_st_data[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(1));

-- Location: LCCOMB_X22_Y11_N20
\NIOS0|nios|dc_data_wr_port_data[1]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|A_st_data\(1),
	datac => \NIOS0|nios|M_st_data\(1),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[1]~58_combout\);

-- Location: LCCOMB_X33_Y11_N28
\NIOS0|nios|d_writedata[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|A_st_data\(1),
	datad => \NIOS0|nios|M_st_data\(1),
	combout => \NIOS0|nios|d_writedata[1]~2_combout\);

-- Location: LCFF_X29_Y11_N9
\NIOS0|nios|M_st_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2_reg\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(2));

-- Location: LCFF_X29_Y11_N19
\NIOS0|nios|A_st_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(2));

-- Location: LCCOMB_X29_Y11_N8
\NIOS0|nios|dc_data_wr_port_data[2]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|M_st_data\(2),
	datad => \NIOS0|nios|A_st_data\(2),
	combout => \NIOS0|nios|dc_data_wr_port_data[2]~54_combout\);

-- Location: LCFF_X39_Y19_N13
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X40_Y19_N0
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X40_Y19_N1
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X40_Y19_N2
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X40_Y19_N3
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X40_Y19_N4
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X40_Y19_N5
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X40_Y19_N6
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X40_Y19_N7
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X40_Y19_N8
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X40_Y19_N9
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X40_Y19_N10
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X40_Y19_N11
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X42_Y19_N16
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X42_Y19_N17
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X42_Y19_N18
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X42_Y19_N19
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X42_Y19_N20
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X42_Y19_N21
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X42_Y19_N22
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X42_Y19_N23
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X42_Y19_N24
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X42_Y19_N25
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X42_Y19_N26
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X42_Y19_N27
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X38_Y19_N18
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(0),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCFF_X40_Y20_N9
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid~regout\);

-- Location: LCCOMB_X40_Y20_N8
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(1),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X39_Y19_N0
\NIOS0|jtag_uart|t_dav~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|t_dav~feeder_combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \NIOS0|jtag_uart|t_dav~feeder_combout\);

-- Location: LCFF_X39_Y19_N1
\NIOS0|jtag_uart|t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|t_dav~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|t_dav~regout\);

-- Location: LCCOMB_X39_Y20_N6
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|t_dav~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: LCFF_X39_Y20_N7
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav~regout\);

-- Location: LCCOMB_X39_Y20_N16
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~2_combout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: LCFF_X39_Y20_N17
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X38_Y19_N16
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(0),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCFF_X38_Y19_N17
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~regout\);

-- Location: LCCOMB_X38_Y19_N22
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(9),
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(1),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X39_Y20_N2
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X42_Y20_N14
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X42_Y20_N15
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X42_Y20_N16
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X42_Y20_N17
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X42_Y20_N18
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X42_Y20_N19
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X42_Y20_N20
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X42_Y20_N21
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X42_Y20_N22
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X42_Y20_N23
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X42_Y20_N24
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) $ 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X42_Y20_N25
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X42_Y18_N20
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X42_Y18_N21
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X42_Y18_N22
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X42_Y18_N23
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X42_Y18_N24
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X42_Y18_N25
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X42_Y18_N26
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X42_Y18_N27
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X42_Y18_N28
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X42_Y18_N29
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X42_Y18_N30
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X42_Y18_N31
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X36_Y11_N28
\NIOS0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\NIOS0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: LCFF_X36_Y11_N29
\NIOS0|cmd_xbar_mux_001|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_001|packet_in_progress~regout\);

-- Location: LCCOMB_X36_Y11_N2
\NIOS0|cmd_xbar_mux_001|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|update_grant~0_combout\ = (\NIOS0|cmd_xbar_mux_001|saved_grant\(0)) # (\NIOS0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X36_Y11_N30
\NIOS0|cmd_xbar_mux_001|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|update_grant~1_combout\ = (\NIOS0|cmd_xbar_mux_001|WideOr1~combout\ & (\NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\ & ((\NIOS0|cmd_xbar_mux_001|update_grant~0_combout\)))) # (!\NIOS0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- (((!\NIOS0|cmd_xbar_mux_001|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \NIOS0|cmd_xbar_mux_001|packet_in_progress~regout\,
	datac => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \NIOS0|cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \NIOS0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCFF_X36_Y11_N9
\NIOS0|cmd_xbar_mux_001|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X33_Y17_N4
\NIOS0|cmd_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_payload~2_combout\ = (\NIOS0|nios|d_writedata\(1) & \NIOS0|cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(1),
	datad => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X33_Y11_N22
\NIOS0|nios|d_writedata[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(2),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datad => \NIOS0|nios|M_st_data\(2),
	combout => \NIOS0|nios|d_writedata[2]~3_combout\);

-- Location: LCCOMB_X20_Y16_N14
\NIOS0|nios|M_ctrl_st_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(1),
	combout => \NIOS0|nios|M_ctrl_st_nxt~0_combout\);

-- Location: LCFF_X20_Y16_N15
\NIOS0|nios|M_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_ctrl_st_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_st~regout\);

-- Location: LCFF_X19_Y15_N3
\NIOS0|nios|A_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_st~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_st~regout\);

-- Location: LCCOMB_X18_Y15_N30
\NIOS0|nios|A_dc_xfer_rd_addr_offset_match~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(3),
	datab => \NIOS0|nios|A_mem_baddr\(2),
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(1),
	datad => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(0),
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_offset_match~0_combout\);

-- Location: LCCOMB_X19_Y15_N16
\NIOS0|nios|A_dc_xfer_rd_addr_offset_match\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_offset\(2),
	datab => \NIOS0|nios|A_ctrl_st~regout\,
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_offset_match~0_combout\,
	datad => \NIOS0|nios|A_mem_baddr\(4),
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_offset_match~combout\);

-- Location: LCFF_X19_Y15_N17
\NIOS0|nios|A_dc_xfer_rd_data_offset_match\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_addr_offset_match~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\);

-- Location: LCCOMB_X34_Y11_N22
\NIOS0|rsp_xbar_demux_001|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_demux_001|src0_valid~combout\ = (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X34_Y10_N24
\NIOS0|timer_s1_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|read_latency_shift_reg~1_combout\ = (\NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\ & !\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|timer_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: LCFF_X34_Y10_N25
\NIOS0|timer_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator|read_latency_shift_reg~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y12_N18
\NIOS0|timer|control_register[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|control_register[3]~feeder_combout\ = \NIOS0|nios|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(3),
	combout => \NIOS0|timer|control_register[3]~feeder_combout\);

-- Location: LCFF_X31_Y12_N19
\NIOS0|timer|control_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|control_register[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|control_register\(3));

-- Location: LCCOMB_X31_Y10_N18
\NIOS0|timer|period_l_register[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[3]~3_combout\ = !\NIOS0|nios|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(3),
	combout => \NIOS0|timer|period_l_register[3]~3_combout\);

-- Location: LCFF_X31_Y10_N19
\NIOS0|timer|period_l_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[3]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(3));

-- Location: LCCOMB_X31_Y12_N20
\NIOS0|timer|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal6~1_combout\ = (!\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|nios|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|Equal6~1_combout\);

-- Location: LCCOMB_X31_Y12_N30
\NIOS0|timer|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal6~2_combout\ = (!\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|nios|d_address_offset_field\(1) & !\NIOS0|nios|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|Equal6~2_combout\);

-- Location: LCCOMB_X31_Y10_N22
\NIOS0|timer|read_mux_out[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[3]~30_combout\ = (\NIOS0|timer|period_h_register\(3) & (!\NIOS0|timer|period_l_register\(3) & ((\NIOS0|timer|Equal6~2_combout\)))) # (!\NIOS0|timer|period_h_register\(3) & ((\NIOS0|timer|Equal6~1_combout\) # 
-- ((!\NIOS0|timer|period_l_register\(3) & \NIOS0|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|period_h_register\(3),
	datab => \NIOS0|timer|period_l_register\(3),
	datac => \NIOS0|timer|Equal6~1_combout\,
	datad => \NIOS0|timer|Equal6~2_combout\,
	combout => \NIOS0|timer|read_mux_out[3]~30_combout\);

-- Location: LCCOMB_X31_Y12_N24
\NIOS0|timer|Equal6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal6~5_combout\ = (!\NIOS0|nios|d_address_offset_field\(2) & (!\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|nios|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|Equal6~5_combout\);

-- Location: LCCOMB_X32_Y12_N2
\NIOS0|timer|read_mux_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out\(3) = (\NIOS0|timer|read_mux_out[3]~31_combout\) # ((\NIOS0|timer|read_mux_out[3]~30_combout\) # ((\NIOS0|timer|control_register\(3) & \NIOS0|timer|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|read_mux_out[3]~31_combout\,
	datab => \NIOS0|timer|control_register\(3),
	datac => \NIOS0|timer|read_mux_out[3]~30_combout\,
	datad => \NIOS0|timer|Equal6~5_combout\,
	combout => \NIOS0|timer|read_mux_out\(3));

-- Location: LCFF_X32_Y12_N3
\NIOS0|timer|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(3));

-- Location: LCFF_X32_Y12_N23
\NIOS0|timer_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X32_Y12_N22
\NIOS0|rsp_xbar_mux|src_data[3]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[3]~46_combout\ = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(3) & ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator|av_readdata_pre\(3))))) # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(3) & (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|timer_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(3),
	datab => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(3),
	datad => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[3]~46_combout\);

-- Location: LCCOMB_X32_Y12_N26
\NIOS0|rsp_xbar_mux|src_data[3]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[3]~47_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~11_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[3]~46_combout\) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & 
-- \NIOS0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~11_combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datac => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \NIOS0|rsp_xbar_mux|src_data[3]~46_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[3]~47_combout\);

-- Location: LCFF_X32_Y12_N27
\NIOS0|nios|d_readdata_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[3]~47_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(3));

-- Location: LCCOMB_X22_Y11_N0
\NIOS0|nios|dc_data_wr_port_data[3]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|M_st_data\(3),
	datac => \NIOS0|nios|A_st_data\(3),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[3]~46_combout\);

-- Location: LCCOMB_X22_Y11_N2
\NIOS0|nios|dc_data_wr_port_data[3]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|d_readdata_d1\(3),
	datad => \NIOS0|nios|dc_data_wr_port_data[3]~46_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[3]~47_combout\);

-- Location: LCCOMB_X22_Y12_N2
\NIOS0|nios|E_src2_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2[4]~4_combout\,
	combout => \NIOS0|nios|E_src2_reg[4]~feeder_combout\);

-- Location: LCFF_X22_Y12_N3
\NIOS0|nios|E_src2_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(4));

-- Location: LCCOMB_X22_Y12_N20
\NIOS0|nios|M_st_data[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2_reg\(4),
	combout => \NIOS0|nios|M_st_data[4]~feeder_combout\);

-- Location: LCFF_X22_Y12_N21
\NIOS0|nios|M_st_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(4));

-- Location: LCFF_X29_Y11_N5
\NIOS0|nios|A_st_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(4));

-- Location: LCCOMB_X29_Y11_N4
\NIOS0|nios|dc_data_wr_port_data[4]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|M_st_data\(4),
	datac => \NIOS0|nios|A_st_data\(4),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[4]~38_combout\);

-- Location: LCCOMB_X30_Y9_N4
\NIOS0|timer|Equal6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal6~3_combout\ = (\NIOS0|nios|d_address_offset_field\(0) & (\NIOS0|nios|d_address_offset_field\(2) & !\NIOS0|nios|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	combout => \NIOS0|timer|Equal6~3_combout\);

-- Location: LCCOMB_X30_Y9_N18
\NIOS0|timer|counter_snapshot[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[4]~8_combout\ = !\NIOS0|timer|internal_counter\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(4),
	combout => \NIOS0|timer|counter_snapshot[4]~8_combout\);

-- Location: LCCOMB_X30_Y10_N22
\NIOS0|timer|snap_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|snap_strobe~0_combout\ = (\NIOS0|nios|d_address_offset_field\(2) & (!\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|period_l_wr_strobe~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|period_l_wr_strobe~3_combout\,
	combout => \NIOS0|timer|snap_strobe~0_combout\);

-- Location: LCFF_X30_Y9_N19
\NIOS0|timer|counter_snapshot[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[4]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(4));

-- Location: LCCOMB_X30_Y9_N20
\NIOS0|timer|read_mux_out~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~25_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (\NIOS0|nios|d_address_offset_field\(2) & (!\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|counter_snapshot\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|counter_snapshot\(4),
	combout => \NIOS0|timer|read_mux_out~25_combout\);

-- Location: LCCOMB_X29_Y14_N24
\NIOS0|nios|d_writedata[4]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(4),
	datad => \NIOS0|nios|A_st_data\(4),
	combout => \NIOS0|nios|d_writedata[4]~6_combout\);

-- Location: LCCOMB_X31_Y9_N12
\NIOS0|timer|internal_counter[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[6]~44_combout\ = (\NIOS0|timer|internal_counter\(6) & (!\NIOS0|timer|internal_counter[5]~43\)) # (!\NIOS0|timer|internal_counter\(6) & ((\NIOS0|timer|internal_counter[5]~43\) # (GND)))
-- \NIOS0|timer|internal_counter[6]~45\ = CARRY((!\NIOS0|timer|internal_counter[5]~43\) # (!\NIOS0|timer|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(6),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[5]~43\,
	combout => \NIOS0|timer|internal_counter[6]~44_combout\,
	cout => \NIOS0|timer|internal_counter[6]~45\);

-- Location: LCCOMB_X19_Y16_N14
\NIOS0|nios|E_src2_reg[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2[6]~6_combout\,
	combout => \NIOS0|nios|E_src2_reg[6]~feeder_combout\);

-- Location: LCFF_X19_Y16_N15
\NIOS0|nios|E_src2_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(6));

-- Location: LCCOMB_X29_Y12_N14
\NIOS0|nios|M_st_data[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2_reg\(6),
	combout => \NIOS0|nios|M_st_data[6]~feeder_combout\);

-- Location: LCFF_X29_Y12_N15
\NIOS0|nios|M_st_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(6));

-- Location: LCCOMB_X30_Y12_N10
\NIOS0|nios|d_writedata[6]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(6),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datad => \NIOS0|nios|M_st_data\(6),
	combout => \NIOS0|nios|d_writedata[6]~25_combout\);

-- Location: LCCOMB_X16_Y9_N10
\NIOS0|nios|A_dc_xfer_wr_data_nxt[5]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data\(5),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[5]~19_combout\);

-- Location: LCFF_X16_Y9_N11
\NIOS0|nios|A_dc_xfer_wr_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[5]~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(5));

-- Location: LCFF_X26_Y12_N17
\NIOS0|nios|M_st_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2_reg\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(7));

-- Location: LCCOMB_X26_Y12_N16
\NIOS0|nios|dc_data_wr_port_data[7]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(7),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|M_st_data\(7),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[7]~4_combout\);

-- Location: LCCOMB_X27_Y12_N24
\NIOS0|nios|d_byteenable_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_byteenable_nxt[0]~0_combout\,
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datac => \NIOS0|nios|M_mem_byte_en\(0),
	datad => \NIOS0|nios|A_mem_byte_en\(0),
	combout => \NIOS0|nios|d_byteenable_nxt[0]~1_combout\);

-- Location: LCFF_X27_Y12_N25
\NIOS0|nios|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_byteenable_nxt[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_byteenable\(0));

-- Location: LCCOMB_X34_Y14_N16
\NIOS0|cmd_xbar_mux_004|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(32) = (\NIOS0|cmd_xbar_mux_004|saved_grant\(1)) # ((\NIOS0|nios|d_byteenable\(0) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	datab => \NIOS0|nios|d_byteenable\(0),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(32));

-- Location: LCFF_X34_Y14_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X34_Y14_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X35_Y16_N20
\NIOS0|cmd_xbar_mux_004|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~3_combout\ = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(2),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~3_combout\);

-- Location: LCFF_X35_Y16_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(2));

-- Location: LCCOMB_X30_Y15_N16
\NIOS0|cmd_xbar_mux_004|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~4_combout\ = (\NIOS0|nios|d_writedata\(3) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(3),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~4_combout\);

-- Location: LCFF_X30_Y15_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(3));

-- Location: LCCOMB_X39_Y15_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~1_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[4]~3_combout\);

-- Location: LCCOMB_X39_Y16_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(8),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCFF_X39_Y16_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~23_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X39_Y16_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(8),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCCOMB_X38_Y16_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(10),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~64_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCFF_X38_Y16_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~65_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X37_Y16_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(9),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: LCFF_X37_Y16_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X39_Y14_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(35),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(1),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|ir\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X36_Y14_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(9),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~22_combout\);

-- Location: LCCOMB_X36_Y14_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd~0_combout\);

-- Location: LCFF_X36_Y14_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd~regout\);

-- Location: LCFF_X36_Y14_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd_d1~regout\);

-- Location: LCCOMB_X36_Y14_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: LCFF_X36_Y14_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~22_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X37_Y15_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(5),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCFF_X37_Y15_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~9_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X30_Y12_N28
\NIOS0|nios|d_writedata[5]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|A_st_data\(5),
	datad => \NIOS0|nios|M_st_data\(5),
	combout => \NIOS0|nios|d_writedata[5]~21_combout\);

-- Location: M4K_X17_Y8
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_dc_data_module:nios_system_NIOS_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|dc_data_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y11_N10
\NIOS0|nios|A_dc_rd_data[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \NIOS0|nios|A_dc_rd_data[7]~feeder_combout\);

-- Location: LCFF_X18_Y11_N11
\NIOS0|nios|A_dc_rd_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[7]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(7));

-- Location: LCCOMB_X18_Y11_N0
\NIOS0|nios|A_dc_xfer_wr_data_nxt[7]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datab => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datad => \NIOS0|nios|A_dc_rd_data\(7),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[7]~1_combout\);

-- Location: LCFF_X18_Y11_N1
\NIOS0|nios|A_dc_xfer_wr_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[7]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(7));

-- Location: LCFF_X29_Y12_N17
\NIOS0|nios|M_st_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[24]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(8));

-- Location: LCFF_X29_Y12_N1
\NIOS0|nios|A_st_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(8));

-- Location: LCCOMB_X29_Y12_N0
\NIOS0|nios|dc_data_wr_port_data[8]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(8),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(8),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[8]~14_combout\);

-- Location: LCCOMB_X29_Y12_N4
\NIOS0|nios|dc_data_wr_port_data[8]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(8),
	datab => \NIOS0|nios|dc_data_wr_port_data[8]~14_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[8]~15_combout\);

-- Location: LCCOMB_X27_Y12_N28
\NIOS0|nios|dc_data_wr_port_byte_en[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_mem_byte_en\(1),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_mem_byte_en\(1),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_byte_en[1]~0_combout\);

-- Location: LCCOMB_X27_Y12_N22
\NIOS0|nios|dc_data_wr_port_byte_en[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_byte_en~2_combout\,
	datab => \NIOS0|nios|dc_data_wr_port_byte_en[1]~0_combout\,
	datac => \NIOS0|nios|A_mem_byte_en\(1),
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_byte_en[1]~1_combout\);

-- Location: LCCOMB_X22_Y13_N28
\NIOS0|nios|M_st_data[25]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(9),
	datab => \NIOS0|nios|Equal274~0_combout\,
	datad => \NIOS0|nios|E_src2_reg\(1),
	combout => \NIOS0|nios|M_st_data[25]~1_combout\);

-- Location: LCFF_X22_Y13_N29
\NIOS0|nios|M_st_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[25]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(9));

-- Location: LCFF_X26_Y11_N11
\NIOS0|nios|A_st_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(9));

-- Location: LCCOMB_X26_Y11_N10
\NIOS0|nios|dc_data_wr_port_data[9]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(9),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(9),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[9]~10_combout\);

-- Location: LCCOMB_X26_Y11_N12
\NIOS0|nios|dc_data_wr_port_data[9]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(9),
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|dc_data_wr_port_data[9]~10_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[9]~11_combout\);

-- Location: LCCOMB_X18_Y14_N22
\NIOS0|nios|M_st_data[26]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(10),
	datab => \NIOS0|nios|Equal274~0_combout\,
	datac => \NIOS0|nios|E_src2_reg\(2),
	combout => \NIOS0|nios|M_st_data[26]~2_combout\);

-- Location: LCFF_X18_Y14_N23
\NIOS0|nios|M_st_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[26]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(10));

-- Location: LCFF_X26_Y11_N27
\NIOS0|nios|A_st_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(10));

-- Location: LCCOMB_X26_Y11_N26
\NIOS0|nios|dc_data_wr_port_data[10]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(10),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(10),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[10]~50_combout\);

-- Location: LCCOMB_X26_Y11_N20
\NIOS0|nios|dc_data_wr_port_data[10]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_readdata_d1\(10),
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|dc_data_wr_port_data[10]~50_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[10]~51_combout\);

-- Location: LCFF_X26_Y11_N3
\NIOS0|nios|A_st_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(11));

-- Location: LCCOMB_X26_Y11_N2
\NIOS0|nios|dc_data_wr_port_data[11]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(11),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(11),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[11]~44_combout\);

-- Location: LCCOMB_X30_Y11_N12
\NIOS0|cmd_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~22_combout\ = (\NIOS0|nios|d_writedata\(11) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(11),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X31_Y14_N30
\NIOS0|cmd_xbar_mux|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(43) = (\NIOS0|cmd_xbar_mux|saved_grant\(1) & ((\NIOS0|nios|ic_fill_line\(2)) # ((\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_address_line_field\(2))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(1) & 
-- (((\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_address_line_field\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datab => \NIOS0|nios|ic_fill_line\(2),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_address_line_field\(2),
	combout => \NIOS0|cmd_xbar_mux|src_data\(43));

-- Location: LCCOMB_X31_Y14_N16
\NIOS0|cmd_xbar_mux|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(44) = (\NIOS0|nios|d_address_line_field\(3) & ((\NIOS0|cmd_xbar_mux|saved_grant\(0)) # ((\NIOS0|nios|ic_fill_line\(3) & \NIOS0|cmd_xbar_mux|saved_grant\(1))))) # (!\NIOS0|nios|d_address_line_field\(3) & 
-- (\NIOS0|nios|ic_fill_line\(3) & ((\NIOS0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_line_field\(3),
	datab => \NIOS0|nios|ic_fill_line\(3),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(44));

-- Location: LCCOMB_X31_Y14_N26
\NIOS0|cmd_xbar_mux|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(45) = (\NIOS0|nios|ic_fill_line\(4) & ((\NIOS0|cmd_xbar_mux|saved_grant\(1)) # ((\NIOS0|nios|d_address_line_field\(4) & \NIOS0|cmd_xbar_mux|saved_grant\(0))))) # (!\NIOS0|nios|ic_fill_line\(4) & 
-- (\NIOS0|nios|d_address_line_field\(4) & (\NIOS0|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(4),
	datab => \NIOS0|nios|d_address_line_field\(4),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(45));

-- Location: LCCOMB_X31_Y14_N8
\NIOS0|cmd_xbar_mux|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(46) = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & ((\NIOS0|nios|d_address_line_field\(5)) # ((\NIOS0|nios|ic_fill_line\(5) & \NIOS0|cmd_xbar_mux|saved_grant\(1))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(0) & 
-- (((\NIOS0|nios|ic_fill_line\(5) & \NIOS0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|nios|d_address_line_field\(5),
	datac => \NIOS0|nios|ic_fill_line\(5),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(46));

-- Location: LCCOMB_X27_Y19_N12
\NIOS0|cmd_xbar_mux|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(47) = (\NIOS0|cmd_xbar_mux|saved_grant\(1) & ((\NIOS0|nios|ic_fill_tag\(0)) # ((\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_address_tag_field\(0))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(1) & 
-- (\NIOS0|cmd_xbar_mux|saved_grant\(0) & (\NIOS0|nios|d_address_tag_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datac => \NIOS0|nios|d_address_tag_field\(0),
	datad => \NIOS0|nios|ic_fill_tag\(0),
	combout => \NIOS0|cmd_xbar_mux|src_data\(47));

-- Location: LCCOMB_X22_Y19_N20
\NIOS0|nios|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_pc\(9),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[8]~17\,
	combout => \NIOS0|nios|F_pc_plus_one[9]~18_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X22_Y19_N22
\NIOS0|nios|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(10),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[9]~19\,
	combout => \NIOS0|nios|F_pc_plus_one[10]~20_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[10]~21\);

-- Location: LCFF_X22_Y19_N23
\NIOS0|nios|D_pc_plus_one[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[10]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(10));

-- Location: LCCOMB_X25_Y19_N18
\NIOS0|nios|D_extra_pc[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add1~2_combout\,
	datab => \NIOS0|nios|D_pc_plus_one\(10),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[10]~10_combout\);

-- Location: LCFF_X25_Y19_N19
\NIOS0|nios|E_extra_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[10]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(10));

-- Location: LCCOMB_X21_Y14_N18
\NIOS0|nios|E_alu_result[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[13]~26_combout\,
	datab => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datac => \NIOS0|nios|E_alu_result~0_combout\,
	datad => \NIOS0|nios|E_extra_pc\(10),
	combout => \NIOS0|nios|E_alu_result[12]~12_combout\);

-- Location: LCCOMB_X22_Y12_N6
\NIOS0|nios|E_src2_reg[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2[12]~12_combout\,
	combout => \NIOS0|nios|E_src2_reg[12]~feeder_combout\);

-- Location: LCFF_X22_Y12_N7
\NIOS0|nios|E_src2_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[12]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(12));

-- Location: LCCOMB_X22_Y12_N10
\NIOS0|nios|M_st_data[28]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2_reg\(4),
	datac => \NIOS0|nios|Equal274~0_combout\,
	datad => \NIOS0|nios|E_src2_reg\(12),
	combout => \NIOS0|nios|M_st_data[28]~4_combout\);

-- Location: LCCOMB_X22_Y12_N8
\NIOS0|nios|M_st_data[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_st_data[28]~4_combout\,
	combout => \NIOS0|nios|M_st_data[28]~feeder_combout\);

-- Location: LCFF_X22_Y14_N7
\NIOS0|nios|M_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(28),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(28));

-- Location: LCCOMB_X16_Y9_N14
\NIOS0|nios|M_inst_result[28]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(28),
	combout => \NIOS0|nios|M_inst_result[28]~16_combout\);

-- Location: LCFF_X16_Y9_N15
\NIOS0|nios|A_inst_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[28]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(28));

-- Location: LCCOMB_X22_Y9_N30
\NIOS0|nios|A_wr_data_unfiltered[28]~105\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_inst_result\(28),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datac => \NIOS0|nios|A_inst_result\(28),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[28]~105_combout\);

-- Location: LCCOMB_X22_Y9_N26
\NIOS0|nios|A_wr_data_unfiltered[28]~106\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(28),
	datab => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[28]~105_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[28]~106_combout\);

-- Location: LCCOMB_X26_Y15_N20
\NIOS0|nios|A_mul_result[26]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(26),
	datab => \NIOS0|nios|A_mul_result\(26),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[25]~83\,
	combout => \NIOS0|nios|A_mul_result[26]~84_combout\,
	cout => \NIOS0|nios|A_mul_result[26]~85\);

-- Location: LCCOMB_X26_Y15_N22
\NIOS0|nios|A_mul_result[27]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(27),
	datab => \NIOS0|nios|A_mul_result\(27),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[26]~85\,
	combout => \NIOS0|nios|A_mul_result[27]~86_combout\,
	cout => \NIOS0|nios|A_mul_result[27]~87\);

-- Location: LCCOMB_X24_Y14_N20
\NIOS0|nios|M_src1[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(1),
	combout => \NIOS0|nios|M_src1[1]~feeder_combout\);

-- Location: LCFF_X24_Y14_N21
\NIOS0|nios|M_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(1));

-- Location: LCCOMB_X27_Y16_N8
\NIOS0|nios|A_mul_src1_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(1),
	combout => \NIOS0|nios|A_mul_src1_nxt[1]~1_combout\);

-- Location: LCCOMB_X18_Y19_N30
\NIOS0|nios|F_iw[28]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[28]~29_combout\);

-- Location: LCFF_X18_Y19_N31
\NIOS0|nios|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[28]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(28));

-- Location: LCCOMB_X18_Y19_N0
\NIOS0|nios|F_iw_a_rf[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(28),
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datad => \NIOS0|nios|F_stall~combout\,
	combout => \NIOS0|nios|F_iw_a_rf[1]~1_combout\);

-- Location: LCCOMB_X35_Y11_N6
\NIOS0|jtag_uart|ien_AF~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|ien_AF~0_combout\ = (\NIOS0|jtag_uart|always2~2_combout\ & (\NIOS0|cmd_xbar_mux_001|src_data\(38) & (\NIOS0|jtag_uart|always2~1_combout\ & \NIOS0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|always2~2_combout\,
	datab => \NIOS0|cmd_xbar_mux_001|src_data\(38),
	datac => \NIOS0|jtag_uart|always2~1_combout\,
	datad => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|jtag_uart|ien_AF~0_combout\);

-- Location: LCFF_X33_Y17_N5
\NIOS0|jtag_uart|ien_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_001|src_payload~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|ien_AE~regout\);

-- Location: LCFF_X40_Y17_N17
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCFF_X40_Y17_N13
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X40_Y17_N28
\NIOS0|jtag_uart|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|LessThan0~0_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \NIOS0|jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X40_Y17_N20
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- ((VCC)))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\NIOS0|jtag_uart|fifo_wr~regout\)))))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ 
-- (!\NIOS0|jtag_uart|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \NIOS0|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCFF_X40_Y17_N21
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X40_Y17_N22
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X40_Y17_N23
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X40_Y17_N10
\NIOS0|jtag_uart|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|LessThan0~1_combout\ = (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\NIOS0|jtag_uart|LessThan0~0_combout\ & 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datab => \NIOS0|jtag_uart|LessThan0~0_combout\,
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	combout => \NIOS0|jtag_uart|LessThan0~1_combout\);

-- Location: LCFF_X40_Y17_N11
\NIOS0|jtag_uart|fifo_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|LessThan0~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|fifo_AE~regout\);

-- Location: LCCOMB_X33_Y17_N30
\NIOS0|jtag_uart|av_readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata\(9) = (\NIOS0|jtag_uart|ien_AE~regout\ & \NIOS0|jtag_uart|fifo_AE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|jtag_uart|ien_AE~regout\,
	datad => \NIOS0|jtag_uart|fifo_AE~regout\,
	combout => \NIOS0|jtag_uart|av_readdata\(9));

-- Location: LCFF_X33_Y17_N31
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X33_Y12_N24
\NIOS0|nios|d_writedata[9]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(9),
	datad => \NIOS0|nios|A_st_data\(9),
	combout => \NIOS0|nios|d_writedata[9]~13_combout\);

-- Location: LCFF_X22_Y12_N11
\NIOS0|nios|M_st_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[28]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(12));

-- Location: LCFF_X22_Y11_N5
\NIOS0|nios|A_st_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(12));

-- Location: LCCOMB_X22_Y11_N4
\NIOS0|nios|dc_data_wr_port_data[12]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(12),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_st_data\(12),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[12]~34_combout\);

-- Location: LCCOMB_X33_Y15_N22
\NIOS0|nios|d_writedata[12]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(12),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datad => \NIOS0|nios|M_st_data\(12),
	combout => \NIOS0|nios|d_writedata[12]~19_combout\);

-- Location: LCCOMB_X31_Y8_N2
\NIOS0|timer|internal_counter[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[17]~66_combout\ = (\NIOS0|timer|internal_counter\(17) & (\NIOS0|timer|internal_counter[16]~65\ & VCC)) # (!\NIOS0|timer|internal_counter\(17) & (!\NIOS0|timer|internal_counter[16]~65\))
-- \NIOS0|timer|internal_counter[17]~67\ = CARRY((!\NIOS0|timer|internal_counter\(17) & !\NIOS0|timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(17),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[16]~65\,
	combout => \NIOS0|timer|internal_counter[17]~66_combout\,
	cout => \NIOS0|timer|internal_counter[17]~67\);

-- Location: LCCOMB_X31_Y8_N4
\NIOS0|timer|internal_counter[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[18]~68_combout\ = (\NIOS0|timer|internal_counter\(18) & (!\NIOS0|timer|internal_counter[17]~67\)) # (!\NIOS0|timer|internal_counter\(18) & ((\NIOS0|timer|internal_counter[17]~67\) # (GND)))
-- \NIOS0|timer|internal_counter[18]~69\ = CARRY((!\NIOS0|timer|internal_counter[17]~67\) # (!\NIOS0|timer|internal_counter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(18),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[17]~67\,
	combout => \NIOS0|timer|internal_counter[18]~68_combout\,
	cout => \NIOS0|timer|internal_counter[18]~69\);

-- Location: LCCOMB_X31_Y12_N28
\NIOS0|timer|period_h_register[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[2]~1_combout\ = !\NIOS0|nios|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(2),
	combout => \NIOS0|timer|period_h_register[2]~1_combout\);

-- Location: LCFF_X31_Y12_N29
\NIOS0|timer|period_h_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[2]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(2));

-- Location: LCFF_X31_Y8_N5
\NIOS0|timer|internal_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[18]~68_combout\,
	sdata => \NIOS0|timer|period_h_register\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(18));

-- Location: LCCOMB_X31_Y8_N8
\NIOS0|timer|internal_counter[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[20]~72_combout\ = (\NIOS0|timer|internal_counter\(20) & ((GND) # (!\NIOS0|timer|internal_counter[19]~71\))) # (!\NIOS0|timer|internal_counter\(20) & (\NIOS0|timer|internal_counter[19]~71\ $ (GND)))
-- \NIOS0|timer|internal_counter[20]~73\ = CARRY((\NIOS0|timer|internal_counter\(20)) # (!\NIOS0|timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(20),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[19]~71\,
	combout => \NIOS0|timer|internal_counter[20]~72_combout\,
	cout => \NIOS0|timer|internal_counter[20]~73\);

-- Location: LCFF_X31_Y12_N7
\NIOS0|timer|period_h_register[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(4));

-- Location: LCFF_X31_Y8_N9
\NIOS0|timer|internal_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[20]~72_combout\,
	sdata => \NIOS0|timer|period_h_register\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(20));

-- Location: LCCOMB_X31_Y8_N10
\NIOS0|timer|internal_counter[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[21]~74_combout\ = (\NIOS0|timer|internal_counter\(21) & (\NIOS0|timer|internal_counter[20]~73\ & VCC)) # (!\NIOS0|timer|internal_counter\(21) & (!\NIOS0|timer|internal_counter[20]~73\))
-- \NIOS0|timer|internal_counter[21]~75\ = CARRY((!\NIOS0|timer|internal_counter\(21) & !\NIOS0|timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(21),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[20]~73\,
	combout => \NIOS0|timer|internal_counter[21]~74_combout\,
	cout => \NIOS0|timer|internal_counter[21]~75\);

-- Location: LCCOMB_X31_Y8_N12
\NIOS0|timer|internal_counter[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[22]~76_combout\ = (\NIOS0|timer|internal_counter\(22) & (!\NIOS0|timer|internal_counter[21]~75\)) # (!\NIOS0|timer|internal_counter\(22) & ((\NIOS0|timer|internal_counter[21]~75\) # (GND)))
-- \NIOS0|timer|internal_counter[22]~77\ = CARRY((!\NIOS0|timer|internal_counter[21]~75\) # (!\NIOS0|timer|internal_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(22),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[21]~75\,
	combout => \NIOS0|timer|internal_counter[22]~76_combout\,
	cout => \NIOS0|timer|internal_counter[22]~77\);

-- Location: LCCOMB_X31_Y8_N14
\NIOS0|timer|internal_counter[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[23]~78_combout\ = (\NIOS0|timer|internal_counter\(23) & (\NIOS0|timer|internal_counter[22]~77\ $ (GND))) # (!\NIOS0|timer|internal_counter\(23) & (!\NIOS0|timer|internal_counter[22]~77\ & VCC))
-- \NIOS0|timer|internal_counter[23]~79\ = CARRY((\NIOS0|timer|internal_counter\(23) & !\NIOS0|timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(23),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[22]~77\,
	combout => \NIOS0|timer|internal_counter[23]~78_combout\,
	cout => \NIOS0|timer|internal_counter[23]~79\);

-- Location: LCCOMB_X33_Y11_N10
\NIOS0|nios|d_writedata[7]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(7),
	datab => \NIOS0|nios|M_st_data\(7),
	datad => \NIOS0|nios|A_mem_bypass_pending~combout\,
	combout => \NIOS0|nios|d_writedata[7]~1_combout\);

-- Location: LCCOMB_X33_Y13_N2
\NIOS0|jtag_uart|woverflow~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|woverflow~1_combout\ = (\NIOS0|jtag_uart|woverflow~0_combout\ & ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\))) # (!\NIOS0|jtag_uart|woverflow~0_combout\ & 
-- (\NIOS0|jtag_uart|woverflow~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|woverflow~0_combout\,
	datac => \NIOS0|jtag_uart|woverflow~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \NIOS0|jtag_uart|woverflow~1_combout\);

-- Location: LCFF_X33_Y13_N3
\NIOS0|jtag_uart|woverflow\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|woverflow~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|woverflow~regout\);

-- Location: LCCOMB_X33_Y13_N0
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout\ = \NIOS0|jtag_uart|woverflow~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|woverflow~regout\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: LCFF_X33_Y13_N1
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X37_Y13_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~12_combout\);

-- Location: LCFF_X37_Y13_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(14));

-- Location: LCFF_X33_Y13_N21
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X31_Y8_N26
\NIOS0|timer|internal_counter[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[29]~90_combout\ = (\NIOS0|timer|internal_counter\(29) & (\NIOS0|timer|internal_counter[28]~89\ & VCC)) # (!\NIOS0|timer|internal_counter\(29) & (!\NIOS0|timer|internal_counter[28]~89\))
-- \NIOS0|timer|internal_counter[29]~91\ = CARRY((!\NIOS0|timer|internal_counter\(29) & !\NIOS0|timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(29),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[28]~89\,
	combout => \NIOS0|timer|internal_counter[29]~90_combout\,
	cout => \NIOS0|timer|internal_counter[29]~91\);

-- Location: LCCOMB_X31_Y8_N28
\NIOS0|timer|internal_counter[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[30]~92_combout\ = (\NIOS0|timer|internal_counter\(30) & ((GND) # (!\NIOS0|timer|internal_counter[29]~91\))) # (!\NIOS0|timer|internal_counter\(30) & (\NIOS0|timer|internal_counter[29]~91\ $ (GND)))
-- \NIOS0|timer|internal_counter[30]~93\ = CARRY((\NIOS0|timer|internal_counter\(30)) # (!\NIOS0|timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(30),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[29]~91\,
	combout => \NIOS0|timer|internal_counter[30]~92_combout\,
	cout => \NIOS0|timer|internal_counter[30]~93\);

-- Location: LCCOMB_X22_Y15_N28
\NIOS0|nios|D_src1_reg[14]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[14]~43_combout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(14),
	combout => \NIOS0|nios|D_src1_reg[14]~44_combout\);

-- Location: LCFF_X22_Y15_N29
\NIOS0|nios|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[14]~44_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(14));

-- Location: LCCOMB_X22_Y10_N26
\NIOS0|nios|A_slow_inst_result[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(29),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(13),
	combout => \NIOS0|nios|A_slow_inst_result[13]~13_combout\);

-- Location: LCCOMB_X22_Y10_N14
\NIOS0|nios|A_slow_ld_data_fill_bit\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datac => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	combout => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\);

-- Location: LCCOMB_X19_Y11_N6
\NIOS0|nios|Equal184~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(3),
	datab => \NIOS0|nios|E_iw\(1),
	datac => \NIOS0|nios|E_iw\(0),
	datad => \NIOS0|nios|E_iw\(4),
	combout => \NIOS0|nios|Equal184~0_combout\);

-- Location: LCFF_X19_Y11_N7
\NIOS0|nios|M_ctrl_ld8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Equal184~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld8~regout\);

-- Location: LCCOMB_X19_Y11_N12
\NIOS0|nios|A_ld_align_byte1_fill~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_ctrl_ld8~regout\,
	combout => \NIOS0|nios|A_ld_align_byte1_fill~feeder_combout\);

-- Location: LCFF_X19_Y11_N13
\NIOS0|nios|A_ld_align_byte1_fill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_ld_align_byte1_fill~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ld_align_byte1_fill~regout\);

-- Location: LCFF_X22_Y10_N27
\NIOS0|nios|A_slow_inst_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[13]~13_combout\,
	sdata => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(13));

-- Location: LCCOMB_X20_Y9_N30
\NIOS0|nios|A_wr_data_unfiltered[13]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld16_data[13]~4_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(13),
	combout => \NIOS0|nios|A_wr_data_unfiltered[13]~59_combout\);

-- Location: LCCOMB_X20_Y9_N10
\NIOS0|nios|A_wr_data_unfiltered[13]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(13),
	datab => \NIOS0|nios|A_wr_data_unfiltered[13]~59_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[13]~60_combout\);

-- Location: LCCOMB_X27_Y16_N20
\NIOS0|nios|A_mul_src1_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_src1\(3),
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[3]~3_combout\);

-- Location: LCCOMB_X27_Y16_N12
\NIOS0|nios|M_src1[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(4),
	combout => \NIOS0|nios|M_src1[4]~feeder_combout\);

-- Location: LCFF_X27_Y16_N13
\NIOS0|nios|M_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(4));

-- Location: LCCOMB_X27_Y16_N22
\NIOS0|nios|A_mul_src1_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(4),
	combout => \NIOS0|nios|A_mul_src1_nxt[4]~4_combout\);

-- Location: LCCOMB_X27_Y14_N2
\NIOS0|nios|M_src1[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(5),
	combout => \NIOS0|nios|M_src1[5]~feeder_combout\);

-- Location: LCFF_X27_Y14_N3
\NIOS0|nios|M_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(5));

-- Location: LCCOMB_X27_Y14_N16
\NIOS0|nios|A_mul_src1_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(5),
	combout => \NIOS0|nios|A_mul_src1_nxt[5]~5_combout\);

-- Location: LCCOMB_X25_Y16_N28
\NIOS0|nios|A_mul_src1_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_src1\(6),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[6]~6_combout\);

-- Location: LCFF_X27_Y14_N13
\NIOS0|nios|M_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(7));

-- Location: LCCOMB_X27_Y14_N26
\NIOS0|nios|A_mul_src1_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(7),
	combout => \NIOS0|nios|A_mul_src1_nxt[7]~7_combout\);

-- Location: LCCOMB_X26_Y18_N12
\NIOS0|nios|M_src1[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(8),
	combout => \NIOS0|nios|M_src1[8]~feeder_combout\);

-- Location: LCFF_X26_Y18_N13
\NIOS0|nios|M_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[8]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(8));

-- Location: LCCOMB_X27_Y14_N4
\NIOS0|nios|A_mul_src1_nxt[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(8),
	combout => \NIOS0|nios|A_mul_src1_nxt[8]~8_combout\);

-- Location: LCFF_X27_Y16_N7
\NIOS0|nios|M_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(9));

-- Location: LCCOMB_X27_Y16_N24
\NIOS0|nios|A_mul_src1_nxt[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(9),
	combout => \NIOS0|nios|A_mul_src1_nxt[9]~9_combout\);

-- Location: LCCOMB_X25_Y16_N0
\NIOS0|nios|M_src1[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(10),
	combout => \NIOS0|nios|M_src1[10]~feeder_combout\);

-- Location: LCFF_X25_Y16_N1
\NIOS0|nios|M_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[10]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(10));

-- Location: LCCOMB_X25_Y16_N22
\NIOS0|nios|A_mul_src1_nxt[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src1\(10),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[10]~10_combout\);

-- Location: LCCOMB_X27_Y16_N0
\NIOS0|nios|M_src1[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(11),
	combout => \NIOS0|nios|M_src1[11]~feeder_combout\);

-- Location: LCFF_X27_Y16_N1
\NIOS0|nios|M_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[11]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(11));

-- Location: LCCOMB_X27_Y16_N10
\NIOS0|nios|A_mul_src1_nxt[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(11),
	combout => \NIOS0|nios|A_mul_src1_nxt[11]~11_combout\);

-- Location: LCCOMB_X27_Y14_N14
\NIOS0|nios|M_src1[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(12),
	combout => \NIOS0|nios|M_src1[12]~feeder_combout\);

-- Location: LCFF_X27_Y14_N15
\NIOS0|nios|M_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[12]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(12));

-- Location: LCCOMB_X27_Y14_N6
\NIOS0|nios|A_mul_src1_nxt[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(12),
	combout => \NIOS0|nios|A_mul_src1_nxt[12]~12_combout\);

-- Location: LCCOMB_X24_Y14_N0
\NIOS0|nios|E_logic_result[13]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(13),
	datab => \NIOS0|nios|E_src2\(13),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_logic_op\(0),
	combout => \NIOS0|nios|E_logic_result[13]~8_combout\);

-- Location: LCCOMB_X21_Y15_N16
\NIOS0|nios|E_alu_result[13]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result[13]~13_combout\,
	datab => \NIOS0|nios|E_logic_result[13]~8_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(13));

-- Location: LCCOMB_X21_Y15_N28
\NIOS0|nios|D_src1_reg[13]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[13]~40_combout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(13),
	combout => \NIOS0|nios|D_src1_reg[13]~41_combout\);

-- Location: LCFF_X21_Y15_N29
\NIOS0|nios|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[13]~41_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(13));

-- Location: LCCOMB_X24_Y12_N0
\NIOS0|nios|M_src1[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(13),
	combout => \NIOS0|nios|M_src1[13]~feeder_combout\);

-- Location: LCFF_X24_Y12_N1
\NIOS0|nios|M_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[13]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(13));

-- Location: LCCOMB_X27_Y14_N24
\NIOS0|nios|A_mul_src1_nxt[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src1\(13),
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[13]~13_combout\);

-- Location: LCCOMB_X22_Y15_N12
\NIOS0|nios|M_src1[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(14),
	combout => \NIOS0|nios|M_src1[14]~feeder_combout\);

-- Location: LCFF_X22_Y15_N13
\NIOS0|nios|M_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[14]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(14));

-- Location: LCCOMB_X26_Y13_N24
\NIOS0|nios|A_mul_src1_nxt[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src1\(14),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[14]~14_combout\);

-- Location: LCCOMB_X24_Y12_N2
\NIOS0|nios|M_src1[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(15),
	combout => \NIOS0|nios|M_src1[15]~feeder_combout\);

-- Location: LCFF_X24_Y12_N3
\NIOS0|nios|M_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[15]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(15));

-- Location: LCCOMB_X24_Y15_N0
\NIOS0|nios|A_mul_src1_nxt[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(15),
	combout => \NIOS0|nios|A_mul_src1_nxt[15]~15_combout\);

-- Location: LCCOMB_X19_Y12_N22
\NIOS0|nios|E_logic_result[16]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(16),
	datab => \NIOS0|nios|E_src2\(16),
	datac => \NIOS0|nios|E_logic_op\(0),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[16]~11_combout\);

-- Location: LCCOMB_X19_Y9_N28
\NIOS0|nios|A_wr_data_unfiltered[16]~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_inst_result\(16),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datad => \NIOS0|nios|A_inst_result\(16),
	combout => \NIOS0|nios|A_wr_data_unfiltered[16]~69_combout\);

-- Location: LCCOMB_X19_Y9_N14
\NIOS0|nios|A_wr_data_unfiltered[16]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(16),
	datab => \NIOS0|nios|A_wr_data_unfiltered[16]~69_combout\,
	datac => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[16]~70_combout\);

-- Location: LCFF_X26_Y13_N29
\NIOS0|nios|M_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(1));

-- Location: LCCOMB_X23_Y12_N10
\NIOS0|nios|D_src1_reg[17]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[17]~52_combout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(17),
	combout => \NIOS0|nios|D_src1_reg[17]~53_combout\);

-- Location: LCFF_X23_Y12_N11
\NIOS0|nios|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[17]~53_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(17));

-- Location: LCCOMB_X23_Y12_N4
\NIOS0|nios|E_logic_result[17]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src2\(17),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src1\(17),
	combout => \NIOS0|nios|E_logic_result[17]~12_combout\);

-- Location: LCCOMB_X23_Y12_N30
\NIOS0|nios|E_alu_result[17]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[18]~36_combout\,
	datab => \NIOS0|nios|E_logic_result[17]~12_combout\,
	datac => \NIOS0|nios|E_ctrl_logic~regout\,
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result\(17));

-- Location: LCCOMB_X22_Y13_N16
\NIOS0|nios|D_src2_reg[17]~112\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~69_combout\,
	datab => \NIOS0|nios|E_alu_result\(17),
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	combout => \NIOS0|nios|D_src2_reg[17]~112_combout\);

-- Location: LCCOMB_X23_Y17_N18
\NIOS0|nios|D_src2[17]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(7),
	datab => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datac => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[17]~19_combout\);

-- Location: LCCOMB_X22_Y13_N22
\NIOS0|nios|D_src2[17]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_src2_reg[17]~112_combout\,
	datac => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datad => \NIOS0|nios|D_src2[17]~19_combout\,
	combout => \NIOS0|nios|D_src2[17]~20_combout\);

-- Location: LCFF_X22_Y13_N23
\NIOS0|nios|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[17]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(17));

-- Location: LCCOMB_X22_Y13_N30
\NIOS0|nios|M_src2[17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(17),
	combout => \NIOS0|nios|M_src2[17]~feeder_combout\);

-- Location: LCFF_X22_Y13_N31
\NIOS0|nios|M_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[17]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(17));

-- Location: LCCOMB_X26_Y13_N18
\NIOS0|nios|A_mul_src2_nxt[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src2\(17),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[17]~17_combout\);

-- Location: LCFF_X26_Y13_N19
\NIOS0|nios|A_mul_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[17]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(17));

-- Location: LCCOMB_X26_Y13_N28
\NIOS0|nios|A_mul_src2_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(1),
	datad => \NIOS0|nios|A_mul_src2\(17),
	combout => \NIOS0|nios|A_mul_src2_nxt[1]~1_combout\);

-- Location: LCCOMB_X23_Y17_N20
\NIOS0|nios|D_src2[18]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datac => \NIOS0|nios|D_iw\(8),
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[18]~21_combout\);

-- Location: LCCOMB_X25_Y13_N0
\NIOS0|nios|D_src2[18]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[18]~113_combout\,
	datab => \NIOS0|nios|D_src2[18]~21_combout\,
	datac => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	combout => \NIOS0|nios|D_src2[18]~22_combout\);

-- Location: LCFF_X25_Y13_N1
\NIOS0|nios|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[18]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(18));

-- Location: LCFF_X25_Y13_N27
\NIOS0|nios|M_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(18),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(18));

-- Location: LCCOMB_X25_Y12_N18
\NIOS0|nios|A_mul_src2_nxt[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|M_src2\(18),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[18]~18_combout\);

-- Location: LCFF_X25_Y12_N19
\NIOS0|nios|A_mul_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[18]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(18));

-- Location: LCFF_X25_Y12_N5
\NIOS0|nios|M_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(2));

-- Location: LCCOMB_X25_Y12_N4
\NIOS0|nios|A_mul_src2_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src2\(18),
	datac => \NIOS0|nios|M_src2\(2),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[2]~2_combout\);

-- Location: LCCOMB_X33_Y12_N6
\NIOS0|nios|d_writedata[10]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(10),
	datad => \NIOS0|nios|A_st_data\(10),
	combout => \NIOS0|nios|d_writedata[10]~15_combout\);

-- Location: LCCOMB_X21_Y16_N22
\NIOS0|nios|E_src2_reg[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2[15]~15_combout\,
	combout => \NIOS0|nios|E_src2_reg[15]~feeder_combout\);

-- Location: LCFF_X21_Y16_N23
\NIOS0|nios|E_src2_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[15]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(15));

-- Location: LCCOMB_X26_Y12_N18
\NIOS0|nios|M_st_data[31]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Equal274~0_combout\,
	datac => \NIOS0|nios|E_src2_reg\(7),
	datad => \NIOS0|nios|E_src2_reg\(15),
	combout => \NIOS0|nios|M_st_data[31]~7_combout\);

-- Location: LCFF_X26_Y12_N19
\NIOS0|nios|M_st_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[31]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(15));

-- Location: LCFF_X26_Y12_N23
\NIOS0|nios|A_st_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(15));

-- Location: LCCOMB_X26_Y12_N22
\NIOS0|nios|dc_data_wr_port_data[15]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(15),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_st_data\(15),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[15]~0_combout\);

-- Location: LCCOMB_X26_Y12_N20
\NIOS0|nios|dc_data_wr_port_data[15]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(15),
	datab => \NIOS0|nios|dc_data_wr_port_data[15]~0_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[15]~1_combout\);

-- Location: M4K_X17_Y12
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_dc_data_module:nios_system_NIOS_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|dc_data_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y14_N28
\NIOS0|nios|A_dc_rd_data[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \NIOS0|nios|A_dc_rd_data[12]~feeder_combout\);

-- Location: LCFF_X21_Y14_N29
\NIOS0|nios|A_dc_rd_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[12]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(12));

-- Location: LCCOMB_X21_Y14_N2
\NIOS0|nios|A_dc_xfer_wr_data_nxt[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \NIOS0|nios|A_dc_rd_data\(12),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[12]~24_combout\);

-- Location: LCFF_X21_Y14_N3
\NIOS0|nios|A_dc_xfer_wr_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[12]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(12));

-- Location: LCCOMB_X16_Y9_N30
\NIOS0|nios|A_dc_rd_data[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \NIOS0|nios|A_dc_rd_data[13]~feeder_combout\);

-- Location: LCFF_X16_Y9_N31
\NIOS0|nios|A_dc_rd_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[13]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(13));

-- Location: LCCOMB_X16_Y9_N28
\NIOS0|nios|A_dc_xfer_wr_data_nxt[13]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \NIOS0|nios|A_dc_rd_data\(13),
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[13]~21_combout\);

-- Location: LCFF_X16_Y9_N29
\NIOS0|nios|A_dc_xfer_wr_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[13]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(13));

-- Location: LCCOMB_X18_Y9_N26
\NIOS0|nios|A_dc_rd_data[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(14),
	combout => \NIOS0|nios|A_dc_rd_data[14]~feeder_combout\);

-- Location: LCFF_X18_Y9_N27
\NIOS0|nios|A_dc_rd_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[14]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(14));

-- Location: LCCOMB_X18_Y9_N6
\NIOS0|nios|A_dc_xfer_wr_data_nxt[14]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datad => \NIOS0|nios|A_dc_rd_data\(14),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[14]~17_combout\);

-- Location: LCFF_X18_Y9_N7
\NIOS0|nios|A_dc_xfer_wr_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[14]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(14));

-- Location: LCCOMB_X18_Y11_N2
\NIOS0|nios|A_dc_rd_data[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \NIOS0|nios|A_dc_rd_data[15]~feeder_combout\);

-- Location: LCFF_X18_Y11_N3
\NIOS0|nios|A_dc_rd_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[15]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(15));

-- Location: LCCOMB_X18_Y11_N4
\NIOS0|nios|A_dc_xfer_wr_data_nxt[15]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_rd_data\(15),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[15]~11_combout\);

-- Location: LCFF_X18_Y11_N5
\NIOS0|nios|A_dc_xfer_wr_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[15]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(15));

-- Location: LCCOMB_X19_Y12_N20
\NIOS0|nios|A_dc_rd_data[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \NIOS0|nios|A_dc_rd_data[16]~feeder_combout\);

-- Location: LCFF_X19_Y12_N21
\NIOS0|nios|A_dc_rd_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[16]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(16));

-- Location: LCCOMB_X19_Y12_N26
\NIOS0|nios|A_dc_xfer_wr_data_nxt[16]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(16),
	datac => \NIOS0|nios|A_dc_rd_data\(16),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[16]~31_combout\);

-- Location: LCFF_X19_Y12_N27
\NIOS0|nios|A_dc_xfer_wr_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[16]~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(16));

-- Location: LCCOMB_X20_Y16_N10
\NIOS0|nios|E_mem_byte_en[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[2]~4_combout\,
	datab => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[1]~2_combout\,
	combout => \NIOS0|nios|E_mem_byte_en[2]~4_combout\);

-- Location: LCFF_X20_Y16_N11
\NIOS0|nios|M_mem_byte_en[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_mem_byte_en[2]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_mem_byte_en\(2));

-- Location: LCFF_X27_Y12_N17
\NIOS0|nios|A_mem_byte_en[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_mem_byte_en\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_byte_en\(2));

-- Location: LCCOMB_X27_Y12_N16
\NIOS0|nios|dc_data_wr_port_byte_en[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_mem_byte_en\(2),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_mem_byte_en\(2),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_byte_en[2]~2_combout\);

-- Location: LCCOMB_X27_Y12_N18
\NIOS0|nios|dc_data_wr_port_byte_en[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_byte_en~2_combout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|A_mem_byte_en\(2),
	datad => \NIOS0|nios|dc_data_wr_port_byte_en[2]~2_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_byte_en[2]~3_combout\);

-- Location: LCCOMB_X22_Y13_N18
\NIOS0|nios|E_st_data[17]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(17),
	datab => \NIOS0|nios|E_src2_reg\(1),
	datad => \NIOS0|nios|E_iw\(4),
	combout => \NIOS0|nios|E_st_data[17]~6_combout\);

-- Location: LCFF_X22_Y13_N19
\NIOS0|nios|M_st_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_st_data[17]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(17));

-- Location: LCFF_X29_Y11_N29
\NIOS0|nios|A_st_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(17),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(17));

-- Location: LCCOMB_X29_Y11_N28
\NIOS0|nios|dc_data_wr_port_data[17]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|M_st_data\(17),
	datac => \NIOS0|nios|A_st_data\(17),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[17]~56_combout\);

-- Location: LCFF_X40_Y17_N15
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X39_Y17_N4
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X39_Y17_N6
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X38_Y17_N4
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (((VCC) # (!\NIOS0|jtag_uart|wr_rfifo~combout\)))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\NIOS0|jtag_uart|wr_rfifo~combout\ $ 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|wr_rfifo~combout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X38_Y17_N6
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\NIOS0|jtag_uart|wr_rfifo~combout\) # (VCC))))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\NIOS0|jtag_uart|wr_rfifo~combout\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \NIOS0|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X38_Y17_N8
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- VCC)))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\NIOS0|jtag_uart|wr_rfifo~combout\)))))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\NIOS0|jtag_uart|wr_rfifo~combout\ $ 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|wr_rfifo~combout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X38_Y17_N9
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X39_Y17_N26
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X38_Y17_N10
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (((\NIOS0|jtag_uart|wr_rfifo~combout\) # (VCC))))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\NIOS0|jtag_uart|wr_rfifo~combout\)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \NIOS0|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X38_Y17_N12
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- VCC)))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\NIOS0|jtag_uart|wr_rfifo~combout\)))))
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\NIOS0|jtag_uart|wr_rfifo~combout\ $ 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|wr_rfifo~combout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCFF_X38_Y17_N13
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X39_Y17_N28
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # ((\NIOS0|jtag_uart|wr_rfifo~combout\) # 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datac => \NIOS0|jtag_uart|wr_rfifo~combout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X39_Y17_N2
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\ & !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X39_Y17_N22
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\NIOS0|jtag_uart|fifo_rd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|fifo_rd~1_combout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X39_Y17_N23
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X39_Y20_N26
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~1_combout\);

-- Location: LCFF_X39_Y20_N27
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(10));

-- Location: LCFF_X39_Y19_N29
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(10),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_valid~regout\);

-- Location: LCCOMB_X39_Y19_N18
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(10),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCFF_X39_Y19_N19
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~regout\);

-- Location: LCCOMB_X39_Y19_N28
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|t_dav~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_valid~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: LCCOMB_X38_Y19_N14
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~1_combout\);

-- Location: LCCOMB_X38_Y19_N24
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(8),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|state~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\);

-- Location: LCFF_X38_Y19_N15
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~regout\);

-- Location: LCCOMB_X39_Y19_N8
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: LCFF_X39_Y19_N9
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1~regout\);

-- Location: LCFF_X39_Y19_N27
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write2~regout\);

-- Location: LCCOMB_X39_Y19_N26
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write1~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write2~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X39_Y19_N20
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~regout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~0_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|always2~0_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~1_combout\);

-- Location: LCFF_X39_Y19_N21
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\);

-- Location: LCCOMB_X39_Y17_N30
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\NIOS0|jtag_uart|fifo_rd~1_combout\ & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ $ (((\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\ & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\))))) # (!\NIOS0|jtag_uart|fifo_rd~1_combout\ & (((\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\ & 
-- !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|fifo_rd~1_combout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: LCFF_X38_Y17_N5
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCFF_X38_Y17_N7
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCFF_X39_Y17_N7
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X34_Y14_N12
\NIOS0|cmd_xbar_mux|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~29_combout\ = (\NIOS0|nios|d_writedata\(17) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(17),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCFF_X21_Y15_N17
\NIOS0|nios|M_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(13));

-- Location: LCFF_X16_Y15_N9
\NIOS0|nios|A_mem_baddr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(13));

-- Location: LCCOMB_X16_Y12_N12
\NIOS0|nios|d_address_tag_field[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(13),
	datab => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	datad => \NIOS0|nios|A_mem_baddr\(13),
	combout => \NIOS0|nios|d_address_tag_field[2]~2_combout\);

-- Location: LCFF_X16_Y14_N19
\NIOS0|nios|A_mem_baddr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(5));

-- Location: LCCOMB_X20_Y15_N14
\NIOS0|nios|E_ctrl_dc_addr_inv~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(4),
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(5),
	combout => \NIOS0|nios|E_ctrl_dc_addr_inv~0_combout\);

-- Location: LCFF_X20_Y15_N15
\NIOS0|nios|M_ctrl_dc_addr_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_dc_addr_inv~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_dc_addr_inv~regout\);

-- Location: LCFF_X19_Y15_N1
\NIOS0|nios|A_ctrl_dc_addr_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_dc_addr_inv~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_dc_addr_inv~regout\);

-- Location: LCCOMB_X20_Y15_N8
\NIOS0|nios|E_ctrl_dc_index_inv~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(4),
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(5),
	combout => \NIOS0|nios|E_ctrl_dc_index_inv~0_combout\);

-- Location: LCFF_X20_Y15_N9
\NIOS0|nios|M_ctrl_dc_index_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_dc_index_inv~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_dc_index_inv~regout\);

-- Location: LCFF_X19_Y15_N27
\NIOS0|nios|A_ctrl_dc_index_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_dc_index_inv~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_dc_index_inv~regout\);

-- Location: LCCOMB_X19_Y15_N26
\NIOS0|nios|A_dc_dcache_management_wr_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_hit~regout\,
	datab => \NIOS0|nios|A_ctrl_dc_addr_inv~regout\,
	datac => \NIOS0|nios|A_ctrl_dc_index_inv~regout\,
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|A_dc_dcache_management_wr_en~0_combout\);

-- Location: LCCOMB_X19_Y15_N30
\NIOS0|nios|dc_tag_wr_port_addr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_starting_d1~regout\,
	datac => \NIOS0|nios|A_valid~regout\,
	datad => \NIOS0|nios|A_dc_dcache_management_wr_en~0_combout\,
	combout => \NIOS0|nios|dc_tag_wr_port_addr~0_combout\);

-- Location: LCCOMB_X16_Y14_N18
\NIOS0|nios|dc_tag_wr_port_addr[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(5),
	datac => \NIOS0|nios|A_mem_baddr\(5),
	datad => \NIOS0|nios|dc_tag_wr_port_addr~0_combout\,
	combout => \NIOS0|nios|dc_tag_wr_port_addr[0]~1_combout\);

-- Location: LCCOMB_X16_Y14_N28
\NIOS0|nios|dc_tag_wr_port_addr[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(6),
	datac => \NIOS0|nios|A_mem_baddr\(6),
	datad => \NIOS0|nios|dc_tag_wr_port_addr~0_combout\,
	combout => \NIOS0|nios|dc_tag_wr_port_addr[1]~2_combout\);

-- Location: LCCOMB_X16_Y14_N22
\NIOS0|nios|dc_tag_wr_port_addr[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(7),
	datac => \NIOS0|nios|A_mem_baddr\(7),
	datad => \NIOS0|nios|dc_tag_wr_port_addr~0_combout\,
	combout => \NIOS0|nios|dc_tag_wr_port_addr[2]~3_combout\);

-- Location: LCCOMB_X16_Y14_N0
\NIOS0|nios|dc_tag_wr_port_addr[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_alu_result\(8),
	datac => \NIOS0|nios|A_mem_baddr\(8),
	datad => \NIOS0|nios|dc_tag_wr_port_addr~0_combout\,
	combout => \NIOS0|nios|dc_tag_wr_port_addr[3]~4_combout\);

-- Location: LCCOMB_X16_Y14_N10
\NIOS0|nios|dc_tag_wr_port_addr[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_alu_result\(9),
	datac => \NIOS0|nios|A_mem_baddr\(9),
	datad => \NIOS0|nios|dc_tag_wr_port_addr~0_combout\,
	combout => \NIOS0|nios|dc_tag_wr_port_addr[4]~5_combout\);

-- Location: LCCOMB_X16_Y14_N24
\NIOS0|nios|dc_tag_wr_port_addr[5]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(10),
	datac => \NIOS0|nios|A_mem_baddr\(10),
	datad => \NIOS0|nios|dc_tag_wr_port_addr~0_combout\,
	combout => \NIOS0|nios|dc_tag_wr_port_addr[5]~6_combout\);

-- Location: LCCOMB_X24_Y16_N6
\NIOS0|nios|dc_tag_rd_port_addr[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_stall~0_combout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[6]~12_combout\,
	datac => \NIOS0|nios|M_alu_result\(5),
	combout => \NIOS0|nios|dc_tag_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X19_Y16_N26
\NIOS0|nios|dc_tag_rd_port_addr[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_stall~0_combout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[7]~14_combout\,
	datad => \NIOS0|nios|M_alu_result\(6),
	combout => \NIOS0|nios|dc_tag_rd_port_addr[1]~1_combout\);

-- Location: LCCOMB_X23_Y16_N30
\NIOS0|nios|Add18|auto_generated|result_int[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(7),
	datab => \NIOS0|nios|Add18|auto_generated|_~2_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[7]~15\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[8]~16_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X19_Y16_N12
\NIOS0|nios|dc_tag_rd_port_addr[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_stall~0_combout\,
	datac => \NIOS0|nios|M_alu_result\(7),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[8]~16_combout\,
	combout => \NIOS0|nios|dc_tag_rd_port_addr[2]~2_combout\);

-- Location: LCCOMB_X25_Y17_N12
\NIOS0|nios|dc_tag_rd_port_addr[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[9]~18_combout\,
	datac => \NIOS0|nios|M_alu_result\(8),
	datad => \NIOS0|nios|A_stall~0_combout\,
	combout => \NIOS0|nios|dc_tag_rd_port_addr[3]~3_combout\);

-- Location: LCCOMB_X15_Y14_N0
\NIOS0|nios|dc_tag_rd_port_addr[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_stall~0_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[10]~20_combout\,
	datad => \NIOS0|nios|M_alu_result\(9),
	combout => \NIOS0|nios|dc_tag_rd_port_addr[4]~4_combout\);

-- Location: LCCOMB_X18_Y16_N24
\NIOS0|nios|dc_tag_rd_port_addr[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(10),
	datab => \NIOS0|nios|A_stall~0_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[11]~22_combout\,
	combout => \NIOS0|nios|dc_tag_rd_port_addr[5]~5_combout\);

-- Location: LCCOMB_X15_Y15_N22
\NIOS0|nios|dc_tag_wr_port_data[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(12),
	datab => \NIOS0|nios|A_dc_fill_starting_d1~regout\,
	datac => \NIOS0|nios|A_mem_baddr\(12),
	combout => \NIOS0|nios|dc_tag_wr_port_data[1]~0_combout\);

-- Location: LCCOMB_X16_Y15_N8
\NIOS0|nios|dc_tag_wr_port_data[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(13),
	datac => \NIOS0|nios|A_mem_baddr\(13),
	datad => \NIOS0|nios|A_dc_fill_starting_d1~regout\,
	combout => \NIOS0|nios|dc_tag_wr_port_data[2]~3_combout\);

-- Location: LCFF_X22_Y15_N19
\NIOS0|nios|M_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(14));

-- Location: LCFF_X16_Y15_N29
\NIOS0|nios|A_mem_baddr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(14));

-- Location: LCCOMB_X16_Y15_N28
\NIOS0|nios|dc_tag_wr_port_data[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(14),
	datac => \NIOS0|nios|A_mem_baddr\(14),
	datad => \NIOS0|nios|A_dc_fill_starting_d1~regout\,
	combout => \NIOS0|nios|dc_tag_wr_port_data[3]~2_combout\);

-- Location: LCFF_X21_Y15_N27
\NIOS0|nios|M_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(15));

-- Location: LCFF_X16_Y15_N17
\NIOS0|nios|A_mem_baddr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(15));

-- Location: LCCOMB_X16_Y15_N16
\NIOS0|nios|dc_tag_wr_port_data[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(15),
	datac => \NIOS0|nios|A_mem_baddr\(15),
	datad => \NIOS0|nios|A_dc_fill_starting_d1~regout\,
	combout => \NIOS0|nios|dc_tag_wr_port_data[4]~5_combout\);

-- Location: LCCOMB_X19_Y15_N28
\NIOS0|nios|dc_tag_wr_port_data[5]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_valid~regout\,
	datac => \NIOS0|nios|A_dc_fill_starting_d1~regout\,
	datad => \NIOS0|nios|A_dc_dcache_management_wr_en~0_combout\,
	combout => \NIOS0|nios|dc_tag_wr_port_data[5]~4_combout\);

-- Location: LCCOMB_X19_Y15_N4
\NIOS0|nios|dc_tag_wr_port_data[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_dcache_management_wr_en~0_combout\,
	datab => \NIOS0|nios|A_ctrl_st~regout\,
	datac => \NIOS0|nios|A_dc_fill_starting_d1~regout\,
	datad => \NIOS0|nios|A_valid~regout\,
	combout => \NIOS0|nios|dc_tag_wr_port_data[6]~6_combout\);

-- Location: LCCOMB_X16_Y15_N24
\NIOS0|nios|A_dc_actual_tag[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	combout => \NIOS0|nios|A_dc_actual_tag[2]~feeder_combout\);

-- Location: LCFF_X16_Y15_N25
\NIOS0|nios|A_dc_actual_tag[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_actual_tag[2]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_actual_tag\(2));

-- Location: LCFF_X16_Y15_N3
\NIOS0|nios|A_dc_wb_tag[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|A_dc_actual_tag\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_tag\(2));

-- Location: LCFF_X16_Y12_N13
\NIOS0|nios|d_address_tag_field[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_tag_field[2]~2_combout\,
	sdata => \NIOS0|nios|A_dc_wb_tag\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_tag_field\(2));

-- Location: LCCOMB_X22_Y20_N16
\NIOS0|nios|F_pc_nxt~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_nxt~7_combout\,
	datab => \NIOS0|nios|E_src1\(13),
	datad => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	combout => \NIOS0|nios|F_pc_nxt~8_combout\);

-- Location: LCCOMB_X26_Y18_N26
\NIOS0|nios|M_pipe_flush_waddr[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush_waddr_nxt[11]~8_combout\,
	datab => \NIOS0|nios|E_src1\(13),
	datad => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[11]~11_combout\);

-- Location: LCCOMB_X26_Y18_N2
\NIOS0|nios|E_pc[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(11),
	combout => \NIOS0|nios|E_pc[11]~feeder_combout\);

-- Location: LCFF_X26_Y18_N3
\NIOS0|nios|E_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[11]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(11));

-- Location: LCFF_X26_Y18_N27
\NIOS0|nios|M_pipe_flush_waddr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[11]~11_combout\,
	sdata => \NIOS0|nios|E_pc\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(11));

-- Location: LCFF_X22_Y20_N17
\NIOS0|nios|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_nxt~8_combout\,
	sdata => \NIOS0|nios|M_pipe_flush_waddr\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_M_pipe_flush~regout\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(11));

-- Location: LCFF_X21_Y19_N17
\NIOS0|nios|D_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(11));

-- Location: LCFF_X27_Y19_N1
\NIOS0|nios|ic_fill_tag[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_tag\(2));

-- Location: LCCOMB_X27_Y19_N0
\NIOS0|cmd_xbar_mux|src_data[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(49) = (\NIOS0|cmd_xbar_mux|saved_grant\(1) & ((\NIOS0|nios|ic_fill_tag\(2)) # ((\NIOS0|nios|d_address_tag_field\(2) & \NIOS0|cmd_xbar_mux|saved_grant\(0))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(1) & 
-- (\NIOS0|nios|d_address_tag_field\(2) & ((\NIOS0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datab => \NIOS0|nios|d_address_tag_field\(2),
	datac => \NIOS0|nios|ic_fill_tag\(2),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_data\(49));

-- Location: LCCOMB_X27_Y12_N6
\NIOS0|nios|d_byteenable_nxt[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_mem_byte_en\(2),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datac => \NIOS0|nios|A_mem_byte_en\(2),
	datad => \NIOS0|nios|d_byteenable_nxt[0]~0_combout\,
	combout => \NIOS0|nios|d_byteenable_nxt[2]~4_combout\);

-- Location: LCFF_X27_Y12_N7
\NIOS0|nios|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_byteenable_nxt[2]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_byteenable\(2));

-- Location: LCCOMB_X34_Y14_N8
\NIOS0|cmd_xbar_mux|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(34) = (\NIOS0|cmd_xbar_mux|saved_grant\(1)) # ((\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|nios|d_byteenable\(2),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(34));

-- Location: M4K_X41_Y7
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y16_N20
\NIOS0|rsp_xbar_mux|src_data[17]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[17]~57_combout\ = (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(17))))) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & (\NIOS0|rsp_xbar_demux|src0_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(17),
	combout => \NIOS0|rsp_xbar_mux|src_data[17]~57_combout\);

-- Location: LCCOMB_X33_Y16_N4
\NIOS0|rsp_xbar_mux|src_data[17]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[17]~58_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[17]~57_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- \NIOS0|rsp_xbar_demux_004|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \NIOS0|rsp_xbar_mux|src_data[17]~57_combout\,
	datad => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[17]~58_combout\);

-- Location: LCFF_X33_Y16_N5
\NIOS0|nios|d_readdata_d1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[17]~58_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(17));

-- Location: LCCOMB_X25_Y10_N10
\NIOS0|nios|dc_data_wr_port_data[17]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|dc_data_wr_port_data[17]~56_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(17),
	combout => \NIOS0|nios|dc_data_wr_port_data[17]~57_combout\);

-- Location: LCCOMB_X39_Y17_N8
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- !\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCFF_X39_Y17_N9
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X33_Y16_N0
\NIOS0|rsp_xbar_mux|src_data[18]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[18]~53_combout\ = (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(18) & 
-- \NIOS0|rsp_xbar_demux|src0_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(18) & (\NIOS0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(18),
	datac => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	combout => \NIOS0|rsp_xbar_mux|src_data[18]~53_combout\);

-- Location: LCCOMB_X36_Y10_N22
\NIOS0|cmd_xbar_mux_003|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|packet_in_progress~0_combout\ = !\NIOS0|cmd_xbar_mux_003|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux_003|update_grant~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_003|packet_in_progress~0_combout\);

-- Location: LCFF_X36_Y10_N23
\NIOS0|cmd_xbar_mux_003|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_003|packet_in_progress~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_003|packet_in_progress~regout\);

-- Location: LCCOMB_X35_Y12_N6
\NIOS0|cmd_xbar_mux_003|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|update_grant~0_combout\ = (\NIOS0|cmd_xbar_mux_003|saved_grant\(1)) # (\NIOS0|cmd_xbar_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_003|update_grant~0_combout\);

-- Location: LCCOMB_X36_Y10_N20
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X36_Y10_N4
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\) # ((\NIOS0|cmd_xbar_mux_003|WideOr1~combout\ & 
-- (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & !\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|WideOr1~combout\,
	datab => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCFF_X36_Y10_N5
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X36_Y10_N28
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\NIOS0|cmd_xbar_mux_003|saved_grant\(0) & (\NIOS0|nios|d_write~regout\ & 
-- !\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X35_Y10_N18
\NIOS0|sysid_control_slave_translator|av_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|av_begintransfer~0_combout\ = (\NIOS0|timer_s1_translator|av_begintransfer~0_combout\ & ((\NIOS0|cmd_xbar_mux_003|saved_grant\(0)) # ((\NIOS0|nios|i_read~regout\ & \NIOS0|cmd_xbar_mux_003|saved_grant\(1))))) # 
-- (!\NIOS0|timer_s1_translator|av_begintransfer~0_combout\ & (\NIOS0|nios|i_read~regout\ & ((\NIOS0|cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|av_begintransfer~0_combout\,
	datab => \NIOS0|nios|i_read~regout\,
	datac => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \NIOS0|sysid_control_slave_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X36_Y10_N6
\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\ = (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & !\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X36_Y10_N8
\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\ = (\NIOS0|cmd_xbar_mux_003|WideOr1~combout\ & (\NIOS0|sysid_control_slave_translator|av_begintransfer~0_combout\ & 
-- (!\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|WideOr1~combout\,
	datab => \NIOS0|sysid_control_slave_translator|av_begintransfer~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datad => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\,
	combout => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\);

-- Location: LCCOMB_X36_Y10_N18
\NIOS0|sysid_control_slave_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|wait_latency_counter~3_combout\ = (\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\ & !\NIOS0|sysid_control_slave_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\,
	datac => \NIOS0|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \NIOS0|sysid_control_slave_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X36_Y10_N19
\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator|wait_latency_counter~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X36_Y10_N14
\NIOS0|sysid_control_slave_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|wait_latency_counter~4_combout\ = (\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\ & (\NIOS0|sysid_control_slave_translator|wait_latency_counter\(1) $ 
-- (\NIOS0|sysid_control_slave_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\,
	datac => \NIOS0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \NIOS0|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \NIOS0|sysid_control_slave_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X36_Y10_N15
\NIOS0|sysid_control_slave_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator|wait_latency_counter~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X36_Y10_N16
\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ = (!\NIOS0|sysid_control_slave_translator|wait_latency_counter\(1) & (\NIOS0|sysid_control_slave_translator|wait_latency_counter\(0) $ (((\NIOS0|cmd_xbar_mux_003|WideOr1~combout\ & 
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|WideOr1~combout\,
	datab => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \NIOS0|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X35_Y10_N8
\NIOS0|cmd_xbar_mux_003|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|WideOr1~1_combout\ = (\NIOS0|nios|i_read~regout\ & (\NIOS0|cmd_xbar_mux_003|saved_grant\(1) & ((\NIOS0|limiter_001|last_channel\(2)) # (!\NIOS0|limiter_001|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter_001|last_channel\(2),
	datab => \NIOS0|limiter_001|has_pending_responses~regout\,
	datac => \NIOS0|nios|i_read~regout\,
	datad => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_003|WideOr1~1_combout\);

-- Location: LCCOMB_X30_Y9_N16
\NIOS0|addr_router|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal3~2_combout\ = (!\NIOS0|nios|d_address_offset_field\(2) & \NIOS0|nios|d_address_offset_field\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	combout => \NIOS0|addr_router|Equal3~2_combout\);

-- Location: LCCOMB_X35_Y10_N28
\NIOS0|cmd_xbar_mux_003|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|WideOr1~0_combout\ = (\NIOS0|cmd_xbar_demux|src3_valid~0_combout\ & (\NIOS0|addr_router|Equal3~2_combout\ & (\NIOS0|cmd_xbar_mux_003|saved_grant\(0) & \NIOS0|nios|d_address_line_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|src3_valid~0_combout\,
	datab => \NIOS0|addr_router|Equal3~2_combout\,
	datac => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \NIOS0|nios|d_address_line_field\(0),
	combout => \NIOS0|cmd_xbar_mux_003|WideOr1~0_combout\);

-- Location: LCCOMB_X35_Y10_N2
\NIOS0|cmd_xbar_mux_003|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|WideOr1~combout\ = (\NIOS0|addr_router_001|Equal2~3_combout\ & ((\NIOS0|cmd_xbar_mux_003|WideOr1~1_combout\) # ((\NIOS0|addr_router|Equal2~1_combout\ & \NIOS0|cmd_xbar_mux_003|WideOr1~0_combout\)))) # 
-- (!\NIOS0|addr_router_001|Equal2~3_combout\ & (\NIOS0|addr_router|Equal2~1_combout\ & ((\NIOS0|cmd_xbar_mux_003|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router_001|Equal2~3_combout\,
	datab => \NIOS0|addr_router|Equal2~1_combout\,
	datac => \NIOS0|cmd_xbar_mux_003|WideOr1~1_combout\,
	datad => \NIOS0|cmd_xbar_mux_003|WideOr1~0_combout\,
	combout => \NIOS0|cmd_xbar_mux_003|WideOr1~combout\);

-- Location: LCCOMB_X36_Y10_N2
\NIOS0|sysid_control_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ = (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & 
-- (\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & \NIOS0|cmd_xbar_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datab => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datad => \NIOS0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X36_Y10_N0
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\NIOS0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\)))) # 
-- (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X36_Y10_N1
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X36_Y10_N10
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = ((\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\)) # (!\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X36_Y10_N24
\NIOS0|cmd_xbar_mux_003|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|update_grant~1_combout\ = (\NIOS0|cmd_xbar_mux_003|WideOr1~combout\ & (((\NIOS0|cmd_xbar_mux_003|update_grant~0_combout\ & !\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)))) # 
-- (!\NIOS0|cmd_xbar_mux_003|WideOr1~combout\ & (!\NIOS0|cmd_xbar_mux_003|packet_in_progress~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|WideOr1~combout\,
	datab => \NIOS0|cmd_xbar_mux_003|packet_in_progress~regout\,
	datac => \NIOS0|cmd_xbar_mux_003|update_grant~0_combout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \NIOS0|cmd_xbar_mux_003|update_grant~1_combout\);

-- Location: LCFF_X35_Y10_N1
\NIOS0|cmd_xbar_mux_003|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|cmd_xbar_mux_003|arb|grant[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|cmd_xbar_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_003|saved_grant\(0));

-- Location: LCCOMB_X35_Y10_N16
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\NIOS0|nios|d_read~regout\ & ((\NIOS0|cmd_xbar_mux_003|saved_grant\(0)) # ((\NIOS0|cmd_xbar_mux_003|saved_grant\(1) & \NIOS0|nios|i_read~regout\)))) # 
-- (!\NIOS0|nios|d_read~regout\ & (\NIOS0|cmd_xbar_mux_003|saved_grant\(1) & ((\NIOS0|nios|i_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_read~regout\,
	datab => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \NIOS0|nios|i_read~regout\,
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X36_Y10_N26
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & \NIOS0|cmd_xbar_mux_003|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datad => \NIOS0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X36_Y10_N12
\NIOS0|sysid_control_slave_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ = (\NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & !\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datab => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: LCFF_X36_Y10_N13
\NIOS0|sysid_control_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y12_N18
\NIOS0|rsp_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~1_combout\ = (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & (\NIOS0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X33_Y16_N2
\NIOS0|rsp_xbar_mux|src_data[18]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[18]~54_combout\ = (\NIOS0|rsp_xbar_mux|src_data[18]~53_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \NIOS0|rsp_xbar_demux_004|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(18),
	datab => \NIOS0|rsp_xbar_mux|src_data[18]~53_combout\,
	datac => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[18]~54_combout\);

-- Location: LCFF_X33_Y16_N3
\NIOS0|nios|d_readdata_d1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[18]~54_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(18));

-- Location: LCCOMB_X29_Y11_N2
\NIOS0|nios|dc_data_wr_port_data[18]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_data[18]~52_combout\,
	datab => \NIOS0|nios|d_readdata_d1\(18),
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[18]~53_combout\);

-- Location: LCCOMB_X33_Y15_N30
\NIOS0|cmd_xbar_mux_004|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~30_combout\ = (\NIOS0|nios|d_writedata\(12) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(12),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~30_combout\);

-- Location: LCFF_X33_Y15_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(12));

-- Location: LCCOMB_X36_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[12]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(12),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(12),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[12]~29_combout\);

-- Location: LCCOMB_X37_Y13_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[14]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(14),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(14),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[14]~27_combout\);

-- Location: LCCOMB_X33_Y12_N26
\NIOS0|cmd_xbar_mux_004|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~25_combout\ = (\NIOS0|nios|d_writedata\(15) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(15),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~25_combout\);

-- Location: LCFF_X33_Y12_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(15));

-- Location: LCFF_X19_Y12_N9
\NIOS0|nios|E_src2_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[16]~111_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(16));

-- Location: LCCOMB_X29_Y12_N20
\NIOS0|nios|E_st_data[16]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(0),
	datab => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_src2_reg\(16),
	combout => \NIOS0|nios|E_st_data[16]~7_combout\);

-- Location: LCFF_X29_Y12_N21
\NIOS0|nios|M_st_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_st_data[16]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(16));

-- Location: LCFF_X29_Y12_N19
\NIOS0|nios|A_st_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(16),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(16));

-- Location: LCCOMB_X30_Y12_N2
\NIOS0|nios|d_writedata[16]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(16),
	datad => \NIOS0|nios|A_st_data\(16),
	combout => \NIOS0|nios|d_writedata[16]~10_combout\);

-- Location: LCCOMB_X34_Y14_N22
\NIOS0|cmd_xbar_mux_004|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~17_combout\ = (\NIOS0|nios|d_writedata\(17) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(17),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~17_combout\);

-- Location: LCFF_X34_Y14_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(17));

-- Location: LCCOMB_X34_Y14_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[17]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(17),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(17),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[17]~16_combout\);

-- Location: LCCOMB_X34_Y15_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(22),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCFF_X34_Y15_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~25_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X33_Y15_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[19]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(19),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(19),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[19]~18_combout\);

-- Location: LCCOMB_X40_Y16_N0
\NIOS0|cmd_xbar_mux_004|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~16_combout\ = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(6),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~16_combout\);

-- Location: LCFF_X40_Y16_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(6));

-- Location: LCCOMB_X40_Y16_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[6]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(6),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(6),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[6]~15_combout\);

-- Location: LCCOMB_X36_Y14_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(10),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCFF_X36_Y14_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~26_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X33_Y11_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[7]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(7),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(7),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[7]~19_combout\);

-- Location: LCCOMB_X36_Y14_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(27),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~17_combout\);

-- Location: LCFF_X36_Y14_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~17_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X33_Y11_N16
\NIOS0|nios|d_writedata[24]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(24),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datad => \NIOS0|nios|A_st_data\(24),
	combout => \NIOS0|nios|d_writedata[24]~5_combout\);

-- Location: LCCOMB_X26_Y12_N2
\NIOS0|nios|E_st_data[21]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(21),
	datac => \NIOS0|nios|E_iw\(4),
	datad => \NIOS0|nios|E_src2_reg\(5),
	combout => \NIOS0|nios|E_st_data[21]~2_combout\);

-- Location: LCFF_X26_Y12_N3
\NIOS0|nios|M_st_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_st_data[21]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(21));

-- Location: LCCOMB_X33_Y15_N8
\NIOS0|nios|d_writedata[21]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(21),
	datab => \NIOS0|nios|M_st_data\(21),
	datad => \NIOS0|nios|A_mem_bypass_pending~combout\,
	combout => \NIOS0|nios|d_writedata[21]~22_combout\);

-- Location: LCCOMB_X21_Y16_N10
\NIOS0|nios|D_src2[22]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_ctrl_unsigned_lo_imm16~regout\,
	datac => \NIOS0|nios|D_iw\(12),
	datad => \NIOS0|nios|D_iw\(21),
	combout => \NIOS0|nios|D_src2[22]~29_combout\);

-- Location: LCCOMB_X21_Y16_N6
\NIOS0|nios|D_src2[22]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[22]~117_combout\,
	datab => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datac => \NIOS0|nios|D_src2[30]~16_combout\,
	datad => \NIOS0|nios|D_src2[22]~29_combout\,
	combout => \NIOS0|nios|D_src2[22]~30_combout\);

-- Location: LCFF_X21_Y16_N7
\NIOS0|nios|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[22]~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(22));

-- Location: LCCOMB_X24_Y16_N22
\NIOS0|nios|Add18|auto_generated|_~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(22),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~20_combout\);

-- Location: LCCOMB_X24_Y15_N10
\NIOS0|nios|Add18|auto_generated|_~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(21),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~21_combout\);

-- Location: LCCOMB_X23_Y15_N24
\NIOS0|nios|Add18|auto_generated|result_int[21]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~22_combout\,
	datab => \NIOS0|nios|E_src1\(20),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[20]~41\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[21]~42_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X23_Y15_N28
\NIOS0|nios|Add18|auto_generated|result_int[23]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(22),
	datab => \NIOS0|nios|Add18|auto_generated|_~20_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[22]~45\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[23]~46_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X26_Y12_N10
\NIOS0|nios|dc_data_wr_port_data[23]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(23),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_st_data\(23),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[23]~2_combout\);

-- Location: LCCOMB_X25_Y10_N8
\NIOS0|nios|dc_data_wr_port_data[23]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(23),
	datac => \NIOS0|nios|dc_data_wr_port_data[23]~2_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[23]~3_combout\);

-- Location: M4K_X17_Y10
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_dc_data_module:nios_system_NIOS_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|dc_data_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\,
	portabyteenamasks => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCFF_X24_Y13_N31
\NIOS0|nios|M_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(22),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(22));

-- Location: LCCOMB_X18_Y8_N0
\NIOS0|nios|M_inst_result[22]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \NIOS0|nios|M_alu_result\(22),
	combout => \NIOS0|nios|M_inst_result[22]~10_combout\);

-- Location: LCFF_X18_Y8_N1
\NIOS0|nios|A_inst_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[22]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(22));

-- Location: LCFF_X16_Y14_N5
\NIOS0|nios|A_mem_baddr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(1));

-- Location: LCCOMB_X33_Y14_N12
\NIOS0|rsp_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~3_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(23),
	combout => \NIOS0|rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X30_Y15_N28
\NIOS0|cmd_xbar_mux_004|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~27_combout\ = (\NIOS0|nios|d_writedata\(22) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(22),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~27_combout\);

-- Location: LCFF_X30_Y15_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(22));

-- Location: LCCOMB_X30_Y15_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[22]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(22),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(22),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[22]~26_combout\);

-- Location: LCCOMB_X33_Y12_N4
\NIOS0|cmd_xbar_mux_004|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~22_combout\ = (\NIOS0|nios|d_writedata\(23) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(23),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~22_combout\);

-- Location: LCFF_X33_Y12_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(23));

-- Location: LCCOMB_X37_Y14_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(26),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCFF_X37_Y14_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~27_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X33_Y12_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[23]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(23),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(23),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[23]~21_combout\);

-- Location: LCCOMB_X34_Y14_N0
\NIOS0|cmd_xbar_mux_004|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(34) = (\NIOS0|cmd_xbar_mux_004|saved_grant\(1)) # ((\NIOS0|nios|d_byteenable\(2) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	datab => \NIOS0|nios|d_byteenable\(2),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(34));

-- Location: LCFF_X34_Y14_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X34_Y14_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\(2),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: M4K_X41_Y15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"1172CC36B235586CB79B00819E8C46E8BE8366F5B2129348B8B90B74D4FB4DC08518AD721C0DBD33903F5323F9AFAC05A17D936C8BF63A5BDBA14EB21BCA1A1AC079A11A628345A95E26786AA139162DFD98DA196B94626D6560394DBA2E6AC1E7BF96B0E9C1BC6114783DC7CC566304D73DD79D9618D7F3A9109AD9E613EB695EF618E7C601DE0D18413EEFAE204F1C8548487C428C46CFCECD2EF903D158A22B38F3526E3F59119EBD38638CC276185903F958C31A8B5407A1913E27668012B1AFE5A4D595F84FDCD407E68A57B59B6A89A7E45EDE34449AC7B04DA5EA0E491667A95F713E692A15C358FC0EEAC9370CD6FEA318D21D42CA5A27C6B48ABFEB",
	mem_init0 => X"BE9BFE17752469648F94E9373C955F805313BB585442F2D1CE44B44F865F518BAE349F8D0793C4716E82664949831428B66B9C65493782A4DAE0235863658FDB4B8E3A367C953723F787ABC68ACFE3B157EA6C9E3BCC784D322912A58DE6175EAA84ABC3E8456FEC6FDE455F13846ACF6CBAD9645E1D91601B496CC82AEDB5B83F508FC7B0BD18700A83227949DC57143AE59F9AD834998EBA4CBE658E84267A0F2D93E5081910520EAFEDE651C28414E6977B940C4C3F5C535CD60EDFD738577F06A3C016630233AF6D45287F809070C4DA2A25117F2E6A3C746F55510085E2A4067CEA3FE6BDA811C904E2F93357DB18D979CE4AC9335D9AEF48EF483BDCCF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_NIOS_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_nios2_oci:the_nios_system_NIOS_nios2_oci|nios_system_NIOS_nios2_ocimem:the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram_module:nios_system_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1081:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_en~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y14_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~5_combout\);

-- Location: LCFF_X37_Y14_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(23));

-- Location: LCCOMB_X37_Y14_N8
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(23),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\);

-- Location: LCFF_X37_Y14_N9
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X33_Y14_N24
\NIOS0|rsp_xbar_mux|src_data[23]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[23]~25_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~3_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_mux|src_payload~3_combout\,
	datac => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \NIOS0|rsp_xbar_mux|src_data[23]~25_combout\);

-- Location: LCFF_X33_Y14_N25
\NIOS0|nios|d_readdata_d1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[23]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(23));

-- Location: LCCOMB_X16_Y14_N4
\NIOS0|nios|A_slow_ld_data_sign_bit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_ld_data_sign_bit~0_combout\,
	datab => \NIOS0|nios|d_readdata_d1\(7),
	datac => \NIOS0|nios|A_mem_baddr\(1),
	datad => \NIOS0|nios|d_readdata_d1\(23),
	combout => \NIOS0|nios|A_slow_ld_data_sign_bit~1_combout\);

-- Location: LCCOMB_X26_Y10_N8
\NIOS0|nios|M_st_data[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data[31]~7_combout\,
	combout => \NIOS0|nios|M_st_data[31]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N20
\NIOS0|nios|E_src2_reg[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2[31]~16_combout\,
	combout => \NIOS0|nios|E_src2_reg[31]~feeder_combout\);

-- Location: LCFF_X19_Y14_N21
\NIOS0|nios|E_src2_reg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[31]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(31));

-- Location: LCFF_X26_Y10_N9
\NIOS0|nios|M_st_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[31]~feeder_combout\,
	sdata => \NIOS0|nios|E_src2_reg\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_iw\(4),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(31));

-- Location: LCFF_X27_Y12_N15
\NIOS0|nios|A_st_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(31));

-- Location: LCCOMB_X30_Y12_N0
\NIOS0|nios|d_writedata[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(31),
	datad => \NIOS0|nios|A_st_data\(31),
	combout => \NIOS0|nios|d_writedata[31]~31_combout\);

-- Location: LCCOMB_X16_Y10_N14
\NIOS0|nios|A_dc_xfer_wr_data_nxt[21]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data\(21),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(21),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[21]~20_combout\);

-- Location: LCFF_X16_Y10_N15
\NIOS0|nios|A_dc_xfer_wr_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[21]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(21));

-- Location: LCCOMB_X20_Y11_N0
\NIOS0|nios|A_dc_rd_data[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \NIOS0|nios|A_dc_rd_data[22]~feeder_combout\);

-- Location: LCFF_X20_Y11_N1
\NIOS0|nios|A_dc_rd_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[22]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(22));

-- Location: LCCOMB_X20_Y11_N22
\NIOS0|nios|A_dc_xfer_wr_data_nxt[22]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(22),
	datab => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datad => \NIOS0|nios|A_dc_rd_data\(22),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[22]~16_combout\);

-- Location: LCFF_X20_Y11_N23
\NIOS0|nios|A_dc_xfer_wr_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[22]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(22));

-- Location: LCCOMB_X18_Y11_N22
\NIOS0|nios|A_dc_xfer_wr_data_nxt[23]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data\(23),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[23]~12_combout\);

-- Location: LCFF_X18_Y11_N23
\NIOS0|nios|A_dc_xfer_wr_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[23]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(23));

-- Location: LCCOMB_X22_Y13_N26
\NIOS0|nios|M_st_data[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_st_data[25]~1_combout\,
	combout => \NIOS0|nios|M_st_data[25]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N14
\NIOS0|nios|D_src2_reg[25]~119\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[25]~93_combout\,
	datab => \NIOS0|nios|E_alu_result\(25),
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	combout => \NIOS0|nios|D_src2_reg[25]~119_combout\);

-- Location: LCFF_X22_Y13_N15
\NIOS0|nios|E_src2_reg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[25]~119_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(25));

-- Location: LCFF_X22_Y13_N27
\NIOS0|nios|M_st_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[25]~feeder_combout\,
	sdata => \NIOS0|nios|E_src2_reg\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_iw\(4),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(25));

-- Location: LCFF_X22_Y11_N17
\NIOS0|nios|A_st_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(25));

-- Location: LCCOMB_X22_Y11_N16
\NIOS0|nios|dc_data_wr_port_data[25]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(25),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_st_data\(25),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[25]~8_combout\);

-- Location: LCCOMB_X29_Y14_N22
\NIOS0|nios|d_writedata[25]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|A_st_data\(25),
	datad => \NIOS0|nios|M_st_data\(25),
	combout => \NIOS0|nios|d_writedata[25]~9_combout\);

-- Location: LCCOMB_X26_Y10_N12
\NIOS0|nios|M_st_data[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_st_data[26]~2_combout\,
	combout => \NIOS0|nios|M_st_data[26]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N12
\NIOS0|nios|D_src2_reg[26]~125\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[26]~96_combout\,
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(26),
	combout => \NIOS0|nios|D_src2_reg[26]~125_combout\);

-- Location: LCFF_X21_Y16_N13
\NIOS0|nios|E_src2_reg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[26]~125_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(26));

-- Location: LCFF_X26_Y10_N13
\NIOS0|nios|M_st_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[26]~feeder_combout\,
	sdata => \NIOS0|nios|E_src2_reg\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_iw\(4),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(26));

-- Location: LCFF_X26_Y11_N31
\NIOS0|nios|A_st_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(26));

-- Location: LCCOMB_X26_Y11_N30
\NIOS0|nios|dc_data_wr_port_data[26]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|M_st_data\(26),
	datac => \NIOS0|nios|A_st_data\(26),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[26]~48_combout\);

-- Location: LCCOMB_X26_Y11_N8
\NIOS0|nios|dc_data_wr_port_data[26]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(26),
	datab => \NIOS0|nios|dc_data_wr_port_data[26]~48_combout\,
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[26]~49_combout\);

-- Location: LCCOMB_X36_Y11_N16
\NIOS0|cmd_xbar_mux_004|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~8_combout\ = (\NIOS0|nios|d_writedata\(25) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(25),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~8_combout\);

-- Location: LCFF_X36_Y11_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(25));

-- Location: LCCOMB_X29_Y14_N28
\NIOS0|nios|d_writedata[26]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(26),
	datad => \NIOS0|nios|A_st_data\(26),
	combout => \NIOS0|nios|d_writedata[26]~8_combout\);

-- Location: LCFF_X29_Y11_N25
\NIOS0|nios|A_st_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(28),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(28));

-- Location: LCCOMB_X29_Y11_N24
\NIOS0|nios|dc_data_wr_port_data[28]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(28),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(28),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[28]~32_combout\);

-- Location: LCCOMB_X20_Y11_N18
\NIOS0|nios|dc_data_wr_port_data[28]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|dc_data_wr_port_data[28]~32_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(28),
	combout => \NIOS0|nios|dc_data_wr_port_data[28]~33_combout\);

-- Location: LCCOMB_X21_Y18_N30
\NIOS0|nios|E_src2_reg[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2[13]~13_combout\,
	combout => \NIOS0|nios|E_src2_reg[13]~feeder_combout\);

-- Location: LCFF_X21_Y18_N31
\NIOS0|nios|E_src2_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[13]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(13));

-- Location: LCCOMB_X26_Y12_N14
\NIOS0|nios|M_st_data[29]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2_reg\(5),
	datac => \NIOS0|nios|E_src2_reg\(13),
	datad => \NIOS0|nios|Equal274~0_combout\,
	combout => \NIOS0|nios|M_st_data[29]~5_combout\);

-- Location: LCCOMB_X20_Y14_N22
\NIOS0|nios|M_st_data[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_st_data[29]~5_combout\,
	combout => \NIOS0|nios|M_st_data[29]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N6
\NIOS0|nios|D_ctrl_shift_right_arith~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_ctrl_shift_right_arith~0_combout\,
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|Equal154~5_combout\,
	combout => \NIOS0|nios|D_ctrl_shift_right_arith~1_combout\);

-- Location: LCFF_X23_Y20_N7
\NIOS0|nios|E_ctrl_shift_right_arith\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_shift_right_arith~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_shift_right_arith~regout\);

-- Location: LCCOMB_X24_Y18_N10
\NIOS0|nios|E_rot_fill_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src1\(31),
	datad => \NIOS0|nios|E_ctrl_shift_right_arith~regout\,
	combout => \NIOS0|nios|E_rot_fill_bit~0_combout\);

-- Location: LCFF_X24_Y18_N11
\NIOS0|nios|M_rot_fill_bit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_fill_bit~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_fill_bit~regout\);

-- Location: LCCOMB_X24_Y18_N0
\NIOS0|nios|A_rot_fill_bit~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_rot_fill_bit~feeder_combout\);

-- Location: LCFF_X24_Y18_N1
\NIOS0|nios|A_rot_fill_bit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot_fill_bit~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_fill_bit~regout\);

-- Location: LCCOMB_X24_Y14_N8
\NIOS0|nios|M_rot_step1[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(13),
	datab => \NIOS0|nios|E_src1\(12),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[13]~13_combout\);

-- Location: LCCOMB_X24_Y14_N14
\NIOS0|nios|M_rot_step1[11]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(11),
	datab => \NIOS0|nios|E_src1\(10),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[11]~30_combout\);

-- Location: LCFF_X24_Y14_N9
\NIOS0|nios|M_rot_step1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[13]~13_combout\,
	sdata => \NIOS0|nios|M_rot_step1[11]~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(13));

-- Location: LCCOMB_X23_Y8_N14
\NIOS0|nios|Mn_rot_step2[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(9),
	datab => \NIOS0|nios|M_rot_step1\(13),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[13]~26_combout\);

-- Location: LCCOMB_X24_Y14_N12
\NIOS0|nios|M_rot_step1[5]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(5),
	datab => \NIOS0|nios|E_src1\(4),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[5]~15_combout\);

-- Location: LCCOMB_X24_Y14_N18
\NIOS0|nios|M_rot_step1[3]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add8~1_combout\,
	datab => \NIOS0|nios|E_src1\(2),
	datad => \NIOS0|nios|E_src1\(3),
	combout => \NIOS0|nios|M_rot_step1[3]~24_combout\);

-- Location: LCFF_X24_Y14_N13
\NIOS0|nios|M_rot_step1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[5]~15_combout\,
	sdata => \NIOS0|nios|M_rot_step1[3]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(5));

-- Location: LCCOMB_X23_Y8_N22
\NIOS0|nios|Mn_rot_step2[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(1),
	datab => \NIOS0|nios|M_rot_step1\(5),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[5]~10_combout\);

-- Location: LCCOMB_X25_Y9_N26
\NIOS0|nios|Add8~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datab => \NIOS0|nios|E_src2\(3),
	datad => VCC,
	cin => \NIOS0|nios|Add8~6\,
	combout => \NIOS0|nios|Add8~7_combout\,
	cout => \NIOS0|nios|Add8~8\);

-- Location: LCFF_X25_Y9_N27
\NIOS0|nios|M_rot_rn[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Add8~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_rn\(3));

-- Location: LCFF_X23_Y8_N15
\NIOS0|nios|Mn_rot_step2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[13]~26_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[5]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(13));

-- Location: LCCOMB_X23_Y8_N28
\NIOS0|nios|Mn_rot_step2[29]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(29),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(25),
	combout => \NIOS0|nios|Mn_rot_step2[29]~27_combout\);

-- Location: LCCOMB_X24_Y12_N12
\NIOS0|nios|M_rot_step1[17]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(17),
	datab => \NIOS0|nios|E_src1\(16),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[17]~12_combout\);

-- Location: LCCOMB_X24_Y12_N8
\NIOS0|nios|M_rot_step1[15]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(14),
	datab => \NIOS0|nios|E_src1\(15),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[15]~29_combout\);

-- Location: LCFF_X24_Y12_N13
\NIOS0|nios|M_rot_step1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[17]~12_combout\,
	sdata => \NIOS0|nios|M_rot_step1[15]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(17));

-- Location: LCCOMB_X23_Y8_N12
\NIOS0|nios|Mn_rot_step2[21]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(21),
	datab => \NIOS0|nios|M_rot_step1\(17),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[21]~11_combout\);

-- Location: LCFF_X23_Y8_N29
\NIOS0|nios|Mn_rot_step2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[29]~27_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[21]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(29));

-- Location: LCCOMB_X23_Y8_N30
\NIOS0|nios|A_rot~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(13),
	datad => \NIOS0|nios|Mn_rot_step2\(29),
	combout => \NIOS0|nios|A_rot~29_combout\);

-- Location: LCFF_X23_Y8_N31
\NIOS0|nios|A_rot[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(29));

-- Location: LCCOMB_X20_Y9_N0
\NIOS0|nios|A_shift_rot_result~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~58_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(29),
	combout => \NIOS0|nios|A_shift_rot_result~59_combout\);

-- Location: LCFF_X20_Y9_N1
\NIOS0|nios|A_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~59_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(29));

-- Location: LCCOMB_X20_Y9_N2
\NIOS0|nios|A_wr_data_unfiltered[29]~109\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[29]~108_combout\,
	datab => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(29),
	combout => \NIOS0|nios|A_wr_data_unfiltered[29]~109_combout\);

-- Location: LCCOMB_X20_Y14_N0
\NIOS0|nios|D_src2_reg[29]~103\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(29),
	datac => \NIOS0|nios|A_wr_data_unfiltered[29]~109_combout\,
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|D_src2_reg[29]~103_combout\);

-- Location: LCFF_X22_Y14_N19
\NIOS0|nios|M_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(25));

-- Location: LCCOMB_X20_Y8_N16
\NIOS0|nios|M_inst_result[25]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(25),
	combout => \NIOS0|nios|M_inst_result[25]~0_combout\);

-- Location: LCFF_X20_Y8_N17
\NIOS0|nios|A_inst_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[25]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(25));

-- Location: LCCOMB_X20_Y8_N10
\NIOS0|nios|M_inst_result[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \NIOS0|nios|M_alu_result\(9),
	combout => \NIOS0|nios|M_inst_result[9]~1_combout\);

-- Location: LCFF_X20_Y8_N11
\NIOS0|nios|A_inst_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[9]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(9));

-- Location: LCCOMB_X20_Y8_N4
\NIOS0|nios|A_data_ram_ld16_data[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_sh16~regout\,
	datac => \NIOS0|nios|A_inst_result\(25),
	datad => \NIOS0|nios|A_inst_result\(9),
	combout => \NIOS0|nios|A_data_ram_ld16_data[9]~0_combout\);

-- Location: LCCOMB_X34_Y11_N30
\NIOS0|rsp_xbar_mux|src_data[9]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[9]~22_combout\ = (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(9))))) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & (\NIOS0|rsp_xbar_demux|src0_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(9),
	combout => \NIOS0|rsp_xbar_mux|src_data[9]~22_combout\);

-- Location: LCCOMB_X29_Y9_N30
\NIOS0|timer|counter_snapshot[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[25]~feeder_combout\ = \NIOS0|timer|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(25),
	combout => \NIOS0|timer|counter_snapshot[25]~feeder_combout\);

-- Location: LCFF_X29_Y9_N31
\NIOS0|timer|counter_snapshot[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[25]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(25));

-- Location: LCFF_X29_Y9_N21
\NIOS0|timer|counter_snapshot[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|internal_counter\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(9));

-- Location: LCCOMB_X29_Y9_N20
\NIOS0|timer|read_mux_out~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~1_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (!\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|timer|counter_snapshot\(9) & \NIOS0|nios|d_address_offset_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datac => \NIOS0|timer|counter_snapshot\(9),
	datad => \NIOS0|nios|d_address_offset_field\(2),
	combout => \NIOS0|timer|read_mux_out~1_combout\);

-- Location: LCFF_X32_Y9_N13
\NIOS0|timer|period_l_register[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(9));

-- Location: LCCOMB_X32_Y9_N12
\NIOS0|timer|read_mux_out[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[9]~0_combout\ = (\NIOS0|timer|period_h_register\(9) & ((\NIOS0|timer|Equal6~1_combout\) # ((\NIOS0|timer|Equal6~2_combout\ & \NIOS0|timer|period_l_register\(9))))) # (!\NIOS0|timer|period_h_register\(9) & 
-- (\NIOS0|timer|Equal6~2_combout\ & (\NIOS0|timer|period_l_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|period_h_register\(9),
	datab => \NIOS0|timer|Equal6~2_combout\,
	datac => \NIOS0|timer|period_l_register\(9),
	datad => \NIOS0|timer|Equal6~1_combout\,
	combout => \NIOS0|timer|read_mux_out[9]~0_combout\);

-- Location: LCCOMB_X29_Y9_N12
\NIOS0|timer|read_mux_out[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[9]~2_combout\ = (\NIOS0|timer|read_mux_out~1_combout\) # ((\NIOS0|timer|read_mux_out[9]~0_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~3_combout\,
	datab => \NIOS0|timer|counter_snapshot\(25),
	datac => \NIOS0|timer|read_mux_out~1_combout\,
	datad => \NIOS0|timer|read_mux_out[9]~0_combout\,
	combout => \NIOS0|timer|read_mux_out[9]~2_combout\);

-- Location: LCFF_X29_Y9_N13
\NIOS0|timer|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[9]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(9));

-- Location: LCFF_X34_Y11_N17
\NIOS0|timer_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X37_Y14_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~2_combout\);

-- Location: LCFF_X37_Y14_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(9));

-- Location: LCFF_X34_Y13_N1
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X34_Y13_N0
\NIOS0|rsp_xbar_mux|src_data[9]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[9]~61_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(9) & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[9]~61_combout\);

-- Location: LCCOMB_X34_Y11_N10
\NIOS0|rsp_xbar_mux|src_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(9) = (\NIOS0|rsp_xbar_mux|src_data[9]~22_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[9]~61_combout\) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & \NIOS0|timer_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|rsp_xbar_mux|src_data[9]~22_combout\,
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(9),
	datad => \NIOS0|rsp_xbar_mux|src_data[9]~61_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(9));

-- Location: LCFF_X34_Y11_N11
\NIOS0|nios|d_readdata_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(9));

-- Location: LCCOMB_X22_Y10_N8
\NIOS0|nios|A_slow_inst_result[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(25),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(9),
	combout => \NIOS0|nios|A_slow_inst_result[9]~9_combout\);

-- Location: LCFF_X22_Y10_N9
\NIOS0|nios|A_slow_inst_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[9]~9_combout\,
	sdata => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(9));

-- Location: LCCOMB_X18_Y10_N2
\NIOS0|nios|A_wr_data_unfiltered[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datac => \NIOS0|nios|A_data_ram_ld16_data[9]~0_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(9),
	combout => \NIOS0|nios|A_wr_data_unfiltered[9]~18_combout\);

-- Location: LCCOMB_X23_Y8_N10
\NIOS0|nios|Mn_rot_step2[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(9),
	datab => \NIOS0|nios|M_rot_step1\(5),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[9]~18_combout\);

-- Location: LCFF_X23_Y8_N11
\NIOS0|nios|Mn_rot_step2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[9]~18_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(9));

-- Location: LCCOMB_X25_Y9_N28
\NIOS0|nios|Add8~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(4),
	cin => \NIOS0|nios|Add8~8\,
	combout => \NIOS0|nios|Add8~9_combout\);

-- Location: LCFF_X25_Y9_N29
\NIOS0|nios|M_rot_rn[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Add8~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_rn\(4));

-- Location: LCCOMB_X20_Y8_N22
\NIOS0|nios|A_rot~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(25),
	datab => \NIOS0|nios|Mn_rot_step2\(9),
	datac => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~0_combout\);

-- Location: LCFF_X20_Y8_N23
\NIOS0|nios|A_rot[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(9));

-- Location: LCCOMB_X25_Y12_N20
\NIOS0|nios|E_rot_mask[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(0),
	combout => \NIOS0|nios|E_rot_mask[1]~0_combout\);

-- Location: LCFF_X25_Y12_N21
\NIOS0|nios|M_rot_mask[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_mask[1]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_mask\(1));

-- Location: LCFF_X24_Y9_N27
\NIOS0|nios|A_rot_mask[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_mask\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_mask\(1));

-- Location: LCCOMB_X25_Y9_N16
\NIOS0|nios|E_rot_sel_fill1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_left~regout\,
	datab => \NIOS0|nios|E_src2\(3),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(4),
	combout => \NIOS0|nios|E_rot_sel_fill1~0_combout\);

-- Location: LCFF_X25_Y9_N17
\NIOS0|nios|M_rot_sel_fill1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_sel_fill1~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_sel_fill1~regout\);

-- Location: LCFF_X21_Y9_N19
\NIOS0|nios|A_rot_sel_fill1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_sel_fill1~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_sel_fill1~regout\);

-- Location: LCCOMB_X21_Y9_N18
\NIOS0|nios|A_shift_rot_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_pass1~regout\,
	datab => \NIOS0|nios|A_rot_mask\(1),
	datac => \NIOS0|nios|A_rot_sel_fill1~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~0_combout\);

-- Location: LCCOMB_X20_Y8_N6
\NIOS0|nios|A_shift_rot_result~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot\(9),
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_shift_rot_result~0_combout\,
	combout => \NIOS0|nios|A_shift_rot_result~1_combout\);

-- Location: LCFF_X20_Y8_N7
\NIOS0|nios|A_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(9));

-- Location: LCCOMB_X18_Y10_N28
\NIOS0|nios|A_wr_data_unfiltered[9]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[9]~18_combout\,
	datac => \NIOS0|nios|A_shift_rot_result\(9),
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[9]~19_combout\);

-- Location: LCCOMB_X20_Y17_N4
\NIOS0|nios|D_src2_imm[5]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datac => \NIOS0|nios|D_iw\(11),
	combout => \NIOS0|nios|D_src2_imm[5]~4_combout\);

-- Location: LCFF_X20_Y17_N21
\NIOS0|nios|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[5]~5_combout\,
	sdata => \NIOS0|nios|D_src2_imm[5]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(5));

-- Location: LCFF_X24_Y15_N29
\NIOS0|nios|M_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(5));

-- Location: LCCOMB_X24_Y15_N2
\NIOS0|nios|A_mul_src2_nxt[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_src2\(21),
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[21]~21_combout\);

-- Location: LCFF_X24_Y15_N3
\NIOS0|nios|A_mul_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[21]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(21));

-- Location: LCCOMB_X24_Y15_N28
\NIOS0|nios|A_mul_src2_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(5),
	datad => \NIOS0|nios|A_mul_src2\(21),
	combout => \NIOS0|nios|A_mul_src2_nxt[5]~5_combout\);

-- Location: LCFF_X26_Y13_N21
\NIOS0|nios|M_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(6));

-- Location: LCFF_X26_Y13_N5
\NIOS0|nios|M_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(22),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(22));

-- Location: LCCOMB_X26_Y13_N26
\NIOS0|nios|A_mul_src2_nxt[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|M_src2\(22),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[22]~22_combout\);

-- Location: LCFF_X26_Y13_N27
\NIOS0|nios|A_mul_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[22]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(22));

-- Location: LCCOMB_X26_Y13_N20
\NIOS0|nios|A_mul_src2_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(6),
	datad => \NIOS0|nios|A_mul_src2\(22),
	combout => \NIOS0|nios|A_mul_src2_nxt[6]~6_combout\);

-- Location: LCCOMB_X25_Y13_N6
\NIOS0|nios|Add18|auto_generated|_~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2\(23),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~19_combout\);

-- Location: LCCOMB_X23_Y15_N30
\NIOS0|nios|Add18|auto_generated|result_int[24]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(23),
	datab => \NIOS0|nios|Add18|auto_generated|_~19_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[23]~47\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[24]~48_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X36_Y14_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~17_combout\);

-- Location: LCFF_X36_Y14_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(29));

-- Location: LCFF_X32_Y14_N5
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(29),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X32_Y14_N18
\NIOS0|rsp_xbar_mux_001|src_data[29]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[29]~40_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~4_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_payload~4_combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[29]~40_combout\);

-- Location: LCFF_X32_Y14_N19
\NIOS0|nios|i_readdata_d1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[29]~40_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(29));

-- Location: LCCOMB_X30_Y11_N16
\NIOS0|cmd_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~11_combout\ = (\NIOS0|nios|d_writedata\(30) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(30),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X34_Y14_N14
\NIOS0|cmd_xbar_mux|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(35) = (\NIOS0|cmd_xbar_mux|saved_grant\(1)) # ((\NIOS0|nios|d_byteenable\(3) & \NIOS0|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_byteenable\(3),
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(35));

-- Location: M4K_X41_Y3
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y14_N22
\NIOS0|rsp_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_payload~5_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(30) & \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(30),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X29_Y13_N24
\NIOS0|nios|M_st_data[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_st_data[27]~3_combout\,
	combout => \NIOS0|nios|M_st_data[27]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N18
\NIOS0|nios|D_src2[27]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datab => \NIOS0|nios|D_src2[30]~16_combout\,
	datac => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datad => \NIOS0|nios|D_iw\(17),
	combout => \NIOS0|nios|D_src2[27]~39_combout\);

-- Location: LCCOMB_X24_Y14_N10
\NIOS0|nios|M_rot_step1[9]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(9),
	datab => \NIOS0|nios|E_src1\(8),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[9]~14_combout\);

-- Location: LCFF_X24_Y14_N15
\NIOS0|nios|M_rot_step1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[11]~30_combout\,
	sdata => \NIOS0|nios|M_rot_step1[9]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(11));

-- Location: LCCOMB_X23_Y10_N18
\NIOS0|nios|Mn_rot_step2[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(7),
	datab => \NIOS0|nios|M_rot_step1\(11),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[11]~22_combout\);

-- Location: LCFF_X23_Y10_N19
\NIOS0|nios|Mn_rot_step2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[11]~22_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[3]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(11));

-- Location: LCCOMB_X23_Y10_N28
\NIOS0|nios|A_rot~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(27),
	datab => \NIOS0|nios|Mn_rot_step2\(11),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~27_combout\);

-- Location: LCFF_X23_Y10_N29
\NIOS0|nios|A_rot[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(27));

-- Location: LCCOMB_X22_Y9_N4
\NIOS0|nios|A_shift_rot_result~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~54_combout\,
	datab => \NIOS0|nios|A_rot\(27),
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~55_combout\);

-- Location: LCFF_X22_Y9_N5
\NIOS0|nios|A_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~55_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(27));

-- Location: LCCOMB_X20_Y10_N26
\NIOS0|nios|A_wr_data_unfiltered[27]~103\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[27]~102_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(27),
	combout => \NIOS0|nios|A_wr_data_unfiltered[27]~103_combout\);

-- Location: LCCOMB_X25_Y14_N22
\NIOS0|nios|A_wr_data_unfiltered[27]~104\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[27]~103_combout\,
	datad => \NIOS0|nios|A_mul_result\(27),
	combout => \NIOS0|nios|A_wr_data_unfiltered[27]~104_combout\);

-- Location: LCFF_X25_Y14_N23
\NIOS0|nios|W_wr_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[27]~104_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(27));

-- Location: LCCOMB_X25_Y14_N16
\NIOS0|nios|D_src2_reg[27]~98\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(27),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|W_wr_data\(27),
	combout => \NIOS0|nios|D_src2_reg[27]~98_combout\);

-- Location: LCCOMB_X25_Y14_N12
\NIOS0|nios|D_src2_reg[27]~97\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[27]~103_combout\,
	datad => \NIOS0|nios|A_mul_result\(27),
	combout => \NIOS0|nios|D_src2_reg[27]~97_combout\);

-- Location: LCCOMB_X25_Y14_N10
\NIOS0|nios|D_src2_reg[27]~99\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[27]~98_combout\,
	datad => \NIOS0|nios|D_src2_reg[27]~97_combout\,
	combout => \NIOS0|nios|D_src2_reg[27]~99_combout\);

-- Location: LCCOMB_X25_Y14_N20
\NIOS0|nios|D_src2[27]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_src2_reg[27]~99_combout\,
	combout => \NIOS0|nios|D_src2[27]~51_combout\);

-- Location: LCCOMB_X25_Y14_N8
\NIOS0|nios|D_src2[27]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|D_src2[27]~39_combout\,
	datac => \NIOS0|nios|D_src2[27]~51_combout\,
	datad => \NIOS0|nios|E_alu_result\(27),
	combout => \NIOS0|nios|D_src2[27]~40_combout\);

-- Location: LCFF_X25_Y14_N9
\NIOS0|nios|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[27]~40_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(27));

-- Location: LCCOMB_X25_Y14_N14
\NIOS0|nios|Add18|auto_generated|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	datac => \NIOS0|nios|E_src2\(27),
	combout => \NIOS0|nios|Add18|auto_generated|_~15_combout\);

-- Location: LCCOMB_X23_Y14_N2
\NIOS0|nios|Add18|auto_generated|result_int[26]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(25),
	datab => \NIOS0|nios|Add18|auto_generated|_~17_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[25]~51\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[26]~52_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X23_Y14_N4
\NIOS0|nios|Add18|auto_generated|result_int[27]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~16_combout\,
	datab => \NIOS0|nios|E_src1\(26),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[26]~53\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[27]~54_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X23_Y14_N6
\NIOS0|nios|Add18|auto_generated|result_int[28]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(27),
	datab => \NIOS0|nios|Add18|auto_generated|_~15_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[27]~55\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[28]~56_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X25_Y14_N26
\NIOS0|nios|D_src1_reg[27]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[27]~82_combout\,
	datab => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|E_alu_result\(27),
	combout => \NIOS0|nios|D_src1_reg[27]~83_combout\);

-- Location: LCFF_X25_Y14_N27
\NIOS0|nios|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[27]~83_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(27));

-- Location: LCCOMB_X25_Y14_N28
\NIOS0|nios|E_logic_result[27]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(1),
	datab => \NIOS0|nios|E_src1\(27),
	datac => \NIOS0|nios|E_src2\(27),
	datad => \NIOS0|nios|E_logic_op\(0),
	combout => \NIOS0|nios|E_logic_result[27]~22_combout\);

-- Location: LCCOMB_X25_Y14_N0
\NIOS0|nios|E_alu_result[27]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_logic~regout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[28]~56_combout\,
	datac => \NIOS0|nios|E_alu_result~0_combout\,
	datad => \NIOS0|nios|E_logic_result[27]~22_combout\,
	combout => \NIOS0|nios|E_alu_result\(27));

-- Location: LCCOMB_X25_Y14_N24
\NIOS0|nios|D_src2_reg[27]~124\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[27]~99_combout\,
	datab => \NIOS0|nios|E_alu_result\(27),
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_src2_reg[27]~124_combout\);

-- Location: LCFF_X25_Y14_N25
\NIOS0|nios|E_src2_reg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[27]~124_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(27));

-- Location: LCFF_X29_Y13_N25
\NIOS0|nios|M_st_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[27]~feeder_combout\,
	sdata => \NIOS0|nios|E_src2_reg\(27),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_iw\(4),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(27));

-- Location: LCFF_X29_Y11_N21
\NIOS0|nios|A_st_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(27),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(27));

-- Location: LCCOMB_X29_Y14_N18
\NIOS0|nios|d_writedata[27]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(27),
	datad => \NIOS0|nios|A_st_data\(27),
	combout => \NIOS0|nios|d_writedata[27]~7_combout\);

-- Location: LCCOMB_X32_Y14_N14
\NIOS0|rsp_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~6_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(30) & !\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(30),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X32_Y14_N2
\NIOS0|rsp_xbar_mux|src_data[30]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[30]~34_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~6_combout\) # ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \NIOS0|rsp_xbar_mux|src_payload~6_combout\,
	datac => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \NIOS0|rsp_xbar_mux|src_data[30]~34_combout\);

-- Location: LCFF_X32_Y14_N3
\NIOS0|nios|d_readdata_d1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[30]~34_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(30));

-- Location: LCCOMB_X29_Y11_N22
\NIOS0|nios|dc_data_wr_port_data[30]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_data[30]~16_combout\,
	datab => \NIOS0|nios|d_readdata_d1\(30),
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[30]~17_combout\);

-- Location: LCCOMB_X27_Y12_N14
\NIOS0|nios|dc_data_wr_port_data[31]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|M_st_data\(31),
	datac => \NIOS0|nios|A_st_data\(31),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[31]~6_combout\);

-- Location: LCCOMB_X27_Y12_N8
\NIOS0|nios|dc_data_wr_port_data[31]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(31),
	datab => \NIOS0|nios|dc_data_wr_port_data[31]~6_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[31]~7_combout\);

-- Location: M4K_X17_Y9
\NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_dc_data_module:nios_system_NIOS_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|dc_data_wr_port_en~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBADDR_bus\,
	portabyteenamasks => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y10_N4
\NIOS0|nios|A_dc_rd_data[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \NIOS0|nios|A_dc_rd_data[27]~feeder_combout\);

-- Location: LCFF_X16_Y10_N5
\NIOS0|nios|A_dc_rd_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[27]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(27));

-- Location: LCCOMB_X16_Y10_N10
\NIOS0|nios|A_dc_xfer_wr_data_nxt[27]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \NIOS0|nios|A_dc_rd_data\(27),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[27]~6_combout\);

-- Location: LCFF_X16_Y10_N11
\NIOS0|nios|A_dc_xfer_wr_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[27]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(27));

-- Location: LCCOMB_X16_Y9_N18
\NIOS0|nios|A_dc_rd_data[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \NIOS0|nios|A_dc_rd_data[28]~feeder_combout\);

-- Location: LCFF_X16_Y9_N19
\NIOS0|nios|A_dc_rd_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[28]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(28));

-- Location: LCCOMB_X16_Y9_N0
\NIOS0|nios|A_dc_xfer_wr_data_nxt[28]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(28),
	datab => \NIOS0|nios|A_dc_rd_data\(28),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[28]~25_combout\);

-- Location: LCFF_X16_Y9_N1
\NIOS0|nios|A_dc_xfer_wr_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[28]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(28));

-- Location: LCCOMB_X16_Y9_N8
\NIOS0|nios|A_dc_rd_data[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \NIOS0|nios|A_dc_rd_data[29]~feeder_combout\);

-- Location: LCFF_X16_Y9_N9
\NIOS0|nios|A_dc_rd_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[29]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(29));

-- Location: LCCOMB_X16_Y9_N22
\NIOS0|nios|A_dc_xfer_wr_data_nxt[29]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \NIOS0|nios|A_dc_rd_data\(29),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[29]~22_combout\);

-- Location: LCFF_X16_Y9_N23
\NIOS0|nios|A_dc_xfer_wr_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[29]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(29));

-- Location: LCCOMB_X18_Y9_N0
\NIOS0|nios|A_dc_xfer_wr_data_nxt[30]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data\(30),
	datac => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[30]~18_combout\);

-- Location: LCFF_X18_Y9_N1
\NIOS0|nios|A_dc_xfer_wr_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[30]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(30));

-- Location: LCCOMB_X18_Y11_N24
\NIOS0|nios|A_dc_xfer_wr_data_nxt[31]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data\(31),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[31]~13_combout\);

-- Location: LCFF_X18_Y11_N25
\NIOS0|nios|A_dc_xfer_wr_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[31]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(31));

-- Location: LCCOMB_X25_Y11_N8
\NIOS0|nios|A_dc_wb_update_av_writedata\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_wr_active~regout\,
	datab => \NIOS0|nios|A_dc_wr_data_cnt\(3),
	datac => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datad => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\);

-- Location: LCCOMB_X25_Y11_N26
\NIOS0|nios|d_writedata[3]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_wr_active~regout\,
	datab => \NIOS0|nios|A_dc_wr_data_cnt\(3),
	datac => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datad => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \NIOS0|nios|d_writedata[3]~32_combout\);

-- Location: LCFF_X29_Y14_N19
\NIOS0|nios|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[27]~7_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(27),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(27));

-- Location: LCCOMB_X29_Y14_N30
\NIOS0|cmd_xbar_mux_004|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~6_combout\ = (\NIOS0|nios|d_writedata\(27) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(27),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~6_combout\);

-- Location: LCFF_X29_Y14_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(27));

-- Location: LCCOMB_X37_Y14_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(30),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCFF_X37_Y14_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~14_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X29_Y14_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[27]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(27),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(27),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[27]~5_combout\);

-- Location: LCCOMB_X35_Y16_N0
\NIOS0|cmd_xbar_mux_004|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~11_combout\ = (\NIOS0|nios|d_writedata\(28) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(28),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~11_combout\);

-- Location: LCFF_X35_Y16_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(28));

-- Location: LCCOMB_X36_Y16_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux6~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(31),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X36_Y16_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[31]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(31),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux6~1_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCFF_X36_Y16_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[31]~7_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(32),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X37_Y16_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(31),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: LCFF_X37_Y16_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X37_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(31),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCFF_X37_Y14_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~18_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X35_Y16_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[28]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(28),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(28),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[28]~10_combout\);

-- Location: LCCOMB_X33_Y15_N28
\NIOS0|nios|d_writedata[29]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(29),
	datab => \NIOS0|nios|M_st_data\(29),
	datad => \NIOS0|nios|A_mem_bypass_pending~combout\,
	combout => \NIOS0|nios|d_writedata[29]~24_combout\);

-- Location: LCFF_X33_Y15_N29
\NIOS0|nios|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[29]~24_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(29),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(29));

-- Location: LCCOMB_X33_Y15_N18
\NIOS0|cmd_xbar_mux_004|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~13_combout\ = (\NIOS0|nios|d_writedata\(29) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(29),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~13_combout\);

-- Location: LCFF_X33_Y15_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(29));

-- Location: LCCOMB_X33_Y15_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[29]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(29),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(29),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[29]~12_combout\);

-- Location: LCCOMB_X30_Y11_N4
\NIOS0|cmd_xbar_mux_004|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~14_combout\ = (\NIOS0|nios|d_writedata\(30) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(30),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~14_combout\);

-- Location: LCFF_X30_Y11_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(30));

-- Location: LCCOMB_X30_Y11_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[30]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(30),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(30),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[30]~13_combout\);

-- Location: LCCOMB_X30_Y12_N8
\NIOS0|cmd_xbar_mux_004|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~15_combout\ = (\NIOS0|nios|d_writedata\(31) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(31),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~15_combout\);

-- Location: LCFF_X30_Y12_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(31));

-- Location: LCCOMB_X30_Y12_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[31]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(31),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(31),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[31]~14_combout\);

-- Location: LCCOMB_X27_Y12_N10
\NIOS0|nios|d_byteenable_nxt[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_mem_byte_en\(3),
	datac => \NIOS0|nios|A_mem_byte_en\(3),
	datad => \NIOS0|nios|d_byteenable_nxt[0]~0_combout\,
	combout => \NIOS0|nios|d_byteenable_nxt[3]~2_combout\);

-- Location: LCFF_X27_Y12_N11
\NIOS0|nios|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_byteenable_nxt[3]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_byteenable\(3));

-- Location: LCCOMB_X34_Y14_N28
\NIOS0|cmd_xbar_mux_004|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(35) = (\NIOS0|cmd_xbar_mux_004|saved_grant\(1)) # ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|d_byteenable\(3),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(35));

-- Location: LCFF_X34_Y14_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X34_Y14_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|byteenable\(3),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_byteenable[3]~1_combout\);

-- Location: LCCOMB_X36_Y14_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~13_combout\);

-- Location: LCFF_X36_Y14_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(30));

-- Location: LCFF_X32_Y14_N1
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(30),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X32_Y14_N20
\NIOS0|rsp_xbar_mux_001|src_data[30]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[30]~41_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~5_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_payload~5_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[30]~41_combout\);

-- Location: LCFF_X32_Y14_N21
\NIOS0|nios|i_readdata_d1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[30]~41_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(30));

-- Location: LCCOMB_X37_Y14_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~7_combout\);

-- Location: LCFF_X37_Y14_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(31));

-- Location: LCCOMB_X37_Y14_N2
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(31),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\);

-- Location: LCFF_X37_Y14_N3
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X30_Y14_N10
\NIOS0|rsp_xbar_mux_001|src_data[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data\(31) = (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(31)) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux|src1_valid~combout\ & (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(31) & ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(31),
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(31),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data\(31));

-- Location: LCFF_X30_Y14_N11
\NIOS0|nios|i_readdata_d1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(31));

-- Location: LCCOMB_X16_Y21_N16
\NIOS0|nios|F_iw_a_rf[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(30),
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datad => \NIOS0|nios|F_stall~combout\,
	combout => \NIOS0|nios|F_iw_a_rf[3]~3_combout\);

-- Location: LCCOMB_X16_Y19_N28
\NIOS0|nios|F_iw[31]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \NIOS0|nios|F_iw[31]~32_combout\);

-- Location: LCFF_X16_Y19_N29
\NIOS0|nios|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[31]~32_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(31));

-- Location: LCCOMB_X16_Y19_N30
\NIOS0|nios|F_iw_a_rf[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datab => \NIOS0|nios|D_iw\(31),
	datac => \NIOS0|nios|F_stall~combout\,
	combout => \NIOS0|nios|F_iw_a_rf[4]~4_combout\);

-- Location: LCCOMB_X23_Y10_N12
\NIOS0|nios|A_rot~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(27),
	datab => \NIOS0|nios|Mn_rot_step2\(11),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~11_combout\);

-- Location: LCFF_X23_Y10_N13
\NIOS0|nios|A_rot[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(11));

-- Location: LCCOMB_X21_Y9_N30
\NIOS0|nios|A_shift_rot_result~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~22_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(11),
	combout => \NIOS0|nios|A_shift_rot_result~23_combout\);

-- Location: LCFF_X21_Y9_N31
\NIOS0|nios|A_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(11));

-- Location: LCCOMB_X21_Y9_N8
\NIOS0|nios|A_wr_data_unfiltered[11]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[11]~53_combout\,
	datab => \NIOS0|nios|A_shift_rot_result\(11),
	datac => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[11]~54_combout\);

-- Location: LCCOMB_X23_Y13_N0
\NIOS0|nios|A_mul_src2_nxt[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_src2\(24),
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[24]~24_combout\);

-- Location: LCFF_X23_Y13_N1
\NIOS0|nios|A_mul_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[24]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(24));

-- Location: LCFF_X26_Y13_N11
\NIOS0|nios|M_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(8));

-- Location: LCCOMB_X26_Y13_N10
\NIOS0|nios|A_mul_src2_nxt[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src2\(24),
	datac => \NIOS0|nios|M_src2\(8),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[8]~8_combout\);

-- Location: LCFF_X18_Y13_N25
\NIOS0|nios|W_wr_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[9]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(9));

-- Location: LCCOMB_X22_Y10_N12
\NIOS0|nios|A_slow_inst_result[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(30),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(14),
	combout => \NIOS0|nios|A_slow_inst_result[14]~14_combout\);

-- Location: LCFF_X22_Y10_N13
\NIOS0|nios|A_slow_inst_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[14]~14_combout\,
	sdata => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(14));

-- Location: LCCOMB_X18_Y9_N14
\NIOS0|nios|A_wr_data_unfiltered[14]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld16_data[14]~3_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(14),
	combout => \NIOS0|nios|A_wr_data_unfiltered[14]~62_combout\);

-- Location: LCCOMB_X18_Y9_N2
\NIOS0|nios|A_wr_data_unfiltered[14]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(14),
	datab => \NIOS0|nios|A_wr_data_unfiltered[14]~62_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[14]~63_combout\);

-- Location: LCCOMB_X18_Y14_N30
\NIOS0|nios|D_src2_reg[10]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[10]~52_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|M_alu_result\(10),
	combout => \NIOS0|nios|D_src2_reg[10]~52_combout\);

-- Location: LCCOMB_X22_Y10_N30
\NIOS0|nios|A_slow_inst_result[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(15),
	datab => \NIOS0|nios|d_readdata_d1\(31),
	datad => \NIOS0|nios|A_ld_align_sh16~regout\,
	combout => \NIOS0|nios|A_slow_inst_result[15]~15_combout\);

-- Location: LCFF_X22_Y10_N31
\NIOS0|nios|A_slow_inst_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[15]~15_combout\,
	sdata => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(15));

-- Location: LCCOMB_X20_Y9_N28
\NIOS0|nios|A_wr_data_unfiltered[15]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld16_data[15]~2_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(15),
	combout => \NIOS0|nios|A_wr_data_unfiltered[15]~65_combout\);

-- Location: LCCOMB_X20_Y9_N22
\NIOS0|nios|A_wr_data_unfiltered[15]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(15),
	datab => \NIOS0|nios|A_wr_data_unfiltered[15]~65_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[15]~66_combout\);

-- Location: LCCOMB_X21_Y17_N4
\NIOS0|nios|D_src2_reg[11]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[11]~55_combout\,
	combout => \NIOS0|nios|D_src2_reg[11]~54_combout\);

-- Location: LCFF_X21_Y17_N19
\NIOS0|nios|W_wr_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[11]~55_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(11));

-- Location: LCCOMB_X21_Y17_N14
\NIOS0|nios|D_src2_reg[11]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(11),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[11]~54_combout\,
	datad => \NIOS0|nios|W_wr_data\(11),
	combout => \NIOS0|nios|D_src2_reg[11]~55_combout\);

-- Location: LCCOMB_X22_Y16_N28
\NIOS0|nios|E_src2[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|E_alu_result\(11),
	datad => \NIOS0|nios|D_src2_reg[11]~55_combout\,
	combout => \NIOS0|nios|E_src2[11]~11_combout\);

-- Location: LCCOMB_X22_Y16_N4
\NIOS0|nios|D_src2_imm[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_iw\(17),
	datad => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[11]~11_combout\);

-- Location: LCFF_X22_Y16_N29
\NIOS0|nios|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[11]~11_combout\,
	sdata => \NIOS0|nios|D_src2_imm[11]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(11));

-- Location: LCFF_X24_Y15_N5
\NIOS0|nios|M_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(11));

-- Location: LCFF_X25_Y14_N3
\NIOS0|nios|M_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(27),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(27));

-- Location: LCCOMB_X24_Y15_N26
\NIOS0|nios|A_mul_src2_nxt[27]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src2\(27),
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[27]~27_combout\);

-- Location: LCFF_X24_Y15_N27
\NIOS0|nios|A_mul_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[27]~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(27));

-- Location: LCCOMB_X24_Y15_N4
\NIOS0|nios|A_mul_src2_nxt[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(11),
	datad => \NIOS0|nios|A_mul_src2\(27),
	combout => \NIOS0|nios|A_mul_src2_nxt[11]~11_combout\);

-- Location: LCFF_X25_Y16_N21
\NIOS0|nios|M_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(12));

-- Location: LCCOMB_X25_Y16_N10
\NIOS0|nios|A_mul_src2_nxt[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_src2\(28),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[28]~28_combout\);

-- Location: LCFF_X25_Y16_N11
\NIOS0|nios|A_mul_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[28]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(28));

-- Location: LCCOMB_X25_Y16_N20
\NIOS0|nios|A_mul_src2_nxt[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(12),
	datad => \NIOS0|nios|A_mul_src2\(28),
	combout => \NIOS0|nios|A_mul_src2_nxt[12]~12_combout\);

-- Location: LCFF_X24_Y15_N25
\NIOS0|nios|M_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(13));

-- Location: LCCOMB_X20_Y14_N6
\NIOS0|nios|M_src2[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(29),
	combout => \NIOS0|nios|M_src2[29]~feeder_combout\);

-- Location: LCFF_X20_Y14_N7
\NIOS0|nios|M_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[29]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(29));

-- Location: LCCOMB_X24_Y15_N30
\NIOS0|nios|A_mul_src2_nxt[29]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src2\(29),
	combout => \NIOS0|nios|A_mul_src2_nxt[29]~29_combout\);

-- Location: LCFF_X24_Y15_N31
\NIOS0|nios|A_mul_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[29]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(29));

-- Location: LCCOMB_X24_Y15_N24
\NIOS0|nios|A_mul_src2_nxt[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(13),
	datad => \NIOS0|nios|A_mul_src2\(29),
	combout => \NIOS0|nios|A_mul_src2_nxt[13]~13_combout\);

-- Location: LCCOMB_X39_Y17_N10
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCFF_X38_Y17_N11
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X39_Y17_N11
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X34_Y15_N18
\NIOS0|rsp_xbar_mux_001|src_data[19]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[19]~56_combout\ = (\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(19)) # ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19))))) # (!\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & (((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[19]~56_combout\);

-- Location: LCCOMB_X22_Y16_N22
\NIOS0|nios|E_st_data[19]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(19),
	datac => \NIOS0|nios|E_iw\(4),
	datad => \NIOS0|nios|E_src2_reg\(3),
	combout => \NIOS0|nios|E_st_data[19]~4_combout\);

-- Location: LCFF_X22_Y16_N23
\NIOS0|nios|M_st_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_st_data[19]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(19));

-- Location: LCCOMB_X30_Y11_N28
\NIOS0|nios|d_writedata[19]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(19),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datad => \NIOS0|nios|M_st_data\(19),
	combout => \NIOS0|nios|d_writedata[19]~16_combout\);

-- Location: LCFF_X30_Y11_N29
\NIOS0|nios|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[19]~16_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(19),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(19));

-- Location: LCCOMB_X30_Y11_N18
\NIOS0|cmd_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~21_combout\ = (\NIOS0|nios|d_writedata\(19) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(19),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: M4K_X41_Y8
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y15_N6
\NIOS0|rsp_xbar_mux_001|src_data[19]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[19]~69_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[19]~56_combout\) # ((\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|rsp_xbar_mux_001|src_data[19]~56_combout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(19),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[19]~69_combout\);

-- Location: LCFF_X34_Y15_N7
\NIOS0|nios|i_readdata_d1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[19]~69_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(19));

-- Location: LCCOMB_X39_Y17_N12
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- !\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCFF_X39_Y17_N13
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X32_Y16_N14
\NIOS0|rsp_xbar_mux_001|src_data[20]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[20]~55_combout\ = (\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(20)) # ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20))))) # (!\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & (\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[20]~55_combout\);

-- Location: LCCOMB_X30_Y12_N14
\NIOS0|cmd_xbar_mux|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~17_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(20),
	combout => \NIOS0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: M4K_X41_Y23
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y16_N2
\NIOS0|rsp_xbar_mux_001|src_data[20]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[20]~68_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[20]~55_combout\) # ((\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_data[20]~55_combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(20),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[20]~68_combout\);

-- Location: LCFF_X32_Y16_N3
\NIOS0|nios|i_readdata_d1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[20]~68_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(20));

-- Location: LCCOMB_X33_Y15_N14
\NIOS0|cmd_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~13_combout\ = (\NIOS0|nios|d_writedata\(21) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(21),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: M4K_X41_Y16
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y16_N28
\NIOS0|rsp_xbar_mux_001|src_data[21]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[21]~57_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(21))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(21),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[21]~57_combout\);

-- Location: LCCOMB_X33_Y16_N12
\NIOS0|rsp_xbar_mux_001|src_data[21]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[21]~58_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_data[21]~57_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_data[21]~57_combout\,
	datac => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[21]~58_combout\);

-- Location: LCFF_X33_Y16_N13
\NIOS0|nios|i_readdata_d1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[21]~58_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(21));

-- Location: M4K_X17_Y16
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_ic_data_module:nios_system_NIOS_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|i_readdatavalid_d1~regout\,
	portbrewe => \NIOS0|nios|F_stall~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y17_N10
\NIOS0|nios|F_iw[20]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \NIOS0|nios|F_iw[20]~23_combout\);

-- Location: LCFF_X16_Y17_N11
\NIOS0|nios|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[20]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(20));

-- Location: LCCOMB_X22_Y15_N20
\NIOS0|nios|D_src2_imm[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datac => \NIOS0|nios|D_iw\(20),
	combout => \NIOS0|nios|D_src2_imm[14]~14_combout\);

-- Location: LCFF_X22_Y15_N9
\NIOS0|nios|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[14]~14_combout\,
	sdata => \NIOS0|nios|D_src2_imm[14]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(14));

-- Location: LCFF_X26_Y13_N23
\NIOS0|nios|M_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(14));

-- Location: LCCOMB_X19_Y13_N18
\NIOS0|nios|D_src2[30]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(20),
	datab => \NIOS0|nios|D_src2[30]~16_combout\,
	datac => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datad => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2[30]~45_combout\);

-- Location: LCCOMB_X21_Y10_N14
\NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|d_readdata_d1\(30),
	datad => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	combout => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[6]~6_combout\);

-- Location: LCFF_X21_Y10_N15
\NIOS0|nios|A_slow_inst_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[6]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(30));

-- Location: LCCOMB_X18_Y9_N4
\NIOS0|nios|A_wr_data_unfiltered[30]~111\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(30),
	datab => \NIOS0|nios|A_slow_inst_result\(30),
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[30]~111_combout\);

-- Location: LCCOMB_X24_Y12_N30
\NIOS0|nios|M_rot_step1[14]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(14),
	datab => \NIOS0|nios|E_src1\(13),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[14]~21_combout\);

-- Location: LCCOMB_X24_Y14_N16
\NIOS0|nios|M_rot_step1[12]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(11),
	datab => \NIOS0|nios|E_src1\(12),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[12]~5_combout\);

-- Location: LCFF_X24_Y12_N31
\NIOS0|nios|M_rot_step1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[14]~21_combout\,
	sdata => \NIOS0|nios|M_rot_step1[12]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(14));

-- Location: LCCOMB_X19_Y10_N14
\NIOS0|nios|Mn_rot_step2[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(10),
	datab => \NIOS0|nios|M_rot_step1\(14),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[14]~28_combout\);

-- Location: LCCOMB_X22_Y14_N26
\NIOS0|nios|M_rot_step1[2]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(1),
	datab => \NIOS0|nios|E_src1\(2),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[2]~16_combout\);

-- Location: LCCOMB_X22_Y14_N10
\NIOS0|nios|M_rot_step1[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(0),
	datab => \NIOS0|nios|E_src1\(31),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[0]~0_combout\);

-- Location: LCFF_X22_Y14_N27
\NIOS0|nios|M_rot_step1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[2]~16_combout\,
	sdata => \NIOS0|nios|M_rot_step1[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(2));

-- Location: LCCOMB_X19_Y10_N26
\NIOS0|nios|Mn_rot_step2[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(6),
	datab => \NIOS0|nios|M_rot_step1\(2),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[6]~12_combout\);

-- Location: LCFF_X19_Y10_N15
\NIOS0|nios|Mn_rot_step2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[14]~28_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[6]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(14));

-- Location: LCCOMB_X18_Y9_N28
\NIOS0|nios|A_rot~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(30),
	datab => \NIOS0|nios|Mn_rot_step2\(14),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~30_combout\);

-- Location: LCFF_X18_Y9_N29
\NIOS0|nios|A_rot[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(30));

-- Location: LCCOMB_X18_Y9_N22
\NIOS0|nios|A_shift_rot_result~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~60_combout\,
	datab => \NIOS0|nios|A_rot\(30),
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~61_combout\);

-- Location: LCFF_X18_Y9_N23
\NIOS0|nios|A_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~61_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(30));

-- Location: LCCOMB_X18_Y9_N24
\NIOS0|nios|A_wr_data_unfiltered[30]~112\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[30]~111_combout\,
	datac => \NIOS0|nios|A_shift_rot_result\(30),
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[30]~112_combout\);

-- Location: LCCOMB_X26_Y15_N24
\NIOS0|nios|A_mul_result[28]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(28),
	datab => \NIOS0|nios|A_mul_result\(28),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[27]~87\,
	combout => \NIOS0|nios|A_mul_result[28]~88_combout\,
	cout => \NIOS0|nios|A_mul_result[28]~89\);

-- Location: LCCOMB_X26_Y15_N26
\NIOS0|nios|A_mul_result[29]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(29),
	datab => \NIOS0|nios|A_mul_result\(29),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[28]~89\,
	combout => \NIOS0|nios|A_mul_result[29]~90_combout\,
	cout => \NIOS0|nios|A_mul_result[29]~91\);

-- Location: LCFF_X27_Y14_N11
\NIOS0|nios|M_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(15));

-- Location: LCCOMB_X27_Y14_N8
\NIOS0|nios|A_mul_src2_nxt[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_src2\(31),
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[31]~31_combout\);

-- Location: LCFF_X27_Y14_N9
\NIOS0|nios|A_mul_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[31]~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(31));

-- Location: LCCOMB_X27_Y14_N10
\NIOS0|nios|A_mul_src2_nxt[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(15),
	datad => \NIOS0|nios|A_mul_src2\(31),
	combout => \NIOS0|nios|A_mul_src2_nxt[15]~15_combout\);

-- Location: DSPMULT_X28_Y16_N0
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \CLOCK_50~clkctrl_outclk\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X27_Y16_N9
\NIOS0|nios|A_mul_src1[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[1]~_Duplicate_1_regout\);

-- Location: LCFF_X27_Y16_N27
\NIOS0|nios|M_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(17),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(17));

-- Location: LCCOMB_X27_Y16_N26
\NIOS0|nios|A_mul_src1_nxt[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_stall~regout\,
	datab => \NIOS0|nios|A_mul_src1[1]~_Duplicate_1_regout\,
	datac => \NIOS0|nios|M_src1\(17),
	combout => \NIOS0|nios|A_mul_src1_nxt[17]~17_combout\);

-- Location: LCCOMB_X21_Y10_N28
\NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(18),
	combout => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[2]~2_combout\);

-- Location: LCFF_X21_Y10_N29
\NIOS0|nios|A_slow_inst_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(18));

-- Location: LCCOMB_X18_Y10_N4
\NIOS0|nios|A_wr_data_unfiltered[18]~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(18),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(18),
	combout => \NIOS0|nios|A_wr_data_unfiltered[18]~75_combout\);

-- Location: LCCOMB_X18_Y10_N16
\NIOS0|nios|A_wr_data_unfiltered[18]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(18),
	datab => \NIOS0|nios|A_wr_data_unfiltered[18]~75_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[18]~76_combout\);

-- Location: LCCOMB_X25_Y13_N14
\NIOS0|nios|A_wr_data_unfiltered[18]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(18),
	datab => \NIOS0|nios|A_wr_data_unfiltered[18]~76_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[18]~77_combout\);

-- Location: LCFF_X25_Y13_N15
\NIOS0|nios|W_wr_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[18]~77_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(18));

-- Location: LCCOMB_X25_Y13_N4
\NIOS0|nios|D_src1_reg[18]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(18),
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[18]~77_combout\,
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[18]~54_combout\);

-- Location: LCCOMB_X25_Y13_N30
\NIOS0|nios|D_src1_reg[18]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \NIOS0|nios|W_wr_data\(18),
	datac => \NIOS0|nios|D_src1_reg[18]~54_combout\,
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[18]~55_combout\);

-- Location: LCCOMB_X25_Y13_N2
\NIOS0|nios|D_src1_reg[18]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(18),
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|D_src1_reg[18]~55_combout\,
	combout => \NIOS0|nios|D_src1_reg[18]~56_combout\);

-- Location: LCFF_X25_Y13_N3
\NIOS0|nios|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[18]~56_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(18));

-- Location: LCFF_X27_Y16_N29
\NIOS0|nios|M_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(18),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(18));

-- Location: LCFF_X27_Y16_N19
\NIOS0|nios|A_mul_src1[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[2]~_Duplicate_1_regout\);

-- Location: LCCOMB_X27_Y16_N28
\NIOS0|nios|A_mul_src1_nxt[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(18),
	datad => \NIOS0|nios|A_mul_src1[2]~_Duplicate_1_regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[18]~18_combout\);

-- Location: LCFF_X27_Y16_N31
\NIOS0|nios|M_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(19),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(19));

-- Location: LCCOMB_X27_Y16_N30
\NIOS0|nios|A_mul_src1_nxt[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_src1[3]~_Duplicate_1_regout\,
	datac => \NIOS0|nios|M_src1\(19),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[19]~19_combout\);

-- Location: LCFF_X27_Y16_N17
\NIOS0|nios|M_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(20),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(20));

-- Location: LCFF_X27_Y16_N23
\NIOS0|nios|A_mul_src1[4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[4]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[4]~_Duplicate_1_regout\);

-- Location: LCCOMB_X27_Y16_N16
\NIOS0|nios|A_mul_src1_nxt[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(20),
	datad => \NIOS0|nios|A_mul_src1[4]~_Duplicate_1_regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[20]~20_combout\);

-- Location: LCCOMB_X27_Y15_N0
\NIOS0|nios|A_mul_partial_prod[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16),
	datad => VCC,
	combout => \NIOS0|nios|A_mul_partial_prod[16]~16_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[16]~17\);

-- Location: LCCOMB_X27_Y15_N2
\NIOS0|nios|A_mul_partial_prod[17]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[16]~17\,
	combout => \NIOS0|nios|A_mul_partial_prod[17]~18_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[17]~19\);

-- Location: LCFF_X27_Y15_N3
\NIOS0|nios|A_mul_partial_prod[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[17]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(17));

-- Location: LCCOMB_X26_Y16_N22
\NIOS0|nios|A_mul_result[11]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(11),
	datab => \NIOS0|nios|A_mul_result\(11),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[10]~53\,
	combout => \NIOS0|nios|A_mul_result[11]~54_combout\,
	cout => \NIOS0|nios|A_mul_result[11]~55\);

-- Location: LCCOMB_X26_Y16_N24
\NIOS0|nios|A_mul_result[12]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(12),
	datab => \NIOS0|nios|A_mul_result\(12),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[11]~55\,
	combout => \NIOS0|nios|A_mul_result[12]~56_combout\,
	cout => \NIOS0|nios|A_mul_result[12]~57\);

-- Location: LCCOMB_X26_Y17_N16
\NIOS0|nios|A_mul_partial_prod[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	combout => \NIOS0|nios|A_mul_partial_prod[12]~feeder_combout\);

-- Location: LCFF_X26_Y17_N17
\NIOS0|nios|A_mul_partial_prod[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[12]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(12));

-- Location: LCCOMB_X20_Y13_N20
\NIOS0|nios|A_mul_stall_d1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_stall_d1~feeder_combout\);

-- Location: LCFF_X20_Y13_N21
\NIOS0|nios|A_mul_stall_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_stall_d1~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_stall_d1~regout\);

-- Location: LCFF_X20_Y13_N3
\NIOS0|nios|A_mul_stall_d2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|A_mul_stall_d1~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_stall_d2~regout\);

-- Location: LCCOMB_X20_Y13_N16
\NIOS0|nios|A_mul_stall_d3~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|A_mul_stall_d2~regout\,
	combout => \NIOS0|nios|A_mul_stall_d3~feeder_combout\);

-- Location: LCFF_X20_Y13_N17
\NIOS0|nios|A_mul_stall_d3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_stall_d3~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_stall_d3~regout\);

-- Location: LCFF_X26_Y16_N25
\NIOS0|nios|A_mul_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[12]~56_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(12));

-- Location: LCCOMB_X26_Y16_N26
\NIOS0|nios|A_mul_result[13]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(13),
	datab => \NIOS0|nios|A_mul_partial_prod\(13),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[12]~57\,
	combout => \NIOS0|nios|A_mul_result[13]~58_combout\,
	cout => \NIOS0|nios|A_mul_result[13]~59\);

-- Location: LCCOMB_X26_Y16_N28
\NIOS0|nios|A_mul_result[14]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(14),
	datab => \NIOS0|nios|A_mul_partial_prod\(14),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[13]~59\,
	combout => \NIOS0|nios|A_mul_result[14]~60_combout\,
	cout => \NIOS0|nios|A_mul_result[14]~61\);

-- Location: LCCOMB_X26_Y16_N30
\NIOS0|nios|A_mul_result[15]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(15),
	datab => \NIOS0|nios|A_mul_partial_prod\(15),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[14]~61\,
	combout => \NIOS0|nios|A_mul_result[15]~62_combout\,
	cout => \NIOS0|nios|A_mul_result[15]~63\);

-- Location: LCCOMB_X26_Y15_N0
\NIOS0|nios|A_mul_result[16]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(16),
	datab => \NIOS0|nios|A_mul_partial_prod\(16),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[15]~63\,
	combout => \NIOS0|nios|A_mul_result[16]~64_combout\,
	cout => \NIOS0|nios|A_mul_result[16]~65\);

-- Location: LCCOMB_X26_Y15_N2
\NIOS0|nios|A_mul_result[17]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(17),
	datab => \NIOS0|nios|A_mul_partial_prod\(17),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[16]~65\,
	combout => \NIOS0|nios|A_mul_result[17]~66_combout\,
	cout => \NIOS0|nios|A_mul_result[17]~67\);

-- Location: LCFF_X26_Y15_N3
\NIOS0|nios|A_mul_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[17]~66_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(17),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(17));

-- Location: LCCOMB_X25_Y9_N8
\NIOS0|nios|E_rot_sel_fill2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_left~regout\,
	datab => \NIOS0|nios|E_src2\(3),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(4),
	combout => \NIOS0|nios|E_rot_sel_fill2~0_combout\);

-- Location: LCFF_X25_Y9_N9
\NIOS0|nios|M_rot_sel_fill2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_sel_fill2~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_sel_fill2~regout\);

-- Location: LCFF_X24_Y9_N5
\NIOS0|nios|A_rot_sel_fill2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_sel_fill2~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_sel_fill2~regout\);

-- Location: LCCOMB_X25_Y9_N18
\NIOS0|nios|E_rot_pass2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_left~regout\,
	datab => \NIOS0|nios|E_src2\(3),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(4),
	combout => \NIOS0|nios|E_rot_pass2~0_combout\);

-- Location: LCCOMB_X25_Y9_N10
\NIOS0|nios|E_rot_pass2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_rot~regout\,
	datad => \NIOS0|nios|E_rot_pass2~0_combout\,
	combout => \NIOS0|nios|E_rot_pass2~1_combout\);

-- Location: LCFF_X25_Y9_N11
\NIOS0|nios|M_rot_pass2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_pass2~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_pass2~regout\);

-- Location: LCFF_X24_Y9_N23
\NIOS0|nios|A_rot_pass2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_pass2~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_pass2~regout\);

-- Location: LCCOMB_X24_Y9_N22
\NIOS0|nios|A_shift_rot_result~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_mask\(1),
	datab => \NIOS0|nios|A_rot_sel_fill2~regout\,
	datac => \NIOS0|nios|A_rot_pass2~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~34_combout\);

-- Location: LCCOMB_X23_Y8_N8
\NIOS0|nios|Mn_rot_step2[17]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(17),
	datab => \NIOS0|nios|M_rot_step1\(13),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[17]~3_combout\);

-- Location: LCFF_X23_Y8_N9
\NIOS0|nios|Mn_rot_step2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[17]~3_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[9]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(17));

-- Location: LCCOMB_X23_Y8_N20
\NIOS0|nios|A_rot~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(1),
	datad => \NIOS0|nios|Mn_rot_step2\(17),
	combout => \NIOS0|nios|A_rot~17_combout\);

-- Location: LCFF_X23_Y8_N21
\NIOS0|nios|A_rot[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(17));

-- Location: LCCOMB_X24_Y9_N8
\NIOS0|nios|A_shift_rot_result~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_shift_rot_result~34_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(17),
	combout => \NIOS0|nios|A_shift_rot_result~35_combout\);

-- Location: LCFF_X24_Y9_N9
\NIOS0|nios|A_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~35_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(17));

-- Location: LCCOMB_X21_Y12_N10
\NIOS0|nios|A_wr_data_unfiltered[17]~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[17]~72_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(17),
	combout => \NIOS0|nios|A_wr_data_unfiltered[17]~73_combout\);

-- Location: LCCOMB_X21_Y12_N6
\NIOS0|nios|A_wr_data_unfiltered[17]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_mul_result\(17),
	datad => \NIOS0|nios|A_wr_data_unfiltered[17]~73_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[17]~74_combout\);

-- Location: LCCOMB_X25_Y12_N6
\NIOS0|nios|E_rot_mask[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(0),
	combout => \NIOS0|nios|E_rot_mask[4]~5_combout\);

-- Location: LCFF_X25_Y12_N7
\NIOS0|nios|M_rot_mask[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_mask[4]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_mask\(4));

-- Location: LCFF_X24_Y9_N31
\NIOS0|nios|A_rot_mask[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_mask\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_mask\(4));

-- Location: LCCOMB_X23_Y9_N30
\NIOS0|nios|A_shift_rot_result~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill2~regout\,
	datab => \NIOS0|nios|A_rot_pass2~regout\,
	datad => \NIOS0|nios|A_rot_mask\(4),
	combout => \NIOS0|nios|A_shift_rot_result~40_combout\);

-- Location: LCCOMB_X24_Y12_N16
\NIOS0|nios|M_rot_step1[20]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add8~1_combout\,
	datab => \NIOS0|nios|E_src1\(20),
	datad => \NIOS0|nios|E_src1\(19),
	combout => \NIOS0|nios|M_rot_step1[20]~3_combout\);

-- Location: LCCOMB_X24_Y12_N4
\NIOS0|nios|M_rot_step1[18]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(18),
	datab => \NIOS0|nios|E_src1\(17),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[18]~20_combout\);

-- Location: LCFF_X24_Y12_N17
\NIOS0|nios|M_rot_step1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[20]~3_combout\,
	sdata => \NIOS0|nios|M_rot_step1[18]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(20));

-- Location: LCCOMB_X24_Y10_N28
\NIOS0|nios|Mn_rot_step2[20]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(16),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(20),
	combout => \NIOS0|nios|Mn_rot_step2[20]~9_combout\);

-- Location: LCCOMB_X24_Y14_N26
\NIOS0|nios|M_rot_step1[8]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(7),
	datab => \NIOS0|nios|E_src1\(8),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[8]~6_combout\);

-- Location: LCCOMB_X24_Y14_N6
\NIOS0|nios|M_rot_step1[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(5),
	datab => \NIOS0|nios|E_src1\(6),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[6]~23_combout\);

-- Location: LCFF_X24_Y14_N27
\NIOS0|nios|M_rot_step1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[8]~6_combout\,
	sdata => \NIOS0|nios|M_rot_step1[6]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(8));

-- Location: LCCOMB_X24_Y10_N22
\NIOS0|nios|Mn_rot_step2[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(12),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(8),
	combout => \NIOS0|nios|Mn_rot_step2[12]~24_combout\);

-- Location: LCFF_X24_Y10_N29
\NIOS0|nios|Mn_rot_step2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[20]~9_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[12]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(20));

-- Location: LCCOMB_X20_Y14_N26
\NIOS0|nios|A_wr_data_unfiltered[29]~110\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(29),
	datac => \NIOS0|nios|A_wr_data_unfiltered[29]~109_combout\,
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[29]~110_combout\);

-- Location: LCCOMB_X20_Y14_N4
\NIOS0|nios|D_src1_reg[29]~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[29]~110_combout\,
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[29]~87_combout\);

-- Location: LCFF_X20_Y14_N27
\NIOS0|nios|W_wr_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[29]~110_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(29));

-- Location: LCCOMB_X20_Y14_N20
\NIOS0|nios|D_src1_reg[29]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(29),
	datab => \NIOS0|nios|D_src1_reg[29]~87_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|W_wr_data\(29),
	combout => \NIOS0|nios|D_src1_reg[29]~88_combout\);

-- Location: LCCOMB_X20_Y14_N16
\NIOS0|nios|D_src1_reg[29]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datab => \NIOS0|nios|E_alu_result\(29),
	datac => \NIOS0|nios|D_src1_reg[29]~88_combout\,
	datad => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	combout => \NIOS0|nios|D_src1_reg[29]~89_combout\);

-- Location: LCFF_X20_Y14_N17
\NIOS0|nios|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[29]~89_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(29));

-- Location: LCCOMB_X22_Y14_N28
\NIOS0|nios|M_rot_step1[30]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(30),
	datab => \NIOS0|nios|E_src1\(29),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[30]~17_combout\);

-- Location: LCFF_X22_Y14_N11
\NIOS0|nios|M_rot_step1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[0]~0_combout\,
	sdata => \NIOS0|nios|M_rot_step1[30]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(0));

-- Location: LCCOMB_X24_Y10_N30
\NIOS0|nios|Mn_rot_step2[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(4),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(0),
	combout => \NIOS0|nios|Mn_rot_step2[4]~8_combout\);

-- Location: LCCOMB_X22_Y14_N20
\NIOS0|nios|M_rot_step1[28]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add8~1_combout\,
	datab => \NIOS0|nios|E_src1\(28),
	datad => \NIOS0|nios|E_src1\(27),
	combout => \NIOS0|nios|M_rot_step1[28]~1_combout\);

-- Location: LCCOMB_X22_Y14_N14
\NIOS0|nios|M_rot_step1[26]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(26),
	datab => \NIOS0|nios|E_src1\(25),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[26]~18_combout\);

-- Location: LCFF_X22_Y14_N21
\NIOS0|nios|M_rot_step1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[28]~1_combout\,
	sdata => \NIOS0|nios|M_rot_step1[26]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(28));

-- Location: LCCOMB_X24_Y10_N12
\NIOS0|nios|Mn_rot_step2[28]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(24),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(28),
	combout => \NIOS0|nios|Mn_rot_step2[28]~25_combout\);

-- Location: LCFF_X24_Y10_N31
\NIOS0|nios|Mn_rot_step2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[4]~8_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[28]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(4));

-- Location: LCCOMB_X24_Y10_N18
\NIOS0|nios|A_rot~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(20),
	datad => \NIOS0|nios|Mn_rot_step2\(4),
	combout => \NIOS0|nios|A_rot~20_combout\);

-- Location: LCFF_X24_Y10_N19
\NIOS0|nios|A_rot[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(20));

-- Location: LCCOMB_X23_Y9_N22
\NIOS0|nios|A_shift_rot_result~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_shift_rot_result~40_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(20),
	combout => \NIOS0|nios|A_shift_rot_result~41_combout\);

-- Location: LCFF_X23_Y9_N23
\NIOS0|nios|A_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~41_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(20));

-- Location: LCCOMB_X23_Y9_N8
\NIOS0|nios|A_wr_data_unfiltered[20]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[20]~81_combout\,
	datab => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(20),
	combout => \NIOS0|nios|A_wr_data_unfiltered[20]~82_combout\);

-- Location: LCFF_X25_Y16_N29
\NIOS0|nios|A_mul_src1[6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[6]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[6]~_Duplicate_1_regout\);

-- Location: LCFF_X25_Y16_N17
\NIOS0|nios|M_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(22),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(22));

-- Location: LCCOMB_X25_Y16_N16
\NIOS0|nios|A_mul_src1_nxt[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src1[6]~_Duplicate_1_regout\,
	datac => \NIOS0|nios|M_src1\(22),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[22]~22_combout\);

-- Location: LCFF_X27_Y14_N31
\NIOS0|nios|M_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(23),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(23));

-- Location: LCFF_X27_Y14_N27
\NIOS0|nios|A_mul_src1[7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[7]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[7]~_Duplicate_1_regout\);

-- Location: LCCOMB_X27_Y14_N30
\NIOS0|nios|A_mul_src1_nxt[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(23),
	datad => \NIOS0|nios|A_mul_src1[7]~_Duplicate_1_regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[23]~23_combout\);

-- Location: LCFF_X27_Y14_N5
\NIOS0|nios|A_mul_src1[8]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[8]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[8]~_Duplicate_1_regout\);

-- Location: LCFF_X27_Y14_N1
\NIOS0|nios|M_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(24),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(24));

-- Location: LCCOMB_X27_Y14_N0
\NIOS0|nios|A_mul_src1_nxt[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src1[8]~_Duplicate_1_regout\,
	datac => \NIOS0|nios|M_src1\(24),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[24]~24_combout\);

-- Location: LCFF_X27_Y16_N3
\NIOS0|nios|M_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(25));

-- Location: LCCOMB_X27_Y16_N2
\NIOS0|nios|A_mul_src1_nxt[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_src1[9]~_Duplicate_1_regout\,
	datac => \NIOS0|nios|M_src1\(25),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[25]~25_combout\);

-- Location: LCFF_X25_Y16_N23
\NIOS0|nios|A_mul_src1[10]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[10]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[10]~_Duplicate_1_regout\);

-- Location: LCFF_X25_Y16_N27
\NIOS0|nios|M_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(26));

-- Location: LCCOMB_X25_Y16_N26
\NIOS0|nios|A_mul_src1_nxt[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src1[10]~_Duplicate_1_regout\,
	datac => \NIOS0|nios|M_src1\(26),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[26]~26_combout\);

-- Location: LCFF_X27_Y16_N5
\NIOS0|nios|M_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(27),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(27));

-- Location: LCFF_X27_Y16_N11
\NIOS0|nios|A_mul_src1[11]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[11]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[11]~_Duplicate_1_regout\);

-- Location: LCCOMB_X27_Y16_N4
\NIOS0|nios|A_mul_src1_nxt[27]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(27),
	datad => \NIOS0|nios|A_mul_src1[11]~_Duplicate_1_regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[27]~27_combout\);

-- Location: LCFF_X27_Y14_N19
\NIOS0|nios|M_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(28),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(28));

-- Location: LCFF_X27_Y14_N7
\NIOS0|nios|A_mul_src1[12]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[12]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[12]~_Duplicate_1_regout\);

-- Location: LCCOMB_X27_Y14_N18
\NIOS0|nios|A_mul_src1_nxt[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(28),
	datad => \NIOS0|nios|A_mul_src1[12]~_Duplicate_1_regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[28]~28_combout\);

-- Location: LCFF_X27_Y14_N21
\NIOS0|nios|M_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(29),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(29));

-- Location: LCCOMB_X27_Y14_N20
\NIOS0|nios|A_mul_src1_nxt[29]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_src1[13]~_Duplicate_1_regout\,
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(29),
	combout => \NIOS0|nios|A_mul_src1_nxt[29]~29_combout\);

-- Location: LCCOMB_X19_Y13_N30
\NIOS0|nios|A_wr_data_unfiltered[30]~113\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[30]~112_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(30),
	combout => \NIOS0|nios|A_wr_data_unfiltered[30]~113_combout\);

-- Location: LCFF_X19_Y13_N31
\NIOS0|nios|W_wr_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[30]~113_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(30));

-- Location: LCCOMB_X23_Y9_N26
\NIOS0|nios|A_shift_rot_result~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_mask\(5),
	datab => \NIOS0|nios|A_rot_pass2~regout\,
	datad => \NIOS0|nios|A_rot_sel_fill2~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~42_combout\);

-- Location: LCFF_X23_Y8_N23
\NIOS0|nios|Mn_rot_step2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[5]~10_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[29]~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(5));

-- Location: LCFF_X23_Y8_N13
\NIOS0|nios|Mn_rot_step2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[21]~11_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[13]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(21));

-- Location: LCCOMB_X23_Y9_N0
\NIOS0|nios|A_rot~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Mn_rot_step2\(5),
	datac => \NIOS0|nios|Mn_rot_step2\(21),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~21_combout\);

-- Location: LCFF_X23_Y9_N1
\NIOS0|nios|A_rot[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(21));

-- Location: LCCOMB_X23_Y9_N2
\NIOS0|nios|A_shift_rot_result~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_shift_rot_result~42_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(21),
	combout => \NIOS0|nios|A_shift_rot_result~43_combout\);

-- Location: LCFF_X23_Y9_N3
\NIOS0|nios|A_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~43_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(21));

-- Location: LCCOMB_X23_Y9_N28
\NIOS0|nios|A_wr_data_unfiltered[21]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[21]~84_combout\,
	datab => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(21),
	combout => \NIOS0|nios|A_wr_data_unfiltered[21]~85_combout\);

-- Location: LCCOMB_X27_Y15_N4
\NIOS0|nios|A_mul_partial_prod[18]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[17]~19\,
	combout => \NIOS0|nios|A_mul_partial_prod[18]~20_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[18]~21\);

-- Location: LCCOMB_X27_Y15_N6
\NIOS0|nios|A_mul_partial_prod[19]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[18]~21\,
	combout => \NIOS0|nios|A_mul_partial_prod[19]~22_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[19]~23\);

-- Location: LCCOMB_X27_Y15_N8
\NIOS0|nios|A_mul_partial_prod[20]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[19]~23\,
	combout => \NIOS0|nios|A_mul_partial_prod[20]~24_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[20]~25\);

-- Location: LCCOMB_X27_Y15_N10
\NIOS0|nios|A_mul_partial_prod[21]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[20]~25\,
	combout => \NIOS0|nios|A_mul_partial_prod[21]~26_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[21]~27\);

-- Location: LCFF_X27_Y15_N11
\NIOS0|nios|A_mul_partial_prod[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[21]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(21));

-- Location: LCFF_X27_Y15_N7
\NIOS0|nios|A_mul_partial_prod[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[19]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(19));

-- Location: LCFF_X27_Y15_N5
\NIOS0|nios|A_mul_partial_prod[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[18]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(18));

-- Location: LCCOMB_X26_Y15_N6
\NIOS0|nios|A_mul_result[19]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(19),
	datab => \NIOS0|nios|A_mul_partial_prod\(19),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[18]~69\,
	combout => \NIOS0|nios|A_mul_result[19]~70_combout\,
	cout => \NIOS0|nios|A_mul_result[19]~71\);

-- Location: LCCOMB_X26_Y15_N8
\NIOS0|nios|A_mul_result[20]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(20),
	datab => \NIOS0|nios|A_mul_partial_prod\(20),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[19]~71\,
	combout => \NIOS0|nios|A_mul_result[20]~72_combout\,
	cout => \NIOS0|nios|A_mul_result[20]~73\);

-- Location: LCCOMB_X26_Y15_N10
\NIOS0|nios|A_mul_result[21]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(21),
	datab => \NIOS0|nios|A_mul_partial_prod\(21),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[20]~73\,
	combout => \NIOS0|nios|A_mul_result[21]~74_combout\,
	cout => \NIOS0|nios|A_mul_result[21]~75\);

-- Location: LCFF_X26_Y15_N11
\NIOS0|nios|A_mul_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[21]~74_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(21),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(21));

-- Location: LCCOMB_X18_Y13_N12
\NIOS0|nios|A_wr_data_unfiltered[21]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[21]~85_combout\,
	datad => \NIOS0|nios|A_mul_result\(21),
	combout => \NIOS0|nios|A_wr_data_unfiltered[21]~86_combout\);

-- Location: LCFF_X24_Y15_N19
\NIOS0|nios|M_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(31));

-- Location: LCFF_X24_Y15_N1
\NIOS0|nios|A_mul_src1[15]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[15]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[15]~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y15_N18
\NIOS0|nios|A_mul_src1_nxt[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(31),
	datad => \NIOS0|nios|A_mul_src1[15]~_Duplicate_1_regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[31]~31_combout\);

-- Location: DSPMULT_X28_Y15_N0
\NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLOCK_50~clkctrl_outclk\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X27_Y15_N12
\NIOS0|nios|A_mul_partial_prod[22]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[21]~27\,
	combout => \NIOS0|nios|A_mul_partial_prod[22]~28_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[22]~29\);

-- Location: LCFF_X27_Y15_N13
\NIOS0|nios|A_mul_partial_prod[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[22]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(22));

-- Location: LCCOMB_X26_Y15_N12
\NIOS0|nios|A_mul_result[22]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(22),
	datab => \NIOS0|nios|A_mul_partial_prod\(22),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[21]~75\,
	combout => \NIOS0|nios|A_mul_result[22]~76_combout\,
	cout => \NIOS0|nios|A_mul_result[22]~77\);

-- Location: LCCOMB_X26_Y15_N14
\NIOS0|nios|A_mul_result[23]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(23),
	datab => \NIOS0|nios|A_mul_partial_prod\(23),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[22]~77\,
	combout => \NIOS0|nios|A_mul_result[23]~78_combout\,
	cout => \NIOS0|nios|A_mul_result[23]~79\);

-- Location: LCFF_X26_Y15_N15
\NIOS0|nios|A_mul_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[23]~78_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(23),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(23));

-- Location: LCCOMB_X20_Y13_N14
\NIOS0|nios|A_wr_data_unfiltered[23]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[23]~91_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(23),
	combout => \NIOS0|nios|A_wr_data_unfiltered[23]~92_combout\);

-- Location: LCCOMB_X23_Y13_N28
\NIOS0|nios|A_wr_data_unfiltered[24]~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[24]~94_combout\,
	datad => \NIOS0|nios|A_mul_result\(24),
	combout => \NIOS0|nios|A_wr_data_unfiltered[24]~95_combout\);

-- Location: LCCOMB_X26_Y15_N28
\NIOS0|nios|A_mul_result[30]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(30),
	datab => \NIOS0|nios|A_mul_result\(30),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[29]~91\,
	combout => \NIOS0|nios|A_mul_result[30]~92_combout\,
	cout => \NIOS0|nios|A_mul_result[30]~93\);

-- Location: LCCOMB_X26_Y15_N30
\NIOS0|nios|A_mul_result[31]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(31),
	datab => \NIOS0|nios|A_mul_result\(31),
	cin => \NIOS0|nios|A_mul_result[30]~93\,
	combout => \NIOS0|nios|A_mul_result[31]~94_combout\);

-- Location: LCCOMB_X27_Y15_N26
\NIOS0|nios|A_mul_partial_prod[29]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[28]~41\,
	combout => \NIOS0|nios|A_mul_partial_prod[29]~42_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[29]~43\);

-- Location: LCCOMB_X27_Y15_N28
\NIOS0|nios|A_mul_partial_prod[30]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[29]~43\,
	combout => \NIOS0|nios|A_mul_partial_prod[30]~44_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[30]~45\);

-- Location: LCCOMB_X27_Y15_N30
\NIOS0|nios|A_mul_partial_prod[31]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	datad => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31),
	cin => \NIOS0|nios|A_mul_partial_prod[30]~45\,
	combout => \NIOS0|nios|A_mul_partial_prod[31]~46_combout\);

-- Location: LCFF_X27_Y15_N31
\NIOS0|nios|A_mul_partial_prod[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[31]~46_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(31));

-- Location: LCFF_X26_Y15_N31
\NIOS0|nios|A_mul_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[31]~94_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(31));

-- Location: LCCOMB_X22_Y10_N28
\NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|d_readdata_d1\(31),
	datad => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	combout => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[7]~7_combout\);

-- Location: LCFF_X22_Y10_N29
\NIOS0|nios|A_slow_inst_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[7]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(31));

-- Location: LCFF_X19_Y14_N1
\NIOS0|nios|M_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(31));

-- Location: LCCOMB_X18_Y11_N26
\NIOS0|nios|M_inst_result[31]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \NIOS0|nios|M_alu_result\(31),
	combout => \NIOS0|nios|M_inst_result[31]~5_combout\);

-- Location: LCFF_X18_Y11_N27
\NIOS0|nios|A_inst_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[31]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(31));

-- Location: LCCOMB_X18_Y11_N12
\NIOS0|nios|A_wr_data_unfiltered[31]~114\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(31),
	datad => \NIOS0|nios|A_inst_result\(31),
	combout => \NIOS0|nios|A_wr_data_unfiltered[31]~114_combout\);

-- Location: LCCOMB_X22_Y9_N22
\NIOS0|nios|A_wr_data_unfiltered[31]~115\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(31),
	datab => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[31]~114_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[31]~115_combout\);

-- Location: LCCOMB_X19_Y14_N18
\NIOS0|nios|A_wr_data_unfiltered[31]~116\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_mul_result\(31),
	datad => \NIOS0|nios|A_wr_data_unfiltered[31]~115_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[31]~116_combout\);

-- Location: LCCOMB_X19_Y13_N22
\NIOS0|nios|D_src1_reg[30]~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[30]~90_combout\,
	datab => \NIOS0|nios|W_wr_data\(30),
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[30]~91_combout\);

-- Location: LCCOMB_X19_Y13_N26
\NIOS0|nios|D_src1_reg[30]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(30),
	datab => \NIOS0|nios|D_src1_reg[30]~91_combout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	combout => \NIOS0|nios|D_src1_reg[30]~92_combout\);

-- Location: LCFF_X19_Y13_N27
\NIOS0|nios|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[30]~92_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(30));

-- Location: LCFF_X26_Y13_N9
\NIOS0|nios|M_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(30),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(30));

-- Location: LCCOMB_X26_Y13_N8
\NIOS0|nios|A_mul_src1_nxt[30]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_src1[14]~_Duplicate_1_regout\,
	datac => \NIOS0|nios|M_src1\(30),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[30]~30_combout\);

-- Location: LCFF_X27_Y15_N9
\NIOS0|nios|A_mul_partial_prod[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[20]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(20));

-- Location: LCFF_X26_Y15_N9
\NIOS0|nios|A_mul_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[20]~72_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(20),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(20));

-- Location: LCCOMB_X23_Y12_N12
\NIOS0|nios|A_wr_data_unfiltered[20]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[20]~82_combout\,
	datac => \NIOS0|nios|A_mul_result\(20),
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[20]~83_combout\);

-- Location: LCCOMB_X18_Y13_N18
\NIOS0|nios|D_src1_reg[21]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[21]~86_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[21]~63_combout\);

-- Location: LCFF_X18_Y13_N13
\NIOS0|nios|W_wr_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[21]~86_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(21));

-- Location: LCCOMB_X18_Y13_N28
\NIOS0|nios|D_src1_reg[21]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(21),
	datab => \NIOS0|nios|D_src1_reg[21]~63_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|W_wr_data\(21),
	combout => \NIOS0|nios|D_src1_reg[21]~64_combout\);

-- Location: LCCOMB_X24_Y13_N22
\NIOS0|nios|D_src1_reg[21]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(21),
	datab => \NIOS0|nios|D_src1_reg[21]~64_combout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	combout => \NIOS0|nios|D_src1_reg[21]~65_combout\);

-- Location: LCFF_X24_Y13_N23
\NIOS0|nios|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[21]~65_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(21));

-- Location: LCFF_X27_Y14_N29
\NIOS0|nios|M_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(21),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(21));

-- Location: LCCOMB_X27_Y14_N28
\NIOS0|nios|A_mul_src1_nxt[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_src1[5]~_Duplicate_1_regout\,
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src1\(21),
	combout => \NIOS0|nios|A_mul_src1_nxt[21]~21_combout\);

-- Location: LCCOMB_X27_Y15_N14
\NIOS0|nios|A_mul_partial_prod[23]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[22]~29\,
	combout => \NIOS0|nios|A_mul_partial_prod[23]~30_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[23]~31\);

-- Location: LCCOMB_X27_Y15_N16
\NIOS0|nios|A_mul_partial_prod[24]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[23]~31\,
	combout => \NIOS0|nios|A_mul_partial_prod[24]~32_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[24]~33\);

-- Location: LCCOMB_X27_Y15_N18
\NIOS0|nios|A_mul_partial_prod[25]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[24]~33\,
	combout => \NIOS0|nios|A_mul_partial_prod[25]~34_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[25]~35\);

-- Location: LCCOMB_X27_Y15_N20
\NIOS0|nios|A_mul_partial_prod[26]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[25]~35\,
	combout => \NIOS0|nios|A_mul_partial_prod[26]~36_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[26]~37\);

-- Location: LCCOMB_X27_Y15_N22
\NIOS0|nios|A_mul_partial_prod[27]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[26]~37\,
	combout => \NIOS0|nios|A_mul_partial_prod[27]~38_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[27]~39\);

-- Location: LCCOMB_X27_Y15_N24
\NIOS0|nios|A_mul_partial_prod[28]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28),
	datab => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_partial_prod[27]~39\,
	combout => \NIOS0|nios|A_mul_partial_prod[28]~40_combout\,
	cout => \NIOS0|nios|A_mul_partial_prod[28]~41\);

-- Location: LCFF_X27_Y15_N27
\NIOS0|nios|A_mul_partial_prod[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[29]~42_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(29));

-- Location: LCFF_X26_Y15_N27
\NIOS0|nios|A_mul_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[29]~90_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(29),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(29));

-- Location: LCFF_X27_Y15_N29
\NIOS0|nios|A_mul_partial_prod[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[30]~44_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(30));

-- Location: LCFF_X26_Y15_N29
\NIOS0|nios|A_mul_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[30]~92_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(30),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(30));

-- Location: LCCOMB_X19_Y13_N4
\NIOS0|nios|D_src2_reg[30]~106\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[30]~112_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(30),
	combout => \NIOS0|nios|D_src2_reg[30]~106_combout\);

-- Location: LCCOMB_X19_Y13_N24
\NIOS0|nios|D_src2_reg[30]~107\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|W_wr_data\(30),
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[30]~107_combout\);

-- Location: LCCOMB_X19_Y13_N2
\NIOS0|nios|D_src2_reg[30]~108\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(30),
	datab => \NIOS0|nios|D_src2_reg[30]~106_combout\,
	datac => \NIOS0|nios|D_src2_reg[30]~107_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[30]~108_combout\);

-- Location: LCCOMB_X19_Y13_N10
\NIOS0|nios|D_src2[30]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datab => \NIOS0|nios|D_src2_reg[30]~108_combout\,
	datac => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_src2[30]~54_combout\);

-- Location: LCCOMB_X19_Y13_N8
\NIOS0|nios|D_src2[30]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(30),
	datab => \NIOS0|nios|D_src2[30]~45_combout\,
	datac => \NIOS0|nios|D_src2_hazard_E~combout\,
	datad => \NIOS0|nios|D_src2[30]~54_combout\,
	combout => \NIOS0|nios|D_src2[30]~46_combout\);

-- Location: LCFF_X19_Y13_N9
\NIOS0|nios|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[30]~46_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(30));

-- Location: LCFF_X26_Y13_N31
\NIOS0|nios|M_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(30),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(30));

-- Location: LCCOMB_X26_Y13_N12
\NIOS0|nios|A_mul_src2_nxt[30]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src2\(30),
	combout => \NIOS0|nios|A_mul_src2_nxt[30]~30_combout\);

-- Location: LCFF_X26_Y13_N13
\NIOS0|nios|A_mul_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[30]~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(30));

-- Location: LCCOMB_X26_Y13_N22
\NIOS0|nios|A_mul_src2_nxt[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(14),
	datad => \NIOS0|nios|A_mul_src2\(30),
	combout => \NIOS0|nios|A_mul_src2_nxt[14]~14_combout\);

-- Location: LCFF_X30_Y13_N1
\NIOS0|nios|A_mul_partial_prod[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(15));

-- Location: LCFF_X26_Y16_N31
\NIOS0|nios|A_mul_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[15]~62_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(15));

-- Location: LCCOMB_X21_Y15_N14
\NIOS0|nios|A_wr_data_unfiltered[15]~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[15]~66_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(15),
	combout => \NIOS0|nios|A_wr_data_unfiltered[15]~67_combout\);

-- Location: LCCOMB_X18_Y14_N0
\NIOS0|nios|D_src2_reg[10]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|W_wr_data\(10),
	datab => \NIOS0|nios|D_src2_reg[10]~52_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[10]~53_combout\);

-- Location: LCCOMB_X18_Y14_N2
\NIOS0|nios|E_src2[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(10),
	datab => \NIOS0|nios|D_src2_reg[10]~53_combout\,
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|E_src2[10]~10_combout\);

-- Location: LCCOMB_X21_Y18_N6
\NIOS0|nios|D_src2_imm[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datad => \NIOS0|nios|D_iw\(16),
	combout => \NIOS0|nios|D_src2_imm[10]~10_combout\);

-- Location: LCFF_X18_Y14_N3
\NIOS0|nios|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[10]~10_combout\,
	sdata => \NIOS0|nios|D_src2_imm[10]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(10));

-- Location: LCFF_X24_Y15_N9
\NIOS0|nios|M_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(10));

-- Location: LCCOMB_X24_Y15_N8
\NIOS0|nios|A_mul_src2_nxt[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_src2\(26),
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(10),
	combout => \NIOS0|nios|A_mul_src2_nxt[10]~10_combout\);

-- Location: LCCOMB_X29_Y19_N8
\NIOS0|nios|A_mul_partial_prod[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	combout => \NIOS0|nios|A_mul_partial_prod[14]~feeder_combout\);

-- Location: LCFF_X29_Y19_N9
\NIOS0|nios|A_mul_partial_prod[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[14]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(14));

-- Location: LCFF_X26_Y16_N29
\NIOS0|nios|A_mul_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[14]~60_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(14));

-- Location: LCCOMB_X22_Y15_N30
\NIOS0|nios|A_wr_data_unfiltered[14]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[14]~63_combout\,
	datad => \NIOS0|nios|A_mul_result\(14),
	combout => \NIOS0|nios|A_wr_data_unfiltered[14]~64_combout\);

-- Location: LCCOMB_X18_Y13_N26
\NIOS0|nios|D_src2_reg[9]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[9]~20_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \NIOS0|nios|D_src2_reg[9]~32_combout\);

-- Location: LCCOMB_X18_Y13_N20
\NIOS0|nios|D_src2_reg[9]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(9),
	datab => \NIOS0|nios|W_wr_data\(9),
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|D_src2_reg[9]~32_combout\,
	combout => \NIOS0|nios|D_src2_reg[9]~33_combout\);

-- Location: LCCOMB_X20_Y17_N24
\NIOS0|nios|E_src2[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|D_src2_reg[9]~33_combout\,
	datad => \NIOS0|nios|E_alu_result\(9),
	combout => \NIOS0|nios|E_src2[9]~9_combout\);

-- Location: LCCOMB_X20_Y17_N16
\NIOS0|nios|D_src2_imm[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datad => \NIOS0|nios|D_iw\(15),
	combout => \NIOS0|nios|D_src2_imm[9]~0_combout\);

-- Location: LCFF_X20_Y17_N25
\NIOS0|nios|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[9]~9_combout\,
	sdata => \NIOS0|nios|D_src2_imm[9]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(9));

-- Location: LCFF_X27_Y13_N1
\NIOS0|nios|M_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(9));

-- Location: LCCOMB_X27_Y13_N0
\NIOS0|nios|A_mul_src2_nxt[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_src2\(25),
	datac => \NIOS0|nios|M_src2\(9),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[9]~9_combout\);

-- Location: LCCOMB_X27_Y9_N0
\NIOS0|nios|A_mul_partial_prod[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	combout => \NIOS0|nios|A_mul_partial_prod[8]~feeder_combout\);

-- Location: LCFF_X27_Y9_N1
\NIOS0|nios|A_mul_partial_prod[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[8]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(8));

-- Location: LCCOMB_X26_Y16_N12
\NIOS0|nios|A_mul_result[6]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(6),
	datab => \NIOS0|nios|A_mul_result\(6),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[5]~43\,
	combout => \NIOS0|nios|A_mul_result[6]~44_combout\,
	cout => \NIOS0|nios|A_mul_result[6]~45\);

-- Location: LCCOMB_X26_Y16_N14
\NIOS0|nios|A_mul_result[7]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(7),
	datab => \NIOS0|nios|A_mul_result\(7),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[6]~45\,
	combout => \NIOS0|nios|A_mul_result[7]~46_combout\,
	cout => \NIOS0|nios|A_mul_result[7]~47\);

-- Location: LCFF_X31_Y16_N25
\NIOS0|nios|A_mul_partial_prod[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(7));

-- Location: LCFF_X26_Y16_N15
\NIOS0|nios|A_mul_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[7]~46_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(7));

-- Location: LCCOMB_X26_Y16_N16
\NIOS0|nios|A_mul_result[8]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(8),
	datab => \NIOS0|nios|A_mul_partial_prod\(8),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[7]~47\,
	combout => \NIOS0|nios|A_mul_result[8]~48_combout\,
	cout => \NIOS0|nios|A_mul_result[8]~49\);

-- Location: LCCOMB_X26_Y16_N18
\NIOS0|nios|A_mul_result[9]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(9),
	datab => \NIOS0|nios|A_mul_partial_prod\(9),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[8]~49\,
	combout => \NIOS0|nios|A_mul_result[9]~50_combout\,
	cout => \NIOS0|nios|A_mul_result[9]~51\);

-- Location: LCCOMB_X26_Y16_N20
\NIOS0|nios|A_mul_result[10]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(10),
	datab => \NIOS0|nios|A_mul_result\(10),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[9]~51\,
	combout => \NIOS0|nios|A_mul_result[10]~52_combout\,
	cout => \NIOS0|nios|A_mul_result[10]~53\);

-- Location: LCFF_X31_Y15_N1
\NIOS0|nios|A_mul_partial_prod[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(10));

-- Location: LCFF_X26_Y16_N21
\NIOS0|nios|A_mul_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[10]~52_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(10));

-- Location: LCFF_X30_Y16_N25
\NIOS0|nios|A_mul_partial_prod[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(11));

-- Location: LCFF_X26_Y16_N23
\NIOS0|nios|A_mul_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[11]~54_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(11));

-- Location: LCCOMB_X21_Y17_N18
\NIOS0|nios|A_wr_data_unfiltered[11]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[11]~54_combout\,
	datac => \NIOS0|nios|A_mul_result\(11),
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[11]~55_combout\);

-- Location: LCCOMB_X20_Y13_N28
\NIOS0|nios|D_src1_reg[23]~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \NIOS0|nios|A_wr_data_unfiltered[23]~92_combout\,
	combout => \NIOS0|nios|D_src1_reg[23]~69_combout\);

-- Location: LCFF_X20_Y13_N15
\NIOS0|nios|W_wr_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[23]~92_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(23));

-- Location: LCCOMB_X20_Y13_N30
\NIOS0|nios|D_src1_reg[23]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(23),
	datab => \NIOS0|nios|D_src1_reg[23]~69_combout\,
	datac => \NIOS0|nios|W_wr_data\(23),
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[23]~70_combout\);

-- Location: LCCOMB_X24_Y13_N4
\NIOS0|nios|D_src1_reg[23]~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_alu_result\(23),
	datad => \NIOS0|nios|D_src1_reg[23]~70_combout\,
	combout => \NIOS0|nios|D_src1_reg[23]~71_combout\);

-- Location: LCFF_X24_Y13_N5
\NIOS0|nios|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[23]~71_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(23));

-- Location: LCCOMB_X24_Y13_N14
\NIOS0|nios|E_logic_result[23]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(23),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src2\(23),
	combout => \NIOS0|nios|E_logic_result[23]~18_combout\);

-- Location: LCCOMB_X24_Y13_N8
\NIOS0|nios|E_alu_result[23]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_logic~regout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[24]~48_combout\,
	datac => \NIOS0|nios|E_logic_result[23]~18_combout\,
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result\(23));

-- Location: LCCOMB_X23_Y17_N10
\NIOS0|nios|D_src2[23]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[23]~31_combout\);

-- Location: LCCOMB_X24_Y13_N26
\NIOS0|nios|D_src2[23]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2[23]~47_combout\,
	datab => \NIOS0|nios|E_alu_result\(23),
	datac => \NIOS0|nios|D_src2_hazard_E~combout\,
	datad => \NIOS0|nios|D_src2[23]~31_combout\,
	combout => \NIOS0|nios|D_src2[23]~32_combout\);

-- Location: LCFF_X24_Y13_N27
\NIOS0|nios|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[23]~32_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(23));

-- Location: LCCOMB_X25_Y13_N28
\NIOS0|nios|M_src2[23]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(23),
	combout => \NIOS0|nios|M_src2[23]~feeder_combout\);

-- Location: LCFF_X25_Y13_N29
\NIOS0|nios|M_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[23]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(23));

-- Location: LCCOMB_X26_Y13_N14
\NIOS0|nios|A_mul_src2_nxt[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src2\(23),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[23]~23_combout\);

-- Location: LCFF_X26_Y13_N15
\NIOS0|nios|A_mul_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[23]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(23));

-- Location: LCFF_X26_Y13_N1
\NIOS0|nios|M_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(7));

-- Location: LCCOMB_X26_Y13_N0
\NIOS0|nios|A_mul_src2_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src2\(23),
	datac => \NIOS0|nios|M_src2\(7),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[7]~7_combout\);

-- Location: LCFF_X29_Y15_N1
\NIOS0|nios|A_mul_partial_prod[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(9));

-- Location: LCFF_X26_Y16_N19
\NIOS0|nios|A_mul_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[9]~50_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(9));

-- Location: LCCOMB_X18_Y13_N24
\NIOS0|nios|A_wr_data_unfiltered[9]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[9]~19_combout\,
	datac => \NIOS0|nios|A_mul_result\(9),
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[9]~20_combout\);

-- Location: LCCOMB_X20_Y14_N18
\NIOS0|nios|D_src2_reg[29]~105\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[29]~104_combout\,
	datab => \NIOS0|nios|D_src2_reg[29]~103_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datad => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	combout => \NIOS0|nios|D_src2_reg[29]~105_combout\);

-- Location: LCCOMB_X20_Y14_N2
\NIOS0|nios|D_src2[29]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datab => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_src2_reg[29]~105_combout\,
	combout => \NIOS0|nios|D_src2[29]~53_combout\);

-- Location: LCCOMB_X20_Y14_N30
\NIOS0|nios|D_src2[29]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2[29]~43_combout\,
	datab => \NIOS0|nios|D_src2[29]~53_combout\,
	datac => \NIOS0|nios|E_alu_result\(29),
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|D_src2[29]~44_combout\);

-- Location: LCFF_X20_Y14_N31
\NIOS0|nios|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[29]~44_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(29));

-- Location: LCCOMB_X20_Y14_N28
\NIOS0|nios|Add18|auto_generated|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	datad => \NIOS0|nios|E_src2\(29),
	combout => \NIOS0|nios|Add18|auto_generated|_~13_combout\);

-- Location: LCCOMB_X23_Y14_N8
\NIOS0|nios|Add18|auto_generated|result_int[29]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~14_combout\,
	datab => \NIOS0|nios|E_src1\(28),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[28]~57\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[29]~58_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X23_Y14_N10
\NIOS0|nios|Add18|auto_generated|result_int[30]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(29),
	datab => \NIOS0|nios|Add18|auto_generated|_~13_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[29]~59\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[30]~60_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X20_Y14_N8
\NIOS0|nios|E_alu_result[29]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[29]~24_combout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[30]~60_combout\,
	datac => \NIOS0|nios|E_alu_result~0_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(29));

-- Location: LCCOMB_X20_Y14_N14
\NIOS0|nios|D_src2_reg[29]~122\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datab => \NIOS0|nios|E_alu_result\(29),
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_src2_reg[29]~105_combout\,
	combout => \NIOS0|nios|D_src2_reg[29]~122_combout\);

-- Location: LCFF_X20_Y14_N15
\NIOS0|nios|E_src2_reg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[29]~122_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(29));

-- Location: LCFF_X20_Y14_N23
\NIOS0|nios|M_st_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[29]~feeder_combout\,
	sdata => \NIOS0|nios|E_src2_reg\(29),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_iw\(4),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(29));

-- Location: LCFF_X26_Y11_N15
\NIOS0|nios|A_st_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(29),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(29));

-- Location: LCCOMB_X26_Y11_N14
\NIOS0|nios|dc_data_wr_port_data[29]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(29),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(29),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[29]~26_combout\);

-- Location: LCCOMB_X32_Y14_N28
\NIOS0|rsp_xbar_mux|src_data[29]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[29]~41_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~9_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~9_combout\,
	datab => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[29]~41_combout\);

-- Location: LCFF_X32_Y14_N29
\NIOS0|nios|d_readdata_d1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[29]~41_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(29));

-- Location: LCCOMB_X26_Y11_N16
\NIOS0|nios|dc_data_wr_port_data[29]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|dc_data_wr_port_data[29]~26_combout\,
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(29),
	combout => \NIOS0|nios|dc_data_wr_port_data[29]~27_combout\);

-- Location: LCCOMB_X16_Y10_N22
\NIOS0|nios|A_dc_rd_data[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \NIOS0|nios|A_dc_rd_data[26]~feeder_combout\);

-- Location: LCFF_X16_Y10_N23
\NIOS0|nios|A_dc_rd_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[26]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(26));

-- Location: LCCOMB_X16_Y10_N20
\NIOS0|nios|A_dc_xfer_wr_data_nxt[26]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \NIOS0|nios|A_dc_rd_data\(26),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[26]~7_combout\);

-- Location: LCFF_X16_Y10_N21
\NIOS0|nios|A_dc_xfer_wr_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[26]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(26));

-- Location: LCFF_X29_Y14_N29
\NIOS0|nios|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[26]~8_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(26));

-- Location: LCCOMB_X29_Y14_N26
\NIOS0|cmd_xbar_mux_004|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~7_combout\ = (\NIOS0|nios|d_writedata\(26) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(26),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~7_combout\);

-- Location: LCFF_X29_Y14_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(26));

-- Location: LCCOMB_X29_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[26]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(26),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(26),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[26]~6_combout\);

-- Location: LCCOMB_X38_Y15_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(28),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCFF_X38_Y15_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~16_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X36_Y11_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[25]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(25),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(25),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[25]~7_combout\);

-- Location: LCCOMB_X37_Y14_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~26_combout\);

-- Location: LCFF_X37_Y14_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(27));

-- Location: LCCOMB_X32_Y14_N8
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(27),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout\);

-- Location: LCFF_X32_Y14_N9
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X29_Y14_N10
\NIOS0|cmd_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~23_combout\ = (\NIOS0|nios|d_writedata\(27) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(27),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: M4K_X17_Y6
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y14_N30
\NIOS0|rsp_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~12_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(27) & !\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(27),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X32_Y14_N6
\NIOS0|rsp_xbar_mux|src_data[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[27]~50_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~12_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \NIOS0|rsp_xbar_demux_004|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datad => \NIOS0|rsp_xbar_mux|src_payload~12_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[27]~50_combout\);

-- Location: LCFF_X32_Y14_N7
\NIOS0|nios|d_readdata_d1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[27]~50_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(27));

-- Location: LCCOMB_X29_Y11_N20
\NIOS0|nios|dc_data_wr_port_data[27]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_en_d1~regout\,
	datab => \NIOS0|nios|M_st_data\(27),
	datac => \NIOS0|nios|A_st_data\(27),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[27]~42_combout\);

-- Location: LCCOMB_X20_Y11_N30
\NIOS0|nios|dc_data_wr_port_data[27]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|d_readdata_d1\(27),
	datad => \NIOS0|nios|dc_data_wr_port_data[27]~42_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[27]~43_combout\);

-- Location: LCCOMB_X20_Y8_N2
\NIOS0|nios|A_dc_xfer_wr_data_nxt[25]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data\(25),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(25),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[25]~8_combout\);

-- Location: LCFF_X20_Y8_N3
\NIOS0|nios|A_dc_xfer_wr_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[25]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(25));

-- Location: LCFF_X29_Y14_N23
\NIOS0|nios|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[25]~9_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(25));

-- Location: LCCOMB_X29_Y14_N6
\NIOS0|cmd_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~1_combout\ = (\NIOS0|nios|d_writedata\(25) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(25),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: M4K_X17_Y22
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y14_N8
\NIOS0|rsp_xbar_mux|src_data[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(25) = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(25) & ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(25) & \NIOS0|rsp_xbar_demux|src0_valid~combout\)))) 
-- # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(25) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(25) & ((\NIOS0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(25),
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(25),
	datac => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datad => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(25));

-- Location: LCFF_X30_Y14_N9
\NIOS0|nios|d_readdata_d1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(25));

-- Location: LCCOMB_X22_Y11_N26
\NIOS0|nios|dc_data_wr_port_data[25]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|dc_data_wr_port_data[25]~8_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(25),
	combout => \NIOS0|nios|dc_data_wr_port_data[25]~9_combout\);

-- Location: LCCOMB_X20_Y8_N18
\NIOS0|nios|A_dc_rd_data[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \NIOS0|nios|A_dc_rd_data[24]~feeder_combout\);

-- Location: LCFF_X20_Y8_N19
\NIOS0|nios|A_dc_rd_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[24]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(24));

-- Location: LCCOMB_X20_Y8_N20
\NIOS0|nios|A_dc_xfer_wr_data_nxt[24]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \NIOS0|nios|A_dc_rd_data\(24),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[24]~9_combout\);

-- Location: LCFF_X20_Y8_N21
\NIOS0|nios|A_dc_xfer_wr_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[24]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(24));

-- Location: LCFF_X30_Y12_N1
\NIOS0|nios|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[31]~31_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(31));

-- Location: LCCOMB_X30_Y12_N12
\NIOS0|cmd_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~5_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(31),
	combout => \NIOS0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: M4K_X17_Y3
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y14_N2
\NIOS0|rsp_xbar_mux|src_data[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(31) = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(31) & ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(31) & \NIOS0|rsp_xbar_demux|src0_valid~combout\)))) 
-- # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(31) & (((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(31) & \NIOS0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(31),
	datab => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(31),
	datad => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(31));

-- Location: LCFF_X30_Y14_N3
\NIOS0|nios|d_readdata_d1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(31));

-- Location: LCFF_X32_Y8_N5
\NIOS0|timer|counter_snapshot[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|internal_counter\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(15));

-- Location: LCCOMB_X32_Y8_N4
\NIOS0|timer|read_mux_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~4_combout\ = (!\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|timer|counter_snapshot\(15) & !\NIOS0|nios|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(1),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|timer|counter_snapshot\(15),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|read_mux_out~4_combout\);

-- Location: LCCOMB_X31_Y8_N30
\NIOS0|timer|internal_counter[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[31]~94_combout\ = \NIOS0|timer|internal_counter[30]~93\ $ (!\NIOS0|timer|internal_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(31),
	cin => \NIOS0|timer|internal_counter[30]~93\,
	combout => \NIOS0|timer|internal_counter[31]~94_combout\);

-- Location: LCCOMB_X33_Y12_N10
\NIOS0|nios|d_writedata[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(15),
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datad => \NIOS0|nios|M_st_data\(15),
	combout => \NIOS0|nios|d_writedata[15]~30_combout\);

-- Location: LCFF_X33_Y12_N11
\NIOS0|nios|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[15]~30_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(15));

-- Location: LCFF_X32_Y9_N19
\NIOS0|timer|period_h_register[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(15));

-- Location: LCFF_X31_Y8_N31
\NIOS0|timer|internal_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[31]~94_combout\,
	sdata => \NIOS0|timer|period_h_register\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(31));

-- Location: LCFF_X32_Y8_N15
\NIOS0|timer|counter_snapshot[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|internal_counter\(31),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(31));

-- Location: LCCOMB_X32_Y8_N6
\NIOS0|timer|read_mux_out[15]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[15]~5_combout\ = (\NIOS0|timer|read_mux_out[15]~3_combout\) # ((\NIOS0|timer|read_mux_out~4_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|read_mux_out[15]~3_combout\,
	datab => \NIOS0|timer|Equal6~3_combout\,
	datac => \NIOS0|timer|read_mux_out~4_combout\,
	datad => \NIOS0|timer|counter_snapshot\(31),
	combout => \NIOS0|timer|read_mux_out[15]~5_combout\);

-- Location: LCFF_X32_Y8_N7
\NIOS0|timer|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[15]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(15));

-- Location: LCFF_X32_Y16_N23
\NIOS0|timer_s1_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X36_Y14_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~4_combout\);

-- Location: LCFF_X36_Y14_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(15));

-- Location: LCFF_X32_Y16_N5
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X32_Y16_N22
\NIOS0|rsp_xbar_mux|src_data[15]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[15]~23_combout\ = (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(15)) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator|av_readdata_pre\(15))))) # (!\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|timer_s1_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datab => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(15),
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \NIOS0|rsp_xbar_mux|src_data[15]~23_combout\);

-- Location: LCCOMB_X32_Y16_N28
\NIOS0|jtag_uart|rvalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|rvalid~0_combout\ = (\NIOS0|jtag_uart|fifo_rd~1_combout\ & ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\))) # (!\NIOS0|jtag_uart|fifo_rd~1_combout\ & 
-- (\NIOS0|jtag_uart|rvalid~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|fifo_rd~1_combout\,
	datac => \NIOS0|jtag_uart|rvalid~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \NIOS0|jtag_uart|rvalid~0_combout\);

-- Location: LCFF_X32_Y16_N29
\NIOS0|jtag_uart|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|rvalid~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|rvalid~regout\);

-- Location: LCCOMB_X32_Y16_N16
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder_combout\ = \NIOS0|jtag_uart|rvalid~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|rvalid~regout\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: LCFF_X32_Y16_N17
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X32_Y16_N24
\NIOS0|rsp_xbar_mux|src_data[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[15]~24_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~2_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[15]~23_combout\) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & 
-- \NIOS0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~2_combout\,
	datab => \NIOS0|rsp_xbar_mux|src_data[15]~23_combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[15]~24_combout\);

-- Location: LCFF_X32_Y16_N25
\NIOS0|nios|d_readdata_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[15]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(15));

-- Location: LCCOMB_X16_Y14_N6
\NIOS0|nios|A_slow_ld_data_sign_bit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_ld_data_sign_bit~0_combout\,
	datab => \NIOS0|nios|A_slow_ld_data_sign_bit~1_combout\,
	datac => \NIOS0|nios|d_readdata_d1\(31),
	datad => \NIOS0|nios|d_readdata_d1\(15),
	combout => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\);

-- Location: LCCOMB_X21_Y10_N10
\NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(22),
	combout => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[6]~6_combout\);

-- Location: LCFF_X21_Y10_N11
\NIOS0|nios|A_slow_inst_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[6]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(22));

-- Location: LCCOMB_X20_Y9_N8
\NIOS0|nios|A_wr_data_unfiltered[22]~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datab => \NIOS0|nios|A_inst_result\(22),
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(22),
	combout => \NIOS0|nios|A_wr_data_unfiltered[22]~87_combout\);

-- Location: LCCOMB_X24_Y12_N18
\NIOS0|nios|M_rot_step1[16]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add8~1_combout\,
	datab => \NIOS0|nios|E_src1\(16),
	datad => \NIOS0|nios|E_src1\(15),
	combout => \NIOS0|nios|M_rot_step1[16]~4_combout\);

-- Location: LCFF_X24_Y12_N5
\NIOS0|nios|M_rot_step1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[18]~20_combout\,
	sdata => \NIOS0|nios|M_rot_step1[16]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(18));

-- Location: LCCOMB_X24_Y12_N10
\NIOS0|nios|M_rot_step1[22]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add8~1_combout\,
	datab => \NIOS0|nios|E_src1\(21),
	datad => \NIOS0|nios|E_src1\(22),
	combout => \NIOS0|nios|M_rot_step1[22]~19_combout\);

-- Location: LCFF_X24_Y12_N11
\NIOS0|nios|M_rot_step1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[22]~19_combout\,
	sdata => \NIOS0|nios|M_rot_step1[20]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(22));

-- Location: LCCOMB_X19_Y10_N0
\NIOS0|nios|Mn_rot_step2[22]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(2),
	datab => \NIOS0|nios|M_rot_step1\(18),
	datad => \NIOS0|nios|M_rot_step1\(22),
	combout => \NIOS0|nios|Mn_rot_step2[22]~13_combout\);

-- Location: LCFF_X19_Y10_N1
\NIOS0|nios|Mn_rot_step2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[22]~13_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[14]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(22));

-- Location: LCFF_X22_Y14_N29
\NIOS0|nios|M_rot_step1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[30]~17_combout\,
	sdata => \NIOS0|nios|M_rot_step1[28]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(30));

-- Location: LCCOMB_X19_Y10_N12
\NIOS0|nios|Mn_rot_step2[30]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(26),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(30),
	combout => \NIOS0|nios|Mn_rot_step2[30]~29_combout\);

-- Location: LCFF_X19_Y10_N27
\NIOS0|nios|Mn_rot_step2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[6]~12_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[30]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(6));

-- Location: LCCOMB_X19_Y10_N16
\NIOS0|nios|A_rot~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Mn_rot_step2\(22),
	datac => \NIOS0|nios|M_rot_rn\(4),
	datad => \NIOS0|nios|Mn_rot_step2\(6),
	combout => \NIOS0|nios|A_rot~22_combout\);

-- Location: LCFF_X19_Y10_N17
\NIOS0|nios|A_rot[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(22));

-- Location: LCCOMB_X23_Y9_N20
\NIOS0|nios|A_shift_rot_result~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_mask\(6),
	datab => \NIOS0|nios|A_rot_pass2~regout\,
	datad => \NIOS0|nios|A_rot_sel_fill2~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~44_combout\);

-- Location: LCCOMB_X20_Y9_N18
\NIOS0|nios|A_shift_rot_result~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot\(22),
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_shift_rot_result~44_combout\,
	combout => \NIOS0|nios|A_shift_rot_result~45_combout\);

-- Location: LCFF_X20_Y9_N19
\NIOS0|nios|A_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~45_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(22));

-- Location: LCCOMB_X20_Y9_N20
\NIOS0|nios|A_wr_data_unfiltered[22]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[22]~87_combout\,
	datac => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(22),
	combout => \NIOS0|nios|A_wr_data_unfiltered[22]~88_combout\);

-- Location: LCFF_X26_Y15_N13
\NIOS0|nios|A_mul_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[22]~76_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(22),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(22));

-- Location: LCCOMB_X18_Y12_N14
\NIOS0|nios|A_wr_data_unfiltered[22]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[22]~88_combout\,
	datad => \NIOS0|nios|A_mul_result\(22),
	combout => \NIOS0|nios|A_wr_data_unfiltered[22]~89_combout\);

-- Location: LCFF_X18_Y12_N15
\NIOS0|nios|W_wr_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[22]~89_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(22));

-- Location: LCCOMB_X18_Y12_N30
\NIOS0|nios|D_src1_reg[22]~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[22]~66_combout\,
	datab => \NIOS0|nios|W_wr_data\(22),
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[22]~67_combout\);

-- Location: LCCOMB_X18_Y12_N24
\NIOS0|nios|D_src1_reg[22]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_src1_reg[22]~67_combout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|E_alu_result\(22),
	combout => \NIOS0|nios|D_src1_reg[22]~68_combout\);

-- Location: LCFF_X18_Y12_N25
\NIOS0|nios|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[22]~68_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(22));

-- Location: LCCOMB_X24_Y16_N28
\NIOS0|nios|E_logic_result[22]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src2\(22),
	datac => \NIOS0|nios|E_src1\(22),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[22]~17_combout\);

-- Location: LCCOMB_X24_Y13_N30
\NIOS0|nios|E_alu_result[22]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_logic~regout\,
	datab => \NIOS0|nios|E_alu_result~0_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[23]~46_combout\,
	datad => \NIOS0|nios|E_logic_result[22]~17_combout\,
	combout => \NIOS0|nios|E_alu_result\(22));

-- Location: LCCOMB_X21_Y16_N24
\NIOS0|nios|D_src2_reg[22]~117\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[22]~84_combout\,
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(22),
	combout => \NIOS0|nios|D_src2_reg[22]~117_combout\);

-- Location: LCFF_X21_Y16_N25
\NIOS0|nios|E_src2_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[22]~117_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(22));

-- Location: LCCOMB_X29_Y12_N24
\NIOS0|nios|E_st_data[22]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(6),
	datab => \NIOS0|nios|E_iw\(4),
	datad => \NIOS0|nios|E_src2_reg\(22),
	combout => \NIOS0|nios|E_st_data[22]~1_combout\);

-- Location: LCFF_X29_Y12_N25
\NIOS0|nios|M_st_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_st_data[22]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(22));

-- Location: LCFF_X29_Y12_N3
\NIOS0|nios|A_st_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(22),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(22));

-- Location: LCCOMB_X30_Y15_N26
\NIOS0|nios|d_writedata[22]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(22),
	datad => \NIOS0|nios|A_st_data\(22),
	combout => \NIOS0|nios|d_writedata[22]~26_combout\);

-- Location: LCFF_X30_Y15_N27
\NIOS0|nios|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[22]~26_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(22),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(22));

-- Location: LCCOMB_X30_Y15_N22
\NIOS0|cmd_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~9_combout\ = (\NIOS0|nios|d_writedata\(22) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(22),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: M4K_X41_Y17
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y14_N22
\NIOS0|rsp_xbar_mux|src_data[22]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[22]~30_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(22))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & (((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datab => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(22),
	combout => \NIOS0|rsp_xbar_mux|src_data[22]~30_combout\);

-- Location: LCCOMB_X37_Y14_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~11_combout\);

-- Location: LCFF_X37_Y14_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(22));

-- Location: LCCOMB_X37_Y14_N20
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(22),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\);

-- Location: LCFF_X37_Y14_N21
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X33_Y14_N18
\NIOS0|rsp_xbar_mux|src_data[22]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[22]~31_combout\ = (\NIOS0|rsp_xbar_mux|src_data[22]~30_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_mux|src_data[22]~30_combout\,
	datac => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \NIOS0|rsp_xbar_mux|src_data[22]~31_combout\);

-- Location: LCFF_X33_Y14_N19
\NIOS0|nios|d_readdata_d1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[22]~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(22));

-- Location: LCCOMB_X29_Y12_N2
\NIOS0|nios|dc_data_wr_port_data[22]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(22),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(22),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[22]~20_combout\);

-- Location: LCCOMB_X29_Y12_N28
\NIOS0|nios|dc_data_wr_port_data[22]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_readdata_d1\(22),
	datac => \NIOS0|nios|dc_data_wr_port_data[22]~20_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[22]~21_combout\);

-- Location: LCCOMB_X18_Y8_N28
\NIOS0|nios|A_dc_xfer_wr_data_nxt[20]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data\(20),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(20),
	datac => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[20]~23_combout\);

-- Location: LCFF_X18_Y8_N29
\NIOS0|nios|A_dc_xfer_wr_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[20]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(20));

-- Location: LCFF_X33_Y15_N9
\NIOS0|nios|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[21]~22_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(21),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(21));

-- Location: LCCOMB_X33_Y15_N24
\NIOS0|cmd_xbar_mux_004|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~23_combout\ = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(21),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~23_combout\);

-- Location: LCFF_X33_Y15_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(21));

-- Location: LCCOMB_X39_Y15_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(24),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCFF_X39_Y15_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~28_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X33_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[21]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(21),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(21),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: LCCOMB_X39_Y15_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~15_combout\);

-- Location: LCFF_X39_Y15_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(21));

-- Location: LCCOMB_X39_Y15_N22
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[21]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(21),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[21]~feeder_combout\);

-- Location: LCFF_X39_Y15_N23
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[21]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X33_Y16_N8
\NIOS0|rsp_xbar_mux|src_data[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[21]~38_combout\ = (\NIOS0|rsp_xbar_mux|src_data[21]~37_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_data[21]~37_combout\,
	datab => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datac => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \NIOS0|rsp_xbar_mux|src_data[21]~38_combout\);

-- Location: LCFF_X33_Y16_N9
\NIOS0|nios|d_readdata_d1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[21]~38_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(21));

-- Location: LCFF_X26_Y12_N27
\NIOS0|nios|A_st_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(21),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(21));

-- Location: LCCOMB_X26_Y12_N26
\NIOS0|nios|dc_data_wr_port_data[21]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|M_st_data\(21),
	datac => \NIOS0|nios|A_st_data\(21),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[21]~24_combout\);

-- Location: LCCOMB_X26_Y12_N12
\NIOS0|nios|dc_data_wr_port_data[21]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|d_readdata_d1\(21),
	datad => \NIOS0|nios|dc_data_wr_port_data[21]~24_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[21]~25_combout\);

-- Location: LCCOMB_X16_Y10_N18
\NIOS0|nios|A_dc_rd_data[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \NIOS0|nios|A_dc_rd_data[19]~feeder_combout\);

-- Location: LCFF_X16_Y10_N19
\NIOS0|nios|A_dc_rd_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[19]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(19));

-- Location: LCCOMB_X16_Y10_N0
\NIOS0|nios|A_dc_xfer_wr_data_nxt[19]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \NIOS0|nios|A_dc_rd_data\(19),
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[19]~26_combout\);

-- Location: LCFF_X16_Y10_N1
\NIOS0|nios|A_dc_xfer_wr_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[19]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(19));

-- Location: LCFF_X33_Y11_N17
\NIOS0|nios|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[24]~5_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(24),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(24));

-- Location: LCCOMB_X33_Y11_N8
\NIOS0|cmd_xbar_mux_004|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~9_combout\ = (\NIOS0|nios|d_writedata\(24) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(24),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~9_combout\);

-- Location: LCFF_X33_Y11_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(24));

-- Location: LCCOMB_X33_Y11_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[24]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(24),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(24),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[24]~8_combout\);

-- Location: LCCOMB_X37_Y14_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~21_combout\);

-- Location: LCFF_X37_Y14_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(28));

-- Location: LCCOMB_X30_Y14_N24
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(28),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\);

-- Location: LCFF_X30_Y14_N25
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X30_Y14_N0
\NIOS0|rsp_xbar_mux_001|src_data[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data\(28) = (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(28)) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(28) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux|src1_valid~combout\ & (((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(28) & \NIOS0|rsp_xbar_demux_004|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(28),
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data\(28));

-- Location: LCFF_X30_Y14_N1
\NIOS0|nios|i_readdata_d1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data\(28),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(28));

-- Location: LCCOMB_X16_Y19_N18
\NIOS0|nios|F_iw[10]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[10]~13_combout\);

-- Location: LCFF_X16_Y19_N19
\NIOS0|nios|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[10]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(10));

-- Location: LCCOMB_X23_Y17_N14
\NIOS0|nios|D_src2[20]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_iw\(10),
	datac => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[20]~25_combout\);

-- Location: LCCOMB_X22_Y12_N28
\NIOS0|nios|D_src2[20]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datac => \NIOS0|nios|D_src2_reg[20]~115_combout\,
	datad => \NIOS0|nios|D_src2[20]~25_combout\,
	combout => \NIOS0|nios|D_src2[20]~26_combout\);

-- Location: LCFF_X22_Y12_N29
\NIOS0|nios|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[20]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(20));

-- Location: LCCOMB_X22_Y13_N8
\NIOS0|nios|M_src2[20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(20),
	combout => \NIOS0|nios|M_src2[20]~feeder_combout\);

-- Location: LCFF_X22_Y13_N9
\NIOS0|nios|M_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[20]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(20));

-- Location: LCCOMB_X22_Y13_N10
\NIOS0|nios|A_mul_src2_nxt[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src2\(20),
	combout => \NIOS0|nios|A_mul_src2_nxt[20]~20_combout\);

-- Location: LCFF_X22_Y13_N11
\NIOS0|nios|A_mul_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[20]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(20));

-- Location: LCFF_X25_Y9_N7
\NIOS0|nios|M_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(4));

-- Location: LCCOMB_X25_Y9_N6
\NIOS0|nios|A_mul_src2_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src2\(20),
	datac => \NIOS0|nios|M_src2\(4),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[4]~4_combout\);

-- Location: LCCOMB_X29_Y18_N8
\NIOS0|nios|A_mul_partial_prod[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	combout => \NIOS0|nios|A_mul_partial_prod[5]~feeder_combout\);

-- Location: LCFF_X29_Y18_N9
\NIOS0|nios|A_mul_partial_prod[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(5));

-- Location: LCFF_X29_Y20_N9
\NIOS0|nios|A_mul_partial_prod[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(4));

-- Location: LCFF_X31_Y17_N17
\NIOS0|nios|A_mul_partial_prod[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(3));

-- Location: LCFF_X14_Y19_N25
\NIOS0|nios|A_mul_partial_prod[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(2));

-- Location: LCCOMB_X26_Y16_N0
\NIOS0|nios|A_mul_result[0]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(0),
	datab => \NIOS0|nios|A_mul_result\(0),
	datad => VCC,
	combout => \NIOS0|nios|A_mul_result[0]~32_combout\,
	cout => \NIOS0|nios|A_mul_result[0]~33\);

-- Location: LCCOMB_X29_Y16_N16
\NIOS0|nios|A_mul_partial_prod[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	combout => \NIOS0|nios|A_mul_partial_prod[0]~feeder_combout\);

-- Location: LCFF_X29_Y16_N17
\NIOS0|nios|A_mul_partial_prod[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(0));

-- Location: LCFF_X26_Y16_N1
\NIOS0|nios|A_mul_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[0]~32_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(0));

-- Location: LCCOMB_X26_Y16_N2
\NIOS0|nios|A_mul_result[1]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(1),
	datab => \NIOS0|nios|A_mul_result\(1),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[0]~33\,
	combout => \NIOS0|nios|A_mul_result[1]~34_combout\,
	cout => \NIOS0|nios|A_mul_result[1]~35\);

-- Location: LCFF_X29_Y17_N17
\NIOS0|nios|A_mul_partial_prod[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(1));

-- Location: LCFF_X26_Y16_N3
\NIOS0|nios|A_mul_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[1]~34_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(1));

-- Location: LCCOMB_X26_Y16_N4
\NIOS0|nios|A_mul_result[2]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(2),
	datab => \NIOS0|nios|A_mul_partial_prod\(2),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[1]~35\,
	combout => \NIOS0|nios|A_mul_result[2]~36_combout\,
	cout => \NIOS0|nios|A_mul_result[2]~37\);

-- Location: LCCOMB_X26_Y16_N6
\NIOS0|nios|A_mul_result[3]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(3),
	datab => \NIOS0|nios|A_mul_partial_prod\(3),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[2]~37\,
	combout => \NIOS0|nios|A_mul_result[3]~38_combout\,
	cout => \NIOS0|nios|A_mul_result[3]~39\);

-- Location: LCCOMB_X26_Y16_N8
\NIOS0|nios|A_mul_result[4]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(4),
	datab => \NIOS0|nios|A_mul_partial_prod\(4),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[3]~39\,
	combout => \NIOS0|nios|A_mul_result[4]~40_combout\,
	cout => \NIOS0|nios|A_mul_result[4]~41\);

-- Location: LCCOMB_X26_Y16_N10
\NIOS0|nios|A_mul_result[5]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_result\(5),
	datab => \NIOS0|nios|A_mul_partial_prod\(5),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[4]~41\,
	combout => \NIOS0|nios|A_mul_result[5]~42_combout\,
	cout => \NIOS0|nios|A_mul_result[5]~43\);

-- Location: LCFF_X27_Y17_N1
\NIOS0|nios|A_mul_partial_prod[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(6));

-- Location: LCFF_X26_Y16_N13
\NIOS0|nios|A_mul_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[6]~44_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(6));

-- Location: LCCOMB_X25_Y9_N12
\NIOS0|nios|E_rot_sel_fill0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_left~regout\,
	datac => \NIOS0|nios|E_src2\(3),
	datad => \NIOS0|nios|E_src2\(4),
	combout => \NIOS0|nios|E_rot_sel_fill0~0_combout\);

-- Location: LCFF_X25_Y9_N13
\NIOS0|nios|M_rot_sel_fill0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_sel_fill0~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_sel_fill0~regout\);

-- Location: LCFF_X24_Y9_N17
\NIOS0|nios|A_rot_sel_fill0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_sel_fill0~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_sel_fill0~regout\);

-- Location: LCCOMB_X24_Y17_N4
\NIOS0|nios|D_ctrl_rot~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal154~5_combout\,
	datab => \NIOS0|nios|Equal171~0_combout\,
	datac => \NIOS0|nios|D_iw\(15),
	datad => \NIOS0|nios|Equal171~2_combout\,
	combout => \NIOS0|nios|D_ctrl_rot~0_combout\);

-- Location: LCFF_X24_Y17_N5
\NIOS0|nios|E_ctrl_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_rot~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_rot~regout\);

-- Location: LCCOMB_X25_Y9_N14
\NIOS0|nios|E_rot_pass0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datab => \NIOS0|nios|E_src2\(4),
	datac => \NIOS0|nios|E_src2\(3),
	datad => \NIOS0|nios|E_ctrl_rot~regout\,
	combout => \NIOS0|nios|E_rot_pass0~0_combout\);

-- Location: LCFF_X25_Y9_N15
\NIOS0|nios|M_rot_pass0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_pass0~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_pass0~regout\);

-- Location: LCFF_X24_Y9_N3
\NIOS0|nios|A_rot_pass0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_pass0~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_pass0~regout\);

-- Location: LCCOMB_X24_Y9_N16
\NIOS0|nios|A_shift_rot_result~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_mask\(6),
	datac => \NIOS0|nios|A_rot_sel_fill0~regout\,
	datad => \NIOS0|nios|A_rot_pass0~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~6_combout\);

-- Location: LCCOMB_X20_Y12_N0
\NIOS0|nios|A_shift_rot_result~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(6),
	datac => \NIOS0|nios|A_shift_rot_result~6_combout\,
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~7_combout\);

-- Location: LCFF_X20_Y12_N1
\NIOS0|nios|A_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(6));

-- Location: LCCOMB_X20_Y12_N28
\NIOS0|nios|A_wr_data_unfiltered[6]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_mul_result\(6),
	datad => \NIOS0|nios|A_shift_rot_result\(6),
	combout => \NIOS0|nios|A_wr_data_unfiltered[6]~29_combout\);

-- Location: LCCOMB_X19_Y16_N30
\NIOS0|nios|A_wr_data_unfiltered[6]~118\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[6]~31_combout\,
	datab => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~29_combout\,
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[6]~118_combout\);

-- Location: LCFF_X23_Y12_N13
\NIOS0|nios|W_wr_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[20]~83_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(20));

-- Location: LCCOMB_X23_Y12_N14
\NIOS0|nios|D_src2_reg[20]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \NIOS0|nios|W_wr_data\(20),
	combout => \NIOS0|nios|D_src2_reg[20]~77_combout\);

-- Location: LCCOMB_X23_Y12_N2
\NIOS0|nios|D_src2_reg[20]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[20]~82_combout\,
	datac => \NIOS0|nios|A_mul_result\(20),
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|D_src2_reg[20]~76_combout\);

-- Location: LCCOMB_X23_Y12_N8
\NIOS0|nios|D_src2_reg[20]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|D_src2_reg[20]~77_combout\,
	datac => \NIOS0|nios|M_alu_result\(20),
	datad => \NIOS0|nios|D_src2_reg[20]~76_combout\,
	combout => \NIOS0|nios|D_src2_reg[20]~78_combout\);

-- Location: LCCOMB_X22_Y12_N0
\NIOS0|nios|D_src2_reg[20]~115\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(20),
	datab => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datac => \NIOS0|nios|D_src2_reg[20]~78_combout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_src2_reg[20]~115_combout\);

-- Location: LCFF_X22_Y12_N1
\NIOS0|nios|E_src2_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[20]~115_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(20));

-- Location: LCCOMB_X22_Y12_N16
\NIOS0|nios|E_st_data[20]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2_reg\(20),
	datac => \NIOS0|nios|E_iw\(4),
	datad => \NIOS0|nios|E_src2_reg\(4),
	combout => \NIOS0|nios|E_st_data[20]~3_combout\);

-- Location: LCFF_X22_Y12_N17
\NIOS0|nios|M_st_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_st_data[20]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(20));

-- Location: LCFF_X29_Y11_N11
\NIOS0|nios|A_st_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(20),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(20));

-- Location: LCCOMB_X30_Y12_N22
\NIOS0|nios|d_writedata[20]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(20),
	datad => \NIOS0|nios|A_st_data\(20),
	combout => \NIOS0|nios|d_writedata[20]~18_combout\);

-- Location: LCFF_X30_Y12_N23
\NIOS0|nios|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[20]~18_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(20),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(20));

-- Location: LCCOMB_X30_Y12_N26
\NIOS0|cmd_xbar_mux_004|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~18_combout\ = (\NIOS0|nios|d_writedata\(20) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(20),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~18_combout\);

-- Location: LCFF_X30_Y12_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(20));

-- Location: LCCOMB_X30_Y12_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[20]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(20),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(20),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[20]~17_combout\);

-- Location: LCCOMB_X39_Y15_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[18]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~3_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[18]~6_combout\);

-- Location: LCFF_X39_Y15_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[18]~6_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(21),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X30_Y11_N26
\NIOS0|cmd_xbar_mux_004|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~21_combout\ = (\NIOS0|nios|d_writedata\(18) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(18),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~21_combout\);

-- Location: LCFF_X30_Y11_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(18));

-- Location: LCCOMB_X30_Y11_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[18]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(18),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(18),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[18]~20_combout\);

-- Location: LCCOMB_X34_Y15_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~19_combout\);

-- Location: LCFF_X34_Y15_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(20));

-- Location: LCFF_X32_Y16_N9
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(20),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X32_Y16_N8
\NIOS0|rsp_xbar_mux|src_data[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[20]~43_combout\ = (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(20)) # ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20))))) # (!\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \NIOS0|rsp_xbar_mux|src_data[20]~43_combout\);

-- Location: LCCOMB_X32_Y16_N20
\NIOS0|rsp_xbar_mux|src_data[20]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[20]~65_combout\ = (\NIOS0|rsp_xbar_mux|src_data[20]~43_combout\) # ((\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|rsp_xbar_mux|src_data[20]~43_combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(20),
	combout => \NIOS0|rsp_xbar_mux|src_data[20]~65_combout\);

-- Location: LCFF_X32_Y16_N21
\NIOS0|nios|d_readdata_d1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[20]~65_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(20));

-- Location: LCCOMB_X20_Y11_N28
\NIOS0|nios|dc_data_wr_port_data[20]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_data[20]~36_combout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(20),
	combout => \NIOS0|nios|dc_data_wr_port_data[20]~37_combout\);

-- Location: LCCOMB_X16_Y9_N4
\NIOS0|nios|A_dc_rd_data[18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \NIOS0|nios|A_dc_rd_data[18]~feeder_combout\);

-- Location: LCFF_X16_Y9_N5
\NIOS0|nios|A_dc_rd_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[18]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(18));

-- Location: LCCOMB_X16_Y9_N26
\NIOS0|nios|A_dc_xfer_wr_data_nxt[18]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \NIOS0|nios|A_dc_rd_data\(18),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[18]~28_combout\);

-- Location: LCFF_X16_Y9_N27
\NIOS0|nios|A_dc_xfer_wr_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[18]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(18));

-- Location: LCFF_X30_Y12_N3
\NIOS0|nios|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[16]~10_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(16),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(16));

-- Location: LCCOMB_X30_Y12_N20
\NIOS0|cmd_xbar_mux_004|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~12_combout\ = (\NIOS0|nios|d_writedata\(16) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(16),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~12_combout\);

-- Location: LCFF_X30_Y12_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(16));

-- Location: LCCOMB_X34_Y15_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(19),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCFF_X34_Y15_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~19_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X30_Y12_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[16]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(16),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(16),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[16]~11_combout\);

-- Location: LCCOMB_X36_Y14_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(18),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCFF_X36_Y14_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~29_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X33_Y12_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[15]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(15),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(15),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[15]~24_combout\);

-- Location: LCCOMB_X34_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(16),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCFF_X34_Y15_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~33_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X33_Y15_N4
\NIOS0|cmd_xbar_mux_004|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~29_combout\ = (\NIOS0|nios|d_writedata\(13) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(13),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~29_combout\);

-- Location: LCFF_X33_Y15_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(13));

-- Location: LCCOMB_X36_Y15_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[13]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(13),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(13),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[13]~28_combout\);

-- Location: LCCOMB_X34_Y15_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~24_combout\);

-- Location: LCFF_X34_Y15_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(19));

-- Location: LCFF_X34_Y15_N31
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(19),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X34_Y15_N30
\NIOS0|rsp_xbar_mux|src_data[19]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[19]~48_combout\ = (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19)) # ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(19))))) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \NIOS0|rsp_xbar_mux|src_data[19]~48_combout\);

-- Location: LCCOMB_X34_Y15_N20
\NIOS0|rsp_xbar_mux|src_data[19]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[19]~66_combout\ = (\NIOS0|rsp_xbar_mux|src_data[19]~48_combout\) # ((\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|rsp_xbar_mux|src_data[19]~48_combout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(19),
	combout => \NIOS0|rsp_xbar_mux|src_data[19]~66_combout\);

-- Location: LCFF_X34_Y15_N21
\NIOS0|nios|d_readdata_d1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[19]~66_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(19));

-- Location: LCFF_X29_Y11_N1
\NIOS0|nios|A_st_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(19),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(19));

-- Location: LCCOMB_X29_Y11_N0
\NIOS0|nios|dc_data_wr_port_data[19]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(19),
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|A_st_data\(19),
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[19]~40_combout\);

-- Location: LCCOMB_X29_Y11_N26
\NIOS0|nios|dc_data_wr_port_data[19]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datab => \NIOS0|nios|d_readdata_d1\(19),
	datad => \NIOS0|nios|dc_data_wr_port_data[19]~40_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[19]~41_combout\);

-- Location: LCCOMB_X19_Y11_N28
\NIOS0|nios|A_dc_rd_data[17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \NIOS0|nios|A_dc_rd_data[17]~feeder_combout\);

-- Location: LCFF_X19_Y11_N29
\NIOS0|nios|A_dc_rd_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[17]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(17));

-- Location: LCCOMB_X19_Y11_N26
\NIOS0|nios|A_dc_xfer_wr_data_nxt[17]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_rd_data\(17),
	datac => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[17]~30_combout\);

-- Location: LCFF_X19_Y11_N27
\NIOS0|nios|A_dc_xfer_wr_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[17]~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(17));

-- Location: LCFF_X33_Y12_N7
\NIOS0|nios|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[10]~15_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(10));

-- Location: LCCOMB_X33_Y12_N16
\NIOS0|cmd_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~26_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(10),
	combout => \NIOS0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X34_Y14_N20
\NIOS0|cmd_xbar_mux|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(33) = (\NIOS0|cmd_xbar_mux|saved_grant\(1)) # ((\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|nios|d_byteenable\(1),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(33));

-- Location: M4K_X41_Y12
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y16_N22
\NIOS0|rsp_xbar_mux_001|src_data[10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[10]~42_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(10))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(10),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[10]~42_combout\);

-- Location: LCCOMB_X36_Y14_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~29_combout\);

-- Location: LCFF_X36_Y14_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(10));

-- Location: LCFF_X32_Y13_N23
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X32_Y13_N28
\NIOS0|rsp_xbar_mux_001|src_data[10]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[10]~43_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[10]~42_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_data[10]~42_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[10]~43_combout\);

-- Location: LCFF_X32_Y13_N29
\NIOS0|nios|i_readdata_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[10]~43_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(10));

-- Location: LCCOMB_X16_Y19_N4
\NIOS0|nios|F_iw[9]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[9]~14_combout\);

-- Location: LCFF_X16_Y19_N5
\NIOS0|nios|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[9]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(9));

-- Location: LCCOMB_X22_Y16_N24
\NIOS0|nios|D_src2_imm[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_iw\(9),
	datad => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[3]~6_combout\);

-- Location: LCFF_X22_Y16_N11
\NIOS0|nios|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[3]~3_combout\,
	sdata => \NIOS0|nios|D_src2_imm[3]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(3));

-- Location: LCFF_X26_Y13_N17
\NIOS0|nios|M_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(3));

-- Location: LCCOMB_X21_Y16_N0
\NIOS0|nios|D_src2[19]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(9),
	datab => \NIOS0|nios|D_ctrl_unsigned_lo_imm16~regout\,
	datac => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datad => \NIOS0|nios|D_iw\(21),
	combout => \NIOS0|nios|D_src2[19]~23_combout\);

-- Location: LCFF_X26_Y15_N7
\NIOS0|nios|A_mul_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[19]~70_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(19),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(19));

-- Location: LCCOMB_X20_Y13_N0
\NIOS0|nios|D_src2_reg[19]~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[19]~79_combout\,
	datad => \NIOS0|nios|A_mul_result\(19),
	combout => \NIOS0|nios|D_src2_reg[19]~73_combout\);

-- Location: LCCOMB_X20_Y13_N12
\NIOS0|nios|D_src2_reg[19]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(19),
	datab => \NIOS0|nios|W_wr_data\(19),
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[19]~74_combout\);

-- Location: LCCOMB_X20_Y13_N22
\NIOS0|nios|D_src2_reg[19]~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \NIOS0|nios|D_src2_reg[19]~73_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|D_src2_reg[19]~74_combout\,
	combout => \NIOS0|nios|D_src2_reg[19]~75_combout\);

-- Location: LCCOMB_X25_Y13_N16
\NIOS0|nios|Add18|auto_generated|_~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(18),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~24_combout\);

-- Location: LCCOMB_X23_Y16_N12
\NIOS0|nios|Add18|auto_generated|_~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2\(17),
	datac => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~25_combout\);

-- Location: LCCOMB_X23_Y15_N12
\NIOS0|nios|Add18|auto_generated|result_int[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~28_combout\,
	datab => \NIOS0|nios|E_src1\(14),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[14]~29\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[15]~30_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X23_Y15_N16
\NIOS0|nios|Add18|auto_generated|result_int[17]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~26_combout\,
	datab => \NIOS0|nios|E_src1\(16),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[16]~33\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[17]~34_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X23_Y15_N22
\NIOS0|nios|Add18|auto_generated|result_int[20]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~23_combout\,
	datab => \NIOS0|nios|E_src1\(19),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[19]~39\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[20]~40_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X24_Y13_N18
\NIOS0|nios|E_logic_result[19]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(19),
	datab => \NIOS0|nios|E_logic_op\(1),
	datac => \NIOS0|nios|E_logic_op\(0),
	datad => \NIOS0|nios|E_src1\(19),
	combout => \NIOS0|nios|E_logic_result[19]~14_combout\);

-- Location: LCCOMB_X24_Y13_N2
\NIOS0|nios|E_alu_result[19]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_logic~regout\,
	datab => \NIOS0|nios|E_alu_result~0_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[20]~40_combout\,
	datad => \NIOS0|nios|E_logic_result[19]~14_combout\,
	combout => \NIOS0|nios|E_alu_result\(19));

-- Location: LCCOMB_X21_Y16_N18
\NIOS0|nios|D_src2_reg[19]~114\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|D_src2_reg[19]~75_combout\,
	datad => \NIOS0|nios|E_alu_result\(19),
	combout => \NIOS0|nios|D_src2_reg[19]~114_combout\);

-- Location: LCCOMB_X21_Y16_N4
\NIOS0|nios|D_src2[19]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2[30]~16_combout\,
	datab => \NIOS0|nios|D_src2[19]~23_combout\,
	datac => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datad => \NIOS0|nios|D_src2_reg[19]~114_combout\,
	combout => \NIOS0|nios|D_src2[19]~24_combout\);

-- Location: LCFF_X21_Y16_N5
\NIOS0|nios|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[19]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(19));

-- Location: LCCOMB_X26_Y13_N2
\NIOS0|nios|M_src2[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(19),
	combout => \NIOS0|nios|M_src2[19]~feeder_combout\);

-- Location: LCFF_X26_Y13_N3
\NIOS0|nios|M_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[19]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(19));

-- Location: LCCOMB_X26_Y13_N6
\NIOS0|nios|A_mul_src2_nxt[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src2\(19),
	combout => \NIOS0|nios|A_mul_src2_nxt[19]~19_combout\);

-- Location: LCFF_X26_Y13_N7
\NIOS0|nios|A_mul_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[19]~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(19));

-- Location: LCCOMB_X26_Y13_N16
\NIOS0|nios|A_mul_src2_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|M_src2\(3),
	datad => \NIOS0|nios|A_mul_src2\(19),
	combout => \NIOS0|nios|A_mul_src2_nxt[3]~3_combout\);

-- Location: LCFF_X27_Y15_N1
\NIOS0|nios|A_mul_partial_prod[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[16]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(16));

-- Location: LCFF_X26_Y15_N1
\NIOS0|nios|A_mul_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[16]~64_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(16),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(16));

-- Location: LCCOMB_X19_Y12_N14
\NIOS0|nios|A_wr_data_unfiltered[16]~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[16]~70_combout\,
	datad => \NIOS0|nios|A_mul_result\(16),
	combout => \NIOS0|nios|A_wr_data_unfiltered[16]~71_combout\);

-- Location: LCFF_X19_Y12_N15
\NIOS0|nios|W_wr_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[16]~71_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(16));

-- Location: LCFF_X19_Y12_N3
\NIOS0|nios|M_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(16),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(16));

-- Location: LCCOMB_X19_Y12_N4
\NIOS0|nios|D_src1_reg[16]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[16]~71_combout\,
	datab => \NIOS0|nios|M_alu_result\(16),
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[16]~48_combout\);

-- Location: LCCOMB_X19_Y12_N30
\NIOS0|nios|D_src1_reg[16]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \NIOS0|nios|W_wr_data\(16),
	datac => \NIOS0|nios|D_src1_reg[16]~48_combout\,
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[16]~49_combout\);

-- Location: LCCOMB_X19_Y12_N12
\NIOS0|nios|D_src1_reg[16]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_src1_reg[16]~49_combout\,
	datac => \NIOS0|nios|E_alu_result\(16),
	datad => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	combout => \NIOS0|nios|D_src1_reg[16]~50_combout\);

-- Location: LCFF_X19_Y12_N13
\NIOS0|nios|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[16]~50_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(16));

-- Location: LCCOMB_X19_Y12_N2
\NIOS0|nios|E_alu_result[16]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|E_logic_result[16]~11_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[17]~34_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(16));

-- Location: LCCOMB_X19_Y12_N28
\NIOS0|nios|D_src2_reg[16]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[16]~70_combout\,
	datad => \NIOS0|nios|A_mul_result\(16),
	combout => \NIOS0|nios|D_src2_reg[16]~64_combout\);

-- Location: LCCOMB_X19_Y12_N10
\NIOS0|nios|D_src2_reg[16]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[16]~65_combout\,
	datab => \NIOS0|nios|D_src2_reg[16]~64_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|M_alu_result\(16),
	combout => \NIOS0|nios|D_src2_reg[16]~66_combout\);

-- Location: LCCOMB_X19_Y12_N8
\NIOS0|nios|D_src2_reg[16]~111\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datab => \NIOS0|nios|E_alu_result\(16),
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|D_src2_reg[16]~66_combout\,
	combout => \NIOS0|nios|D_src2_reg[16]~111_combout\);

-- Location: LCCOMB_X23_Y17_N16
\NIOS0|nios|D_src2[16]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datab => \NIOS0|nios|D_iw\(6),
	datac => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datad => \NIOS0|nios|D_src2[30]~16_combout\,
	combout => \NIOS0|nios|D_src2[16]~17_combout\);

-- Location: LCCOMB_X19_Y12_N18
\NIOS0|nios|D_src2[16]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_src2_reg[16]~111_combout\,
	datac => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datad => \NIOS0|nios|D_src2[16]~17_combout\,
	combout => \NIOS0|nios|D_src2[16]~18_combout\);

-- Location: LCFF_X19_Y12_N19
\NIOS0|nios|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[16]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(16));

-- Location: LCCOMB_X25_Y12_N30
\NIOS0|nios|M_src2[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2\(16),
	combout => \NIOS0|nios|M_src2[16]~feeder_combout\);

-- Location: LCFF_X25_Y12_N31
\NIOS0|nios|M_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src2[16]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(16));

-- Location: LCCOMB_X25_Y12_N22
\NIOS0|nios|A_mul_src2_nxt[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_src2\(16),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[16]~16_combout\);

-- Location: LCFF_X25_Y12_N23
\NIOS0|nios|A_mul_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src2_nxt[16]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src2\(16));

-- Location: LCFF_X25_Y12_N17
\NIOS0|nios|M_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src2\(0));

-- Location: LCCOMB_X25_Y12_N16
\NIOS0|nios|A_mul_src2_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src2\(16),
	datac => \NIOS0|nios|M_src2\(0),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src2_nxt[0]~0_combout\);

-- Location: LCCOMB_X30_Y17_N16
\NIOS0|nios|A_mul_partial_prod[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	combout => \NIOS0|nios|A_mul_partial_prod[13]~feeder_combout\);

-- Location: LCFF_X30_Y17_N17
\NIOS0|nios|A_mul_partial_prod[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[13]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(13));

-- Location: LCFF_X26_Y16_N27
\NIOS0|nios|A_mul_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[13]~58_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(13));

-- Location: LCCOMB_X21_Y15_N4
\NIOS0|nios|A_wr_data_unfiltered[13]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[13]~60_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(13),
	combout => \NIOS0|nios|A_wr_data_unfiltered[13]~61_combout\);

-- Location: LCFF_X21_Y15_N5
\NIOS0|nios|W_wr_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[13]~61_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(13));

-- Location: LCCOMB_X21_Y15_N30
\NIOS0|nios|D_src2_reg[13]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \NIOS0|nios|A_wr_data_unfiltered[13]~61_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[13]~58_combout\);

-- Location: LCCOMB_X21_Y15_N0
\NIOS0|nios|D_src2_reg[13]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(13),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|W_wr_data\(13),
	datad => \NIOS0|nios|D_src2_reg[13]~58_combout\,
	combout => \NIOS0|nios|D_src2_reg[13]~59_combout\);

-- Location: LCCOMB_X21_Y18_N28
\NIOS0|nios|E_src2[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(13),
	datab => \NIOS0|nios|D_src2_reg[13]~59_combout\,
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|E_src2[13]~13_combout\);

-- Location: LCCOMB_X21_Y18_N2
\NIOS0|nios|D_src2_imm[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(19),
	datac => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[13]~13_combout\);

-- Location: LCFF_X21_Y18_N29
\NIOS0|nios|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[13]~13_combout\,
	sdata => \NIOS0|nios|D_src2_imm[13]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(13));

-- Location: LCCOMB_X24_Y15_N12
\NIOS0|nios|Add18|auto_generated|_~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(13),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~29_combout\);

-- Location: LCCOMB_X24_Y15_N14
\NIOS0|nios|Add18|auto_generated|_~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(11),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~31_combout\);

-- Location: LCCOMB_X23_Y15_N2
\NIOS0|nios|Add18|auto_generated|result_int[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~0_combout\,
	datab => \NIOS0|nios|E_src1\(9),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[9]~19\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[10]~20_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X23_Y15_N4
\NIOS0|nios|Add18|auto_generated|result_int[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|_~10_combout\,
	datab => \NIOS0|nios|E_src1\(10),
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[10]~21\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[11]~22_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X23_Y15_N6
\NIOS0|nios|Add18|auto_generated|result_int[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(11),
	datab => \NIOS0|nios|Add18|auto_generated|_~31_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[11]~23\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[12]~24_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X16_Y19_N20
\NIOS0|nios|F_iw[19]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(19),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[19]~25_combout\);

-- Location: LCFF_X16_Y19_N21
\NIOS0|nios|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[19]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(19));

-- Location: LCCOMB_X22_Y19_N8
\NIOS0|nios|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(3),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[2]~5\,
	combout => \NIOS0|nios|F_pc_plus_one[3]~6_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X20_Y19_N6
\NIOS0|nios|D_br_taken_waddr_partial[3]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datab => \NIOS0|nios|F_pc_plus_one[3]~6_combout\,
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[2]~16\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[3]~18\);

-- Location: LCCOMB_X20_Y19_N8
\NIOS0|nios|D_br_taken_waddr_partial[4]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \NIOS0|nios|F_pc_plus_one[4]~8_combout\,
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[3]~18\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[4]~20\);

-- Location: LCCOMB_X20_Y19_N12
\NIOS0|nios|D_br_taken_waddr_partial[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_plus_one[6]~12_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[5]~22\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[6]~24\);

-- Location: LCCOMB_X20_Y19_N16
\NIOS0|nios|D_br_taken_waddr_partial[8]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_plus_one[8]~16_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => VCC,
	cin => \NIOS0|nios|D_br_taken_waddr_partial[7]~26\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \NIOS0|nios|D_br_taken_waddr_partial[8]~28\);

-- Location: LCCOMB_X20_Y19_N20
\NIOS0|nios|D_br_taken_waddr_partial[10]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NIOS0|nios|D_br_taken_waddr_partial[9]~30\,
	combout => \NIOS0|nios|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: LCFF_X20_Y19_N21
\NIOS0|nios|D_br_taken_waddr_partial[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[10]~31_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X25_Y19_N8
\NIOS0|nios|Add1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \NIOS0|nios|Add1~1_cout\);

-- Location: LCCOMB_X25_Y19_N10
\NIOS0|nios|Add1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(18),
	datab => \NIOS0|nios|D_pc_plus_one\(10),
	datad => VCC,
	cin => \NIOS0|nios|Add1~1_cout\,
	combout => \NIOS0|nios|Add1~2_combout\,
	cout => \NIOS0|nios|Add1~3\);

-- Location: LCCOMB_X25_Y19_N14
\NIOS0|nios|Add1~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(12),
	datab => \NIOS0|nios|D_iw\(20),
	datad => VCC,
	cin => \NIOS0|nios|Add1~5\,
	combout => \NIOS0|nios|Add1~6_combout\,
	cout => \NIOS0|nios|Add1~7\);

-- Location: LCCOMB_X25_Y19_N22
\NIOS0|nios|D_extra_pc[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(12),
	datab => \NIOS0|nios|Add1~6_combout\,
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[12]~12_combout\);

-- Location: LCFF_X25_Y19_N23
\NIOS0|nios|E_extra_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[12]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(12));

-- Location: LCCOMB_X22_Y15_N4
\NIOS0|nios|E_alu_result[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datab => \NIOS0|nios|E_alu_result~0_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[15]~30_combout\,
	datad => \NIOS0|nios|E_extra_pc\(12),
	combout => \NIOS0|nios|E_alu_result[14]~14_combout\);

-- Location: LCCOMB_X22_Y15_N18
\NIOS0|nios|E_alu_result[14]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[14]~9_combout\,
	datac => \NIOS0|nios|E_alu_result[14]~14_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(14));

-- Location: LCCOMB_X22_Y15_N0
\NIOS0|nios|D_src2_reg[14]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(14),
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[14]~64_combout\,
	combout => \NIOS0|nios|D_src2_reg[14]~60_combout\);

-- Location: LCFF_X22_Y15_N31
\NIOS0|nios|W_wr_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[14]~64_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(14));

-- Location: LCCOMB_X22_Y15_N26
\NIOS0|nios|D_src2_reg[14]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|D_src2_reg[14]~60_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \NIOS0|nios|W_wr_data\(14),
	combout => \NIOS0|nios|D_src2_reg[14]~61_combout\);

-- Location: LCCOMB_X22_Y15_N8
\NIOS0|nios|E_src2[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|E_alu_result\(14),
	datad => \NIOS0|nios|D_src2_reg[14]~61_combout\,
	combout => \NIOS0|nios|E_src2[14]~14_combout\);

-- Location: LCCOMB_X22_Y15_N2
\NIOS0|nios|E_src2_reg[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2[14]~14_combout\,
	combout => \NIOS0|nios|E_src2_reg[14]~feeder_combout\);

-- Location: LCFF_X22_Y15_N3
\NIOS0|nios|E_src2_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[14]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(14));

-- Location: LCCOMB_X29_Y12_N22
\NIOS0|nios|M_st_data[30]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(6),
	datab => \NIOS0|nios|Equal274~0_combout\,
	datac => \NIOS0|nios|E_src2_reg\(14),
	combout => \NIOS0|nios|M_st_data[30]~6_combout\);

-- Location: LCFF_X29_Y12_N23
\NIOS0|nios|M_st_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[30]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(14));

-- Location: LCFF_X29_Y12_N11
\NIOS0|nios|A_st_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(14));

-- Location: LCCOMB_X29_Y14_N8
\NIOS0|nios|d_writedata[14]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|A_st_data\(14),
	datad => \NIOS0|nios|M_st_data\(14),
	combout => \NIOS0|nios|d_writedata[14]~27_combout\);

-- Location: LCFF_X29_Y14_N9
\NIOS0|nios|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[14]~27_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(14));

-- Location: LCFF_X32_Y9_N25
\NIOS0|timer|period_h_register[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(14));

-- Location: LCFF_X31_Y8_N29
\NIOS0|timer|internal_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[30]~92_combout\,
	sdata => \NIOS0|timer|period_h_register\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(30));

-- Location: LCCOMB_X32_Y8_N28
\NIOS0|timer|counter_snapshot[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[30]~feeder_combout\ = \NIOS0|timer|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(30),
	combout => \NIOS0|timer|counter_snapshot[30]~feeder_combout\);

-- Location: LCFF_X32_Y8_N29
\NIOS0|timer|counter_snapshot[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[30]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(30));

-- Location: LCCOMB_X32_Y8_N16
\NIOS0|timer|counter_snapshot[14]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[14]~5_combout\ = !\NIOS0|timer|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(14),
	combout => \NIOS0|timer|counter_snapshot[14]~5_combout\);

-- Location: LCFF_X32_Y8_N17
\NIOS0|timer|counter_snapshot[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[14]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(14));

-- Location: LCCOMB_X32_Y8_N26
\NIOS0|timer|read_mux_out~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~16_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|timer|counter_snapshot\(14) & !\NIOS0|nios|d_address_offset_field\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|timer|counter_snapshot\(14),
	datad => \NIOS0|nios|d_address_offset_field\(1),
	combout => \NIOS0|timer|read_mux_out~16_combout\);

-- Location: LCCOMB_X32_Y9_N24
\NIOS0|timer|read_mux_out[14]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[14]~15_combout\ = (\NIOS0|timer|period_l_register\(14) & (\NIOS0|timer|Equal6~1_combout\ & (\NIOS0|timer|period_h_register\(14)))) # (!\NIOS0|timer|period_l_register\(14) & ((\NIOS0|timer|Equal6~2_combout\) # 
-- ((\NIOS0|timer|Equal6~1_combout\ & \NIOS0|timer|period_h_register\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|period_l_register\(14),
	datab => \NIOS0|timer|Equal6~1_combout\,
	datac => \NIOS0|timer|period_h_register\(14),
	datad => \NIOS0|timer|Equal6~2_combout\,
	combout => \NIOS0|timer|read_mux_out[14]~15_combout\);

-- Location: LCCOMB_X32_Y8_N0
\NIOS0|timer|read_mux_out[14]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[14]~17_combout\ = (\NIOS0|timer|read_mux_out~16_combout\) # ((\NIOS0|timer|read_mux_out[14]~15_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~3_combout\,
	datab => \NIOS0|timer|counter_snapshot\(30),
	datac => \NIOS0|timer|read_mux_out~16_combout\,
	datad => \NIOS0|timer|read_mux_out[14]~15_combout\,
	combout => \NIOS0|timer|read_mux_out[14]~17_combout\);

-- Location: LCFF_X32_Y8_N1
\NIOS0|timer|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[14]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(14));

-- Location: LCFF_X33_Y13_N15
\NIOS0|timer_s1_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X33_Y13_N14
\NIOS0|rsp_xbar_mux|src_data[14]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[14]~32_combout\ = (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(14)) # ((\NIOS0|timer_s1_translator|av_readdata_pre\(14) & 
-- \NIOS0|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & (((\NIOS0|timer_s1_translator|av_readdata_pre\(14) & \NIOS0|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(14),
	datad => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[14]~32_combout\);

-- Location: LCCOMB_X33_Y13_N18
\NIOS0|rsp_xbar_mux|src_data[14]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[14]~33_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~5_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[14]~32_combout\) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & 
-- \NIOS0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~5_combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datac => \NIOS0|rsp_xbar_mux|src_data[14]~32_combout\,
	datad => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[14]~33_combout\);

-- Location: LCFF_X33_Y13_N19
\NIOS0|nios|d_readdata_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[14]~33_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(14));

-- Location: LCCOMB_X29_Y12_N6
\NIOS0|nios|dc_data_wr_port_data[14]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_data[14]~18_combout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(14),
	combout => \NIOS0|nios|dc_data_wr_port_data[14]~19_combout\);

-- Location: LCCOMB_X16_Y10_N28
\NIOS0|nios|A_dc_rd_data[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \NIOS0|nios|A_dc_rd_data[11]~feeder_combout\);

-- Location: LCFF_X16_Y10_N29
\NIOS0|nios|A_dc_rd_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[11]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(11));

-- Location: LCCOMB_X16_Y10_N26
\NIOS0|nios|A_dc_xfer_wr_data_nxt[11]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(11),
	datad => \NIOS0|nios|A_dc_rd_data\(11),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[11]~27_combout\);

-- Location: LCFF_X16_Y10_N27
\NIOS0|nios|A_dc_xfer_wr_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[11]~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(11));

-- Location: LCFF_X33_Y11_N11
\NIOS0|nios|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[7]~1_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(7));

-- Location: LCCOMB_X31_Y12_N4
\NIOS0|timer|period_h_register[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[7]~4_combout\ = !\NIOS0|nios|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(7),
	combout => \NIOS0|timer|period_h_register[7]~4_combout\);

-- Location: LCFF_X31_Y12_N5
\NIOS0|timer|period_h_register[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[7]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(7));

-- Location: LCFF_X31_Y8_N15
\NIOS0|timer|internal_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[23]~78_combout\,
	sdata => \NIOS0|timer|period_h_register\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(23));

-- Location: LCCOMB_X31_Y8_N18
\NIOS0|timer|internal_counter[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[25]~82_combout\ = (\NIOS0|timer|internal_counter\(25) & (\NIOS0|timer|internal_counter[24]~81\ & VCC)) # (!\NIOS0|timer|internal_counter\(25) & (!\NIOS0|timer|internal_counter[24]~81\))
-- \NIOS0|timer|internal_counter[25]~83\ = CARRY((!\NIOS0|timer|internal_counter\(25) & !\NIOS0|timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(25),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[24]~81\,
	combout => \NIOS0|timer|internal_counter[25]~82_combout\,
	cout => \NIOS0|timer|internal_counter[25]~83\);

-- Location: LCFF_X32_Y9_N21
\NIOS0|timer|period_h_register[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(9));

-- Location: LCFF_X31_Y8_N19
\NIOS0|timer|internal_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[25]~82_combout\,
	sdata => \NIOS0|timer|period_h_register\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(25));

-- Location: LCCOMB_X31_Y8_N20
\NIOS0|timer|internal_counter[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[26]~84_combout\ = (\NIOS0|timer|internal_counter\(26) & (!\NIOS0|timer|internal_counter[25]~83\)) # (!\NIOS0|timer|internal_counter\(26) & ((\NIOS0|timer|internal_counter[25]~83\) # (GND)))
-- \NIOS0|timer|internal_counter[26]~85\ = CARRY((!\NIOS0|timer|internal_counter[25]~83\) # (!\NIOS0|timer|internal_counter\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(26),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[25]~83\,
	combout => \NIOS0|timer|internal_counter[26]~84_combout\,
	cout => \NIOS0|timer|internal_counter[26]~85\);

-- Location: LCCOMB_X31_Y8_N22
\NIOS0|timer|internal_counter[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[27]~86_combout\ = (\NIOS0|timer|internal_counter\(27) & (\NIOS0|timer|internal_counter[26]~85\ $ (GND))) # (!\NIOS0|timer|internal_counter\(27) & (!\NIOS0|timer|internal_counter[26]~85\ & VCC))
-- \NIOS0|timer|internal_counter[27]~87\ = CARRY((\NIOS0|timer|internal_counter\(27) & !\NIOS0|timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(27),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[26]~85\,
	combout => \NIOS0|timer|internal_counter[27]~86_combout\,
	cout => \NIOS0|timer|internal_counter[27]~87\);

-- Location: LCCOMB_X32_Y9_N26
\NIOS0|timer|period_h_register[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[11]~7_combout\ = !\NIOS0|nios|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(11),
	combout => \NIOS0|timer|period_h_register[11]~7_combout\);

-- Location: LCFF_X32_Y9_N27
\NIOS0|timer|period_h_register[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[11]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(11));

-- Location: LCFF_X31_Y8_N23
\NIOS0|timer|internal_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[27]~86_combout\,
	sdata => \NIOS0|timer|period_h_register\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(27));

-- Location: LCFF_X26_Y12_N15
\NIOS0|nios|M_st_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[29]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(13));

-- Location: LCCOMB_X33_Y15_N10
\NIOS0|nios|d_writedata[13]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_data\(13),
	datab => \NIOS0|nios|M_st_data\(13),
	datad => \NIOS0|nios|A_mem_bypass_pending~combout\,
	combout => \NIOS0|nios|d_writedata[13]~23_combout\);

-- Location: LCFF_X33_Y15_N11
\NIOS0|nios|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[13]~23_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(13));

-- Location: LCFF_X32_Y9_N7
\NIOS0|timer|period_h_register[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(13));

-- Location: LCFF_X31_Y8_N27
\NIOS0|timer|internal_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[29]~90_combout\,
	sdata => \NIOS0|timer|period_h_register\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(29));

-- Location: LCCOMB_X32_Y8_N18
\NIOS0|timer|counter_snapshot[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[29]~feeder_combout\ = \NIOS0|timer|internal_counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(29),
	combout => \NIOS0|timer|counter_snapshot[29]~feeder_combout\);

-- Location: LCFF_X32_Y8_N19
\NIOS0|timer|counter_snapshot[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[29]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(29));

-- Location: LCCOMB_X32_Y9_N6
\NIOS0|timer|read_mux_out[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[13]~21_combout\ = (\NIOS0|timer|period_l_register\(13) & (((\NIOS0|timer|period_h_register\(13) & \NIOS0|timer|Equal6~1_combout\)))) # (!\NIOS0|timer|period_l_register\(13) & ((\NIOS0|timer|Equal6~2_combout\) # 
-- ((\NIOS0|timer|period_h_register\(13) & \NIOS0|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|period_l_register\(13),
	datab => \NIOS0|timer|Equal6~2_combout\,
	datac => \NIOS0|timer|period_h_register\(13),
	datad => \NIOS0|timer|Equal6~1_combout\,
	combout => \NIOS0|timer|read_mux_out[13]~21_combout\);

-- Location: LCCOMB_X32_Y8_N2
\NIOS0|timer|read_mux_out[13]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[13]~23_combout\ = (\NIOS0|timer|read_mux_out~22_combout\) # ((\NIOS0|timer|read_mux_out[13]~21_combout\) # ((\NIOS0|timer|counter_snapshot\(29) & \NIOS0|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|read_mux_out~22_combout\,
	datab => \NIOS0|timer|counter_snapshot\(29),
	datac => \NIOS0|timer|Equal6~3_combout\,
	datad => \NIOS0|timer|read_mux_out[13]~21_combout\,
	combout => \NIOS0|timer|read_mux_out[13]~23_combout\);

-- Location: LCFF_X32_Y8_N3
\NIOS0|timer|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[13]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(13));

-- Location: LCFF_X33_Y13_N23
\NIOS0|timer_s1_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X33_Y13_N22
\NIOS0|rsp_xbar_mux|src_data[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[13]~39_combout\ = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(13) & ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator|av_readdata_pre\(13))))) # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(13) & (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|timer_s1_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(13),
	datab => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(13),
	datad => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[13]~39_combout\);

-- Location: LCCOMB_X33_Y13_N8
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: LCFF_X33_Y13_N9
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X33_Y13_N26
\NIOS0|rsp_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~8_combout\ = (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(13) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(13),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X33_Y13_N12
\NIOS0|rsp_xbar_mux|src_data[13]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[13]~40_combout\ = (\NIOS0|rsp_xbar_mux|src_data[13]~39_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~8_combout\) # ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_mux|src_data[13]~39_combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datad => \NIOS0|rsp_xbar_mux|src_payload~8_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[13]~40_combout\);

-- Location: LCFF_X33_Y13_N13
\NIOS0|nios|d_readdata_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[13]~40_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(13));

-- Location: LCCOMB_X26_Y12_N6
\NIOS0|nios|dc_data_wr_port_data[13]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_data[13]~28_combout\,
	datac => \NIOS0|nios|d_readdata_d1\(13),
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[13]~29_combout\);

-- Location: LCCOMB_X18_Y16_N2
\NIOS0|nios|A_dc_rd_data[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \NIOS0|nios|A_dc_rd_data[10]~feeder_combout\);

-- Location: LCFF_X18_Y16_N3
\NIOS0|nios|A_dc_rd_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[10]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(10));

-- Location: LCCOMB_X18_Y16_N14
\NIOS0|nios|A_dc_xfer_wr_data_nxt[10]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \NIOS0|nios|A_dc_rd_data\(10),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[10]~29_combout\);

-- Location: LCFF_X18_Y16_N15
\NIOS0|nios|A_dc_xfer_wr_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[10]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(10));

-- Location: LCFF_X33_Y15_N23
\NIOS0|nios|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[12]~19_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(12));

-- Location: LCCOMB_X33_Y15_N20
\NIOS0|cmd_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~18_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(12),
	combout => \NIOS0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: M4K_X41_Y6
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y14_N0
\NIOS0|rsp_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~10_combout\ = (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(12),
	combout => \NIOS0|rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X33_Y14_N14
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder_combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: LCFF_X33_Y14_N15
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X33_Y14_N4
\NIOS0|rsp_xbar_mux|src_data[12]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[12]~45_combout\ = (\NIOS0|rsp_xbar_mux|src_data[12]~44_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~10_combout\) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & 
-- \NIOS0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_data[12]~44_combout\,
	datab => \NIOS0|rsp_xbar_mux|src_payload~10_combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[12]~45_combout\);

-- Location: LCFF_X33_Y14_N5
\NIOS0|nios|d_readdata_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[12]~45_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(12));

-- Location: LCCOMB_X22_Y11_N6
\NIOS0|nios|dc_data_wr_port_data[12]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|dc_data_wr_port_data[12]~34_combout\,
	datac => \NIOS0|nios|d_readdata_d1\(12),
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[12]~35_combout\);

-- Location: LCCOMB_X20_Y8_N28
\NIOS0|nios|A_dc_rd_data[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \NIOS0|nios|A_dc_rd_data[9]~feeder_combout\);

-- Location: LCFF_X20_Y8_N29
\NIOS0|nios|A_dc_rd_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[9]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(9));

-- Location: LCCOMB_X20_Y8_N14
\NIOS0|nios|A_dc_xfer_wr_data_nxt[9]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \NIOS0|nios|A_dc_rd_data\(9),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[9]~10_combout\);

-- Location: LCFF_X20_Y8_N15
\NIOS0|nios|A_dc_xfer_wr_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[9]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(9));

-- Location: LCFF_X33_Y12_N25
\NIOS0|nios|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[9]~13_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(9));

-- Location: LCCOMB_X33_Y12_N18
\NIOS0|cmd_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~0_combout\ = (\NIOS0|nios|d_writedata\(9) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(9),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: M4K_X41_Y5
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y14_N30
\NIOS0|rsp_xbar_mux_001|src_data[9]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[9]~44_combout\ = (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(9)) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- \NIOS0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux|src1_valid~combout\ & (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & (\NIOS0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(9),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[9]~44_combout\);

-- Location: LCCOMB_X33_Y14_N16
\NIOS0|rsp_xbar_mux_001|src_data[9]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[9]~45_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[9]~44_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(9),
	datab => \NIOS0|rsp_xbar_mux_001|src_data[9]~44_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[9]~45_combout\);

-- Location: LCFF_X33_Y14_N17
\NIOS0|nios|i_readdata_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[9]~45_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(9));

-- Location: LCCOMB_X16_Y17_N12
\NIOS0|nios|F_iw[29]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datab => \NIOS0|nios|norm_intr_req~0_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datad => \NIOS0|nios|hbreak_enabled~regout\,
	combout => \NIOS0|nios|F_iw[29]~30_combout\);

-- Location: LCFF_X16_Y17_N13
\NIOS0|nios|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[29]~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(29));

-- Location: LCCOMB_X16_Y17_N28
\NIOS0|nios|F_iw_a_rf[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_stall~combout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datad => \NIOS0|nios|D_iw\(29),
	combout => \NIOS0|nios|F_iw_a_rf[2]~2_combout\);

-- Location: LCCOMB_X18_Y14_N10
\NIOS0|nios|D_src1_reg[2]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[2]~21_combout\,
	datab => \NIOS0|nios|W_wr_data\(2),
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \NIOS0|nios|D_src1_reg[2]~22_combout\);

-- Location: LCCOMB_X20_Y17_N0
\NIOS0|nios|D_src1_reg[2]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(2),
	datab => \NIOS0|nios|D_src1_reg[2]~22_combout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	combout => \NIOS0|nios|D_src1_reg[2]~23_combout\);

-- Location: LCFF_X20_Y17_N1
\NIOS0|nios|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[2]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(2));

-- Location: LCCOMB_X26_Y18_N18
\NIOS0|nios|M_src1[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src1\(2),
	combout => \NIOS0|nios|M_src1[2]~feeder_combout\);

-- Location: LCFF_X26_Y18_N19
\NIOS0|nios|M_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[2]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(2));

-- Location: LCCOMB_X27_Y16_N18
\NIOS0|nios|A_mul_src1_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(2),
	combout => \NIOS0|nios|A_mul_src1_nxt[2]~2_combout\);

-- Location: LCFF_X27_Y15_N23
\NIOS0|nios|A_mul_partial_prod[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[27]~38_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(27));

-- Location: LCFF_X26_Y15_N23
\NIOS0|nios|A_mul_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[27]~86_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(27),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(27));

-- Location: LCFF_X27_Y15_N25
\NIOS0|nios|A_mul_partial_prod[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[28]~40_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(28));

-- Location: LCFF_X26_Y15_N25
\NIOS0|nios|A_mul_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[28]~88_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(28),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(28));

-- Location: LCCOMB_X22_Y12_N12
\NIOS0|nios|A_wr_data_unfiltered[28]~107\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[28]~106_combout\,
	datad => \NIOS0|nios|A_mul_result\(28),
	combout => \NIOS0|nios|A_wr_data_unfiltered[28]~107_combout\);

-- Location: LCFF_X22_Y12_N13
\NIOS0|nios|W_wr_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[28]~107_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(28));

-- Location: LCCOMB_X22_Y12_N14
\NIOS0|nios|D_src1_reg[28]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[28]~107_combout\,
	datab => \NIOS0|nios|M_alu_result\(28),
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[28]~84_combout\);

-- Location: LCCOMB_X22_Y12_N4
\NIOS0|nios|D_src1_reg[28]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \NIOS0|nios|W_wr_data\(28),
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|D_src1_reg[28]~84_combout\,
	combout => \NIOS0|nios|D_src1_reg[28]~85_combout\);

-- Location: LCCOMB_X22_Y12_N18
\NIOS0|nios|D_src1_reg[28]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datab => \NIOS0|nios|D_src1_reg[28]~85_combout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(28),
	combout => \NIOS0|nios|D_src1_reg[28]~86_combout\);

-- Location: LCFF_X22_Y12_N19
\NIOS0|nios|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[28]~86_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(28));

-- Location: LCCOMB_X22_Y14_N30
\NIOS0|nios|E_logic_result[28]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(28),
	datab => \NIOS0|nios|E_logic_op\(1),
	datac => \NIOS0|nios|E_src1\(28),
	datad => \NIOS0|nios|E_logic_op\(0),
	combout => \NIOS0|nios|E_logic_result[28]~23_combout\);

-- Location: LCCOMB_X22_Y14_N6
\NIOS0|nios|E_alu_result[28]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|E_logic_result[28]~23_combout\,
	datac => \NIOS0|nios|E_ctrl_logic~regout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[29]~58_combout\,
	combout => \NIOS0|nios|E_alu_result\(28));

-- Location: LCCOMB_X22_Y12_N26
\NIOS0|nios|D_src2_reg[28]~123\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[28]~102_combout\,
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(28),
	combout => \NIOS0|nios|D_src2_reg[28]~123_combout\);

-- Location: LCFF_X22_Y12_N27
\NIOS0|nios|E_src2_reg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[28]~123_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(28));

-- Location: LCFF_X22_Y12_N9
\NIOS0|nios|M_st_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[28]~feeder_combout\,
	sdata => \NIOS0|nios|E_src2_reg\(28),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_iw\(4),
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(28));

-- Location: LCCOMB_X30_Y12_N24
\NIOS0|nios|d_writedata[28]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(28),
	datad => \NIOS0|nios|A_st_data\(28),
	combout => \NIOS0|nios|d_writedata[28]~20_combout\);

-- Location: LCFF_X30_Y12_N25
\NIOS0|nios|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[28]~20_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(28),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(28));

-- Location: LCCOMB_X35_Y16_N12
\NIOS0|cmd_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~19_combout\ = (\NIOS0|nios|d_writedata\(28) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(28),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: M4K_X41_Y13
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y14_N6
\NIOS0|rsp_xbar_mux|src_data[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(28) = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(28) & ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(28) & \NIOS0|rsp_xbar_demux|src0_valid~combout\)))) 
-- # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(28) & (((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(28) & \NIOS0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(28),
	datab => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(28),
	datad => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(28));

-- Location: LCFF_X30_Y14_N7
\NIOS0|nios|d_readdata_d1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(28),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(28));

-- Location: LCCOMB_X22_Y10_N16
\NIOS0|nios|A_slow_inst_result[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(12),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(28),
	combout => \NIOS0|nios|A_slow_inst_result[12]~12_combout\);

-- Location: LCFF_X22_Y10_N17
\NIOS0|nios|A_slow_inst_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[12]~12_combout\,
	sdata => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(12));

-- Location: LCCOMB_X21_Y14_N24
\NIOS0|nios|M_inst_result[12]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \NIOS0|nios|M_alu_result\(12),
	combout => \NIOS0|nios|M_inst_result[12]~17_combout\);

-- Location: LCFF_X21_Y14_N25
\NIOS0|nios|A_inst_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[12]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(12));

-- Location: LCCOMB_X20_Y10_N20
\NIOS0|nios|A_data_ram_ld16_data[12]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(28),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|A_inst_result\(12),
	combout => \NIOS0|nios|A_data_ram_ld16_data[12]~5_combout\);

-- Location: LCCOMB_X21_Y9_N2
\NIOS0|nios|A_wr_data_unfiltered[12]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datab => \NIOS0|nios|A_slow_inst_result\(12),
	datac => \NIOS0|nios|A_data_ram_ld16_data[12]~5_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[12]~56_combout\);

-- Location: LCFF_X24_Y10_N23
\NIOS0|nios|Mn_rot_step2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[12]~24_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[4]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(12));

-- Location: LCCOMB_X24_Y10_N6
\NIOS0|nios|A_rot~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Mn_rot_step2\(28),
	datab => \NIOS0|nios|Mn_rot_step2\(12),
	datad => \NIOS0|nios|M_rot_rn\(4),
	combout => \NIOS0|nios|A_rot~12_combout\);

-- Location: LCFF_X24_Y10_N7
\NIOS0|nios|A_rot[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(12));

-- Location: LCCOMB_X21_Y9_N4
\NIOS0|nios|A_shift_rot_result~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~24_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(12),
	combout => \NIOS0|nios|A_shift_rot_result~25_combout\);

-- Location: LCFF_X21_Y9_N5
\NIOS0|nios|A_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(12));

-- Location: LCCOMB_X21_Y9_N22
\NIOS0|nios|A_wr_data_unfiltered[12]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[12]~56_combout\,
	datac => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(12),
	combout => \NIOS0|nios|A_wr_data_unfiltered[12]~57_combout\);

-- Location: LCCOMB_X21_Y14_N12
\NIOS0|nios|A_wr_data_unfiltered[12]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[12]~57_combout\,
	datad => \NIOS0|nios|A_mul_result\(12),
	combout => \NIOS0|nios|A_wr_data_unfiltered[12]~58_combout\);

-- Location: LCFF_X21_Y14_N13
\NIOS0|nios|W_wr_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[12]~58_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(12));

-- Location: LCCOMB_X21_Y14_N22
\NIOS0|nios|D_src2_reg[12]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[12]~58_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|M_alu_result\(12),
	combout => \NIOS0|nios|D_src2_reg[12]~56_combout\);

-- Location: LCCOMB_X21_Y14_N8
\NIOS0|nios|D_src2_reg[12]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|W_wr_data\(12),
	datad => \NIOS0|nios|D_src2_reg[12]~56_combout\,
	combout => \NIOS0|nios|D_src2_reg[12]~57_combout\);

-- Location: LCCOMB_X21_Y18_N10
\NIOS0|nios|E_src2[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(12),
	datab => \NIOS0|nios|D_src2_reg[12]~57_combout\,
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|E_src2[12]~12_combout\);

-- Location: LCCOMB_X16_Y19_N2
\NIOS0|nios|F_iw[18]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(18),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[18]~19_combout\);

-- Location: LCFF_X16_Y19_N3
\NIOS0|nios|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[18]~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(18));

-- Location: LCCOMB_X21_Y18_N16
\NIOS0|nios|D_src2_imm[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datad => \NIOS0|nios|D_iw\(18),
	combout => \NIOS0|nios|D_src2_imm[12]~12_combout\);

-- Location: LCFF_X21_Y18_N11
\NIOS0|nios|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[12]~12_combout\,
	sdata => \NIOS0|nios|D_src2_imm[12]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(12));

-- Location: LCCOMB_X21_Y14_N14
\NIOS0|nios|E_logic_result[12]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(12),
	datab => \NIOS0|nios|E_logic_op\(0),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src2\(12),
	combout => \NIOS0|nios|E_logic_result[12]~7_combout\);

-- Location: LCCOMB_X21_Y14_N10
\NIOS0|nios|E_alu_result[12]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_alu_result[12]~12_combout\,
	datac => \NIOS0|nios|E_logic_result[12]~7_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(12));

-- Location: LCFF_X21_Y14_N11
\NIOS0|nios|M_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(12));

-- Location: LCFF_X15_Y15_N23
\NIOS0|nios|A_mem_baddr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(12));

-- Location: LCCOMB_X16_Y12_N0
\NIOS0|nios|d_address_tag_field[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(12),
	datab => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	datad => \NIOS0|nios|A_mem_baddr\(12),
	combout => \NIOS0|nios|d_address_tag_field[1]~3_combout\);

-- Location: LCCOMB_X15_Y15_N20
\NIOS0|nios|A_dc_actual_tag[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	combout => \NIOS0|nios|A_dc_actual_tag[1]~feeder_combout\);

-- Location: LCFF_X15_Y15_N21
\NIOS0|nios|A_dc_actual_tag[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_actual_tag[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_actual_tag\(1));

-- Location: LCFF_X15_Y15_N9
\NIOS0|nios|A_dc_wb_tag[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|A_dc_actual_tag\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_tag\(1));

-- Location: LCFF_X16_Y12_N1
\NIOS0|nios|d_address_tag_field[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_tag_field[1]~3_combout\,
	sdata => \NIOS0|nios|A_dc_wb_tag\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_tag_field\(1));

-- Location: LCCOMB_X27_Y19_N14
\NIOS0|cmd_xbar_mux|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(48) = (\NIOS0|cmd_xbar_mux|saved_grant\(1) & ((\NIOS0|nios|ic_fill_tag\(1)) # ((\NIOS0|nios|d_address_tag_field\(1) & \NIOS0|cmd_xbar_mux|saved_grant\(0))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(1) & 
-- (((\NIOS0|nios|d_address_tag_field\(1) & \NIOS0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datab => \NIOS0|nios|ic_fill_tag\(1),
	datac => \NIOS0|nios|d_address_tag_field\(1),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_data\(48));

-- Location: M4K_X41_Y11
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y15_N10
\NIOS0|rsp_xbar_mux|src_data[11]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[11]~67_combout\ = (\NIOS0|rsp_xbar_mux|src_data[11]~49_combout\) # ((\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_data[11]~49_combout\,
	datab => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(11),
	combout => \NIOS0|rsp_xbar_mux|src_data[11]~67_combout\);

-- Location: LCFF_X32_Y15_N11
\NIOS0|nios|d_readdata_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[11]~67_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(11));

-- Location: LCCOMB_X26_Y11_N28
\NIOS0|nios|dc_data_wr_port_data[11]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|dc_data_wr_port_data[11]~44_combout\,
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(11),
	combout => \NIOS0|nios|dc_data_wr_port_data[11]~45_combout\);

-- Location: LCCOMB_X18_Y16_N0
\NIOS0|nios|A_dc_rd_data[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \NIOS0|nios|A_dc_rd_data[8]~feeder_combout\);

-- Location: LCFF_X18_Y16_N1
\NIOS0|nios|A_dc_rd_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[8]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(8));

-- Location: LCCOMB_X18_Y16_N20
\NIOS0|nios|A_dc_xfer_wr_data_nxt[8]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_rd_data\(8),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(8),
	datad => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[8]~14_combout\);

-- Location: LCFF_X18_Y16_N21
\NIOS0|nios|A_dc_xfer_wr_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[8]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(8));

-- Location: LCFF_X30_Y12_N29
\NIOS0|nios|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[5]~21_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(5));

-- Location: LCCOMB_X40_Y16_N30
\NIOS0|cmd_xbar_mux_004|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~10_combout\ = (\NIOS0|nios|d_writedata\(5) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(5),
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~10_combout\);

-- Location: LCFF_X40_Y16_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(5));

-- Location: LCCOMB_X40_Y16_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[5]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(5),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(5),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[5]~9_combout\);

-- Location: LCCOMB_X39_Y15_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[5]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~2_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[5]~4_combout\);

-- Location: LCCOMB_X35_Y15_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(7),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCFF_X35_Y15_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~19_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X33_Y11_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(7),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(7),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCCOMB_X38_Y16_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(9),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~56_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCFF_X38_Y16_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~57_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X37_Y16_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(8),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: LCFF_X37_Y16_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCFF_X39_Y15_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[5]~4_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(8),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X40_Y16_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(5),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(5),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X38_Y16_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~39_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCFF_X38_Y16_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~40_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X38_Y15_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(6),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: LCFF_X38_Y15_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X37_Y15_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(6),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCFF_X37_Y15_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~15_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X38_Y16_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(6),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(6),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X38_Y16_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(7),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCFF_X38_Y16_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[7]~8_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(8),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X37_Y16_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(7),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: LCFF_X37_Y16_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCFF_X39_Y15_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[4]~3_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(7),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X40_Y16_N2
\NIOS0|cmd_xbar_mux_004|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~5_combout\ = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(4),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~5_combout\);

-- Location: LCFF_X40_Y16_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(4));

-- Location: LCCOMB_X40_Y16_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(4),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[4]~4_combout\);

-- Location: LCCOMB_X38_Y15_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: LCFF_X38_Y15_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[3]~2_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(6),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X30_Y15_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(3),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X38_Y15_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(5),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCFF_X38_Y15_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~13_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X38_Y16_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(2),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(2),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X38_Y15_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[1]~1_combout\);

-- Location: LCCOMB_X38_Y16_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~17_combout\);

-- Location: LCFF_X38_Y16_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~17_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X38_Y15_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: LCFF_X38_Y15_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X37_Y15_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCFF_X37_Y15_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~3_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X30_Y15_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(3),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X38_Y16_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~26_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(6),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCFF_X38_Y16_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~27_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X38_Y16_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~18_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(5),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCFF_X38_Y16_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~19_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X38_Y15_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCFF_X38_Y15_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCFF_X38_Y15_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[1]~1_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(4),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X38_Y16_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(1),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(1),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X36_Y14_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~6_combout\);

-- Location: LCFF_X36_Y14_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(7));

-- Location: LCFF_X34_Y13_N21
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X34_Y13_N20
\NIOS0|rsp_xbar_mux|src_data[7]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[7]~62_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(7) & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[7]~62_combout\);

-- Location: LCCOMB_X33_Y11_N30
\NIOS0|cmd_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~4_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(7),
	combout => \NIOS0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X34_Y14_N26
\NIOS0|cmd_xbar_mux|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(32) = (\NIOS0|cmd_xbar_mux|saved_grant\(1)) # ((\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|nios|d_byteenable\(0),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(32));

-- Location: M4K_X41_Y25
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y13_N26
\NIOS0|rsp_xbar_mux|src_data[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[7]~26_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(7))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & (\NIOS0|rsp_xbar_demux|src0_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(7),
	combout => \NIOS0|rsp_xbar_mux|src_data[7]~26_combout\);

-- Location: LCCOMB_X34_Y13_N8
\NIOS0|rsp_xbar_mux|src_data[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(7) = (\NIOS0|rsp_xbar_mux|src_data[7]~62_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[7]~26_combout\) # ((\NIOS0|timer_s1_translator|av_readdata_pre\(7) & \NIOS0|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|av_readdata_pre\(7),
	datab => \NIOS0|rsp_xbar_mux|src_data[7]~62_combout\,
	datac => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datad => \NIOS0|rsp_xbar_mux|src_data[7]~26_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(7));

-- Location: LCFF_X34_Y13_N9
\NIOS0|nios|d_readdata_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(7));

-- Location: LCCOMB_X20_Y11_N8
\NIOS0|nios|dc_data_wr_port_data[7]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|dc_data_wr_port_data[7]~4_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(7),
	combout => \NIOS0|nios|dc_data_wr_port_data[7]~5_combout\);

-- Location: LCCOMB_X18_Y8_N8
\NIOS0|nios|A_dc_rd_data[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \NIOS0|nios|A_dc_rd_data[6]~feeder_combout\);

-- Location: LCFF_X18_Y8_N9
\NIOS0|nios|A_dc_rd_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(6));

-- Location: LCCOMB_X18_Y8_N26
\NIOS0|nios|A_dc_xfer_wr_data_nxt[6]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \NIOS0|nios|A_dc_rd_data\(6),
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[6]~15_combout\);

-- Location: LCFF_X18_Y8_N27
\NIOS0|nios|A_dc_xfer_wr_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[6]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(6));

-- Location: LCFF_X30_Y12_N11
\NIOS0|nios|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[6]~25_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(6));

-- Location: LCCOMB_X31_Y10_N28
\NIOS0|timer|period_l_register[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[6]~6_combout\ = !\NIOS0|nios|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(6),
	combout => \NIOS0|timer|period_l_register[6]~6_combout\);

-- Location: LCFF_X31_Y10_N29
\NIOS0|timer|period_l_register[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[6]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(6));

-- Location: LCFF_X31_Y9_N13
\NIOS0|timer|internal_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[6]~44_combout\,
	sdata => \NIOS0|timer|period_l_register\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(6));

-- Location: LCCOMB_X30_Y9_N28
\NIOS0|timer|counter_snapshot[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[6]~3_combout\ = !\NIOS0|timer|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(6),
	combout => \NIOS0|timer|counter_snapshot[6]~3_combout\);

-- Location: LCFF_X30_Y9_N29
\NIOS0|timer|counter_snapshot[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[6]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(6));

-- Location: LCCOMB_X30_Y9_N14
\NIOS0|timer|read_mux_out~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~13_combout\ = (!\NIOS0|nios|d_address_offset_field\(0) & (\NIOS0|nios|d_address_offset_field\(2) & (!\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|counter_snapshot\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|counter_snapshot\(6),
	combout => \NIOS0|timer|read_mux_out~13_combout\);

-- Location: LCCOMB_X31_Y12_N10
\NIOS0|timer|period_h_register[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[6]~3_combout\ = !\NIOS0|nios|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(6),
	combout => \NIOS0|timer|period_h_register[6]~3_combout\);

-- Location: LCFF_X31_Y12_N11
\NIOS0|timer|period_h_register[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[6]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(6));

-- Location: LCFF_X31_Y8_N13
\NIOS0|timer|internal_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[22]~76_combout\,
	sdata => \NIOS0|timer|period_h_register\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(22));

-- Location: LCCOMB_X30_Y9_N24
\NIOS0|timer|counter_snapshot[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[22]~4_combout\ = !\NIOS0|timer|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(22),
	combout => \NIOS0|timer|counter_snapshot[22]~4_combout\);

-- Location: LCFF_X30_Y9_N25
\NIOS0|timer|counter_snapshot[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[22]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(22));

-- Location: LCCOMB_X31_Y10_N20
\NIOS0|timer|read_mux_out[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[6]~12_combout\ = (\NIOS0|timer|Equal6~2_combout\ & (((\NIOS0|timer|Equal6~1_combout\ & !\NIOS0|timer|period_h_register\(6))) # (!\NIOS0|timer|period_l_register\(6)))) # (!\NIOS0|timer|Equal6~2_combout\ & 
-- (\NIOS0|timer|Equal6~1_combout\ & ((!\NIOS0|timer|period_h_register\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~2_combout\,
	datab => \NIOS0|timer|Equal6~1_combout\,
	datac => \NIOS0|timer|period_l_register\(6),
	datad => \NIOS0|timer|period_h_register\(6),
	combout => \NIOS0|timer|read_mux_out[6]~12_combout\);

-- Location: LCCOMB_X30_Y9_N8
\NIOS0|timer|read_mux_out[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[6]~14_combout\ = (\NIOS0|timer|read_mux_out~13_combout\) # ((\NIOS0|timer|read_mux_out[6]~12_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~3_combout\,
	datab => \NIOS0|timer|read_mux_out~13_combout\,
	datac => \NIOS0|timer|counter_snapshot\(22),
	datad => \NIOS0|timer|read_mux_out[6]~12_combout\,
	combout => \NIOS0|timer|read_mux_out[6]~14_combout\);

-- Location: LCFF_X30_Y9_N9
\NIOS0|timer|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[6]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(6));

-- Location: LCCOMB_X32_Y13_N18
\NIOS0|timer_s1_translator|av_readdata_pre[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|av_readdata_pre[6]~feeder_combout\ = \NIOS0|timer|readdata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|readdata\(6),
	combout => \NIOS0|timer_s1_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: LCFF_X32_Y13_N19
\NIOS0|timer_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator|av_readdata_pre[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X32_Y13_N24
\NIOS0|rsp_xbar_mux|src_data[6]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[6]~63_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(6) & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datab => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[6]~63_combout\);

-- Location: LCCOMB_X32_Y13_N8
\NIOS0|rsp_xbar_mux|src_data[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(6) = (\NIOS0|rsp_xbar_mux|src_data[6]~29_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[6]~63_combout\) # ((\NIOS0|timer_s1_translator|av_readdata_pre\(6) & \NIOS0|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_data[6]~29_combout\,
	datab => \NIOS0|timer_s1_translator|av_readdata_pre\(6),
	datac => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datad => \NIOS0|rsp_xbar_mux|src_data[6]~63_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(6));

-- Location: LCFF_X32_Y13_N9
\NIOS0|nios|d_readdata_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(6));

-- Location: LCCOMB_X29_Y12_N8
\NIOS0|nios|dc_data_wr_port_data[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_data[6]~22_combout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(6),
	combout => \NIOS0|nios|dc_data_wr_port_data[6]~23_combout\);

-- Location: LCCOMB_X16_Y9_N20
\NIOS0|nios|M_inst_result[5]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_alu_result\(5),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \NIOS0|nios|M_inst_result[5]~15_combout\);

-- Location: LCFF_X16_Y9_N21
\NIOS0|nios|A_inst_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[5]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(5));

-- Location: LCCOMB_X19_Y9_N18
\NIOS0|nios|A_wr_data_unfiltered[5]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld16_data[13]~4_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datad => \NIOS0|nios|A_inst_result\(5),
	combout => \NIOS0|nios|A_wr_data_unfiltered[5]~33_combout\);

-- Location: LCCOMB_X19_Y9_N8
\NIOS0|nios|A_slow_inst_result[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(5),
	datab => \NIOS0|nios|d_readdata_d1\(21),
	datad => \NIOS0|nios|A_ld_align_sh16~regout\,
	combout => \NIOS0|nios|A_slow_inst_result[5]~5_combout\);

-- Location: LCFF_X19_Y9_N9
\NIOS0|nios|A_slow_inst_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[5]~5_combout\,
	sdata => \NIOS0|nios|A_slow_inst_result[13]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_sh8~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(5));

-- Location: LCCOMB_X19_Y9_N4
\NIOS0|nios|A_wr_data_unfiltered[5]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(21),
	datab => \NIOS0|nios|A_wr_data_unfiltered[5]~33_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(5),
	datad => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[5]~34_combout\);

-- Location: LCCOMB_X25_Y12_N12
\NIOS0|nios|E_rot_mask[5]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_src2\(0),
	datad => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	combout => \NIOS0|nios|E_rot_mask[5]~4_combout\);

-- Location: LCFF_X25_Y12_N13
\NIOS0|nios|M_rot_mask[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_mask[5]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_mask\(5));

-- Location: LCFF_X24_Y9_N29
\NIOS0|nios|A_rot_mask[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_mask\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_mask\(5));

-- Location: LCCOMB_X24_Y9_N2
\NIOS0|nios|A_shift_rot_result~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill0~regout\,
	datac => \NIOS0|nios|A_rot_pass0~regout\,
	datad => \NIOS0|nios|A_rot_mask\(5),
	combout => \NIOS0|nios|A_shift_rot_result~8_combout\);

-- Location: LCCOMB_X23_Y9_N16
\NIOS0|nios|A_shift_rot_result~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(5),
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_shift_rot_result~8_combout\,
	combout => \NIOS0|nios|A_shift_rot_result~9_combout\);

-- Location: LCFF_X23_Y9_N17
\NIOS0|nios|A_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(5));

-- Location: LCFF_X26_Y16_N11
\NIOS0|nios|A_mul_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[5]~42_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(5));

-- Location: LCCOMB_X18_Y17_N24
\NIOS0|nios|A_wr_data_unfiltered[5]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datab => \NIOS0|nios|A_shift_rot_result\(5),
	datac => \NIOS0|nios|A_mul_result\(5),
	datad => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[5]~32_combout\);

-- Location: LCCOMB_X18_Y17_N12
\NIOS0|nios|A_wr_data_unfiltered[5]~119\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[5]~34_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[5]~32_combout\,
	datad => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[5]~119_combout\);

-- Location: LCCOMB_X18_Y17_N18
\NIOS0|nios|D_src2_reg[5]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[5]~119_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	combout => \NIOS0|nios|D_src2_reg[5]~40_combout\);

-- Location: LCFF_X18_Y17_N13
\NIOS0|nios|W_wr_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[5]~119_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(5));

-- Location: LCCOMB_X18_Y17_N6
\NIOS0|nios|D_src2_reg[5]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[5]~40_combout\,
	datac => \NIOS0|nios|M_alu_result\(5),
	datad => \NIOS0|nios|W_wr_data\(5),
	combout => \NIOS0|nios|D_src2_reg[5]~41_combout\);

-- Location: LCCOMB_X20_Y17_N20
\NIOS0|nios|E_src2[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|D_src2_reg[5]~41_combout\,
	datad => \NIOS0|nios|E_alu_result\(5),
	combout => \NIOS0|nios|E_src2[5]~5_combout\);

-- Location: LCCOMB_X20_Y17_N6
\NIOS0|nios|E_src2_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2[5]~5_combout\,
	combout => \NIOS0|nios|E_src2_reg[5]~feeder_combout\);

-- Location: LCFF_X20_Y17_N7
\NIOS0|nios|E_src2_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(5));

-- Location: LCCOMB_X26_Y12_N8
\NIOS0|nios|M_st_data[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2_reg\(5),
	combout => \NIOS0|nios|M_st_data[5]~feeder_combout\);

-- Location: LCFF_X26_Y12_N9
\NIOS0|nios|M_st_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(5));

-- Location: LCFF_X26_Y12_N25
\NIOS0|nios|A_st_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(5));

-- Location: LCCOMB_X26_Y12_N24
\NIOS0|nios|dc_data_wr_port_data[5]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(5),
	datab => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datac => \NIOS0|nios|A_st_data\(5),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[5]~30_combout\);

-- Location: LCCOMB_X38_Y19_N28
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(6),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: LCFF_X38_Y19_N29
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(2));

-- Location: LCFF_X38_Y19_N11
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X37_Y18_N2
\NIOS0|cmd_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_payload~4_combout\ = (\NIOS0|nios|d_writedata\(3) & \NIOS0|cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(3),
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X40_Y16_N24
\NIOS0|cmd_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_payload~5_combout\ = (\NIOS0|nios|d_writedata\(4) & \NIOS0|cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(4),
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X40_Y16_N18
\NIOS0|cmd_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_payload~6_combout\ = (\NIOS0|cmd_xbar_mux_001|saved_grant\(0) & \NIOS0|nios|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(5),
	combout => \NIOS0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X40_Y16_N12
\NIOS0|cmd_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_payload~7_combout\ = (\NIOS0|nios|d_writedata\(6) & \NIOS0|cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(6),
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X33_Y11_N4
\NIOS0|cmd_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_payload~0_combout\ = (\NIOS0|nios|d_writedata\(7) & \NIOS0|cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(7),
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X40_Y20_N2
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]~feeder_combout\);

-- Location: LCFF_X40_Y20_N3
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(6));

-- Location: LCCOMB_X39_Y20_N20
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(9),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(6),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCFF_X39_Y20_N21
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~19_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(8));

-- Location: LCFF_X38_Y19_N9
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(8),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X38_Y19_N6
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(9),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: LCFF_X38_Y19_N7
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X38_Y19_N20
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(10),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: LCFF_X38_Y19_N21
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(6));

-- Location: LCFF_X38_Y19_N3
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X33_Y17_N8
\NIOS0|jtag_uart|av_readdata[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[5]~3_combout\ = (\NIOS0|jtag_uart|read_0~regout\ & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|read_0~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \NIOS0|jtag_uart|av_readdata[5]~3_combout\);

-- Location: LCFF_X33_Y17_N9
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[5]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X40_Y16_N20
\NIOS0|cmd_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~12_combout\ = (\NIOS0|nios|d_writedata\(5) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(5),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: M4K_X41_Y24
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y16_N18
\NIOS0|rsp_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~7_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(5) & !\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(5),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X32_Y16_N26
\NIOS0|rsp_xbar_mux|src_data[5]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[5]~36_combout\ = (\NIOS0|rsp_xbar_mux|src_data[5]~35_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~7_combout\) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- \NIOS0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_data[5]~35_combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datac => \NIOS0|rsp_xbar_mux|src_payload~7_combout\,
	datad => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[5]~36_combout\);

-- Location: LCFF_X32_Y16_N27
\NIOS0|nios|d_readdata_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[5]~36_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(5));

-- Location: LCCOMB_X26_Y12_N4
\NIOS0|nios|dc_data_wr_port_data[5]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|dc_data_wr_port_data[5]~30_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(5),
	combout => \NIOS0|nios|dc_data_wr_port_data[5]~31_combout\);

-- Location: LCCOMB_X18_Y8_N30
\NIOS0|nios|A_dc_rd_data[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \NIOS0|nios|A_dc_rd_data[4]~feeder_combout\);

-- Location: LCFF_X18_Y8_N31
\NIOS0|nios|A_dc_rd_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(4));

-- Location: LCCOMB_X18_Y8_N24
\NIOS0|nios|A_dc_xfer_wr_data_nxt[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \NIOS0|nios|A_dc_rd_data\(4),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[4]~5_combout\);

-- Location: LCFF_X18_Y8_N25
\NIOS0|nios|A_dc_xfer_wr_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[4]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(4));

-- Location: LCFF_X29_Y14_N25
\NIOS0|nios|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[4]~6_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(4));

-- Location: LCCOMB_X40_Y16_N4
\NIOS0|timer|period_l_register[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[4]~4_combout\ = !\NIOS0|nios|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(4),
	combout => \NIOS0|timer|period_l_register[4]~4_combout\);

-- Location: LCFF_X40_Y16_N5
\NIOS0|timer|period_l_register[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[4]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(4));

-- Location: LCCOMB_X31_Y12_N6
\NIOS0|timer|read_mux_out[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[4]~24_combout\ = (\NIOS0|timer|Equal6~1_combout\ & ((\NIOS0|timer|period_h_register\(4)) # ((!\NIOS0|timer|period_l_register\(4) & \NIOS0|timer|Equal6~2_combout\)))) # (!\NIOS0|timer|Equal6~1_combout\ & 
-- (!\NIOS0|timer|period_l_register\(4) & ((\NIOS0|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~1_combout\,
	datab => \NIOS0|timer|period_l_register\(4),
	datac => \NIOS0|timer|period_h_register\(4),
	datad => \NIOS0|timer|Equal6~2_combout\,
	combout => \NIOS0|timer|read_mux_out[4]~24_combout\);

-- Location: LCCOMB_X30_Y9_N10
\NIOS0|timer|read_mux_out[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[4]~26_combout\ = (\NIOS0|timer|read_mux_out~25_combout\) # ((\NIOS0|timer|read_mux_out[4]~24_combout\) # ((\NIOS0|timer|counter_snapshot\(20) & \NIOS0|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|counter_snapshot\(20),
	datab => \NIOS0|timer|Equal6~3_combout\,
	datac => \NIOS0|timer|read_mux_out~25_combout\,
	datad => \NIOS0|timer|read_mux_out[4]~24_combout\,
	combout => \NIOS0|timer|read_mux_out[4]~26_combout\);

-- Location: LCFF_X30_Y9_N11
\NIOS0|timer|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[4]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(4));

-- Location: LCCOMB_X30_Y9_N2
\NIOS0|timer_s1_translator|av_readdata_pre[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|av_readdata_pre[4]~feeder_combout\ = \NIOS0|timer|readdata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|readdata\(4),
	combout => \NIOS0|timer_s1_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: LCFF_X30_Y9_N3
\NIOS0|timer_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator|av_readdata_pre[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X40_Y16_N22
\NIOS0|cmd_xbar_mux|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~16_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(4),
	combout => \NIOS0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: M4K_X41_Y1
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y13_N24
\NIOS0|rsp_xbar_mux|src_data[4]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[4]~42_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(4))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & (((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(4),
	combout => \NIOS0|rsp_xbar_mux|src_data[4]~42_combout\);

-- Location: LCCOMB_X34_Y13_N18
\NIOS0|rsp_xbar_mux|src_data[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(4) = (\NIOS0|rsp_xbar_mux|src_data[4]~64_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[4]~42_combout\) # ((\NIOS0|timer_s1_translator|av_readdata_pre\(4) & \NIOS0|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_data[4]~64_combout\,
	datab => \NIOS0|timer_s1_translator|av_readdata_pre\(4),
	datac => \NIOS0|rsp_xbar_mux|src_data[4]~42_combout\,
	datad => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data\(4));

-- Location: LCFF_X34_Y13_N19
\NIOS0|nios|d_readdata_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(4));

-- Location: LCCOMB_X29_Y11_N30
\NIOS0|nios|dc_data_wr_port_data[4]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|dc_data_wr_port_data[4]~38_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(4),
	combout => \NIOS0|nios|dc_data_wr_port_data[4]~39_combout\);

-- Location: LCCOMB_X20_Y11_N26
\NIOS0|nios|A_dc_xfer_wr_data_nxt[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data\(3),
	datab => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[3]~4_combout\);

-- Location: LCFF_X20_Y11_N27
\NIOS0|nios|A_dc_xfer_wr_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[3]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(3));

-- Location: LCFF_X33_Y11_N23
\NIOS0|nios|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[2]~3_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(2));

-- Location: LCCOMB_X37_Y18_N24
\NIOS0|cmd_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_payload~3_combout\ = (\NIOS0|cmd_xbar_mux_001|saved_grant\(0) & \NIOS0|nios|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(2),
	combout => \NIOS0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X40_Y20_N24
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]~feeder_combout\);

-- Location: LCFF_X40_Y20_N25
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(5));

-- Location: LCCOMB_X39_Y20_N30
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(8),
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(5),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCFF_X39_Y20_N31
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~18_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(7));

-- Location: LCFF_X38_Y20_N17
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(4));

-- Location: LCCOMB_X38_Y20_N16
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(7),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(4),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCCOMB_X38_Y20_N2
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCFF_X38_Y20_N3
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~17_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(6));

-- Location: LCFF_X38_Y20_N13
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(3));

-- Location: LCCOMB_X38_Y20_N12
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(6),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(3),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X38_Y20_N30
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~14_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCFF_X38_Y20_N31
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(5));

-- Location: LCFF_X38_Y19_N31
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(5),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X32_Y12_N0
\NIOS0|jtag_uart|av_readdata[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[2]~6_combout\ = (\NIOS0|jtag_uart|read_0~regout\ & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|jtag_uart|read_0~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \NIOS0|jtag_uart|av_readdata[2]~6_combout\);

-- Location: LCFF_X32_Y12_N1
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[2]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X31_Y10_N16
\NIOS0|timer|period_l_register[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[2]~2_combout\ = !\NIOS0|nios|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(2),
	combout => \NIOS0|timer|period_l_register[2]~2_combout\);

-- Location: LCFF_X31_Y10_N17
\NIOS0|timer|period_l_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(2));

-- Location: LCCOMB_X31_Y10_N0
\NIOS0|timer|read_mux_out[2]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[2]~35_combout\ = (\NIOS0|timer|Equal6~2_combout\ & (((\NIOS0|timer|Equal6~1_combout\ & !\NIOS0|timer|period_h_register\(2))) # (!\NIOS0|timer|period_l_register\(2)))) # (!\NIOS0|timer|Equal6~2_combout\ & 
-- (\NIOS0|timer|Equal6~1_combout\ & ((!\NIOS0|timer|period_h_register\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~2_combout\,
	datab => \NIOS0|timer|Equal6~1_combout\,
	datac => \NIOS0|timer|period_l_register\(2),
	datad => \NIOS0|timer|period_h_register\(2),
	combout => \NIOS0|timer|read_mux_out[2]~35_combout\);

-- Location: LCCOMB_X30_Y8_N26
\NIOS0|timer|counter_snapshot[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[2]~14_combout\ = !\NIOS0|timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(2),
	combout => \NIOS0|timer|counter_snapshot[2]~14_combout\);

-- Location: LCFF_X30_Y8_N27
\NIOS0|timer|counter_snapshot[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[2]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(2));

-- Location: LCCOMB_X30_Y8_N24
\NIOS0|timer|Equal6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal6~4_combout\ = (\NIOS0|nios|d_address_offset_field\(2) & (!\NIOS0|nios|d_address_offset_field\(1) & !\NIOS0|nios|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(2),
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|Equal6~4_combout\);

-- Location: LCCOMB_X30_Y8_N12
\NIOS0|timer|read_mux_out[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[2]~36_combout\ = (\NIOS0|timer|counter_snapshot\(18) & ((\NIOS0|timer|Equal6~3_combout\) # ((\NIOS0|timer|counter_snapshot\(2) & \NIOS0|timer|Equal6~4_combout\)))) # (!\NIOS0|timer|counter_snapshot\(18) & 
-- (\NIOS0|timer|counter_snapshot\(2) & (\NIOS0|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|counter_snapshot\(18),
	datab => \NIOS0|timer|counter_snapshot\(2),
	datac => \NIOS0|timer|Equal6~4_combout\,
	datad => \NIOS0|timer|Equal6~3_combout\,
	combout => \NIOS0|timer|read_mux_out[2]~36_combout\);

-- Location: LCCOMB_X32_Y12_N4
\NIOS0|timer|read_mux_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out\(2) = (\NIOS0|timer|read_mux_out[2]~35_combout\) # ((\NIOS0|timer|read_mux_out[2]~36_combout\) # ((\NIOS0|timer|control_register\(2) & \NIOS0|timer|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|control_register\(2),
	datab => \NIOS0|timer|read_mux_out[2]~35_combout\,
	datac => \NIOS0|timer|read_mux_out[2]~36_combout\,
	datad => \NIOS0|timer|Equal6~5_combout\,
	combout => \NIOS0|timer|read_mux_out\(2));

-- Location: LCFF_X32_Y12_N5
\NIOS0|timer|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(2));

-- Location: LCFF_X32_Y12_N31
\NIOS0|timer_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer|readdata\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X32_Y12_N30
\NIOS0|rsp_xbar_mux|src_data[2]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[2]~51_combout\ = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(2) & ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator|av_readdata_pre\(2))))) # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(2) & (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|timer_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(2),
	datab => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|timer_s1_translator|av_readdata_pre\(2),
	datad => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[2]~51_combout\);

-- Location: LCCOMB_X35_Y16_N22
\NIOS0|cmd_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~24_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(2),
	combout => \NIOS0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: M4K_X17_Y1
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y12_N18
\NIOS0|rsp_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~13_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(2),
	combout => \NIOS0|rsp_xbar_mux|src_payload~13_combout\);

-- Location: LCCOMB_X32_Y12_N28
\NIOS0|rsp_xbar_mux|src_data[2]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[2]~52_combout\ = (\NIOS0|rsp_xbar_mux|src_data[2]~51_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~13_combout\) # ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datac => \NIOS0|rsp_xbar_mux|src_data[2]~51_combout\,
	datad => \NIOS0|rsp_xbar_mux|src_payload~13_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[2]~52_combout\);

-- Location: LCFF_X32_Y12_N29
\NIOS0|nios|d_readdata_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[2]~52_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(2));

-- Location: LCCOMB_X15_Y14_N6
\NIOS0|nios|dc_data_wr_port_data[2]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|dc_data_wr_port_data[2]~54_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(2),
	combout => \NIOS0|nios|dc_data_wr_port_data[2]~55_combout\);

-- Location: LCCOMB_X18_Y8_N22
\NIOS0|nios|A_dc_rd_data[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \NIOS0|nios|A_dc_rd_data[2]~feeder_combout\);

-- Location: LCFF_X18_Y8_N23
\NIOS0|nios|A_dc_rd_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[2]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(2));

-- Location: LCCOMB_X18_Y8_N4
\NIOS0|nios|A_dc_xfer_wr_data_nxt[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \NIOS0|nios|A_dc_rd_data\(2),
	datac => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[2]~3_combout\);

-- Location: LCFF_X18_Y8_N5
\NIOS0|nios|A_dc_xfer_wr_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[2]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(2));

-- Location: LCFF_X33_Y11_N29
\NIOS0|nios|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[1]~2_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(1));

-- Location: LCCOMB_X33_Y17_N10
\NIOS0|cmd_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~28_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(1),
	combout => \NIOS0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: M4K_X17_Y25
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y13_N0
\NIOS0|rsp_xbar_mux|src_data[1]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[1]~56_combout\ = (\NIOS0|rsp_xbar_demux|src0_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(1)) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- \NIOS0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux|src0_valid~combout\ & (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(1),
	datad => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data[1]~56_combout\);

-- Location: LCCOMB_X31_Y14_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(6),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(7),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(5),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X36_Y13_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X36_Y16_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~37_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(26),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCFF_X36_Y16_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~38_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(25));

-- Location: LCCOMB_X39_Y14_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(25),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[25]~feeder_combout\);

-- Location: LCFF_X39_Y14_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[25]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X39_Y14_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|always1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(25),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X36_Y13_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|always1~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCFF_X36_Y13_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCCOMB_X36_Y13_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(1),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~22_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~2_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_ready~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~31_combout\);

-- Location: LCCOMB_X36_Y13_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~31_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[1]~feeder_combout\);

-- Location: LCFF_X36_Y13_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[1]~feeder_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(1));

-- Location: LCFF_X32_Y13_N27
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X32_Y13_N26
\NIOS0|rsp_xbar_mux|src_data[1]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[1]~69_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(1) & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datab => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[1]~69_combout\);

-- Location: LCCOMB_X32_Y13_N10
\NIOS0|rsp_xbar_mux|src_data[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(1) = (\NIOS0|rsp_xbar_mux|src_data[1]~56_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[1]~69_combout\) # ((\NIOS0|timer_s1_translator|av_readdata_pre\(1) & \NIOS0|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|av_readdata_pre\(1),
	datab => \NIOS0|rsp_xbar_mux|src_data[1]~56_combout\,
	datac => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datad => \NIOS0|rsp_xbar_mux|src_data[1]~69_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(1));

-- Location: LCFF_X32_Y13_N11
\NIOS0|nios|d_readdata_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(1));

-- Location: LCCOMB_X22_Y11_N12
\NIOS0|nios|dc_data_wr_port_data[1]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|dc_data_wr_port_data[1]~58_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(1),
	combout => \NIOS0|nios|dc_data_wr_port_data[1]~59_combout\);

-- Location: LCCOMB_X19_Y11_N0
\NIOS0|nios|A_dc_rd_data[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \NIOS0|nios|A_dc_rd_data[1]~feeder_combout\);

-- Location: LCFF_X19_Y11_N1
\NIOS0|nios|A_dc_rd_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(1));

-- Location: LCCOMB_X19_Y11_N4
\NIOS0|nios|A_dc_xfer_wr_data_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datad => \NIOS0|nios|A_dc_rd_data\(1),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[1]~2_combout\);

-- Location: LCFF_X19_Y11_N5
\NIOS0|nios|A_dc_xfer_wr_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(1));

-- Location: LCFF_X30_Y15_N1
\NIOS0|nios|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[3]~4_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(3));

-- Location: LCCOMB_X30_Y10_N28
\NIOS0|timer|counter_is_running~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_is_running~1_combout\ = (\NIOS0|timer|control_wr_strobe~combout\ & ((\NIOS0|nios|d_writedata\(2)) # ((\NIOS0|timer|counter_is_running~0_combout\ & !\NIOS0|nios|d_writedata\(3))))) # (!\NIOS0|timer|control_wr_strobe~combout\ & 
-- (\NIOS0|timer|counter_is_running~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|counter_is_running~0_combout\,
	datab => \NIOS0|timer|control_wr_strobe~combout\,
	datac => \NIOS0|nios|d_writedata\(3),
	datad => \NIOS0|nios|d_writedata\(2),
	combout => \NIOS0|timer|counter_is_running~1_combout\);

-- Location: LCFF_X30_Y10_N29
\NIOS0|timer|counter_is_running\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_is_running~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_is_running~regout\);

-- Location: LCCOMB_X30_Y10_N6
\NIOS0|timer|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|always0~1_combout\ = (\NIOS0|timer|force_reload~regout\) # (\NIOS0|timer|counter_is_running~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|force_reload~regout\,
	datad => \NIOS0|timer|counter_is_running~regout\,
	combout => \NIOS0|timer|always0~1_combout\);

-- Location: LCFF_X31_Y9_N23
\NIOS0|timer|internal_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[11]~54_combout\,
	sdata => \NIOS0|timer|period_l_register\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(11));

-- Location: LCCOMB_X31_Y9_N24
\NIOS0|timer|internal_counter[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[12]~56_combout\ = (\NIOS0|timer|internal_counter\(12) & ((GND) # (!\NIOS0|timer|internal_counter[11]~55\))) # (!\NIOS0|timer|internal_counter\(12) & (\NIOS0|timer|internal_counter[11]~55\ $ (GND)))
-- \NIOS0|timer|internal_counter[12]~57\ = CARRY((\NIOS0|timer|internal_counter\(12)) # (!\NIOS0|timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(12),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[11]~55\,
	combout => \NIOS0|timer|internal_counter[12]~56_combout\,
	cout => \NIOS0|timer|internal_counter[12]~57\);

-- Location: LCCOMB_X31_Y9_N26
\NIOS0|timer|internal_counter[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[13]~58_combout\ = (\NIOS0|timer|internal_counter\(13) & (\NIOS0|timer|internal_counter[12]~57\ $ (GND))) # (!\NIOS0|timer|internal_counter\(13) & (!\NIOS0|timer|internal_counter[12]~57\ & VCC))
-- \NIOS0|timer|internal_counter[13]~59\ = CARRY((\NIOS0|timer|internal_counter\(13) & !\NIOS0|timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(13),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[12]~57\,
	combout => \NIOS0|timer|internal_counter[13]~58_combout\,
	cout => \NIOS0|timer|internal_counter[13]~59\);

-- Location: LCCOMB_X32_Y9_N0
\NIOS0|timer|period_l_register[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[13]~9_combout\ = !\NIOS0|nios|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(13),
	combout => \NIOS0|timer|period_l_register[13]~9_combout\);

-- Location: LCFF_X32_Y9_N1
\NIOS0|timer|period_l_register[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[13]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(13));

-- Location: LCFF_X31_Y9_N27
\NIOS0|timer|internal_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[13]~58_combout\,
	sdata => \NIOS0|timer|period_l_register\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(13));

-- Location: LCCOMB_X31_Y9_N28
\NIOS0|timer|internal_counter[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[14]~60_combout\ = (\NIOS0|timer|internal_counter\(14) & (!\NIOS0|timer|internal_counter[13]~59\)) # (!\NIOS0|timer|internal_counter\(14) & ((\NIOS0|timer|internal_counter[13]~59\) # (GND)))
-- \NIOS0|timer|internal_counter[14]~61\ = CARRY((!\NIOS0|timer|internal_counter[13]~59\) # (!\NIOS0|timer|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(14),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[13]~59\,
	combout => \NIOS0|timer|internal_counter[14]~60_combout\,
	cout => \NIOS0|timer|internal_counter[14]~61\);

-- Location: LCCOMB_X32_Y9_N2
\NIOS0|timer|period_l_register[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[14]~10_combout\ = !\NIOS0|nios|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(14),
	combout => \NIOS0|timer|period_l_register[14]~10_combout\);

-- Location: LCFF_X32_Y9_N3
\NIOS0|timer|period_l_register[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[14]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(14));

-- Location: LCFF_X31_Y9_N29
\NIOS0|timer|internal_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[14]~60_combout\,
	sdata => \NIOS0|timer|period_l_register\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(14));

-- Location: LCCOMB_X31_Y9_N30
\NIOS0|timer|internal_counter[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[15]~62_combout\ = (\NIOS0|timer|internal_counter\(15) & (\NIOS0|timer|internal_counter[14]~61\ & VCC)) # (!\NIOS0|timer|internal_counter\(15) & (!\NIOS0|timer|internal_counter[14]~61\))
-- \NIOS0|timer|internal_counter[15]~63\ = CARRY((!\NIOS0|timer|internal_counter\(15) & !\NIOS0|timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(15),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[14]~61\,
	combout => \NIOS0|timer|internal_counter[15]~62_combout\,
	cout => \NIOS0|timer|internal_counter[15]~63\);

-- Location: LCFF_X32_Y9_N29
\NIOS0|timer|period_l_register[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(15));

-- Location: LCFF_X31_Y9_N31
\NIOS0|timer|internal_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[15]~62_combout\,
	sdata => \NIOS0|timer|period_l_register\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(15));

-- Location: LCCOMB_X31_Y8_N0
\NIOS0|timer|internal_counter[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[16]~64_combout\ = (\NIOS0|timer|internal_counter\(16) & (!\NIOS0|timer|internal_counter[15]~63\)) # (!\NIOS0|timer|internal_counter\(16) & ((\NIOS0|timer|internal_counter[15]~63\) # (GND)))
-- \NIOS0|timer|internal_counter[16]~65\ = CARRY((!\NIOS0|timer|internal_counter[15]~63\) # (!\NIOS0|timer|internal_counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(16),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[15]~63\,
	combout => \NIOS0|timer|internal_counter[16]~64_combout\,
	cout => \NIOS0|timer|internal_counter[16]~65\);

-- Location: LCFF_X31_Y8_N1
\NIOS0|timer|internal_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[16]~64_combout\,
	sdata => \NIOS0|timer|period_h_register\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(16));

-- Location: LCFF_X31_Y12_N17
\NIOS0|timer|period_h_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(1));

-- Location: LCFF_X31_Y8_N3
\NIOS0|timer|internal_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[17]~66_combout\,
	sdata => \NIOS0|timer|period_h_register\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(17));

-- Location: LCCOMB_X30_Y8_N18
\NIOS0|timer|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~5_combout\ = (\NIOS0|timer|internal_counter\(19) & (!\NIOS0|timer|internal_counter\(17) & (\NIOS0|timer|internal_counter\(16) & \NIOS0|timer|internal_counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(19),
	datab => \NIOS0|timer|internal_counter\(17),
	datac => \NIOS0|timer|internal_counter\(16),
	datad => \NIOS0|timer|internal_counter\(18),
	combout => \NIOS0|timer|Equal0~5_combout\);

-- Location: LCFF_X31_Y12_N9
\NIOS0|timer|period_h_register[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(5));

-- Location: LCFF_X31_Y8_N11
\NIOS0|timer|internal_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[21]~74_combout\,
	sdata => \NIOS0|timer|period_h_register\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(21));

-- Location: LCCOMB_X30_Y8_N20
\NIOS0|timer|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~6_combout\ = (\NIOS0|timer|internal_counter\(23) & (!\NIOS0|timer|internal_counter\(21) & (!\NIOS0|timer|internal_counter\(20) & \NIOS0|timer|internal_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(23),
	datab => \NIOS0|timer|internal_counter\(21),
	datac => \NIOS0|timer|internal_counter\(20),
	datad => \NIOS0|timer|internal_counter\(22),
	combout => \NIOS0|timer|Equal0~6_combout\);

-- Location: LCCOMB_X32_Y8_N20
\NIOS0|timer|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~8_combout\ = (\NIOS0|timer|internal_counter\(28) & (!\NIOS0|timer|internal_counter\(29) & (!\NIOS0|timer|internal_counter\(31) & !\NIOS0|timer|internal_counter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(28),
	datab => \NIOS0|timer|internal_counter\(29),
	datac => \NIOS0|timer|internal_counter\(31),
	datad => \NIOS0|timer|internal_counter\(30),
	combout => \NIOS0|timer|Equal0~8_combout\);

-- Location: LCCOMB_X30_Y8_N6
\NIOS0|timer|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~9_combout\ = (\NIOS0|timer|Equal0~7_combout\ & (\NIOS0|timer|Equal0~5_combout\ & (\NIOS0|timer|Equal0~6_combout\ & \NIOS0|timer|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal0~7_combout\,
	datab => \NIOS0|timer|Equal0~5_combout\,
	datac => \NIOS0|timer|Equal0~6_combout\,
	datad => \NIOS0|timer|Equal0~8_combout\,
	combout => \NIOS0|timer|Equal0~9_combout\);

-- Location: LCCOMB_X31_Y9_N6
\NIOS0|timer|internal_counter[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[3]~38_combout\ = (\NIOS0|timer|internal_counter\(3) & (\NIOS0|timer|internal_counter[2]~37\ $ (GND))) # (!\NIOS0|timer|internal_counter\(3) & (!\NIOS0|timer|internal_counter[2]~37\ & VCC))
-- \NIOS0|timer|internal_counter[3]~39\ = CARRY((\NIOS0|timer|internal_counter\(3) & !\NIOS0|timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(3),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[2]~37\,
	combout => \NIOS0|timer|internal_counter[3]~38_combout\,
	cout => \NIOS0|timer|internal_counter[3]~39\);

-- Location: LCFF_X31_Y9_N7
\NIOS0|timer|internal_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[3]~38_combout\,
	sdata => \NIOS0|timer|period_l_register\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(3));

-- Location: LCCOMB_X30_Y8_N0
\NIOS0|timer|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~0_combout\ = (\NIOS0|timer|internal_counter\(2) & (\NIOS0|timer|internal_counter\(1) & (\NIOS0|timer|internal_counter\(3) & \NIOS0|timer|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|internal_counter\(2),
	datab => \NIOS0|timer|internal_counter\(1),
	datac => \NIOS0|timer|internal_counter\(3),
	datad => \NIOS0|timer|internal_counter\(0),
	combout => \NIOS0|timer|Equal0~0_combout\);

-- Location: LCFF_X31_Y10_N25
\NIOS0|timer|period_l_register[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(12));

-- Location: LCFF_X31_Y9_N25
\NIOS0|timer|internal_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[12]~56_combout\,
	sdata => \NIOS0|timer|period_l_register\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(12));

-- Location: LCCOMB_X32_Y8_N8
\NIOS0|timer|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~3_combout\ = (!\NIOS0|timer|internal_counter\(12) & \NIOS0|timer|internal_counter\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(12),
	datad => \NIOS0|timer|internal_counter\(13),
	combout => \NIOS0|timer|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y8_N10
\NIOS0|timer|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~4_combout\ = (\NIOS0|timer|Equal0~2_combout\ & (\NIOS0|timer|internal_counter\(14) & (\NIOS0|timer|Equal0~3_combout\ & !\NIOS0|timer|internal_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal0~2_combout\,
	datab => \NIOS0|timer|internal_counter\(14),
	datac => \NIOS0|timer|Equal0~3_combout\,
	datad => \NIOS0|timer|internal_counter\(15),
	combout => \NIOS0|timer|Equal0~4_combout\);

-- Location: LCCOMB_X30_Y10_N2
\NIOS0|timer|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal0~10_combout\ = (\NIOS0|timer|Equal0~1_combout\ & (\NIOS0|timer|Equal0~9_combout\ & (\NIOS0|timer|Equal0~0_combout\ & \NIOS0|timer|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal0~1_combout\,
	datab => \NIOS0|timer|Equal0~9_combout\,
	datac => \NIOS0|timer|Equal0~0_combout\,
	datad => \NIOS0|timer|Equal0~4_combout\,
	combout => \NIOS0|timer|Equal0~10_combout\);

-- Location: LCCOMB_X30_Y10_N10
\NIOS0|timer|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|always0~0_combout\ = (\NIOS0|timer|force_reload~regout\) # (\NIOS0|timer|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|force_reload~regout\,
	datad => \NIOS0|timer|Equal0~10_combout\,
	combout => \NIOS0|timer|always0~0_combout\);

-- Location: LCFF_X31_Y9_N1
\NIOS0|timer|internal_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[0]~32_combout\,
	sdata => \NIOS0|timer|period_l_register\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(0));

-- Location: LCCOMB_X31_Y9_N2
\NIOS0|timer|internal_counter[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[1]~34_combout\ = (\NIOS0|timer|internal_counter\(1) & (\NIOS0|timer|internal_counter[0]~33\ $ (GND))) # (!\NIOS0|timer|internal_counter\(1) & (!\NIOS0|timer|internal_counter[0]~33\ & VCC))
-- \NIOS0|timer|internal_counter[1]~35\ = CARRY((\NIOS0|timer|internal_counter\(1) & !\NIOS0|timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(1),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[0]~33\,
	combout => \NIOS0|timer|internal_counter[1]~34_combout\,
	cout => \NIOS0|timer|internal_counter[1]~35\);

-- Location: LCCOMB_X31_Y10_N6
\NIOS0|timer|period_l_register[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[1]~1_combout\ = !\NIOS0|nios|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(1),
	combout => \NIOS0|timer|period_l_register[1]~1_combout\);

-- Location: LCFF_X31_Y10_N7
\NIOS0|timer|period_l_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(1));

-- Location: LCFF_X31_Y9_N3
\NIOS0|timer|internal_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[1]~34_combout\,
	sdata => \NIOS0|timer|period_l_register\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(1));

-- Location: LCCOMB_X31_Y9_N4
\NIOS0|timer|internal_counter[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[2]~36_combout\ = (\NIOS0|timer|internal_counter\(2) & (!\NIOS0|timer|internal_counter[1]~35\)) # (!\NIOS0|timer|internal_counter\(2) & ((\NIOS0|timer|internal_counter[1]~35\) # (GND)))
-- \NIOS0|timer|internal_counter[2]~37\ = CARRY((!\NIOS0|timer|internal_counter[1]~35\) # (!\NIOS0|timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(2),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[1]~35\,
	combout => \NIOS0|timer|internal_counter[2]~36_combout\,
	cout => \NIOS0|timer|internal_counter[2]~37\);

-- Location: LCFF_X31_Y9_N5
\NIOS0|timer|internal_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[2]~36_combout\,
	sdata => \NIOS0|timer|period_l_register\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(2));

-- Location: LCCOMB_X31_Y9_N8
\NIOS0|timer|internal_counter[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[4]~40_combout\ = (\NIOS0|timer|internal_counter\(4) & (!\NIOS0|timer|internal_counter[3]~39\)) # (!\NIOS0|timer|internal_counter\(4) & ((\NIOS0|timer|internal_counter[3]~39\) # (GND)))
-- \NIOS0|timer|internal_counter[4]~41\ = CARRY((!\NIOS0|timer|internal_counter[3]~39\) # (!\NIOS0|timer|internal_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(4),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[3]~39\,
	combout => \NIOS0|timer|internal_counter[4]~40_combout\,
	cout => \NIOS0|timer|internal_counter[4]~41\);

-- Location: LCFF_X31_Y9_N9
\NIOS0|timer|internal_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[4]~40_combout\,
	sdata => \NIOS0|timer|period_l_register\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(4));

-- Location: LCCOMB_X31_Y9_N14
\NIOS0|timer|internal_counter[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[7]~46_combout\ = (\NIOS0|timer|internal_counter\(7) & (\NIOS0|timer|internal_counter[6]~45\ $ (GND))) # (!\NIOS0|timer|internal_counter\(7) & (!\NIOS0|timer|internal_counter[6]~45\ & VCC))
-- \NIOS0|timer|internal_counter[7]~47\ = CARRY((\NIOS0|timer|internal_counter\(7) & !\NIOS0|timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(7),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[6]~45\,
	combout => \NIOS0|timer|internal_counter[7]~46_combout\,
	cout => \NIOS0|timer|internal_counter[7]~47\);

-- Location: LCCOMB_X31_Y10_N14
\NIOS0|timer|period_l_register[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[7]~7_combout\ = !\NIOS0|nios|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(7),
	combout => \NIOS0|timer|period_l_register[7]~7_combout\);

-- Location: LCFF_X31_Y10_N15
\NIOS0|timer|period_l_register[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[7]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(7));

-- Location: LCFF_X31_Y9_N15
\NIOS0|timer|internal_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[7]~46_combout\,
	sdata => \NIOS0|timer|period_l_register\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(7));

-- Location: LCCOMB_X31_Y9_N18
\NIOS0|timer|internal_counter[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|internal_counter[9]~50_combout\ = (\NIOS0|timer|internal_counter\(9) & (\NIOS0|timer|internal_counter[8]~49\ & VCC)) # (!\NIOS0|timer|internal_counter\(9) & (!\NIOS0|timer|internal_counter[8]~49\))
-- \NIOS0|timer|internal_counter[9]~51\ = CARRY((!\NIOS0|timer|internal_counter\(9) & !\NIOS0|timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|internal_counter\(9),
	datad => VCC,
	cin => \NIOS0|timer|internal_counter[8]~49\,
	combout => \NIOS0|timer|internal_counter[9]~50_combout\,
	cout => \NIOS0|timer|internal_counter[9]~51\);

-- Location: LCFF_X31_Y9_N19
\NIOS0|timer|internal_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[9]~50_combout\,
	sdata => \NIOS0|timer|period_l_register\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(9));

-- Location: LCCOMB_X32_Y9_N8
\NIOS0|timer|period_l_register[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_register[10]~8_combout\ = !\NIOS0|nios|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(10),
	combout => \NIOS0|timer|period_l_register[10]~8_combout\);

-- Location: LCFF_X32_Y9_N9
\NIOS0|timer|period_l_register[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_l_register[10]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_l_register\(10));

-- Location: LCFF_X31_Y9_N21
\NIOS0|timer|internal_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[10]~52_combout\,
	sdata => \NIOS0|timer|period_l_register\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(10));

-- Location: LCCOMB_X30_Y10_N16
\NIOS0|timer|counter_snapshot[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[10]~15_combout\ = !\NIOS0|timer|internal_counter\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(10),
	combout => \NIOS0|timer|counter_snapshot[10]~15_combout\);

-- Location: LCFF_X30_Y10_N17
\NIOS0|timer|counter_snapshot[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[10]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(10));

-- Location: LCCOMB_X30_Y10_N26
\NIOS0|timer|read_mux_out~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out~38_combout\ = (!\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|timer|counter_snapshot\(10) & !\NIOS0|nios|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(1),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|timer|counter_snapshot\(10),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|read_mux_out~38_combout\);

-- Location: LCCOMB_X32_Y9_N16
\NIOS0|timer|period_h_register[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_register[10]~6_combout\ = !\NIOS0|nios|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|d_writedata\(10),
	combout => \NIOS0|timer|period_h_register[10]~6_combout\);

-- Location: LCFF_X32_Y9_N17
\NIOS0|timer|period_h_register[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[10]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(10));

-- Location: LCFF_X31_Y8_N21
\NIOS0|timer|internal_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|internal_counter[26]~84_combout\,
	sdata => \NIOS0|timer|period_h_register\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|timer|always0~0_combout\,
	ena => \NIOS0|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|internal_counter\(26));

-- Location: LCCOMB_X29_Y9_N6
\NIOS0|timer|counter_snapshot[26]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[26]~16_combout\ = !\NIOS0|timer|internal_counter\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|internal_counter\(26),
	combout => \NIOS0|timer|counter_snapshot[26]~16_combout\);

-- Location: LCFF_X29_Y9_N7
\NIOS0|timer|counter_snapshot[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[26]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(26));

-- Location: LCCOMB_X32_Y9_N4
\NIOS0|timer|read_mux_out[10]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[10]~37_combout\ = (\NIOS0|timer|period_h_register\(10) & (((!\NIOS0|timer|period_l_register\(10) & \NIOS0|timer|Equal6~2_combout\)))) # (!\NIOS0|timer|period_h_register\(10) & ((\NIOS0|timer|Equal6~1_combout\) # 
-- ((!\NIOS0|timer|period_l_register\(10) & \NIOS0|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|period_h_register\(10),
	datab => \NIOS0|timer|Equal6~1_combout\,
	datac => \NIOS0|timer|period_l_register\(10),
	datad => \NIOS0|timer|Equal6~2_combout\,
	combout => \NIOS0|timer|read_mux_out[10]~37_combout\);

-- Location: LCCOMB_X22_Y10_N20
\NIOS0|timer|read_mux_out[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[10]~39_combout\ = (\NIOS0|timer|read_mux_out~38_combout\) # ((\NIOS0|timer|read_mux_out[10]~37_combout\) # ((\NIOS0|timer|Equal6~3_combout\ & \NIOS0|timer|counter_snapshot\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~3_combout\,
	datab => \NIOS0|timer|read_mux_out~38_combout\,
	datac => \NIOS0|timer|counter_snapshot\(26),
	datad => \NIOS0|timer|read_mux_out[10]~37_combout\,
	combout => \NIOS0|timer|read_mux_out[10]~39_combout\);

-- Location: LCFF_X22_Y10_N21
\NIOS0|timer|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out[10]~39_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(10));

-- Location: LCCOMB_X22_Y10_N2
\NIOS0|timer_s1_translator|av_readdata_pre[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|av_readdata_pre[10]~feeder_combout\ = \NIOS0|timer|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer|readdata\(10),
	combout => \NIOS0|timer_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: LCFF_X22_Y10_N3
\NIOS0|timer_s1_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator|av_readdata_pre[10]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X32_Y13_N22
\NIOS0|rsp_xbar_mux|src_data[10]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[10]~68_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(10) & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datab => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[10]~68_combout\);

-- Location: LCCOMB_X22_Y10_N0
\NIOS0|rsp_xbar_mux|src_data[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(10) = (\NIOS0|rsp_xbar_mux|src_data[10]~55_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[10]~68_combout\) # ((\NIOS0|timer_s1_translator|av_readdata_pre\(10) & \NIOS0|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_data[10]~55_combout\,
	datab => \NIOS0|timer_s1_translator|av_readdata_pre\(10),
	datac => \NIOS0|rsp_xbar_mux|src_data[10]~68_combout\,
	datad => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data\(10));

-- Location: LCFF_X22_Y10_N1
\NIOS0|nios|d_readdata_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(10));

-- Location: LCCOMB_X37_Y14_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~30_combout\);

-- Location: LCFF_X37_Y14_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(26));

-- Location: LCCOMB_X30_Y14_N18
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(26),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\);

-- Location: LCFF_X30_Y14_N19
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X30_Y14_N16
\NIOS0|rsp_xbar_mux|src_data[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(26) = (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(26) & ((\NIOS0|rsp_xbar_demux|src0_valid~combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(26) & \NIOS0|rsp_xbar_demux_004|src0_valid~combout\)))) 
-- # (!\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(26) & (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(26) & (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(26),
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datad => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(26));

-- Location: LCFF_X30_Y14_N17
\NIOS0|nios|d_readdata_d1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(26));

-- Location: LCCOMB_X22_Y10_N4
\NIOS0|nios|A_slow_inst_result[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_sh16~regout\,
	datab => \NIOS0|nios|d_readdata_d1\(10),
	datad => \NIOS0|nios|d_readdata_d1\(26),
	combout => \NIOS0|nios|A_slow_inst_result[10]~10_combout\);

-- Location: LCFF_X22_Y10_N5
\NIOS0|nios|A_slow_inst_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[10]~10_combout\,
	sdata => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(10));

-- Location: LCCOMB_X18_Y10_N30
\NIOS0|nios|A_wr_data_unfiltered[10]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datab => \NIOS0|nios|A_data_ram_ld16_data[10]~7_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(10),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[10]~50_combout\);

-- Location: LCCOMB_X25_Y9_N0
\NIOS0|nios|E_rot_pass1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_left~regout\,
	datab => \NIOS0|nios|E_src2\(3),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(4),
	combout => \NIOS0|nios|E_rot_pass1~0_combout\);

-- Location: LCCOMB_X25_Y9_N2
\NIOS0|nios|E_rot_pass1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_rot~regout\,
	datad => \NIOS0|nios|E_rot_pass1~0_combout\,
	combout => \NIOS0|nios|E_rot_pass1~1_combout\);

-- Location: LCFF_X25_Y9_N3
\NIOS0|nios|M_rot_pass1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_pass1~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_pass1~regout\);

-- Location: LCFF_X21_Y9_N29
\NIOS0|nios|A_rot_pass1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_pass1~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_pass1~regout\);

-- Location: LCCOMB_X25_Y12_N10
\NIOS0|nios|E_rot_mask[2]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_src2\(0),
	datad => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	combout => \NIOS0|nios|E_rot_mask[2]~7_combout\);

-- Location: LCFF_X25_Y12_N11
\NIOS0|nios|M_rot_mask[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_mask[2]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_mask\(2));

-- Location: LCFF_X24_Y9_N11
\NIOS0|nios|A_rot_mask[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_mask\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_mask\(2));

-- Location: LCCOMB_X21_Y9_N0
\NIOS0|nios|A_shift_rot_result~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot_sel_fill1~regout\,
	datac => \NIOS0|nios|A_rot_pass1~regout\,
	datad => \NIOS0|nios|A_rot_mask\(2),
	combout => \NIOS0|nios|A_shift_rot_result~20_combout\);

-- Location: LCCOMB_X24_Y14_N4
\NIOS0|nios|M_rot_step1[10]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(9),
	datab => \NIOS0|nios|E_src1\(10),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[10]~22_combout\);

-- Location: LCFF_X24_Y14_N5
\NIOS0|nios|M_rot_step1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[10]~22_combout\,
	sdata => \NIOS0|nios|M_rot_step1[8]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(10));

-- Location: LCCOMB_X19_Y10_N18
\NIOS0|nios|Mn_rot_step2[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(6),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(10),
	combout => \NIOS0|nios|Mn_rot_step2[10]~20_combout\);

-- Location: LCCOMB_X19_Y10_N22
\NIOS0|nios|Mn_rot_step2[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(2),
	datab => \NIOS0|nios|M_rot_step1\(2),
	datad => \NIOS0|nios|M_rot_step1\(30),
	combout => \NIOS0|nios|Mn_rot_step2[2]~4_combout\);

-- Location: LCFF_X19_Y10_N19
\NIOS0|nios|Mn_rot_step2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[10]~20_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[2]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(10));

-- Location: LCCOMB_X19_Y10_N8
\NIOS0|nios|Mn_rot_step2[26]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(26),
	datab => \NIOS0|nios|M_rot_step1\(22),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[26]~21_combout\);

-- Location: LCCOMB_X19_Y10_N20
\NIOS0|nios|Mn_rot_step2[18]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(14),
	datab => \NIOS0|nios|M_rot_step1\(18),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[18]~5_combout\);

-- Location: LCFF_X19_Y10_N9
\NIOS0|nios|Mn_rot_step2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[26]~21_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[18]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(26));

-- Location: LCCOMB_X19_Y10_N28
\NIOS0|nios|A_rot~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(10),
	datad => \NIOS0|nios|Mn_rot_step2\(26),
	combout => \NIOS0|nios|A_rot~10_combout\);

-- Location: LCFF_X19_Y10_N29
\NIOS0|nios|A_rot[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(10));

-- Location: LCCOMB_X18_Y10_N8
\NIOS0|nios|A_shift_rot_result~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_shift_rot_result~20_combout\,
	datac => \NIOS0|nios|A_rot\(10),
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~21_combout\);

-- Location: LCFF_X18_Y10_N9
\NIOS0|nios|A_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(10));

-- Location: LCCOMB_X18_Y10_N10
\NIOS0|nios|A_wr_data_unfiltered[10]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[10]~50_combout\,
	datac => \NIOS0|nios|A_shift_rot_result\(10),
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[10]~51_combout\);

-- Location: LCCOMB_X18_Y14_N12
\NIOS0|nios|A_wr_data_unfiltered[10]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[10]~51_combout\,
	datad => \NIOS0|nios|A_mul_result\(10),
	combout => \NIOS0|nios|A_wr_data_unfiltered[10]~52_combout\);

-- Location: LCCOMB_X18_Y14_N26
\NIOS0|nios|D_src1_reg[10]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|M_alu_result\(10),
	datac => \NIOS0|nios|A_wr_data_unfiltered[10]~52_combout\,
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[10]~30_combout\);

-- Location: LCCOMB_X18_Y14_N28
\NIOS0|nios|D_src1_reg[10]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|W_wr_data\(10),
	datab => \NIOS0|nios|D_src1_reg[10]~30_combout\,
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \NIOS0|nios|D_src1_reg[10]~31_combout\);

-- Location: LCCOMB_X19_Y14_N12
\NIOS0|nios|D_src1_reg[10]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_src1_reg[10]~31_combout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|E_alu_result\(10),
	combout => \NIOS0|nios|D_src1_reg[10]~32_combout\);

-- Location: LCFF_X19_Y14_N13
\NIOS0|nios|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[10]~32_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(10));

-- Location: LCCOMB_X18_Y16_N18
\NIOS0|nios|dc_data_rd_port_addr[8]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_stall~0_combout\,
	datac => \NIOS0|nios|dc_data_rd_port_addr[8]~16_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[11]~22_combout\,
	combout => \NIOS0|nios|dc_data_rd_port_addr[8]~17_combout\);

-- Location: LCCOMB_X20_Y16_N22
\NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Equal187~0_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[1]~2_combout\,
	combout => \NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi~0_combout\);

-- Location: LCFF_X20_Y16_N23
\NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi~regout\);

-- Location: LCCOMB_X18_Y11_N30
\NIOS0|nios|M_data_ram_ld_align_sign_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(1),
	datab => \NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \NIOS0|nios|M_data_ram_ld_align_sign_bit~0_combout\);

-- Location: LCCOMB_X18_Y11_N8
\NIOS0|nios|M_data_ram_ld_align_sign_bit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_data_ram_ld_align_sign_bit_16_hi~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \NIOS0|nios|M_data_ram_ld_align_sign_bit~0_combout\,
	combout => \NIOS0|nios|M_data_ram_ld_align_sign_bit~1_combout\);

-- Location: LCFF_X18_Y11_N9
\NIOS0|nios|A_data_ram_ld_align_sign_bit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_data_ram_ld_align_sign_bit~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_data_ram_ld_align_sign_bit~regout\);

-- Location: LCCOMB_X21_Y9_N16
\NIOS0|nios|A_data_ram_ld_align_fill_bit\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datad => \NIOS0|nios|A_data_ram_ld_align_sign_bit~regout\,
	combout => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\);

-- Location: LCCOMB_X21_Y10_N6
\NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datad => \NIOS0|nios|d_readdata_d1\(19),
	combout => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[3]~3_combout\);

-- Location: LCFF_X21_Y10_N7
\NIOS0|nios|A_slow_inst_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte2_data_aligned_nxt[3]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(19));

-- Location: LCCOMB_X20_Y10_N0
\NIOS0|nios|A_wr_data_unfiltered[19]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(19),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(19),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[19]~78_combout\);

-- Location: LCCOMB_X20_Y10_N2
\NIOS0|nios|A_wr_data_unfiltered[19]~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(19),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[19]~78_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[19]~79_combout\);

-- Location: LCCOMB_X20_Y13_N10
\NIOS0|nios|A_wr_data_unfiltered[19]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[19]~79_combout\,
	datad => \NIOS0|nios|A_mul_result\(19),
	combout => \NIOS0|nios|A_wr_data_unfiltered[19]~80_combout\);

-- Location: LCFF_X20_Y13_N11
\NIOS0|nios|W_wr_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[19]~80_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(19));

-- Location: LCFF_X24_Y13_N3
\NIOS0|nios|M_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(19),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(19));

-- Location: LCCOMB_X20_Y13_N18
\NIOS0|nios|D_src1_reg[19]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[19]~57_combout\,
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|W_wr_data\(19),
	datad => \NIOS0|nios|M_alu_result\(19),
	combout => \NIOS0|nios|D_src1_reg[19]~58_combout\);

-- Location: LCCOMB_X24_Y13_N24
\NIOS0|nios|D_src1_reg[19]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|D_src1_reg[19]~58_combout\,
	datad => \NIOS0|nios|E_alu_result\(19),
	combout => \NIOS0|nios|D_src1_reg[19]~59_combout\);

-- Location: LCFF_X24_Y13_N25
\NIOS0|nios|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[19]~59_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(19));

-- Location: LCCOMB_X23_Y12_N0
\NIOS0|nios|E_logic_result[20]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(20),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src2\(20),
	combout => \NIOS0|nios|E_logic_result[20]~15_combout\);

-- Location: LCCOMB_X23_Y12_N24
\NIOS0|nios|E_alu_result[20]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[21]~42_combout\,
	datac => \NIOS0|nios|E_ctrl_logic~regout\,
	datad => \NIOS0|nios|E_logic_result[20]~15_combout\,
	combout => \NIOS0|nios|E_alu_result\(20));

-- Location: LCFF_X23_Y12_N25
\NIOS0|nios|M_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(20),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(20));

-- Location: LCCOMB_X23_Y12_N16
\NIOS0|nios|M_inst_result[20]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|M_alu_result\(20),
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \NIOS0|nios|M_inst_result[20]~18_combout\);

-- Location: LCFF_X23_Y12_N17
\NIOS0|nios|A_inst_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[20]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(20));

-- Location: LCCOMB_X18_Y8_N12
\NIOS0|nios|M_inst_result[4]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \NIOS0|nios|M_alu_result\(4),
	combout => \NIOS0|nios|M_inst_result[4]~19_combout\);

-- Location: LCFF_X18_Y8_N13
\NIOS0|nios|A_inst_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[4]~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(4));

-- Location: LCCOMB_X20_Y10_N22
\NIOS0|nios|A_wr_data_unfiltered[4]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	datab => \NIOS0|nios|A_inst_result\(20),
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datad => \NIOS0|nios|A_inst_result\(4),
	combout => \NIOS0|nios|A_wr_data_unfiltered[4]~36_combout\);

-- Location: LCCOMB_X21_Y10_N20
\NIOS0|nios|A_slow_inst_result[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(4),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(20),
	combout => \NIOS0|nios|A_slow_inst_result[4]~4_combout\);

-- Location: LCFF_X21_Y10_N21
\NIOS0|nios|A_slow_inst_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[4]~4_combout\,
	sdata => \NIOS0|nios|A_slow_inst_result[12]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_sh8~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(4));

-- Location: LCCOMB_X20_Y10_N8
\NIOS0|nios|A_wr_data_unfiltered[4]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld16_data[12]~5_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[4]~36_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	datad => \NIOS0|nios|A_slow_inst_result\(4),
	combout => \NIOS0|nios|A_wr_data_unfiltered[4]~37_combout\);

-- Location: LCFF_X26_Y16_N9
\NIOS0|nios|A_mul_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[4]~40_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(4));

-- Location: LCCOMB_X24_Y9_N30
\NIOS0|nios|A_shift_rot_result~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill0~regout\,
	datac => \NIOS0|nios|A_rot_mask\(4),
	datad => \NIOS0|nios|A_rot_pass0~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~10_combout\);

-- Location: LCCOMB_X24_Y10_N2
\NIOS0|nios|A_rot~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(20),
	datad => \NIOS0|nios|Mn_rot_step2\(4),
	combout => \NIOS0|nios|A_rot~5_combout\);

-- Location: LCFF_X24_Y10_N3
\NIOS0|nios|A_rot[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(4));

-- Location: LCCOMB_X24_Y9_N0
\NIOS0|nios|A_shift_rot_result~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_shift_rot_result~10_combout\,
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_rot\(4),
	combout => \NIOS0|nios|A_shift_rot_result~11_combout\);

-- Location: LCFF_X24_Y9_N1
\NIOS0|nios|A_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(4));

-- Location: LCCOMB_X18_Y17_N20
\NIOS0|nios|A_wr_data_unfiltered[4]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datab => \NIOS0|nios|A_mul_result\(4),
	datac => \NIOS0|nios|A_shift_rot_result\(4),
	datad => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[4]~35_combout\);

-- Location: LCCOMB_X18_Y17_N8
\NIOS0|nios|A_wr_data_unfiltered[4]~120\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[4]~37_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[4]~35_combout\,
	datad => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[4]~120_combout\);

-- Location: LCFF_X18_Y17_N9
\NIOS0|nios|W_wr_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[4]~120_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(4));

-- Location: LCCOMB_X18_Y17_N26
\NIOS0|nios|D_src2_reg[4]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[4]~42_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \NIOS0|nios|W_wr_data\(4),
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[4]~43_combout\);

-- Location: LCCOMB_X22_Y16_N0
\NIOS0|nios|E_src2[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|D_src2_reg[4]~43_combout\,
	datad => \NIOS0|nios|E_alu_result\(4),
	combout => \NIOS0|nios|E_src2[4]~4_combout\);

-- Location: LCCOMB_X22_Y16_N14
\NIOS0|nios|D_src2_imm[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_iw\(10),
	datad => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[4]~5_combout\);

-- Location: LCFF_X22_Y16_N1
\NIOS0|nios|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[4]~4_combout\,
	sdata => \NIOS0|nios|D_src2_imm[4]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(4));

-- Location: LCCOMB_X25_Y9_N30
\NIOS0|nios|E_rot_pass3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_left~regout\,
	datab => \NIOS0|nios|E_src2\(4),
	datac => \NIOS0|nios|E_src2\(3),
	datad => \NIOS0|nios|E_ctrl_rot~regout\,
	combout => \NIOS0|nios|E_rot_pass3~0_combout\);

-- Location: LCFF_X25_Y9_N31
\NIOS0|nios|M_rot_pass3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_pass3~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_pass3~regout\);

-- Location: LCFF_X22_Y9_N19
\NIOS0|nios|A_rot_pass3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_pass3~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_pass3~regout\);

-- Location: LCCOMB_X25_Y9_N4
\NIOS0|nios|E_rot_sel_fill3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datab => \NIOS0|nios|E_src2\(3),
	datad => \NIOS0|nios|E_src2\(4),
	combout => \NIOS0|nios|E_rot_sel_fill3~0_combout\);

-- Location: LCFF_X25_Y9_N5
\NIOS0|nios|M_rot_sel_fill3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_sel_fill3~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_sel_fill3~regout\);

-- Location: LCFF_X22_Y9_N25
\NIOS0|nios|A_rot_sel_fill3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_sel_fill3~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_sel_fill3~regout\);

-- Location: LCCOMB_X25_Y12_N14
\NIOS0|nios|E_rot_mask[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_src2\(1),
	datac => \NIOS0|nios|E_ctrl_shift_rot_right~regout\,
	datad => \NIOS0|nios|E_src2\(0),
	combout => \NIOS0|nios|E_rot_mask[0]~1_combout\);

-- Location: LCFF_X25_Y12_N15
\NIOS0|nios|M_rot_mask[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_rot_mask[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_mask\(0));

-- Location: LCFF_X24_Y9_N13
\NIOS0|nios|A_rot_mask[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_rot_mask\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot_mask\(0));

-- Location: LCCOMB_X22_Y9_N24
\NIOS0|nios|A_shift_rot_result~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot_pass3~regout\,
	datac => \NIOS0|nios|A_rot_sel_fill3~regout\,
	datad => \NIOS0|nios|A_rot_mask\(0),
	combout => \NIOS0|nios|A_shift_rot_result~48_combout\);

-- Location: LCCOMB_X22_Y9_N0
\NIOS0|nios|A_shift_rot_result~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(24),
	datac => \NIOS0|nios|A_shift_rot_result~48_combout\,
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~49_combout\);

-- Location: LCFF_X22_Y9_N1
\NIOS0|nios|A_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~49_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(24));

-- Location: LCCOMB_X22_Y9_N10
\NIOS0|nios|A_wr_data_unfiltered[24]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[24]~93_combout\,
	datad => \NIOS0|nios|A_shift_rot_result\(24),
	combout => \NIOS0|nios|A_wr_data_unfiltered[24]~94_combout\);

-- Location: LCCOMB_X23_Y13_N18
\NIOS0|nios|D_src2_reg[24]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[24]~94_combout\,
	datad => \NIOS0|nios|A_mul_result\(24),
	combout => \NIOS0|nios|D_src2_reg[24]~88_combout\);

-- Location: LCCOMB_X23_Y13_N24
\NIOS0|nios|D_src2_reg[24]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[24]~89_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|M_alu_result\(24),
	datad => \NIOS0|nios|D_src2_reg[24]~88_combout\,
	combout => \NIOS0|nios|D_src2_reg[24]~90_combout\);

-- Location: LCCOMB_X23_Y13_N4
\NIOS0|nios|D_src2[24]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|D_src2_reg[24]~90_combout\,
	datad => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	combout => \NIOS0|nios|D_src2[24]~48_combout\);

-- Location: LCCOMB_X23_Y13_N2
\NIOS0|nios|D_src2[24]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|E_alu_result\(24),
	datac => \NIOS0|nios|D_src2[24]~33_combout\,
	datad => \NIOS0|nios|D_src2[24]~48_combout\,
	combout => \NIOS0|nios|D_src2[24]~34_combout\);

-- Location: LCFF_X23_Y13_N3
\NIOS0|nios|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[24]~34_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(24));

-- Location: LCCOMB_X23_Y13_N14
\NIOS0|nios|E_logic_result[24]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(24),
	datab => \NIOS0|nios|E_src2\(24),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_logic_op\(0),
	combout => \NIOS0|nios|E_logic_result[24]~19_combout\);

-- Location: LCCOMB_X23_Y13_N16
\NIOS0|nios|E_alu_result[24]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[25]~50_combout\,
	datab => \NIOS0|nios|E_alu_result~0_combout\,
	datac => \NIOS0|nios|E_logic_result[24]~19_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(24));

-- Location: LCCOMB_X23_Y13_N20
\NIOS0|nios|D_src1_reg[24]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[24]~73_combout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(24),
	combout => \NIOS0|nios|D_src1_reg[24]~74_combout\);

-- Location: LCFF_X23_Y13_N21
\NIOS0|nios|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[24]~74_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(24));

-- Location: LCCOMB_X22_Y14_N18
\NIOS0|nios|E_alu_result[25]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|E_logic_result[25]~20_combout\,
	datac => \NIOS0|nios|E_ctrl_logic~regout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[26]~52_combout\,
	combout => \NIOS0|nios|E_alu_result\(25));

-- Location: LCCOMB_X18_Y12_N2
\NIOS0|nios|D_src1_reg[25]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_src1_reg[25]~76_combout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|E_alu_result\(25),
	combout => \NIOS0|nios|D_src1_reg[25]~77_combout\);

-- Location: LCFF_X18_Y12_N3
\NIOS0|nios|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[25]~77_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(25));

-- Location: LCCOMB_X24_Y12_N24
\NIOS0|nios|M_rot_step1[25]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(24),
	datab => \NIOS0|nios|E_src1\(25),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[25]~10_combout\);

-- Location: LCCOMB_X24_Y12_N20
\NIOS0|nios|M_rot_step1[23]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add8~1_combout\,
	datab => \NIOS0|nios|E_src1\(22),
	datad => \NIOS0|nios|E_src1\(23),
	combout => \NIOS0|nios|M_rot_step1[23]~27_combout\);

-- Location: LCFF_X24_Y12_N25
\NIOS0|nios|M_rot_step1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[25]~10_combout\,
	sdata => \NIOS0|nios|M_rot_step1[23]~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(25));

-- Location: LCCOMB_X23_Y8_N16
\NIOS0|nios|Mn_rot_step2[25]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(21),
	datab => \NIOS0|nios|M_rot_rn\(2),
	datad => \NIOS0|nios|M_rot_step1\(25),
	combout => \NIOS0|nios|Mn_rot_step2[25]~19_combout\);

-- Location: LCFF_X23_Y8_N27
\NIOS0|nios|Mn_rot_step2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[1]~2_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[25]~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(1));

-- Location: LCCOMB_X23_Y8_N24
\NIOS0|nios|A_rot~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(1),
	datad => \NIOS0|nios|Mn_rot_step2\(17),
	combout => \NIOS0|nios|A_rot~8_combout\);

-- Location: LCFF_X23_Y8_N25
\NIOS0|nios|A_rot[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(1));

-- Location: LCCOMB_X24_Y9_N26
\NIOS0|nios|A_shift_rot_result~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill0~regout\,
	datac => \NIOS0|nios|A_rot_mask\(1),
	datad => \NIOS0|nios|A_rot_pass0~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~16_combout\);

-- Location: LCCOMB_X24_Y9_N20
\NIOS0|nios|A_shift_rot_result~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_rot\(1),
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	datad => \NIOS0|nios|A_shift_rot_result~16_combout\,
	combout => \NIOS0|nios|A_shift_rot_result~17_combout\);

-- Location: LCFF_X24_Y9_N21
\NIOS0|nios|A_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(1));

-- Location: LCCOMB_X21_Y12_N26
\NIOS0|nios|A_wr_data_unfiltered[1]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_shift_rot_result\(1),
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(1),
	combout => \NIOS0|nios|A_wr_data_unfiltered[1]~44_combout\);

-- Location: LCCOMB_X18_Y10_N20
\NIOS0|nios|A_wr_data_unfiltered[1]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_inst_result\(1),
	datab => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datac => \NIOS0|nios|A_data_ram_ld16_data[9]~0_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[1]~45_combout\);

-- Location: LCFF_X23_Y12_N31
\NIOS0|nios|M_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(17),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(17));

-- Location: LCCOMB_X21_Y12_N8
\NIOS0|nios|M_inst_result[17]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(17),
	datad => \NIOS0|nios|M_alu_result\(17),
	combout => \NIOS0|nios|M_inst_result[17]~28_combout\);

-- Location: LCFF_X21_Y12_N9
\NIOS0|nios|A_inst_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[17]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(17));

-- Location: LCCOMB_X21_Y12_N12
\NIOS0|nios|A_wr_data_unfiltered[1]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_inst_result\(1),
	datab => \NIOS0|nios|A_wr_data_unfiltered[1]~45_combout\,
	datac => \NIOS0|nios|A_inst_result\(17),
	datad => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[1]~46_combout\);

-- Location: LCCOMB_X21_Y12_N0
\NIOS0|nios|A_wr_data_unfiltered[1]~123\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[1]~44_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[1]~46_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[1]~123_combout\);

-- Location: LCCOMB_X19_Y16_N4
\NIOS0|nios|D_src2_reg[6]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[6]~118_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|M_alu_result\(6),
	combout => \NIOS0|nios|D_src2_reg[6]~38_combout\);

-- Location: LCFF_X19_Y16_N31
\NIOS0|nios|W_wr_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[6]~118_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(6));

-- Location: LCCOMB_X19_Y16_N0
\NIOS0|nios|D_src2_reg[6]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \NIOS0|nios|D_src2_reg[6]~38_combout\,
	datad => \NIOS0|nios|W_wr_data\(6),
	combout => \NIOS0|nios|D_src2_reg[6]~39_combout\);

-- Location: LCCOMB_X19_Y16_N16
\NIOS0|nios|E_src2[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(6),
	datab => \NIOS0|nios|D_src2_reg[6]~39_combout\,
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|E_src2[6]~6_combout\);

-- Location: LCCOMB_X19_Y16_N20
\NIOS0|nios|D_src2_imm[6]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(12),
	datad => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[6]~3_combout\);

-- Location: LCFF_X19_Y16_N17
\NIOS0|nios|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[6]~6_combout\,
	sdata => \NIOS0|nios|D_src2_imm[6]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(6));

-- Location: LCCOMB_X19_Y16_N2
\NIOS0|nios|E_logic_result[6]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(6),
	datac => \NIOS0|nios|E_src2\(6),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[6]~2_combout\);

-- Location: LCCOMB_X19_Y16_N6
\NIOS0|nios|E_alu_result[6]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result[6]~4_combout\,
	datab => \NIOS0|nios|E_logic_result[6]~2_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(6));

-- Location: LCFF_X19_Y16_N7
\NIOS0|nios|M_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(6));

-- Location: LCCOMB_X16_Y13_N0
\NIOS0|nios|d_address_line_field[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(6),
	datab => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(6),
	combout => \NIOS0|nios|d_address_line_field[1]~4_combout\);

-- Location: LCCOMB_X16_Y13_N24
\NIOS0|nios|A_dc_wb_line[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mem_baddr\(6),
	combout => \NIOS0|nios|A_dc_wb_line[1]~feeder_combout\);

-- Location: LCFF_X16_Y13_N25
\NIOS0|nios|A_dc_wb_line[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_line[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_line\(1));

-- Location: LCFF_X16_Y13_N1
\NIOS0|nios|d_address_line_field[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_line_field[1]~4_combout\,
	sdata => \NIOS0|nios|A_dc_wb_line\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_line_field\(1));

-- Location: LCCOMB_X35_Y14_N20
\NIOS0|cmd_xbar_mux|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_data\(42) = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & ((\NIOS0|nios|d_address_line_field\(1)) # ((\NIOS0|nios|ic_fill_line\(1) & \NIOS0|cmd_xbar_mux|saved_grant\(1))))) # (!\NIOS0|cmd_xbar_mux|saved_grant\(0) & 
-- (((\NIOS0|nios|ic_fill_line\(1) & \NIOS0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|nios|d_address_line_field\(1),
	datac => \NIOS0|nios|ic_fill_line\(1),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux|src_data\(42));

-- Location: M4K_X17_Y7
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y14_N26
\NIOS0|rsp_xbar_mux_001|src_data[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data\(24) = (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(24)) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux|src1_valid~combout\ & (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(24) & ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(24),
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(24),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data\(24));

-- Location: LCFF_X30_Y14_N27
\NIOS0|nios|i_readdata_d1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data\(24),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(24));

-- Location: LCCOMB_X30_Y14_N20
\NIOS0|rsp_xbar_mux_001|src_data[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data\(25) = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(25) & ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(25) & 
-- \NIOS0|rsp_xbar_demux|src1_valid~combout\)))) # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(25) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(25) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(25),
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(25),
	datac => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data\(25));

-- Location: LCFF_X30_Y14_N21
\NIOS0|nios|i_readdata_d1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(25));

-- Location: LCCOMB_X30_Y14_N30
\NIOS0|rsp_xbar_mux_001|src_data[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data\(26) = (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(26) & ((\NIOS0|rsp_xbar_demux|src1_valid~combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(26) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))) # (!\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(26) & (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(26) & ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(26),
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data\(26));

-- Location: LCFF_X30_Y14_N31
\NIOS0|nios|i_readdata_d1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(26));

-- Location: LCCOMB_X32_Y14_N26
\NIOS0|rsp_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_payload~3_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(27) & \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(27),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X32_Y14_N16
\NIOS0|rsp_xbar_mux_001|src_data[27]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[27]~39_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~3_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datad => \NIOS0|rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[27]~39_combout\);

-- Location: LCFF_X32_Y14_N17
\NIOS0|nios|i_readdata_d1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[27]~39_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(27));

-- Location: M4K_X17_Y18
\NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_ic_data_module:nios_system_NIOS_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|i_readdatavalid_d1~regout\,
	portbrewe => \NIOS0|nios|F_stall~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y19_N0
\NIOS0|nios|F_iw[27]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[27]~28_combout\);

-- Location: LCFF_X16_Y19_N1
\NIOS0|nios|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[27]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(27));

-- Location: LCCOMB_X16_Y19_N26
\NIOS0|nios|F_iw_a_rf[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \NIOS0|nios|F_stall~combout\,
	datad => \NIOS0|nios|D_iw\(27),
	combout => \NIOS0|nios|F_iw_a_rf[0]~0_combout\);

-- Location: LCCOMB_X21_Y13_N18
\NIOS0|nios|D_src1_reg[0]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[0]~124_combout\,
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(0),
	combout => \NIOS0|nios|D_src1_reg[0]~27_combout\);

-- Location: LCCOMB_X21_Y13_N4
\NIOS0|nios|D_src1_reg[0]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|W_wr_data\(0),
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \NIOS0|nios|D_src1_reg[0]~27_combout\,
	combout => \NIOS0|nios|D_src1_reg[0]~28_combout\);

-- Location: LCCOMB_X21_Y13_N12
\NIOS0|nios|D_src1_reg[0]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datab => \NIOS0|nios|D_src1_reg[0]~28_combout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(0),
	combout => \NIOS0|nios|D_src1_reg[0]~29_combout\);

-- Location: LCFF_X21_Y13_N13
\NIOS0|nios|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[0]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(0));

-- Location: LCCOMB_X21_Y13_N22
\NIOS0|nios|M_src1[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src1\(0),
	combout => \NIOS0|nios|M_src1[0]~feeder_combout\);

-- Location: LCFF_X21_Y13_N23
\NIOS0|nios|M_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_src1[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(0));

-- Location: LCCOMB_X25_Y16_N18
\NIOS0|nios|A_mul_src1_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|M_src1\(0),
	combout => \NIOS0|nios|A_mul_src1_nxt[0]~0_combout\);

-- Location: LCFF_X25_Y16_N19
\NIOS0|nios|A_mul_src1[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_src1_nxt[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_src1[0]~_Duplicate_1_regout\);

-- Location: LCFF_X25_Y16_N15
\NIOS0|nios|M_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src1\(16),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_src1\(16));

-- Location: LCCOMB_X25_Y16_N14
\NIOS0|nios|A_mul_src1_nxt[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mul_src1[0]~_Duplicate_1_regout\,
	datac => \NIOS0|nios|M_src1\(16),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_src1_nxt[16]~16_combout\);

-- Location: LCFF_X27_Y15_N15
\NIOS0|nios|A_mul_partial_prod[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[23]~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(23));

-- Location: LCCOMB_X26_Y15_N16
\NIOS0|nios|A_mul_result[24]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(24),
	datab => \NIOS0|nios|A_mul_result\(24),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[23]~79\,
	combout => \NIOS0|nios|A_mul_result[24]~80_combout\,
	cout => \NIOS0|nios|A_mul_result[24]~81\);

-- Location: LCFF_X27_Y15_N17
\NIOS0|nios|A_mul_partial_prod[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[24]~32_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(24));

-- Location: LCFF_X26_Y15_N17
\NIOS0|nios|A_mul_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[24]~80_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(24),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(24));

-- Location: LCCOMB_X26_Y15_N18
\NIOS0|nios|A_mul_result[25]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_partial_prod\(25),
	datab => \NIOS0|nios|A_mul_result\(25),
	datad => VCC,
	cin => \NIOS0|nios|A_mul_result[24]~81\,
	combout => \NIOS0|nios|A_mul_result[25]~82_combout\,
	cout => \NIOS0|nios|A_mul_result[25]~83\);

-- Location: LCFF_X27_Y15_N19
\NIOS0|nios|A_mul_partial_prod[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[25]~34_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(25));

-- Location: LCFF_X26_Y15_N19
\NIOS0|nios|A_mul_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[25]~82_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(25),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(25));

-- Location: LCFF_X27_Y15_N21
\NIOS0|nios|A_mul_partial_prod[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_partial_prod[26]~36_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_partial_prod\(26));

-- Location: LCFF_X26_Y15_N21
\NIOS0|nios|A_mul_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[26]~84_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(26));

-- Location: LCCOMB_X22_Y10_N10
\NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_ld_data_sign_bit~2_combout\,
	datab => \NIOS0|nios|A_ctrl_ld_signed~regout\,
	datac => \NIOS0|nios|A_ld_align_byte2_byte3_fill~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(26),
	combout => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[2]~2_combout\);

-- Location: LCFF_X22_Y10_N11
\NIOS0|nios|A_slow_inst_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_ld_byte3_data_aligned_nxt[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(26));

-- Location: LCCOMB_X18_Y10_N18
\NIOS0|nios|A_wr_data_unfiltered[26]~99\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datab => \NIOS0|nios|A_inst_result\(26),
	datac => \NIOS0|nios|A_slow_inst_result\(26),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[26]~99_combout\);

-- Location: LCCOMB_X18_Y10_N22
\NIOS0|nios|A_wr_data_unfiltered[26]~100\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(26),
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~99_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[26]~68_combout\,
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[26]~100_combout\);

-- Location: LCCOMB_X21_Y17_N22
\NIOS0|nios|A_wr_data_unfiltered[26]~101\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_mul_result\(26),
	datad => \NIOS0|nios|A_wr_data_unfiltered[26]~100_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[26]~101_combout\);

-- Location: LCFF_X21_Y17_N23
\NIOS0|nios|W_wr_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[26]~101_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(26));

-- Location: LCCOMB_X21_Y17_N6
\NIOS0|nios|D_src1_reg[26]~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[26]~78_combout\,
	datab => \NIOS0|nios|W_wr_data\(26),
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datad => \NIOS0|nios|E_src1[10]~1_combout\,
	combout => \NIOS0|nios|D_src1_reg[26]~79_combout\);

-- Location: LCCOMB_X21_Y17_N16
\NIOS0|nios|D_src1_reg[26]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(26),
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|D_src1_reg[26]~79_combout\,
	combout => \NIOS0|nios|D_src1_reg[26]~80_combout\);

-- Location: LCFF_X21_Y17_N17
\NIOS0|nios|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[26]~80_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(26));

-- Location: LCCOMB_X21_Y16_N28
\NIOS0|nios|D_src2[26]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	datab => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datac => \NIOS0|nios|D_src2[30]~16_combout\,
	datad => \NIOS0|nios|D_iw\(16),
	combout => \NIOS0|nios|D_src2[26]~37_combout\);

-- Location: LCCOMB_X21_Y16_N30
\NIOS0|nios|D_src2[26]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[26]~96_combout\,
	datab => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_src2[26]~50_combout\);

-- Location: LCCOMB_X21_Y16_N16
\NIOS0|nios|D_src2[26]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(26),
	datab => \NIOS0|nios|D_src2[26]~37_combout\,
	datac => \NIOS0|nios|D_src2_hazard_E~combout\,
	datad => \NIOS0|nios|D_src2[26]~50_combout\,
	combout => \NIOS0|nios|D_src2[26]~38_combout\);

-- Location: LCFF_X21_Y16_N17
\NIOS0|nios|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2[26]~38_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(26));

-- Location: LCCOMB_X22_Y14_N2
\NIOS0|nios|E_logic_result[26]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_logic_op\(1),
	datac => \NIOS0|nios|E_src1\(26),
	datad => \NIOS0|nios|E_src2\(26),
	combout => \NIOS0|nios|E_logic_result[26]~21_combout\);

-- Location: LCCOMB_X22_Y14_N4
\NIOS0|nios|E_alu_result[26]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[27]~54_combout\,
	datac => \NIOS0|nios|E_ctrl_logic~regout\,
	datad => \NIOS0|nios|E_logic_result[26]~21_combout\,
	combout => \NIOS0|nios|E_alu_result\(26));

-- Location: LCFF_X22_Y14_N5
\NIOS0|nios|M_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(26),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(26));

-- Location: LCCOMB_X16_Y10_N8
\NIOS0|nios|M_inst_result[26]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datab => \NIOS0|nios|M_alu_result\(26),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \NIOS0|nios|M_inst_result[26]~24_combout\);

-- Location: LCFF_X16_Y10_N9
\NIOS0|nios|A_inst_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[26]~24_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(26));

-- Location: LCCOMB_X18_Y10_N14
\NIOS0|nios|A_data_ram_ld16_data[10]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_inst_result\(10),
	datac => \NIOS0|nios|A_inst_result\(26),
	datad => \NIOS0|nios|A_ld_align_sh16~regout\,
	combout => \NIOS0|nios|A_data_ram_ld16_data[10]~7_combout\);

-- Location: LCCOMB_X18_Y10_N26
\NIOS0|nios|A_wr_data_unfiltered[2]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_slow_inst_result\(2),
	datab => \NIOS0|nios|A_wr_data_unfiltered[2]~42_combout\,
	datac => \NIOS0|nios|A_data_ram_ld16_data[10]~7_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[2]~43_combout\);

-- Location: LCFF_X26_Y16_N5
\NIOS0|nios|A_mul_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[2]~36_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(2));

-- Location: LCFF_X19_Y10_N23
\NIOS0|nios|Mn_rot_step2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[2]~4_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[26]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(2));

-- Location: LCFF_X19_Y10_N21
\NIOS0|nios|Mn_rot_step2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[18]~5_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[10]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(18));

-- Location: LCCOMB_X19_Y10_N2
\NIOS0|nios|A_rot~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Mn_rot_step2\(2),
	datac => \NIOS0|nios|M_rot_rn\(4),
	datad => \NIOS0|nios|Mn_rot_step2\(18),
	combout => \NIOS0|nios|A_rot~7_combout\);

-- Location: LCFF_X19_Y10_N3
\NIOS0|nios|A_rot[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(2));

-- Location: LCCOMB_X20_Y12_N22
\NIOS0|nios|A_shift_rot_result~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~14_combout\,
	datab => \NIOS0|nios|A_rot\(2),
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~15_combout\);

-- Location: LCFF_X20_Y12_N23
\NIOS0|nios|A_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(2));

-- Location: LCCOMB_X20_Y12_N12
\NIOS0|nios|A_wr_data_unfiltered[2]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_mul_result\(2),
	datad => \NIOS0|nios|A_shift_rot_result\(2),
	combout => \NIOS0|nios|A_wr_data_unfiltered[2]~41_combout\);

-- Location: LCCOMB_X18_Y14_N18
\NIOS0|nios|A_wr_data_unfiltered[2]~122\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[2]~43_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[2]~41_combout\,
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[2]~122_combout\);

-- Location: LCFF_X18_Y14_N19
\NIOS0|nios|W_wr_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[2]~122_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(2));

-- Location: LCCOMB_X18_Y14_N8
\NIOS0|nios|D_src2_reg[2]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|M_alu_result\(2),
	datad => \NIOS0|nios|A_wr_data_unfiltered[2]~122_combout\,
	combout => \NIOS0|nios|D_src2_reg[2]~46_combout\);

-- Location: LCCOMB_X18_Y14_N4
\NIOS0|nios|D_src2_reg[2]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \NIOS0|nios|W_wr_data\(2),
	datac => \NIOS0|nios|D_src2_reg[2]~46_combout\,
	datad => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	combout => \NIOS0|nios|D_src2_reg[2]~47_combout\);

-- Location: LCCOMB_X18_Y14_N20
\NIOS0|nios|E_src2[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_alu_result\(2),
	datac => \NIOS0|nios|D_src2_reg[2]~47_combout\,
	datad => \NIOS0|nios|D_src2_hazard_E~combout\,
	combout => \NIOS0|nios|E_src2[2]~2_combout\);

-- Location: LCFF_X18_Y14_N21
\NIOS0|nios|E_src2_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(2));

-- Location: LCCOMB_X25_Y13_N8
\NIOS0|nios|D_src2_reg[18]~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|W_wr_data\(18),
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \NIOS0|nios|D_src2_reg[18]~71_combout\);

-- Location: LCCOMB_X25_Y13_N20
\NIOS0|nios|E_logic_result[18]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_logic_op\(1),
	datac => \NIOS0|nios|E_src2\(18),
	datad => \NIOS0|nios|E_src1\(18),
	combout => \NIOS0|nios|E_logic_result[18]~13_combout\);

-- Location: LCCOMB_X25_Y13_N10
\NIOS0|nios|E_alu_result[18]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[19]~38_combout\,
	datab => \NIOS0|nios|E_alu_result~0_combout\,
	datac => \NIOS0|nios|E_logic_result[18]~13_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(18));

-- Location: LCFF_X25_Y13_N11
\NIOS0|nios|M_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(18),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(18));

-- Location: LCCOMB_X25_Y13_N18
\NIOS0|nios|D_src2_reg[18]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[18]~70_combout\,
	datab => \NIOS0|nios|D_src2_reg[18]~71_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|M_alu_result\(18),
	combout => \NIOS0|nios|D_src2_reg[18]~72_combout\);

-- Location: LCCOMB_X25_Y13_N24
\NIOS0|nios|D_src2_reg[18]~113\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datab => \NIOS0|nios|D_src2_reg[18]~72_combout\,
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(18),
	combout => \NIOS0|nios|D_src2_reg[18]~113_combout\);

-- Location: LCFF_X25_Y13_N25
\NIOS0|nios|E_src2_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src2_reg[18]~113_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(18));

-- Location: LCCOMB_X29_Y11_N16
\NIOS0|nios|E_st_data[18]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_src2_reg\(2),
	datad => \NIOS0|nios|E_src2_reg\(18),
	combout => \NIOS0|nios|E_st_data[18]~5_combout\);

-- Location: LCFF_X29_Y11_N17
\NIOS0|nios|M_st_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_st_data[18]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(18));

-- Location: LCFF_X29_Y11_N7
\NIOS0|nios|A_st_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_st_data\(18),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(18));

-- Location: LCCOMB_X30_Y11_N8
\NIOS0|nios|d_writedata[18]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|A_st_data\(18),
	datad => \NIOS0|nios|M_st_data\(18),
	combout => \NIOS0|nios|d_writedata[18]~14_combout\);

-- Location: LCFF_X30_Y11_N9
\NIOS0|nios|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[18]~14_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(18),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(18));

-- Location: LCCOMB_X30_Y11_N14
\NIOS0|cmd_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~25_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(18),
	combout => \NIOS0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: M4K_X41_Y22
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y16_N16
\NIOS0|rsp_xbar_mux_001|src_data[18]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[18]~51_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(18))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(18),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[18]~51_combout\);

-- Location: LCCOMB_X39_Y15_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~28_combout\);

-- Location: LCFF_X39_Y15_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(18));

-- Location: LCCOMB_X39_Y15_N8
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[18]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(18),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[18]~feeder_combout\);

-- Location: LCFF_X39_Y15_N9
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[18]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X33_Y16_N24
\NIOS0|rsp_xbar_mux_001|src_data[18]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[18]~52_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_data[18]~51_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datab => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_data[18]~51_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(18),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[18]~52_combout\);

-- Location: LCFF_X33_Y16_N25
\NIOS0|nios|i_readdata_d1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[18]~52_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(18));

-- Location: LCCOMB_X16_Y19_N24
\NIOS0|nios|F_iw[21]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(21),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[21]~27_combout\);

-- Location: LCFF_X16_Y19_N25
\NIOS0|nios|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[21]~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(21));

-- Location: LCCOMB_X21_Y16_N14
\NIOS0|nios|D_src2_imm[30]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(21),
	datac => \NIOS0|nios|D_ctrl_unsigned_lo_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[30]~16_combout\);

-- Location: LCFF_X19_Y14_N9
\NIOS0|nios|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[31]~16_combout\,
	sdata => \NIOS0|nios|D_src2_imm[30]~16_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(31));

-- Location: LCCOMB_X19_Y14_N16
\NIOS0|nios|E_logic_result[31]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(31),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src2\(31),
	combout => \NIOS0|nios|E_logic_result[31]~26_combout\);

-- Location: LCCOMB_X19_Y14_N0
\NIOS0|nios|E_alu_result[31]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\,
	datab => \NIOS0|nios|E_ctrl_logic~regout\,
	datac => \NIOS0|nios|E_logic_result[31]~26_combout\,
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result\(31));

-- Location: LCFF_X19_Y14_N19
\NIOS0|nios|W_wr_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[31]~116_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(31));

-- Location: LCCOMB_X19_Y14_N24
\NIOS0|nios|D_src1_reg[31]~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[31]~116_combout\,
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[31]~93_combout\);

-- Location: LCCOMB_X19_Y14_N2
\NIOS0|nios|D_src1_reg[31]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~0_combout\,
	datab => \NIOS0|nios|W_wr_data\(31),
	datac => \NIOS0|nios|M_alu_result\(31),
	datad => \NIOS0|nios|D_src1_reg[31]~93_combout\,
	combout => \NIOS0|nios|D_src1_reg[31]~94_combout\);

-- Location: LCCOMB_X19_Y14_N22
\NIOS0|nios|D_src1_reg[31]~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|E_alu_result\(31),
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|D_src1_reg[31]~94_combout\,
	combout => \NIOS0|nios|D_src1_reg[31]~95_combout\);

-- Location: LCFF_X19_Y14_N23
\NIOS0|nios|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[31]~95_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(31));

-- Location: LCCOMB_X22_Y14_N22
\NIOS0|nios|M_rot_step1[31]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(30),
	datab => \NIOS0|nios|E_src1\(31),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[31]~25_combout\);

-- Location: LCCOMB_X22_Y14_N24
\NIOS0|nios|M_rot_step1[29]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(29),
	datab => \NIOS0|nios|E_src1\(28),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[29]~9_combout\);

-- Location: LCFF_X22_Y14_N23
\NIOS0|nios|M_rot_step1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[31]~25_combout\,
	sdata => \NIOS0|nios|M_rot_step1[29]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(31));

-- Location: LCFF_X24_Y14_N19
\NIOS0|nios|M_rot_step1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[3]~24_combout\,
	sdata => \NIOS0|nios|M_rot_step1[1]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(3));

-- Location: LCCOMB_X23_Y10_N14
\NIOS0|nios|Mn_rot_step2[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(2),
	datab => \NIOS0|nios|M_rot_step1\(31),
	datad => \NIOS0|nios|M_rot_step1\(3),
	combout => \NIOS0|nios|Mn_rot_step2[3]~6_combout\);

-- Location: LCCOMB_X22_Y14_N16
\NIOS0|nios|M_rot_step1[27]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(26),
	datab => \NIOS0|nios|E_src1\(27),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[27]~26_combout\);

-- Location: LCFF_X22_Y14_N17
\NIOS0|nios|M_rot_step1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[27]~26_combout\,
	sdata => \NIOS0|nios|M_rot_step1[25]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(27));

-- Location: LCCOMB_X23_Y10_N8
\NIOS0|nios|Mn_rot_step2[27]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_step1\(23),
	datab => \NIOS0|nios|M_rot_step1\(27),
	datad => \NIOS0|nios|M_rot_rn\(2),
	combout => \NIOS0|nios|Mn_rot_step2[27]~23_combout\);

-- Location: LCFF_X23_Y10_N15
\NIOS0|nios|Mn_rot_step2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[3]~6_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[27]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(3));

-- Location: LCCOMB_X24_Y12_N14
\NIOS0|nios|M_rot_step1[19]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(18),
	datab => \NIOS0|nios|E_src1\(19),
	datad => \NIOS0|nios|Add8~1_combout\,
	combout => \NIOS0|nios|M_rot_step1[19]~28_combout\);

-- Location: LCFF_X24_Y12_N15
\NIOS0|nios|M_rot_step1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[19]~28_combout\,
	sdata => \NIOS0|nios|M_rot_step1[17]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(19));

-- Location: LCFF_X24_Y12_N9
\NIOS0|nios|M_rot_step1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_rot_step1[15]~29_combout\,
	sdata => \NIOS0|nios|M_rot_step1[13]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|Add8~3_combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_rot_step1\(15));

-- Location: LCCOMB_X23_Y10_N20
\NIOS0|nios|Mn_rot_step2[19]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(2),
	datab => \NIOS0|nios|M_rot_step1\(19),
	datad => \NIOS0|nios|M_rot_step1\(15),
	combout => \NIOS0|nios|Mn_rot_step2[19]~7_combout\);

-- Location: LCFF_X23_Y10_N21
\NIOS0|nios|Mn_rot_step2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Mn_rot_step2[19]~7_combout\,
	sdata => \NIOS0|nios|Mn_rot_step2[11]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|Mn_rot_step2\(19));

-- Location: LCCOMB_X23_Y10_N26
\NIOS0|nios|A_rot~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_rot_rn\(4),
	datab => \NIOS0|nios|Mn_rot_step2\(3),
	datad => \NIOS0|nios|Mn_rot_step2\(19),
	combout => \NIOS0|nios|A_rot~6_combout\);

-- Location: LCFF_X23_Y10_N27
\NIOS0|nios|A_rot[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_rot~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_rot\(3));

-- Location: LCCOMB_X24_Y9_N18
\NIOS0|nios|A_shift_rot_result~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result~12_combout\,
	datab => \NIOS0|nios|A_rot\(3),
	datac => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~13_combout\);

-- Location: LCFF_X24_Y9_N19
\NIOS0|nios|A_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(3));

-- Location: LCFF_X26_Y16_N7
\NIOS0|nios|A_mul_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[3]~38_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(3));

-- Location: LCCOMB_X21_Y13_N30
\NIOS0|nios|A_wr_data_unfiltered[3]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_shift_rot_result\(3),
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_mul_result\(3),
	combout => \NIOS0|nios|A_wr_data_unfiltered[3]~38_combout\);

-- Location: LCCOMB_X21_Y13_N2
\NIOS0|nios|A_wr_data_unfiltered[3]~121\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[3]~40_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[3]~38_combout\,
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[3]~121_combout\);

-- Location: LCFF_X21_Y13_N3
\NIOS0|nios|W_wr_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[3]~121_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(3));

-- Location: LCCOMB_X21_Y13_N28
\NIOS0|nios|D_src2_reg[3]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[3]~44_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|M_alu_result\(3),
	datad => \NIOS0|nios|W_wr_data\(3),
	combout => \NIOS0|nios|D_src2_reg[3]~45_combout\);

-- Location: LCCOMB_X22_Y16_N10
\NIOS0|nios|E_src2[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|D_src2_reg[3]~45_combout\,
	datad => \NIOS0|nios|E_alu_result\(3),
	combout => \NIOS0|nios|E_src2[3]~3_combout\);

-- Location: LCCOMB_X22_Y16_N18
\NIOS0|nios|E_src2_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_src2[3]~3_combout\,
	combout => \NIOS0|nios|E_src2_reg[3]~feeder_combout\);

-- Location: LCFF_X22_Y16_N19
\NIOS0|nios|E_src2_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2_reg[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(3));

-- Location: LCCOMB_X22_Y16_N30
\NIOS0|nios|M_st_data[27]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2_reg\(11),
	datab => \NIOS0|nios|E_src2_reg\(3),
	datad => \NIOS0|nios|Equal274~0_combout\,
	combout => \NIOS0|nios|M_st_data[27]~3_combout\);

-- Location: LCFF_X22_Y16_N31
\NIOS0|nios|M_st_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_st_data[27]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(11));

-- Location: LCCOMB_X30_Y11_N22
\NIOS0|nios|d_writedata[11]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_st_data\(11),
	datad => \NIOS0|nios|A_st_data\(11),
	combout => \NIOS0|nios|d_writedata[11]~17_combout\);

-- Location: LCFF_X30_Y11_N23
\NIOS0|nios|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[11]~17_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(11));

-- Location: LCCOMB_X30_Y11_N30
\NIOS0|cmd_xbar_mux_004|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~31_combout\ = (\NIOS0|nios|d_writedata\(11) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(11),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~31_combout\);

-- Location: LCFF_X30_Y11_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(11));

-- Location: LCCOMB_X38_Y15_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[11]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[11]~9_combout\);

-- Location: LCFF_X38_Y15_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[11]~9_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(14),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X36_Y15_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[11]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(11),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(11),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[11]~30_combout\);

-- Location: LCCOMB_X37_Y13_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~31_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCCOMB_X37_Y13_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[14]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(14),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~32_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[14]~11_combout\);

-- Location: LCFF_X37_Y13_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[14]~11_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(17),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X37_Y17_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(14),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(14),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCCOMB_X37_Y17_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(15),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~76_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCFF_X37_Y17_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[15]~9_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~77_combout\,
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X37_Y17_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(15),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: LCFF_X37_Y17_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCFF_X39_Y15_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[12]~10_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(15),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X36_Y15_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(12),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCCOMB_X36_Y15_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~78_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(14),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCFF_X36_Y15_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~79_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X36_Y15_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(13),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: LCFF_X36_Y15_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X36_Y14_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(13),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~34_combout\);

-- Location: LCFF_X36_Y14_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~34_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X36_Y15_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[10]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(10),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(10),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[10]~31_combout\);

-- Location: LCCOMB_X38_Y15_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[9]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[9]~8_combout\);

-- Location: LCFF_X38_Y15_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[9]~8_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(12),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X36_Y15_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[9]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(9),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(9),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[9]~23_combout\);

-- Location: LCCOMB_X37_Y14_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(25),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCFF_X37_Y14_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~30_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X30_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(22),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCCOMB_X36_Y16_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(24),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~68_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCFF_X36_Y16_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~69_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(23));

-- Location: LCFF_X37_Y16_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X35_Y15_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(23),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCFF_X35_Y15_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~21_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X33_Y12_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(23),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(23),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCCOMB_X36_Y16_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(25),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~60_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCFF_X36_Y16_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~61_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X37_Y16_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(24),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: LCFF_X37_Y16_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X34_Y17_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(24),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch~0_combout\);

-- Location: LCFF_X34_Y17_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch~regout\);

-- Location: LCCOMB_X36_Y16_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(34),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|resetlatch~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCFF_X36_Y16_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~49_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X35_Y16_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(33),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: LCFF_X35_Y16_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X39_Y14_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X38_Y14_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(33),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~7_combout\);

-- Location: LCFF_X38_Y14_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~7_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X31_Y14_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(7),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(9),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X37_Y14_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~21_combout\);

-- Location: LCFF_X37_Y14_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~21_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X37_Y15_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(37),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(31),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(36),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCFF_X37_Y15_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg~14_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X36_Y16_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(31),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X36_Y16_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(33),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~47_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCFF_X36_Y16_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~48_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X38_Y15_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(32),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: LCFF_X38_Y15_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X38_Y14_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(32),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~6_combout\);

-- Location: LCFF_X38_Y14_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~6_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X39_Y14_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(10),
	cin => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X37_Y13_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(17),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: LCFF_X37_Y13_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\);

-- Location: LCCOMB_X35_Y14_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(2),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X38_Y15_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: LCFF_X38_Y15_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~0_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(3),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X39_Y16_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(0),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X38_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[29]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[29]~5_combout\);

-- Location: LCFF_X38_Y15_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[29]~5_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(32),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X33_Y15_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(29),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(29),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X36_Y16_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(31),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~45_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCFF_X36_Y16_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~46_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X36_Y16_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~41_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(30),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCFF_X36_Y16_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~42_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X36_Y16_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~28_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(29),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCFF_X36_Y16_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~30_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X36_Y16_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~33_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(28),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCFF_X36_Y16_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~34_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X36_Y16_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~35_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(27),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCFF_X36_Y16_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~36_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X37_Y16_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(26),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: LCFF_X37_Y16_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X38_Y14_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(26),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~2_combout\);

-- Location: LCFF_X38_Y14_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg~2_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X40_Y14_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonAReg\(2),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X34_Y16_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~54_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(21),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCFF_X34_Y16_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~55_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(20));

-- Location: LCCOMB_X34_Y16_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(20),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[20]~feeder_combout\);

-- Location: LCFF_X34_Y16_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[20]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X35_Y15_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(20),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCFF_X35_Y15_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg~23_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X35_Y15_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(17),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(17),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCCOMB_X34_Y16_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(19),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~50_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCFF_X34_Y16_N31
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~51_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X34_Y16_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~43_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(18),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCFF_X34_Y16_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~44_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(17));

-- Location: LCFF_X39_Y14_N29
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X39_Y14_N28
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(34),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(17),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X39_Y14_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: LCFF_X39_Y14_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~regout\);

-- Location: LCFF_X39_Y14_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\);

-- Location: LCCOMB_X38_Y15_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[8]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[8]~7_combout\);

-- Location: LCCOMB_X36_Y15_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(10),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCCOMB_X36_Y15_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(12),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~72_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCFF_X36_Y15_N11
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~73_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X38_Y15_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(11),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: LCFF_X38_Y15_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCFF_X38_Y15_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[8]~7_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(11),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X30_Y11_N0
\NIOS0|nios|d_writedata[8]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|A_st_data\(8),
	datad => \NIOS0|nios|M_st_data\(8),
	combout => \NIOS0|nios|d_writedata[8]~11_combout\);

-- Location: LCFF_X30_Y11_N1
\NIOS0|nios|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[8]~11_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(8));

-- Location: LCCOMB_X39_Y16_N12
\NIOS0|cmd_xbar_mux_004|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~26_combout\ = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(8),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~26_combout\);

-- Location: LCFF_X39_Y16_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(8));

-- Location: LCCOMB_X39_Y16_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[8]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|jtag_ram_access~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(8),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|ociram_wr_data[8]~25_combout\);

-- Location: LCCOMB_X32_Y15_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~8_combout\);

-- Location: LCFF_X32_Y15_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(8));

-- Location: LCFF_X32_Y15_N9
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X32_Y15_N8
\NIOS0|rsp_xbar_mux_001|src_data[8]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[8]~46_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(8))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & (\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[8]~46_combout\);

-- Location: LCCOMB_X39_Y16_N22
\NIOS0|cmd_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~6_combout\ = (\NIOS0|nios|d_writedata\(8) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(8),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: M4K_X41_Y18
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y15_N24
\NIOS0|rsp_xbar_mux_001|src_data[8]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[8]~67_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[8]~46_combout\) # ((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(8) & 
-- \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_data[8]~46_combout\,
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(8),
	datad => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[8]~67_combout\);

-- Location: LCFF_X32_Y15_N25
\NIOS0|nios|i_readdata_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[8]~67_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(8));

-- Location: LCFF_X20_Y19_N3
\NIOS0|nios|D_br_taken_waddr_partial[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[1]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(1));

-- Location: LCCOMB_X21_Y18_N24
\NIOS0|nios|D_extra_pc[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(1),
	datab => \NIOS0|nios|D_bht_data\(1),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_br_taken_waddr_partial\(1),
	combout => \NIOS0|nios|D_extra_pc[1]~6_combout\);

-- Location: LCFF_X21_Y18_N25
\NIOS0|nios|E_extra_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[1]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(1));

-- Location: LCCOMB_X26_Y18_N8
\NIOS0|nios|M_pipe_flush_waddr_nxt[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_crst~regout\,
	datab => \NIOS0|nios|E_ctrl_break~regout\,
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_extra_pc\(1),
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[1]~13_combout\);

-- Location: LCCOMB_X27_Y18_N2
\NIOS0|nios|M_pipe_flush_waddr[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datab => \NIOS0|nios|E_src1\(3),
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[1]~13_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[1]~6_combout\);

-- Location: LCFF_X23_Y18_N27
\NIOS0|nios|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(1));

-- Location: LCFF_X20_Y19_N25
\NIOS0|nios|D_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(1));

-- Location: LCCOMB_X27_Y18_N14
\NIOS0|nios|E_pc[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(1),
	combout => \NIOS0|nios|E_pc[1]~feeder_combout\);

-- Location: LCFF_X27_Y18_N15
\NIOS0|nios|E_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(1));

-- Location: LCFF_X27_Y18_N3
\NIOS0|nios|M_pipe_flush_waddr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[1]~6_combout\,
	sdata => \NIOS0|nios|E_pc\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(1));

-- Location: LCCOMB_X23_Y18_N10
\NIOS0|nios|F_bht_ptr_nxt[1]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush~regout\,
	datab => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~6_combout\,
	datac => \NIOS0|nios|M_br_cond_taken_history\(1),
	datad => \NIOS0|nios|M_pipe_flush_waddr\(1),
	combout => \NIOS0|nios|F_bht_ptr_nxt\(1));

-- Location: LCFF_X23_Y18_N11
\NIOS0|nios|F_bht_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_bht_ptr_nxt\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_bht_ptr\(1));

-- Location: LCCOMB_X23_Y18_N16
\NIOS0|nios|D_bht_ptr[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|F_bht_ptr\(1),
	combout => \NIOS0|nios|D_bht_ptr[1]~feeder_combout\);

-- Location: LCFF_X23_Y18_N17
\NIOS0|nios|D_bht_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_bht_ptr[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_bht_ptr\(1));

-- Location: LCCOMB_X21_Y14_N16
\NIOS0|nios|E_bht_ptr[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_bht_ptr\(1),
	combout => \NIOS0|nios|E_bht_ptr[1]~feeder_combout\);

-- Location: LCFF_X21_Y14_N17
\NIOS0|nios|E_bht_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_ptr[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_ptr\(1));

-- Location: LCCOMB_X21_Y14_N30
\NIOS0|nios|M_bht_ptr_unfiltered[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_bht_ptr\(1),
	combout => \NIOS0|nios|M_bht_ptr_unfiltered[1]~feeder_combout\);

-- Location: LCFF_X21_Y14_N31
\NIOS0|nios|M_bht_ptr_unfiltered[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_bht_ptr_unfiltered[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_ptr_unfiltered\(1));

-- Location: LCFF_X23_Y18_N13
\NIOS0|nios|M_br_cond_taken_history[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_br_cond_taken_history\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_cond_taken_history\(2));

-- Location: LCCOMB_X21_Y21_N20
\NIOS0|nios|F_bht_ptr_nxt[2]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|M_br_cond_taken_history\(2),
	datad => \NIOS0|nios|M_pipe_flush_waddr\(2),
	combout => \NIOS0|nios|F_bht_ptr_nxt\(2));

-- Location: LCFF_X21_Y21_N21
\NIOS0|nios|F_bht_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_bht_ptr_nxt\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_bht_ptr\(2));

-- Location: LCFF_X21_Y21_N13
\NIOS0|nios|D_bht_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_bht_ptr\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_bht_ptr\(2));

-- Location: LCCOMB_X21_Y21_N16
\NIOS0|nios|E_bht_ptr[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_bht_ptr\(2),
	combout => \NIOS0|nios|E_bht_ptr[2]~feeder_combout\);

-- Location: LCFF_X21_Y21_N17
\NIOS0|nios|E_bht_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_ptr[2]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_ptr\(2));

-- Location: LCFF_X21_Y21_N1
\NIOS0|nios|M_bht_ptr_unfiltered[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_bht_ptr\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_ptr_unfiltered\(2));

-- Location: LCCOMB_X23_Y18_N22
\NIOS0|nios|M_br_cond_taken_history[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_br_cond_taken_history\(2),
	combout => \NIOS0|nios|M_br_cond_taken_history[3]~feeder_combout\);

-- Location: LCFF_X23_Y18_N23
\NIOS0|nios|M_br_cond_taken_history[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_br_cond_taken_history[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_cond_taken_history\(3));

-- Location: LCCOMB_X21_Y21_N30
\NIOS0|nios|F_bht_ptr_nxt[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[0]~4_combout\,
	datab => \NIOS0|nios|M_br_cond_taken_history\(3),
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(3),
	combout => \NIOS0|nios|F_bht_ptr_nxt\(3));

-- Location: LCFF_X21_Y21_N31
\NIOS0|nios|F_bht_ptr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_bht_ptr_nxt\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_bht_ptr\(3));

-- Location: LCCOMB_X21_Y21_N22
\NIOS0|nios|D_bht_ptr[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|F_bht_ptr\(3),
	combout => \NIOS0|nios|D_bht_ptr[3]~feeder_combout\);

-- Location: LCFF_X21_Y21_N23
\NIOS0|nios|D_bht_ptr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_bht_ptr[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_bht_ptr\(3));

-- Location: LCCOMB_X21_Y21_N18
\NIOS0|nios|E_bht_ptr[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_bht_ptr\(3),
	combout => \NIOS0|nios|E_bht_ptr[3]~feeder_combout\);

-- Location: LCFF_X21_Y21_N19
\NIOS0|nios|E_bht_ptr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_ptr[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_ptr\(3));

-- Location: LCCOMB_X21_Y21_N10
\NIOS0|nios|M_bht_ptr_unfiltered[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_bht_ptr\(3),
	combout => \NIOS0|nios|M_bht_ptr_unfiltered[3]~feeder_combout\);

-- Location: LCFF_X21_Y21_N11
\NIOS0|nios|M_bht_ptr_unfiltered[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_bht_ptr_unfiltered[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_ptr_unfiltered\(3));

-- Location: LCFF_X20_Y19_N9
\NIOS0|nios|D_br_taken_waddr_partial[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[4]~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(4));

-- Location: LCCOMB_X23_Y19_N6
\NIOS0|nios|D_extra_pc[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(4),
	datab => \NIOS0|nios|D_br_taken_waddr_partial\(4),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[4]~3_combout\);

-- Location: LCFF_X23_Y19_N7
\NIOS0|nios|E_extra_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[4]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(4));

-- Location: LCCOMB_X26_Y18_N10
\NIOS0|nios|M_pipe_flush_waddr_nxt[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_crst~regout\,
	datab => \NIOS0|nios|E_ctrl_break~regout\,
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_extra_pc\(4),
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[4]~3_combout\);

-- Location: LCCOMB_X22_Y18_N0
\NIOS0|nios|M_pipe_flush_waddr[4]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(6),
	datab => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[4]~3_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[4]~1_combout\);

-- Location: LCCOMB_X22_Y18_N20
\NIOS0|nios|E_pc[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(4),
	combout => \NIOS0|nios|E_pc[4]~feeder_combout\);

-- Location: LCFF_X22_Y18_N21
\NIOS0|nios|E_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(4));

-- Location: LCFF_X22_Y18_N1
\NIOS0|nios|M_pipe_flush_waddr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[4]~1_combout\,
	sdata => \NIOS0|nios|E_pc\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X22_Y18_N8
\NIOS0|nios|F_bht_ptr_nxt[4]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_br_cond_taken_history\(4),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~8_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(4),
	combout => \NIOS0|nios|F_bht_ptr_nxt\(4));

-- Location: LCFF_X22_Y18_N9
\NIOS0|nios|F_bht_ptr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_bht_ptr_nxt\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_bht_ptr\(4));

-- Location: LCCOMB_X24_Y18_N18
\NIOS0|nios|D_bht_ptr[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|F_bht_ptr\(4),
	combout => \NIOS0|nios|D_bht_ptr[4]~feeder_combout\);

-- Location: LCFF_X24_Y18_N19
\NIOS0|nios|D_bht_ptr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_bht_ptr[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_bht_ptr\(4));

-- Location: LCCOMB_X24_Y18_N30
\NIOS0|nios|E_bht_ptr[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_bht_ptr\(4),
	combout => \NIOS0|nios|E_bht_ptr[4]~feeder_combout\);

-- Location: LCFF_X24_Y18_N31
\NIOS0|nios|E_bht_ptr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_ptr[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_ptr\(4));

-- Location: LCFF_X24_Y18_N21
\NIOS0|nios|M_bht_ptr_unfiltered[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_bht_ptr\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_ptr_unfiltered\(4));

-- Location: LCCOMB_X21_Y20_N30
\NIOS0|nios|M_pipe_flush_waddr_nxt[5]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_extra_pc\(5),
	datab => \NIOS0|nios|E_ctrl_crst~regout\,
	datac => \NIOS0|nios|E_ctrl_break~regout\,
	datad => \NIOS0|nios|E_ctrl_exception~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[5]~4_combout\);

-- Location: LCCOMB_X21_Y20_N0
\NIOS0|nios|M_pipe_flush_waddr[5]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(7),
	datab => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[5]~4_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[5]~2_combout\);

-- Location: LCCOMB_X21_Y19_N0
\NIOS0|nios|E_pc[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(5),
	combout => \NIOS0|nios|E_pc[5]~feeder_combout\);

-- Location: LCFF_X21_Y19_N1
\NIOS0|nios|E_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(5));

-- Location: LCFF_X21_Y20_N1
\NIOS0|nios|M_pipe_flush_waddr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[5]~2_combout\,
	sdata => \NIOS0|nios|E_pc\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X23_Y18_N24
\NIOS0|nios|M_br_cond_taken_history[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_br_cond_taken_history\(3),
	combout => \NIOS0|nios|M_br_cond_taken_history[4]~feeder_combout\);

-- Location: LCFF_X23_Y18_N25
\NIOS0|nios|M_br_cond_taken_history[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_br_cond_taken_history[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_cond_taken_history\(4));

-- Location: LCFF_X23_Y18_N3
\NIOS0|nios|M_br_cond_taken_history[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_br_cond_taken_history\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_cond_taken_history\(5));

-- Location: LCCOMB_X21_Y20_N22
\NIOS0|nios|F_bht_ptr_nxt[5]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush~regout\,
	datab => \NIOS0|nios|M_pipe_flush_waddr\(5),
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~12_combout\,
	datad => \NIOS0|nios|M_br_cond_taken_history\(5),
	combout => \NIOS0|nios|F_bht_ptr_nxt\(5));

-- Location: LCFF_X21_Y20_N23
\NIOS0|nios|F_bht_ptr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_bht_ptr_nxt\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_bht_ptr\(5));

-- Location: LCCOMB_X21_Y20_N10
\NIOS0|nios|D_bht_ptr[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|F_bht_ptr\(5),
	combout => \NIOS0|nios|D_bht_ptr[5]~feeder_combout\);

-- Location: LCFF_X21_Y20_N11
\NIOS0|nios|D_bht_ptr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_bht_ptr[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_bht_ptr\(5));

-- Location: LCCOMB_X21_Y20_N16
\NIOS0|nios|E_bht_ptr[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_bht_ptr\(5),
	combout => \NIOS0|nios|E_bht_ptr[5]~feeder_combout\);

-- Location: LCFF_X21_Y20_N17
\NIOS0|nios|E_bht_ptr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_ptr[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_ptr\(5));

-- Location: LCCOMB_X21_Y20_N20
\NIOS0|nios|M_bht_ptr_unfiltered[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_bht_ptr\(5),
	combout => \NIOS0|nios|M_bht_ptr_unfiltered[5]~feeder_combout\);

-- Location: LCFF_X21_Y20_N21
\NIOS0|nios|M_bht_ptr_unfiltered[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_bht_ptr_unfiltered[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_ptr_unfiltered\(5));

-- Location: LCFF_X22_Y19_N15
\NIOS0|nios|D_pc_plus_one[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[6]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(6));

-- Location: LCFF_X20_Y19_N13
\NIOS0|nios|D_br_taken_waddr_partial[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[6]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(6));

-- Location: LCCOMB_X23_Y19_N10
\NIOS0|nios|D_extra_pc[6]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datab => \NIOS0|nios|D_bht_data\(1),
	datac => \NIOS0|nios|D_pc_plus_one\(6),
	datad => \NIOS0|nios|D_br_taken_waddr_partial\(6),
	combout => \NIOS0|nios|D_extra_pc[6]~1_combout\);

-- Location: LCFF_X23_Y19_N11
\NIOS0|nios|E_extra_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[6]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(6));

-- Location: LCCOMB_X26_Y18_N28
\NIOS0|nios|M_pipe_flush_waddr_nxt[6]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_crst~regout\,
	datab => \NIOS0|nios|E_ctrl_break~regout\,
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_extra_pc\(6),
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[6]~5_combout\);

-- Location: LCCOMB_X26_Y18_N0
\NIOS0|nios|M_pipe_flush_waddr[6]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datab => \NIOS0|nios|E_src1\(8),
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[6]~5_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[6]~3_combout\);

-- Location: LCFF_X23_Y19_N27
\NIOS0|nios|E_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(6));

-- Location: LCFF_X26_Y18_N1
\NIOS0|nios|M_pipe_flush_waddr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[6]~3_combout\,
	sdata => \NIOS0|nios|E_pc\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X24_Y19_N22
\NIOS0|nios|F_bht_ptr_nxt[6]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_br_cond_taken_history\(6),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~16_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(6),
	combout => \NIOS0|nios|F_bht_ptr_nxt\(6));

-- Location: LCFF_X24_Y19_N23
\NIOS0|nios|F_bht_ptr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_bht_ptr_nxt\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_bht_ptr\(6));

-- Location: LCCOMB_X24_Y19_N28
\NIOS0|nios|D_bht_ptr[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|F_bht_ptr\(6),
	combout => \NIOS0|nios|D_bht_ptr[6]~feeder_combout\);

-- Location: LCFF_X24_Y19_N29
\NIOS0|nios|D_bht_ptr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_bht_ptr[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_bht_ptr\(6));

-- Location: LCCOMB_X24_Y19_N26
\NIOS0|nios|E_bht_ptr[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_bht_ptr\(6),
	combout => \NIOS0|nios|E_bht_ptr[6]~feeder_combout\);

-- Location: LCFF_X24_Y19_N27
\NIOS0|nios|E_bht_ptr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_ptr[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_ptr\(6));

-- Location: LCCOMB_X24_Y19_N4
\NIOS0|nios|M_bht_ptr_unfiltered[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_bht_ptr\(6),
	combout => \NIOS0|nios|M_bht_ptr_unfiltered[6]~feeder_combout\);

-- Location: LCFF_X24_Y19_N5
\NIOS0|nios|M_bht_ptr_unfiltered[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_bht_ptr_unfiltered[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_ptr_unfiltered\(6));

-- Location: LCCOMB_X23_Y18_N28
\NIOS0|nios|M_br_cond_taken_history[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_br_cond_taken_history\(5),
	combout => \NIOS0|nios|M_br_cond_taken_history[6]~feeder_combout\);

-- Location: LCFF_X23_Y18_N29
\NIOS0|nios|M_br_cond_taken_history[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_br_cond_taken_history[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_cond_taken_history\(6));

-- Location: LCCOMB_X23_Y18_N30
\NIOS0|nios|M_br_cond_taken_history[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_br_cond_taken_history\(6),
	combout => \NIOS0|nios|M_br_cond_taken_history[7]~feeder_combout\);

-- Location: LCFF_X23_Y18_N31
\NIOS0|nios|M_br_cond_taken_history[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_br_cond_taken_history[7]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_br_cond_taken_history\(7));

-- Location: LCCOMB_X22_Y18_N2
\NIOS0|nios|F_bht_ptr_nxt[7]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~20_combout\,
	datab => \NIOS0|nios|M_pipe_flush_waddr\(7),
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_br_cond_taken_history\(7),
	combout => \NIOS0|nios|F_bht_ptr_nxt\(7));

-- Location: LCFF_X22_Y18_N3
\NIOS0|nios|F_bht_ptr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_bht_ptr_nxt\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_bht_ptr\(7));

-- Location: LCCOMB_X19_Y18_N30
\NIOS0|nios|D_bht_ptr[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|F_bht_ptr\(7),
	combout => \NIOS0|nios|D_bht_ptr[7]~feeder_combout\);

-- Location: LCFF_X19_Y18_N31
\NIOS0|nios|D_bht_ptr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_bht_ptr[7]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_bht_ptr\(7));

-- Location: LCCOMB_X19_Y18_N28
\NIOS0|nios|E_bht_ptr[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_bht_ptr\(7),
	combout => \NIOS0|nios|E_bht_ptr[7]~feeder_combout\);

-- Location: LCFF_X19_Y18_N29
\NIOS0|nios|E_bht_ptr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_ptr[7]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_ptr\(7));

-- Location: LCCOMB_X19_Y18_N26
\NIOS0|nios|M_bht_ptr_unfiltered[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_bht_ptr\(7),
	combout => \NIOS0|nios|M_bht_ptr_unfiltered[7]~feeder_combout\);

-- Location: LCFF_X19_Y18_N27
\NIOS0|nios|M_bht_ptr_unfiltered[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_bht_ptr_unfiltered[7]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_ptr_unfiltered\(7));

-- Location: M4K_X17_Y21
\NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"77DEDAF04216A68DC4D928EA8E270FAB15BB776359F1092D5760F1A5DF9306A308D301CCD07C129459345F73BAA317FCE92F0A3C77373A5F6BA44DAAD90B049D",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_NIOS_bht_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_NIOS:nios|nios_system_NIOS_bht_module:nios_system_NIOS_bht|altsyncram:the_altsyncram|altsyncram_61h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 2,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 2,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|nios|M_bht_wr_en_unfiltered~combout\,
	portbrewe => \NIOS0|nios|F_stall~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena1 => \NIOS0|nios|F_stall~combout\,
	clr0 => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	portadatain => \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NIOS0|nios|nios_system_NIOS_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y18_N8
\NIOS0|nios|E_bht_data[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_bht_data\(0),
	combout => \NIOS0|nios|E_bht_data[0]~feeder_combout\);

-- Location: LCFF_X21_Y18_N9
\NIOS0|nios|E_bht_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_bht_data[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_bht_data\(0));

-- Location: LCFF_X24_Y18_N9
\NIOS0|nios|M_bht_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_bht_data\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_data\(0));

-- Location: LCFF_X24_Y18_N23
\NIOS0|nios|M_bht_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_bht_data\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_bht_data\(1));

-- Location: LCCOMB_X24_Y18_N8
\NIOS0|nios|M_bht_wr_data_unfiltered[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_br_mispredict~regout\,
	datac => \NIOS0|nios|M_bht_data\(0),
	datad => \NIOS0|nios|M_bht_data\(1),
	combout => \NIOS0|nios|M_bht_wr_data_unfiltered[1]~0_combout\);

-- Location: LCCOMB_X21_Y18_N4
\NIOS0|nios|D_extra_pc[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_taken_waddr_partial\(8),
	datab => \NIOS0|nios|D_pc_plus_one\(8),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[8]~8_combout\);

-- Location: LCFF_X21_Y18_N5
\NIOS0|nios|E_extra_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[8]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(8));

-- Location: LCCOMB_X19_Y14_N30
\NIOS0|nios|E_alu_result[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[11]~22_combout\,
	datab => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datac => \NIOS0|nios|E_extra_pc\(8),
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result[10]~10_combout\);

-- Location: LCCOMB_X19_Y14_N26
\NIOS0|nios|E_alu_result[10]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[10]~27_combout\,
	datab => \NIOS0|nios|E_ctrl_logic~regout\,
	datad => \NIOS0|nios|E_alu_result[10]~10_combout\,
	combout => \NIOS0|nios|E_alu_result\(10));

-- Location: LCFF_X19_Y14_N27
\NIOS0|nios|M_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(10));

-- Location: LCCOMB_X15_Y14_N24
\NIOS0|nios|d_address_line_field[5]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(10),
	datab => \NIOS0|nios|M_alu_result\(10),
	datad => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	combout => \NIOS0|nios|d_address_line_field[5]~0_combout\);

-- Location: LCCOMB_X15_Y14_N20
\NIOS0|nios|A_dc_wb_line[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mem_baddr\(10),
	combout => \NIOS0|nios|A_dc_wb_line[5]~feeder_combout\);

-- Location: LCFF_X15_Y14_N21
\NIOS0|nios|A_dc_wb_line[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_line[5]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_line\(5));

-- Location: LCFF_X15_Y14_N25
\NIOS0|nios|d_address_line_field[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_line_field[5]~0_combout\,
	sdata => \NIOS0|nios|A_dc_wb_line\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_line_field\(5));

-- Location: LCCOMB_X16_Y13_N16
\NIOS0|nios|d_address_line_field[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(8),
	datab => \NIOS0|nios|A_mem_baddr\(8),
	datad => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	combout => \NIOS0|nios|d_address_line_field[3]~2_combout\);

-- Location: LCCOMB_X16_Y13_N14
\NIOS0|nios|A_dc_wb_line[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mem_baddr\(8),
	combout => \NIOS0|nios|A_dc_wb_line[3]~feeder_combout\);

-- Location: LCFF_X16_Y13_N15
\NIOS0|nios|A_dc_wb_line[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_line[3]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_line\(3));

-- Location: LCFF_X16_Y13_N17
\NIOS0|nios|d_address_line_field[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_line_field[3]~2_combout\,
	sdata => \NIOS0|nios|A_dc_wb_line\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_line_field\(3));

-- Location: LCCOMB_X31_Y14_N10
\NIOS0|addr_router|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal2~0_combout\ = (!\NIOS0|nios|d_address_line_field\(4) & (!\NIOS0|nios|d_address_line_field\(5) & (!\NIOS0|nios|d_address_line_field\(3) & \NIOS0|nios|d_address_tag_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_line_field\(4),
	datab => \NIOS0|nios|d_address_line_field\(5),
	datac => \NIOS0|nios|d_address_line_field\(3),
	datad => \NIOS0|nios|d_address_tag_field\(0),
	combout => \NIOS0|addr_router|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y10_N2
\NIOS0|addr_router|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal2~3_combout\ = (\NIOS0|addr_router|Equal2~2_combout\ & (!\NIOS0|nios|d_address_line_field\(0) & (\NIOS0|addr_router|Equal1~0_combout\ & \NIOS0|addr_router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router|Equal2~2_combout\,
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|addr_router|Equal1~0_combout\,
	datad => \NIOS0|addr_router|Equal2~0_combout\,
	combout => \NIOS0|addr_router|Equal2~3_combout\);

-- Location: LCFF_X34_Y10_N9
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\);

-- Location: LCCOMB_X34_Y10_N8
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\) # 
-- (!\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\,
	datad => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X34_Y10_N18
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0)) # (!\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X34_Y10_N27
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\);

-- Location: LCFF_X36_Y12_N27
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\);

-- Location: LCCOMB_X36_Y12_N26
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\)))) # (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0)) # 
-- ((\NIOS0|cmd_xbar_mux_004|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\,
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X36_Y12_N11
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\);

-- Location: LCFF_X34_Y11_N25
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\);

-- Location: LCCOMB_X34_Y11_N24
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\)))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\NIOS0|cmd_xbar_mux_001|saved_grant\(0)) # ((\NIOS0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \NIOS0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X34_Y11_N13
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\);

-- Location: LCFF_X34_Y12_N19
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\);

-- Location: LCCOMB_X34_Y12_N18
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\)))) # (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\NIOS0|cmd_xbar_mux|saved_grant\(1)) # 
-- ((\NIOS0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout\,
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X32_Y11_N18
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg~0_combout\) # ((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \NIOS0|onchip_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X32_Y11_N19
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y11_N12
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0)) # (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X34_Y12_N11
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\);

-- Location: LCCOMB_X34_Y11_N12
\NIOS0|limiter|response_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|response_accepted~0_combout\ = (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\)))) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & (\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	combout => \NIOS0|limiter|response_accepted~0_combout\);

-- Location: LCCOMB_X35_Y12_N26
\NIOS0|limiter|response_accepted~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|response_accepted~2_combout\ = (\NIOS0|limiter|response_accepted~1_combout\) # ((\NIOS0|limiter|response_accepted~0_combout\) # ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|response_accepted~1_combout\,
	datab => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	datad => \NIOS0|limiter|response_accepted~0_combout\,
	combout => \NIOS0|limiter|response_accepted~2_combout\);

-- Location: LCCOMB_X34_Y10_N26
\NIOS0|limiter|response_accepted~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|response_accepted~3_combout\ = (\NIOS0|rsp_xbar_mux|WideOr1~1_combout\ & ((\NIOS0|limiter|response_accepted~2_combout\) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|rsp_xbar_mux|WideOr1~1_combout\,
	datac => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~regout\,
	datad => \NIOS0|limiter|response_accepted~2_combout\,
	combout => \NIOS0|limiter|response_accepted~3_combout\);

-- Location: LCCOMB_X32_Y10_N20
\NIOS0|limiter|save_dest_id~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|save_dest_id~2_combout\ = (!\NIOS0|nios|d_write~regout\ & (\NIOS0|nios|d_read~regout\ & !\NIOS0|limiter|suppress~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|limiter|suppress~2_combout\,
	combout => \NIOS0|limiter|save_dest_id~2_combout\);

-- Location: LCCOMB_X34_Y10_N30
\NIOS0|limiter|pending_response_count[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|pending_response_count[0]~0_combout\ = \NIOS0|limiter|pending_response_count\(0) $ (\NIOS0|limiter|response_accepted~3_combout\ $ (((\NIOS0|cmd_xbar_demux|WideOr0~8_combout\ & \NIOS0|limiter|save_dest_id~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|limiter|save_dest_id~2_combout\,
	datac => \NIOS0|limiter|pending_response_count\(0),
	datad => \NIOS0|limiter|response_accepted~3_combout\,
	combout => \NIOS0|limiter|pending_response_count[0]~0_combout\);

-- Location: LCFF_X34_Y10_N31
\NIOS0|limiter|pending_response_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|limiter|pending_response_count[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|pending_response_count\(0));

-- Location: LCCOMB_X34_Y10_N16
\NIOS0|limiter|has_pending_responses~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|has_pending_responses~2_combout\ = (\NIOS0|limiter|has_pending_responses~3_combout\ & ((\NIOS0|limiter|has_pending_responses~regout\) # ((!\NIOS0|limiter|response_accepted~3_combout\ & !\NIOS0|limiter|pending_response_count\(0))))) # 
-- (!\NIOS0|limiter|has_pending_responses~3_combout\ & (\NIOS0|limiter|has_pending_responses~regout\ & ((!\NIOS0|limiter|pending_response_count\(0)) # (!\NIOS0|limiter|response_accepted~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|has_pending_responses~3_combout\,
	datab => \NIOS0|limiter|response_accepted~3_combout\,
	datac => \NIOS0|limiter|has_pending_responses~regout\,
	datad => \NIOS0|limiter|pending_response_count\(0),
	combout => \NIOS0|limiter|has_pending_responses~2_combout\);

-- Location: LCFF_X34_Y10_N17
\NIOS0|limiter|has_pending_responses\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|limiter|has_pending_responses~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|has_pending_responses~regout\);

-- Location: LCCOMB_X33_Y10_N18
\NIOS0|timer_s1_translator|wait_latency_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|wait_latency_counter[1]~0_combout\ = (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & ((\NIOS0|limiter|last_channel\(2)) # ((\NIOS0|nios|d_write~regout\) # 
-- (!\NIOS0|limiter|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|last_channel\(2),
	datab => \NIOS0|limiter|has_pending_responses~regout\,
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|timer_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X33_Y10_N12
\NIOS0|timer_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\ = (\NIOS0|cmd_xbar_demux|WideOr0~3_combout\ & (\NIOS0|addr_router|Equal2~3_combout\ & (\NIOS0|nios|d_read~regout\ & \NIOS0|timer_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~3_combout\,
	datab => \NIOS0|addr_router|Equal2~3_combout\,
	datac => \NIOS0|nios|d_read~regout\,
	datad => \NIOS0|timer_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X34_Y10_N22
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((!\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X34_Y10_N23
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y10_N28
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\)))) # (!\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|timer_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X34_Y10_N29
\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X33_Y10_N30
\NIOS0|timer|period_l_wr_strobe~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_wr_strobe~2_combout\ = (!\NIOS0|nios|d_address_line_field\(0) & (\NIOS0|addr_router|Equal2~1_combout\ & !\NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|addr_router|Equal2~1_combout\,
	datad => \NIOS0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|timer|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X33_Y10_N22
\NIOS0|timer_s1_translator|wait_latency_counter[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|wait_latency_counter[1]~1_combout\ = (!\NIOS0|cmd_xbar_demux|WideOr0~3_combout\ & (\NIOS0|timer|period_l_wr_strobe~2_combout\ & (\NIOS0|timer_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \NIOS0|timer_s1_translator|av_begintransfer~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~3_combout\,
	datab => \NIOS0|timer|period_l_wr_strobe~2_combout\,
	datac => \NIOS0|timer_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \NIOS0|timer_s1_translator|av_begintransfer~0_combout\,
	combout => \NIOS0|timer_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X33_Y10_N24
\NIOS0|timer_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|wait_latency_counter~2_combout\ = (!\NIOS0|timer_s1_translator|wait_latency_counter\(0) & \NIOS0|timer_s1_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|timer_s1_translator|wait_latency_counter\(0),
	datad => \NIOS0|timer_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \NIOS0|timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X33_Y10_N25
\NIOS0|timer_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator|wait_latency_counter~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X33_Y10_N26
\NIOS0|timer|period_l_wr_strobe~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_l_wr_strobe~3_combout\ = (!\NIOS0|timer_s1_translator|wait_latency_counter\(1) & (\NIOS0|nios|d_write~regout\ & (!\NIOS0|timer_s1_translator|wait_latency_counter\(0) & \NIOS0|timer|period_l_wr_strobe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|wait_latency_counter\(1),
	datab => \NIOS0|nios|d_write~regout\,
	datac => \NIOS0|timer_s1_translator|wait_latency_counter\(0),
	datad => \NIOS0|timer|period_l_wr_strobe~2_combout\,
	combout => \NIOS0|timer|period_l_wr_strobe~3_combout\);

-- Location: LCCOMB_X30_Y10_N4
\NIOS0|timer|period_h_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|period_h_wr_strobe~combout\ = (\NIOS0|nios|d_address_offset_field\(0) & (!\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|nios|d_address_offset_field\(1) & \NIOS0|timer|period_l_wr_strobe~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	datad => \NIOS0|timer|period_l_wr_strobe~3_combout\,
	combout => \NIOS0|timer|period_h_wr_strobe~combout\);

-- Location: LCFF_X31_Y12_N27
\NIOS0|timer|period_h_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|period_h_register[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|period_h_register\(0));

-- Location: LCCOMB_X31_Y10_N26
\NIOS0|timer|read_mux_out[0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[0]~43_combout\ = (\NIOS0|timer|Equal6~2_combout\ & (((!\NIOS0|timer|period_h_register\(0) & \NIOS0|timer|Equal6~1_combout\)) # (!\NIOS0|timer|period_l_register\(0)))) # (!\NIOS0|timer|Equal6~2_combout\ & 
-- (!\NIOS0|timer|period_h_register\(0) & (\NIOS0|timer|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|Equal6~2_combout\,
	datab => \NIOS0|timer|period_h_register\(0),
	datac => \NIOS0|timer|Equal6~1_combout\,
	datad => \NIOS0|timer|period_l_register\(0),
	combout => \NIOS0|timer|read_mux_out[0]~43_combout\);

-- Location: LCCOMB_X30_Y10_N30
\NIOS0|timer|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|Equal6~0_combout\ = (!\NIOS0|nios|d_address_offset_field\(2) & !\NIOS0|nios|d_address_offset_field\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_address_offset_field\(2),
	datac => \NIOS0|nios|d_address_offset_field\(1),
	combout => \NIOS0|timer|Equal6~0_combout\);

-- Location: LCFF_X31_Y12_N1
\NIOS0|timer|control_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|d_writedata\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|control_register\(0));

-- Location: LCCOMB_X31_Y12_N0
\NIOS0|timer|read_mux_out[0]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[0]~45_combout\ = (\NIOS0|timer|Equal6~0_combout\ & ((\NIOS0|nios|d_address_offset_field\(0) & ((\NIOS0|timer|control_register\(0)))) # (!\NIOS0|nios|d_address_offset_field\(0) & (\NIOS0|timer|timeout_occurred~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|timeout_occurred~regout\,
	datab => \NIOS0|timer|Equal6~0_combout\,
	datac => \NIOS0|timer|control_register\(0),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|timer|read_mux_out[0]~45_combout\);

-- Location: LCCOMB_X30_Y8_N28
\NIOS0|timer|counter_snapshot[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|counter_snapshot[0]~19_combout\ = !\NIOS0|timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|internal_counter\(0),
	combout => \NIOS0|timer|counter_snapshot[0]~19_combout\);

-- Location: LCFF_X30_Y8_N29
\NIOS0|timer|counter_snapshot[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|counter_snapshot[0]~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|counter_snapshot\(0));

-- Location: LCCOMB_X30_Y8_N22
\NIOS0|timer|read_mux_out[0]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out[0]~44_combout\ = (\NIOS0|timer|counter_snapshot\(16) & ((\NIOS0|timer|Equal6~3_combout\) # ((\NIOS0|timer|counter_snapshot\(0) & \NIOS0|timer|Equal6~4_combout\)))) # (!\NIOS0|timer|counter_snapshot\(16) & 
-- (\NIOS0|timer|counter_snapshot\(0) & (\NIOS0|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|counter_snapshot\(16),
	datab => \NIOS0|timer|counter_snapshot\(0),
	datac => \NIOS0|timer|Equal6~4_combout\,
	datad => \NIOS0|timer|Equal6~3_combout\,
	combout => \NIOS0|timer|read_mux_out[0]~44_combout\);

-- Location: LCCOMB_X31_Y10_N2
\NIOS0|timer|read_mux_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|read_mux_out\(0) = (\NIOS0|timer|read_mux_out[0]~43_combout\) # ((\NIOS0|timer|read_mux_out[0]~45_combout\) # (\NIOS0|timer|read_mux_out[0]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|timer|read_mux_out[0]~43_combout\,
	datac => \NIOS0|timer|read_mux_out[0]~45_combout\,
	datad => \NIOS0|timer|read_mux_out[0]~44_combout\,
	combout => \NIOS0|timer|read_mux_out\(0));

-- Location: LCFF_X31_Y10_N3
\NIOS0|timer|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|read_mux_out\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|readdata\(0));

-- Location: LCCOMB_X27_Y10_N28
\NIOS0|timer_s1_translator|av_readdata_pre[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|av_readdata_pre[0]~feeder_combout\ = \NIOS0|timer|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|timer|readdata\(0),
	combout => \NIOS0|timer_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: LCFF_X27_Y10_N29
\NIOS0|timer_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer_s1_translator|av_readdata_pre[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X37_Y12_N16
\NIOS0|cmd_xbar_mux_004|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~0_combout\ = (\NIOS0|nios|hbreak_enabled~regout\ & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~0_combout\);

-- Location: LCFF_X37_Y12_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|debugaccess\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|debugaccess~regout\);

-- Location: LCCOMB_X37_Y12_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ram_wr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|write~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|debugaccess~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ram_wr~0_combout\);

-- Location: LCCOMB_X36_Y13_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_ocireg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ram_wr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X36_Y13_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(1),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|always1~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCFF_X36_Y13_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X36_Y13_N6
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(0),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~22_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~2_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_error~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~33_combout\);

-- Location: LCCOMB_X36_Y13_N22
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~33_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[0]~feeder_combout\);

-- Location: LCFF_X36_Y13_N23
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[0]~feeder_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(0));

-- Location: LCFF_X34_Y13_N17
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X34_Y13_N16
\NIOS0|rsp_xbar_mux|src_data[0]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[0]~70_combout\ = (\NIOS0|rsp_xbar_mux|src_payload~1_combout\) # ((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(0) & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[0]~70_combout\);

-- Location: LCCOMB_X33_Y11_N26
\NIOS0|cmd_xbar_mux|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~30_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: M4K_X41_Y9
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y13_N22
\NIOS0|rsp_xbar_mux|src_data[0]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[0]~59_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(0))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & (\NIOS0|rsp_xbar_demux|src0_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[0]~59_combout\);

-- Location: LCCOMB_X27_Y10_N16
\NIOS0|rsp_xbar_mux|src_data[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data\(0) = (\NIOS0|rsp_xbar_mux|src_data[0]~70_combout\) # ((\NIOS0|rsp_xbar_mux|src_data[0]~59_combout\) # ((\NIOS0|timer_s1_translator|read_latency_shift_reg\(0) & \NIOS0|timer_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|timer_s1_translator|av_readdata_pre\(0),
	datac => \NIOS0|rsp_xbar_mux|src_data[0]~70_combout\,
	datad => \NIOS0|rsp_xbar_mux|src_data[0]~59_combout\,
	combout => \NIOS0|rsp_xbar_mux|src_data\(0));

-- Location: LCFF_X27_Y10_N17
\NIOS0|nios|d_readdata_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(0));

-- Location: LCCOMB_X29_Y12_N26
\NIOS0|nios|dc_data_wr_port_data[0]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|A_en_d1~regout\,
	datac => \NIOS0|nios|M_st_data\(0),
	datad => \NIOS0|nios|A_st_data\(0),
	combout => \NIOS0|nios|dc_data_wr_port_data[0]~62_combout\);

-- Location: LCCOMB_X27_Y10_N18
\NIOS0|nios|dc_data_wr_port_data[0]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|d_readdata_d1\(0),
	datad => \NIOS0|nios|dc_data_wr_port_data[0]~62_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_data[0]~63_combout\);

-- Location: LCCOMB_X19_Y11_N30
\NIOS0|nios|A_dc_rd_data[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \NIOS0|nios|A_dc_rd_data[0]~feeder_combout\);

-- Location: LCFF_X19_Y11_N31
\NIOS0|nios|A_dc_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data\(0));

-- Location: LCCOMB_X19_Y11_N20
\NIOS0|nios|A_dc_xfer_wr_data_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_data_offset_match~regout\,
	datab => \NIOS0|nios|A_dc_rd_data\(0),
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \NIOS0|nios|A_dc_xfer_wr_data_nxt[0]~0_combout\);

-- Location: LCFF_X19_Y11_N21
\NIOS0|nios|A_dc_xfer_wr_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_data_nxt[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_data\(0));

-- Location: LCFF_X33_Y12_N21
\NIOS0|nios|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[23]~29_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(23),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(23));

-- Location: LCCOMB_X33_Y12_N22
\NIOS0|cmd_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~3_combout\ = (\NIOS0|nios|d_writedata\(23) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_writedata\(23),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: M4K_X17_Y4
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y14_N28
\NIOS0|rsp_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_payload~2_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(23),
	combout => \NIOS0|rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X33_Y14_N10
\NIOS0|rsp_xbar_mux_001|src_data[23]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[23]~38_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~2_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_payload~2_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[23]~38_combout\);

-- Location: LCFF_X33_Y14_N11
\NIOS0|nios|i_readdata_d1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[23]~38_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(23));

-- Location: LCCOMB_X16_Y17_N22
\NIOS0|nios|M_regnum_b_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_dst_regnum\(2),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \NIOS0|nios|M_dst_regnum\(3),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \NIOS0|nios|M_regnum_b_cmp_F~1_combout\);

-- Location: LCFF_X18_Y21_N31
\NIOS0|nios|M_wr_dst_reg_from_E\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_wr_dst_reg~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_wr_dst_reg_from_E~regout\);

-- Location: LCCOMB_X18_Y21_N4
\NIOS0|nios|M_regnum_b_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \NIOS0|nios|M_dst_regnum\(4),
	datad => \NIOS0|nios|M_wr_dst_reg_from_E~regout\,
	combout => \NIOS0|nios|M_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X19_Y21_N20
\NIOS0|nios|M_regnum_b_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_regnum_b_cmp_F~0_combout\,
	datab => \NIOS0|nios|M_regnum_b_cmp_F~1_combout\,
	datad => \NIOS0|nios|M_regnum_b_cmp_F~2_combout\,
	combout => \NIOS0|nios|M_regnum_b_cmp_F~3_combout\);

-- Location: LCCOMB_X18_Y21_N24
\NIOS0|nios|Equal295~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_dst_regnum\(4),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \NIOS0|nios|Equal295~0_combout\);

-- Location: LCCOMB_X16_Y17_N4
\NIOS0|nios|E_regnum_b_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_dst_regnum\(2),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \NIOS0|nios|E_dst_regnum\(3),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \NIOS0|nios|E_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X18_Y21_N18
\NIOS0|nios|E_regnum_b_cmp_F\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_b_cmp_F~0_combout\,
	datab => \NIOS0|nios|E_wr_dst_reg~0_combout\,
	datac => \NIOS0|nios|Equal295~0_combout\,
	datad => \NIOS0|nios|E_regnum_b_cmp_F~1_combout\,
	combout => \NIOS0|nios|E_regnum_b_cmp_F~combout\);

-- Location: LCCOMB_X19_Y21_N0
\NIOS0|nios|M_regnum_b_cmp_D~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_regnum_b_cmp_F~combout\,
	combout => \NIOS0|nios|M_regnum_b_cmp_D~feeder_combout\);

-- Location: LCFF_X19_Y21_N1
\NIOS0|nios|M_regnum_b_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_regnum_b_cmp_D~feeder_combout\,
	sdata => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_F_stall~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_regnum_b_cmp_D~regout\);

-- Location: LCFF_X19_Y21_N21
\NIOS0|nios|A_regnum_b_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_regnum_b_cmp_F~3_combout\,
	sdata => \NIOS0|nios|M_regnum_b_cmp_D~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_F_stall~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_regnum_b_cmp_D~regout\);

-- Location: LCCOMB_X19_Y21_N16
\NIOS0|nios|D_src2_reg[17]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|A_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|M_regnum_b_cmp_D~regout\,
	combout => \NIOS0|nios|D_src2_reg[17]~31_combout\);

-- Location: LCCOMB_X21_Y13_N20
\NIOS0|nios|D_src2_reg[0]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[0]~124_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datad => \NIOS0|nios|M_alu_result\(0),
	combout => \NIOS0|nios|D_src2_reg[0]~50_combout\);

-- Location: LCCOMB_X21_Y13_N24
\NIOS0|nios|D_src2_reg[0]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|W_wr_data\(0),
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|D_src2_reg[0]~50_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \NIOS0|nios|D_src2_reg[0]~51_combout\);

-- Location: LCCOMB_X21_Y13_N10
\NIOS0|nios|E_src2[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_src2_hazard_E~combout\,
	datac => \NIOS0|nios|D_src2_reg[0]~51_combout\,
	datad => \NIOS0|nios|E_alu_result\(0),
	combout => \NIOS0|nios|E_src2[0]~0_combout\);

-- Location: LCFF_X21_Y13_N11
\NIOS0|nios|E_src2_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2_reg\(0));

-- Location: LCFF_X29_Y12_N27
\NIOS0|nios|M_st_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_src2_reg\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_st_data\(0));

-- Location: LCCOMB_X29_Y12_N30
\NIOS0|nios|A_st_data[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|M_st_data\(0),
	combout => \NIOS0|nios|A_st_data[0]~feeder_combout\);

-- Location: LCFF_X29_Y12_N31
\NIOS0|nios|A_st_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_st_data[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_data\(0));

-- Location: LCCOMB_X33_Y11_N0
\NIOS0|nios|d_writedata[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_st_data\(0),
	datab => \NIOS0|nios|A_st_data\(0),
	datad => \NIOS0|nios|A_mem_bypass_pending~combout\,
	combout => \NIOS0|nios|d_writedata[0]~0_combout\);

-- Location: LCFF_X33_Y11_N1
\NIOS0|nios|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_writedata[0]~0_combout\,
	sdata => \NIOS0|nios|nios_system_NIOS_dc_victim|the_altsyncram|auto_generated|q_b\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_update_av_writedata~combout\,
	ena => \NIOS0|nios|d_writedata[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_writedata\(0));

-- Location: LCCOMB_X33_Y17_N0
\NIOS0|cmd_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_payload~1_combout\ = (\NIOS0|nios|d_writedata\(0) & \NIOS0|cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(0),
	datad => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X40_Y20_N12
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]~feeder_combout\);

-- Location: LCFF_X40_Y20_N13
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(7));

-- Location: LCCOMB_X39_Y20_N18
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|count\(9),
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rdata\(7),
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(10),
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCFF_X39_Y20_N19
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(9));

-- Location: LCFF_X39_Y19_N17
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|td_shift\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read_req~regout\);

-- Location: LCCOMB_X39_Y19_N16
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read2~regout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read1~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|read_req~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X40_Y20_N18
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rst2~regout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena~0_combout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCFF_X40_Y20_N19
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~regout\);

-- Location: LCCOMB_X40_Y20_N0
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|r_val~regout\,
	datac => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~regout\,
	combout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: LCFF_X40_Y20_N1
\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1~regout\);

-- Location: LCCOMB_X40_Y20_N22
\NIOS0|jtag_uart|r_val~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|r_val~0_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (!\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~regout\ & 
-- ((!\NIOS0|jtag_uart|r_val~regout\) # (!\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1~regout\,
	datac => \NIOS0|jtag_uart|r_val~regout\,
	datad => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0~regout\,
	combout => \NIOS0|jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X40_Y17_N8
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \NIOS0|jtag_uart|fifo_wr~regout\ $ (\NIOS0|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|fifo_wr~regout\,
	datac => \NIOS0|jtag_uart|r_val~0_combout\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X40_Y17_N19
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X40_Y17_N26
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X40_Y17_N0
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- (\NIOS0|jtag_uart|fifo_wr~regout\ & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \NIOS0|jtag_uart|fifo_wr~regout\,
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X40_Y17_N2
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\NIOS0|jtag_uart|r_val~0_combout\ & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|r_val~0_combout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X40_Y17_N3
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X39_Y17_N16
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	cin => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: LCFF_X39_Y17_N17
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X33_Y14_N2
\NIOS0|rsp_xbar_mux_001|src_data[22]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[22]~36_combout\ = (\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22)) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(22))))) # (!\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & (((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datac => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(22),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[22]~36_combout\);

-- Location: LCCOMB_X33_Y14_N8
\NIOS0|rsp_xbar_mux_001|src_data[22]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[22]~37_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[22]~36_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_data[22]~36_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[22]~37_combout\);

-- Location: LCFF_X33_Y14_N9
\NIOS0|nios|i_readdata_d1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[22]~37_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(22));

-- Location: LCCOMB_X16_Y19_N16
\NIOS0|nios|F_iw[23]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \NIOS0|nios|F_iw[23]~18_combout\);

-- Location: LCFF_X16_Y19_N17
\NIOS0|nios|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[23]~18_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(23));

-- Location: LCCOMB_X16_Y18_N6
\NIOS0|nios|D_dst_regnum[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(18),
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|D_iw\(23),
	datad => \NIOS0|nios|D_ctrl_implicit_dst_eretaddr~regout\,
	combout => \NIOS0|nios|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X16_Y18_N8
\NIOS0|nios|D_dst_regnum[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_ctrl_implicit_dst_retaddr~regout\,
	datad => \NIOS0|nios|D_dst_regnum[1]~0_combout\,
	combout => \NIOS0|nios|D_dst_regnum[1]~1_combout\);

-- Location: LCFF_X16_Y18_N9
\NIOS0|nios|E_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_dst_regnum[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_dst_regnum\(1));

-- Location: LCFF_X18_Y21_N3
\NIOS0|nios|M_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_dst_regnum\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_dst_regnum\(1));

-- Location: LCFF_X18_Y21_N27
\NIOS0|nios|A_dst_regnum_from_M[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_dst_regnum\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dst_regnum_from_M\(1));

-- Location: LCCOMB_X21_Y12_N4
\NIOS0|nios|D_src1_reg[1]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[1]~123_combout\,
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \NIOS0|nios|D_src1_reg[1]~24_combout\);

-- Location: LCFF_X21_Y12_N1
\NIOS0|nios|W_wr_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[1]~123_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(1));

-- Location: LCCOMB_X21_Y12_N14
\NIOS0|nios|D_src1_reg[1]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~0_combout\,
	datab => \NIOS0|nios|D_src1_reg[1]~24_combout\,
	datac => \NIOS0|nios|M_alu_result\(1),
	datad => \NIOS0|nios|W_wr_data\(1),
	combout => \NIOS0|nios|D_src1_reg[1]~25_combout\);

-- Location: LCCOMB_X22_Y16_N20
\NIOS0|nios|D_src1_reg[1]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datab => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datac => \NIOS0|nios|D_src1_reg[1]~25_combout\,
	datad => \NIOS0|nios|E_alu_result\(1),
	combout => \NIOS0|nios|D_src1_reg[1]~26_combout\);

-- Location: LCFF_X22_Y16_N21
\NIOS0|nios|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[1]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(1));

-- Location: LCCOMB_X23_Y16_N20
\NIOS0|nios|Add18|auto_generated|result_int[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(2),
	datab => \NIOS0|nios|Add18|auto_generated|_~7_combout\,
	datad => VCC,
	cin => \NIOS0|nios|Add18|auto_generated|result_int[2]~5\,
	combout => \NIOS0|nios|Add18|auto_generated|result_int[3]~6_combout\,
	cout => \NIOS0|nios|Add18|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X19_Y17_N24
\NIOS0|nios|E_alu_result[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_extra_pc\(1),
	datab => \NIOS0|nios|Add18|auto_generated|result_int[4]~8_combout\,
	datac => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result[3]~7_combout\);

-- Location: LCCOMB_X19_Y17_N16
\NIOS0|nios|E_alu_result[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_logic_result[3]~31_combout\,
	datac => \NIOS0|nios|E_alu_result[3]~7_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(3));

-- Location: LCFF_X19_Y17_N17
\NIOS0|nios|M_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(3));

-- Location: LCFF_X27_Y11_N31
\NIOS0|nios|A_mem_baddr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(3));

-- Location: LCCOMB_X27_Y11_N30
\NIOS0|nios|d_address_offset_field_nxt[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datab => \NIOS0|nios|M_alu_result\(3),
	datac => \NIOS0|nios|A_mem_baddr\(3),
	datad => \NIOS0|nios|d_address_offset_field_nxt[0]~16_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[1]~9_combout\);

-- Location: LCCOMB_X27_Y11_N0
\NIOS0|nios|d_address_offset_field_nxt[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datac => \NIOS0|nios|d_address_offset_field\(0),
	datad => \NIOS0|nios|d_address_offset_field_nxt[1]~9_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[1]~10_combout\);

-- Location: LCCOMB_X27_Y11_N14
\NIOS0|nios|d_address_offset_field_nxt[1]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_read~regout\,
	datab => \NIOS0|nios|d_address_offset_field_nxt[1]~10_combout\,
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|nios|d_address_offset_field_nxt[1]~9_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[1]~17_combout\);

-- Location: LCCOMB_X27_Y11_N2
\NIOS0|nios|d_address_offset_field_nxt[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|limiter|suppress~2_combout\,
	datac => \NIOS0|nios|d_address_offset_field_nxt[1]~17_combout\,
	datad => \NIOS0|nios|d_address_offset_field_nxt[1]~9_combout\,
	combout => \NIOS0|nios|d_address_offset_field_nxt[1]~11_combout\);

-- Location: LCFF_X27_Y11_N3
\NIOS0|nios|d_address_offset_field[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_offset_field_nxt[1]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|d_address_offset_field[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_offset_field\(1));

-- Location: LCCOMB_X35_Y14_N8
\NIOS0|cmd_xbar_mux_004|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(39) = (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & ((\NIOS0|nios|d_address_offset_field\(1)) # ((\NIOS0|nios|ic_fill_ap_offset\(1) & \NIOS0|cmd_xbar_mux_004|saved_grant\(1))))) # (!\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & 
-- (((\NIOS0|nios|ic_fill_ap_offset\(1) & \NIOS0|cmd_xbar_mux_004|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datab => \NIOS0|nios|d_address_offset_field\(1),
	datac => \NIOS0|nios|ic_fill_ap_offset\(1),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(39));

-- Location: LCFF_X35_Y14_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(1));

-- Location: LCCOMB_X35_Y14_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(3),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(4),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(1),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(2),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X36_Y13_N30
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~22_combout\);

-- Location: LCCOMB_X35_Y13_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[20]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~0_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|avalon_ram_wr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: LCFF_X35_Y13_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[20]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(20));

-- Location: LCCOMB_X36_Y13_N10
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|monitor_go~regout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~22_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~2_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(20),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~27_combout\);

-- Location: LCCOMB_X36_Y13_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~27_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[2]~feeder_combout\);

-- Location: LCFF_X36_Y13_N27
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[2]~feeder_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(2));

-- Location: LCFF_X32_Y12_N21
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X32_Y12_N20
\NIOS0|rsp_xbar_mux_001|src_data[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[2]~33_combout\ = (\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(2)) # ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # (!\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & (\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[2]~33_combout\);

-- Location: LCCOMB_X32_Y12_N16
\NIOS0|rsp_xbar_mux_001|src_data[2]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[2]~66_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[2]~33_combout\) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(2) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(2),
	datab => \NIOS0|rsp_xbar_mux_001|src_data[2]~33_combout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[2]~66_combout\);

-- Location: LCFF_X32_Y12_N17
\NIOS0|nios|i_readdata_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[2]~66_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(2));

-- Location: LCCOMB_X16_Y17_N30
\NIOS0|nios|F_iw[25]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|hbreak_enabled~regout\,
	combout => \NIOS0|nios|F_iw[25]~22_combout\);

-- Location: LCFF_X16_Y17_N31
\NIOS0|nios|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[25]~22_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(25));

-- Location: LCCOMB_X16_Y17_N6
\NIOS0|nios|D_dst_regnum[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(20),
	datab => \NIOS0|nios|D_iw\(25),
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|D_dst_regnum[4]~2_combout\,
	combout => \NIOS0|nios|D_dst_regnum[3]~4_combout\);

-- Location: LCFF_X16_Y17_N7
\NIOS0|nios|E_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_dst_regnum[3]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_dst_regnum\(3));

-- Location: LCCOMB_X16_Y17_N8
\NIOS0|nios|E_regnum_a_cmp_F~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datab => \NIOS0|nios|E_dst_regnum\(3),
	datac => \NIOS0|nios|E_dst_regnum\(2),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \NIOS0|nios|E_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X18_Y21_N22
\NIOS0|nios|E_regnum_a_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_dst_regnum\(0),
	datab => \NIOS0|nios|E_dst_regnum\(1),
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \NIOS0|nios|E_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X18_Y21_N16
\NIOS0|nios|E_regnum_a_cmp_F\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal291~0_combout\,
	datab => \NIOS0|nios|E_wr_dst_reg~0_combout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_F~1_combout\,
	datad => \NIOS0|nios|E_regnum_a_cmp_F~0_combout\,
	combout => \NIOS0|nios|E_regnum_a_cmp_F~combout\);

-- Location: LCCOMB_X19_Y18_N16
\NIOS0|nios|M_regnum_a_cmp_D~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_regnum_a_cmp_F~combout\,
	combout => \NIOS0|nios|M_regnum_a_cmp_D~feeder_combout\);

-- Location: LCFF_X19_Y18_N17
\NIOS0|nios|M_regnum_a_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_regnum_a_cmp_D~feeder_combout\,
	sdata => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_F_stall~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_regnum_a_cmp_D~regout\);

-- Location: LCCOMB_X19_Y18_N10
\NIOS0|nios|E_src1[10]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|W_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|M_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|A_regnum_a_cmp_D~regout\,
	combout => \NIOS0|nios|E_src1[10]~0_combout\);

-- Location: LCCOMB_X18_Y17_N28
\NIOS0|nios|D_src1_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(4),
	datab => \NIOS0|nios|E_src1[10]~0_combout\,
	datac => \NIOS0|nios|E_src1[10]~1_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[4]~120_combout\,
	combout => \NIOS0|nios|D_src1_reg[4]~15_combout\);

-- Location: LCCOMB_X18_Y17_N14
\NIOS0|nios|D_src1_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|D_src1_reg[4]~15_combout\,
	datac => \NIOS0|nios|W_wr_data\(4),
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \NIOS0|nios|D_src1_reg[4]~16_combout\);

-- Location: LCCOMB_X22_Y16_N16
\NIOS0|nios|D_src1_reg[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datab => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datac => \NIOS0|nios|D_src1_reg[4]~16_combout\,
	datad => \NIOS0|nios|E_alu_result\(4),
	combout => \NIOS0|nios|D_src1_reg[4]~17_combout\);

-- Location: LCFF_X22_Y16_N17
\NIOS0|nios|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[4]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(4));

-- Location: LCFF_X20_Y19_N7
\NIOS0|nios|D_br_taken_waddr_partial[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[3]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(3));

-- Location: LCCOMB_X21_Y18_N14
\NIOS0|nios|D_extra_pc[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(3),
	datab => \NIOS0|nios|D_br_taken_waddr_partial\(3),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[3]~4_combout\);

-- Location: LCFF_X21_Y18_N15
\NIOS0|nios|E_extra_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[3]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(3));

-- Location: LCCOMB_X24_Y16_N26
\NIOS0|nios|E_alu_result[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[6]~12_combout\,
	datac => \NIOS0|nios|E_extra_pc\(3),
	datad => \NIOS0|nios|E_alu_result~0_combout\,
	combout => \NIOS0|nios|E_alu_result[5]~5_combout\);

-- Location: LCCOMB_X24_Y16_N14
\NIOS0|nios|E_logic_result[5]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(5),
	datac => \NIOS0|nios|E_src2\(5),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[5]~1_combout\);

-- Location: LCCOMB_X24_Y16_N4
\NIOS0|nios|E_alu_result[5]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_alu_result[5]~5_combout\,
	datac => \NIOS0|nios|E_logic_result[5]~1_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(5));

-- Location: LCFF_X24_Y16_N5
\NIOS0|nios|M_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(5));

-- Location: LCCOMB_X16_Y13_N20
\NIOS0|nios|d_address_line_field[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(5),
	datab => \NIOS0|nios|M_alu_result\(5),
	datad => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	combout => \NIOS0|nios|d_address_line_field[0]~5_combout\);

-- Location: LCCOMB_X16_Y13_N8
\NIOS0|nios|A_dc_wb_line[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mem_baddr\(5),
	combout => \NIOS0|nios|A_dc_wb_line[0]~feeder_combout\);

-- Location: LCFF_X16_Y13_N9
\NIOS0|nios|A_dc_wb_line[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_line[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_line\(0));

-- Location: LCFF_X16_Y13_N21
\NIOS0|nios|d_address_line_field[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_line_field[0]~5_combout\,
	sdata => \NIOS0|nios|A_dc_wb_line\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_line_field\(0));

-- Location: LCCOMB_X36_Y11_N8
\NIOS0|cmd_xbar_demux|WideOr0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~6_combout\ = (\NIOS0|nios|d_address_offset_field\(2) & (\NIOS0|nios|d_address_line_field\(0) & (\NIOS0|cmd_xbar_mux_001|saved_grant\(0) & !\NIOS0|nios|d_address_offset_field\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(2),
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \NIOS0|nios|d_address_offset_field\(1),
	combout => \NIOS0|cmd_xbar_demux|WideOr0~6_combout\);

-- Location: LCCOMB_X36_Y12_N18
\NIOS0|cmd_xbar_demux|WideOr0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~5_combout\ = (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & (\NIOS0|addr_router|Equal1~1_combout\ & 
-- !\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|addr_router|Equal1~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|waitrequest~regout\,
	combout => \NIOS0|cmd_xbar_demux|WideOr0~5_combout\);

-- Location: LCCOMB_X36_Y11_N18
\NIOS0|cmd_xbar_demux|WideOr0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~7_combout\ = (\NIOS0|cmd_xbar_demux|WideOr0~5_combout\) # ((\NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\ & (\NIOS0|addr_router|Equal2~1_combout\ & \NIOS0|cmd_xbar_demux|WideOr0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \NIOS0|addr_router|Equal2~1_combout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~6_combout\,
	datad => \NIOS0|cmd_xbar_demux|WideOr0~5_combout\,
	combout => \NIOS0|cmd_xbar_demux|WideOr0~7_combout\);

-- Location: LCCOMB_X33_Y10_N2
\NIOS0|cmd_xbar_demux|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~0_combout\ = (\NIOS0|addr_router|Equal2~1_combout\ & ((\NIOS0|nios|d_address_offset_field\(2) $ (\NIOS0|nios|d_address_offset_field\(1))) # (!\NIOS0|nios|d_address_line_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(2),
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|addr_router|Equal2~1_combout\,
	datad => \NIOS0|nios|d_address_offset_field\(1),
	combout => \NIOS0|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X33_Y10_N20
\NIOS0|cmd_xbar_demux|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~1_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & (!\NIOS0|addr_router|Equal1~1_combout\ & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\NIOS0|cmd_xbar_demux|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|addr_router|Equal1~1_combout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|cmd_xbar_demux|WideOr0~0_combout\,
	combout => \NIOS0|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X33_Y10_N16
\NIOS0|cmd_xbar_demux|WideOr0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~4_combout\ = (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & ((\NIOS0|cmd_xbar_demux|WideOr0~1_combout\) # ((\NIOS0|cmd_xbar_demux|WideOr0~3_combout\ & 
-- \NIOS0|timer|period_l_wr_strobe~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~3_combout\,
	datab => \NIOS0|timer|period_l_wr_strobe~2_combout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|cmd_xbar_demux|WideOr0~4_combout\);

-- Location: LCCOMB_X36_Y11_N4
\NIOS0|cmd_xbar_demux|WideOr0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|WideOr0~8_combout\ = (\NIOS0|cmd_xbar_demux|WideOr0~7_combout\) # ((\NIOS0|cmd_xbar_demux|WideOr0~4_combout\) # ((\NIOS0|cmd_xbar_demux|sink_ready~0_combout\ & 
-- !\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|sink_ready~0_combout\,
	datab => \NIOS0|cmd_xbar_demux|WideOr0~7_combout\,
	datac => \NIOS0|cmd_xbar_demux|WideOr0~4_combout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\);

-- Location: LCCOMB_X25_Y11_N24
\NIOS0|nios|A_dc_wr_data_cnt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datab => \NIOS0|nios|A_dc_wb_wr_active~regout\,
	datac => \NIOS0|nios|A_dc_wr_data_cnt[0]~0_combout\,
	datad => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt[0]~1_combout\);

-- Location: LCFF_X25_Y11_N3
\NIOS0|nios|A_dc_wr_data_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wr_data_cnt_nxt[0]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_wr_data_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wr_data_cnt\(0));

-- Location: LCCOMB_X25_Y11_N4
\NIOS0|nios|A_dc_wr_data_cnt_nxt[1]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_wr_data_cnt\(0),
	datac => \NIOS0|nios|A_dc_wr_data_cnt\(1),
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[1]~5_combout\);

-- Location: LCCOMB_X25_Y11_N0
\NIOS0|nios|A_dc_wr_data_cnt_nxt[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|nios|A_dc_wr_data_cnt_nxt[1]~5_combout\,
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|limiter|suppress~2_combout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[1]~6_combout\);

-- Location: LCFF_X25_Y11_N1
\NIOS0|nios|A_dc_wr_data_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wr_data_cnt_nxt[1]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_wr_data_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wr_data_cnt\(1));

-- Location: LCCOMB_X25_Y11_N20
\NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wr_data_cnt\(2),
	datab => \NIOS0|nios|A_dc_wr_data_cnt\(0),
	datac => \NIOS0|nios|A_dc_wr_data_cnt\(1),
	datad => \NIOS0|nios|A_dc_wr_data_cnt\(3),
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~0_combout\);

-- Location: LCCOMB_X25_Y11_N22
\NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datab => \NIOS0|nios|d_write~regout\,
	datac => \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~0_combout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~1_combout\);

-- Location: LCCOMB_X25_Y11_N18
\NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~1_combout\,
	datac => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datad => \NIOS0|limiter|suppress~2_combout\,
	combout => \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~2_combout\);

-- Location: LCFF_X25_Y11_N19
\NIOS0|nios|A_dc_wr_data_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wr_data_cnt_nxt[3]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_wr_data_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wr_data_cnt\(3));

-- Location: LCCOMB_X25_Y11_N12
\NIOS0|nios|A_dc_wb_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|nios|A_dc_wr_data_cnt\(3),
	combout => \NIOS0|nios|A_dc_wb_active_nxt~0_combout\);

-- Location: LCCOMB_X25_Y11_N30
\NIOS0|nios|A_dc_wb_wr_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_wr_starting~combout\,
	datab => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	datac => \NIOS0|nios|A_dc_wb_wr_active~regout\,
	datad => \NIOS0|nios|A_dc_wb_active_nxt~0_combout\,
	combout => \NIOS0|nios|A_dc_wb_wr_active_nxt~0_combout\);

-- Location: LCFF_X25_Y11_N31
\NIOS0|nios|A_dc_wb_wr_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_wr_active_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_wr_active~regout\);

-- Location: LCCOMB_X27_Y11_N26
\NIOS0|nios|d_address_offset_field[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|timer_s1_translator|av_begintransfer~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|limiter|suppress~2_combout\,
	combout => \NIOS0|nios|d_address_offset_field[0]~0_combout\);

-- Location: LCCOMB_X27_Y11_N20
\NIOS0|nios|d_address_offset_field[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_active~regout\,
	datab => \NIOS0|nios|d_address_offset_field_nxt[0]~16_combout\,
	datac => \NIOS0|nios|A_dc_wb_wr_active~regout\,
	datad => \NIOS0|nios|d_address_offset_field[0]~0_combout\,
	combout => \NIOS0|nios|d_address_offset_field[0]~1_combout\);

-- Location: LCFF_X27_Y11_N17
\NIOS0|nios|d_address_offset_field[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_offset_field_nxt[0]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|d_address_offset_field[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_offset_field\(0));

-- Location: LCCOMB_X35_Y12_N0
\NIOS0|cmd_xbar_mux_004|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(38) = (\NIOS0|cmd_xbar_mux_004|saved_grant\(1) & ((\NIOS0|nios|ic_fill_ap_offset\(0)) # ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_address_offset_field\(0))))) # (!\NIOS0|cmd_xbar_mux_004|saved_grant\(1) & 
-- (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & ((\NIOS0|nios|d_address_offset_field\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|ic_fill_ap_offset\(0),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(38));

-- Location: LCFF_X35_Y12_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(0));

-- Location: LCCOMB_X36_Y13_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(20),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X36_Y13_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~1_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~0_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|Equal0~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X36_Y14_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~32_combout\);

-- Location: LCFF_X36_Y14_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(17));

-- Location: LCCOMB_X33_Y16_N14
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\ = \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(17),
	combout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\);

-- Location: LCFF_X33_Y16_N15
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X33_Y16_N26
\NIOS0|rsp_xbar_mux_001|src_data[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[17]~53_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(17))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(17),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[17]~53_combout\);

-- Location: LCCOMB_X33_Y16_N18
\NIOS0|rsp_xbar_mux_001|src_data[17]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[17]~54_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_data[17]~53_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datad => \NIOS0|rsp_xbar_mux_001|src_data[17]~53_combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[17]~54_combout\);

-- Location: LCFF_X33_Y16_N19
\NIOS0|nios|i_readdata_d1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[17]~54_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(17));

-- Location: LCCOMB_X21_Y19_N14
\NIOS0|nios|F_iw[17]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \NIOS0|nios|F_iw[17]~21_combout\);

-- Location: LCFF_X21_Y19_N15
\NIOS0|nios|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[17]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(17));

-- Location: LCCOMB_X16_Y18_N12
\NIOS0|nios|D_dst_regnum[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(22),
	datab => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datac => \NIOS0|nios|D_iw\(17),
	datad => \NIOS0|nios|D_dst_regnum[4]~2_combout\,
	combout => \NIOS0|nios|D_dst_regnum[0]~3_combout\);

-- Location: LCFF_X16_Y18_N13
\NIOS0|nios|E_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_dst_regnum[0]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_dst_regnum\(0));

-- Location: LCFF_X18_Y21_N29
\NIOS0|nios|M_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_dst_regnum\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_dst_regnum\(0));

-- Location: LCFF_X18_Y21_N11
\NIOS0|nios|A_dst_regnum_from_M[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_dst_regnum\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dst_regnum_from_M\(0));

-- Location: LCCOMB_X21_Y17_N8
\NIOS0|nios|D_src1_reg[11]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[11]~55_combout\,
	combout => \NIOS0|nios|D_src1_reg[11]~33_combout\);

-- Location: LCCOMB_X21_Y17_N26
\NIOS0|nios|D_src1_reg[11]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(11),
	datab => \NIOS0|nios|D_src1_reg[11]~33_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|W_wr_data\(11),
	combout => \NIOS0|nios|D_src1_reg[11]~34_combout\);

-- Location: LCCOMB_X21_Y17_N10
\NIOS0|nios|D_src1_reg[11]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(11),
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|D_src1_reg[11]~34_combout\,
	combout => \NIOS0|nios|D_src1_reg[11]~35_combout\);

-- Location: LCFF_X21_Y17_N11
\NIOS0|nios|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[11]~35_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(11));

-- Location: LCCOMB_X22_Y20_N28
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_pred_taken~0_combout\,
	datab => \NIOS0|nios|D_kill~regout\,
	datac => \NIOS0|nios|D_issue~regout\,
	datad => \NIOS0|nios|D_iw_valid~regout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\);

-- Location: LCCOMB_X23_Y19_N22
\NIOS0|nios|F_pc_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_taken_waddr_partial\(9),
	datab => \NIOS0|nios|F_pc_plus_one[9]~18_combout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_pc_nxt~0_combout\);

-- Location: LCCOMB_X23_Y19_N0
\NIOS0|nios|F_pc_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(15),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \NIOS0|nios|D_pc\(9),
	datad => \NIOS0|nios|F_pc_nxt~0_combout\,
	combout => \NIOS0|nios|F_pc_nxt~1_combout\);

-- Location: LCCOMB_X24_Y19_N0
\NIOS0|nios|F_pc_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datab => \NIOS0|nios|E_src1\(11),
	datad => \NIOS0|nios|F_pc_nxt~1_combout\,
	combout => \NIOS0|nios|F_pc_nxt~2_combout\);

-- Location: LCCOMB_X26_Y19_N18
\NIOS0|nios|M_pipe_flush_waddr_nxt[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_extra_pc\(9),
	datab => \NIOS0|nios|E_ctrl_break~regout\,
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_ctrl_crst~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[9]~0_combout\);

-- Location: LCCOMB_X26_Y19_N24
\NIOS0|nios|M_pipe_flush_waddr[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(11),
	datab => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[9]~0_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[9]~9_combout\);

-- Location: LCCOMB_X26_Y19_N20
\NIOS0|nios|E_pc[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_pc\(9),
	combout => \NIOS0|nios|E_pc[9]~feeder_combout\);

-- Location: LCFF_X26_Y19_N21
\NIOS0|nios|E_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[9]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(9));

-- Location: LCFF_X26_Y19_N25
\NIOS0|nios|M_pipe_flush_waddr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[9]~9_combout\,
	sdata => \NIOS0|nios|E_pc\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(9));

-- Location: LCFF_X24_Y19_N1
\NIOS0|nios|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_nxt~2_combout\,
	sdata => \NIOS0|nios|M_pipe_flush_waddr\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_M_pipe_flush~regout\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(9));

-- Location: LCFF_X23_Y19_N1
\NIOS0|nios|D_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(9));

-- Location: LCFF_X27_Y19_N11
\NIOS0|nios|ic_fill_tag[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_tag\(0));

-- Location: LCCOMB_X27_Y19_N16
\NIOS0|addr_router_001|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|Equal1~1_combout\ = (\NIOS0|addr_router_001|Equal1~0_combout\ & !\NIOS0|nios|ic_fill_tag\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|addr_router_001|Equal1~0_combout\,
	datad => \NIOS0|nios|ic_fill_tag\(0),
	combout => \NIOS0|addr_router_001|Equal1~1_combout\);

-- Location: LCFF_X27_Y19_N17
\NIOS0|limiter_001|last_channel[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router_001|Equal1~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter_001|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter_001|last_channel\(3));

-- Location: LCCOMB_X27_Y19_N28
\NIOS0|limiter_001|suppress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|suppress~0_combout\ = (\NIOS0|addr_router_001|Equal2~3_combout\ & ((\NIOS0|addr_router_001|Equal1~1_combout\ $ (\NIOS0|limiter_001|last_channel\(3))) # (!\NIOS0|limiter_001|last_channel\(2)))) # 
-- (!\NIOS0|addr_router_001|Equal2~3_combout\ & ((\NIOS0|limiter_001|last_channel\(2)) # (\NIOS0|addr_router_001|Equal1~1_combout\ $ (\NIOS0|limiter_001|last_channel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router_001|Equal2~3_combout\,
	datab => \NIOS0|limiter_001|last_channel\(2),
	datac => \NIOS0|addr_router_001|Equal1~1_combout\,
	datad => \NIOS0|limiter_001|last_channel\(3),
	combout => \NIOS0|limiter_001|suppress~0_combout\);

-- Location: LCCOMB_X27_Y19_N8
\NIOS0|limiter_001|suppress~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|suppress~1_combout\ = (\NIOS0|limiter_001|has_pending_responses~regout\ & ((\NIOS0|limiter_001|suppress~0_combout\) # (\NIOS0|addr_router_001|src_channel[0]~0_combout\ $ (\NIOS0|limiter_001|last_channel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router_001|src_channel[0]~0_combout\,
	datab => \NIOS0|limiter_001|last_channel\(0),
	datac => \NIOS0|limiter_001|has_pending_responses~regout\,
	datad => \NIOS0|limiter_001|suppress~0_combout\,
	combout => \NIOS0|limiter_001|suppress~1_combout\);

-- Location: LCCOMB_X27_Y20_N10
\NIOS0|nios|ic_fill_req_accepted~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|i_read~regout\,
	datab => \NIOS0|limiter_001|suppress~1_combout\,
	datac => \NIOS0|nios|i_read_nxt~1_combout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|ic_fill_req_accepted~0_combout\);

-- Location: LCCOMB_X27_Y20_N18
\NIOS0|nios|ic_fill_ap_offset_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_pc\(0),
	datac => \NIOS0|nios|ic_fill_ap_offset\(0),
	datad => \NIOS0|nios|ic_fill_req_accepted~0_combout\,
	combout => \NIOS0|nios|ic_fill_ap_offset_nxt[0]~0_combout\);

-- Location: LCFF_X27_Y20_N19
\NIOS0|nios|ic_fill_ap_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_ap_offset_nxt[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_ap_offset[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X37_Y11_N28
\NIOS0|cmd_xbar_mux_001|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_data\(38) = (\NIOS0|nios|d_address_offset_field\(0) & ((\NIOS0|cmd_xbar_mux_001|saved_grant\(0)) # ((\NIOS0|nios|ic_fill_ap_offset\(0) & \NIOS0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\NIOS0|nios|d_address_offset_field\(0) & 
-- (\NIOS0|nios|ic_fill_ap_offset\(0) & ((\NIOS0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(0),
	datab => \NIOS0|nios|ic_fill_ap_offset\(0),
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X35_Y11_N0
\NIOS0|jtag_uart|fifo_rd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|fifo_rd~1_combout\ = (\NIOS0|jtag_uart|always2~1_combout\ & (!\NIOS0|cmd_xbar_mux_001|src_data\(38) & (\NIOS0|cmd_xbar_mux_001|src_data\(55) & \NIOS0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|always2~1_combout\,
	datab => \NIOS0|cmd_xbar_mux_001|src_data\(38),
	datac => \NIOS0|cmd_xbar_mux_001|src_data\(55),
	datad => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|jtag_uart|fifo_rd~1_combout\);

-- Location: LCFF_X35_Y11_N1
\NIOS0|jtag_uart|read_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|fifo_rd~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|read_0~regout\);

-- Location: LCCOMB_X33_Y17_N28
\NIOS0|jtag_uart|av_readdata[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[1]~7_combout\ = (\NIOS0|jtag_uart|read_0~regout\ & ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1)))) # (!\NIOS0|jtag_uart|read_0~regout\ & 
-- (\NIOS0|jtag_uart|ien_AE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|read_0~regout\,
	datac => \NIOS0|jtag_uart|ien_AE~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \NIOS0|jtag_uart|av_readdata[1]~7_combout\);

-- Location: LCFF_X33_Y17_N29
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[1]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X32_Y13_N16
\NIOS0|rsp_xbar_mux_001|src_data[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[1]~31_combout\ = (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(1)) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- \NIOS0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux|src1_valid~combout\ & (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(1),
	datad => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[1]~31_combout\);

-- Location: LCCOMB_X32_Y13_N4
\NIOS0|rsp_xbar_mux_001|src_data[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[1]~32_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_data[1]~31_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(1) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_data[1]~31_combout\,
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[1]~32_combout\);

-- Location: LCFF_X32_Y13_N5
\NIOS0|nios|i_readdata_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[1]~32_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(1));

-- Location: LCCOMB_X16_Y18_N30
\NIOS0|nios|D_regnum_b_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_dst_regnum[0]~3_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \NIOS0|nios|D_dst_regnum[1]~1_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \NIOS0|nios|D_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X16_Y18_N26
\NIOS0|nios|D_regnum_b_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_regnum_b_cmp_F~1_combout\,
	datab => \NIOS0|nios|D_regnum_b_cmp_F~0_combout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \NIOS0|nios|D_dst_regnum[4]~6_combout\,
	combout => \NIOS0|nios|D_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X16_Y18_N16
\NIOS0|nios|D_regnum_b_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_valid~combout\,
	datab => \NIOS0|nios|D_regnum_b_cmp_F~2_combout\,
	datac => \NIOS0|nios|D_ctrl_ignore_dst~regout\,
	datad => \NIOS0|nios|Equal298~3_combout\,
	combout => \NIOS0|nios|D_regnum_b_cmp_F~3_combout\);

-- Location: LCFF_X16_Y18_N17
\NIOS0|nios|E_regnum_b_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_regnum_b_cmp_F~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|ALT_INV_F_stall~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_regnum_b_cmp_D~regout\);

-- Location: LCCOMB_X21_Y16_N26
\NIOS0|nios|D_src2_hazard_E\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_src2_hazard_E~combout\);

-- Location: LCFF_X21_Y15_N15
\NIOS0|nios|W_wr_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[15]~67_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(15));

-- Location: LCCOMB_X21_Y15_N8
\NIOS0|nios|D_src2_reg[15]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[15]~67_combout\,
	combout => \NIOS0|nios|D_src2_reg[15]~62_combout\);

-- Location: LCCOMB_X21_Y15_N2
\NIOS0|nios|D_src2_reg[15]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|W_wr_data\(15),
	datac => \NIOS0|nios|D_src2_reg[15]~62_combout\,
	datad => \NIOS0|nios|M_alu_result\(15),
	combout => \NIOS0|nios|D_src2_reg[15]~63_combout\);

-- Location: LCCOMB_X21_Y16_N8
\NIOS0|nios|E_src2[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(15),
	datab => \NIOS0|nios|D_src2_hazard_E~combout\,
	datad => \NIOS0|nios|D_src2_reg[15]~63_combout\,
	combout => \NIOS0|nios|E_src2[15]~15_combout\);

-- Location: LCCOMB_X21_Y16_N2
\NIOS0|nios|D_src2_imm[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datad => \NIOS0|nios|D_iw\(21),
	combout => \NIOS0|nios|D_src2_imm[15]~15_combout\);

-- Location: LCFF_X21_Y16_N9
\NIOS0|nios|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[15]~15_combout\,
	sdata => \NIOS0|nios|D_src2_imm[15]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(15));

-- Location: LCCOMB_X21_Y15_N24
\NIOS0|nios|E_logic_result[15]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(15),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src2\(15),
	combout => \NIOS0|nios|E_logic_result[15]~10_combout\);

-- Location: LCCOMB_X21_Y15_N26
\NIOS0|nios|E_alu_result[15]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result[15]~15_combout\,
	datac => \NIOS0|nios|E_logic_result[15]~10_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(15));

-- Location: LCCOMB_X21_Y15_N22
\NIOS0|nios|D_src1_reg[15]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[15]~46_combout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(15),
	combout => \NIOS0|nios|D_src1_reg[15]~47_combout\);

-- Location: LCFF_X21_Y15_N23
\NIOS0|nios|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[15]~47_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(15));

-- Location: LCCOMB_X22_Y19_N26
\NIOS0|nios|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(12),
	datad => VCC,
	cin => \NIOS0|nios|F_pc_plus_one[11]~23\,
	combout => \NIOS0|nios|F_pc_plus_one[12]~24_combout\,
	cout => \NIOS0|nios|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X22_Y19_N28
\NIOS0|nios|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|F_pc\(13),
	cin => \NIOS0|nios|F_pc_plus_one[12]~25\,
	combout => \NIOS0|nios|F_pc_plus_one[13]~26_combout\);

-- Location: LCCOMB_X25_Y19_N16
\NIOS0|nios|Add1~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_pc_plus_one\(13),
	datad => \NIOS0|nios|D_iw\(21),
	cin => \NIOS0|nios|Add1~7\,
	combout => \NIOS0|nios|Add1~8_combout\);

-- Location: LCCOMB_X25_Y19_N28
\NIOS0|nios|F_pc_nxt~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|F_pc_plus_one[13]~26_combout\,
	datac => \NIOS0|nios|Add1~8_combout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_pc_nxt~12_combout\);

-- Location: LCCOMB_X25_Y19_N0
\NIOS0|nios|F_pc_nxt~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|D_iw\(19),
	datac => \NIOS0|nios|D_pc\(13),
	datad => \NIOS0|nios|F_pc_nxt~12_combout\,
	combout => \NIOS0|nios|F_pc_nxt~13_combout\);

-- Location: LCCOMB_X24_Y19_N20
\NIOS0|nios|F_pc_nxt~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datab => \NIOS0|nios|E_src1\(15),
	datad => \NIOS0|nios|F_pc_nxt~13_combout\,
	combout => \NIOS0|nios|F_pc_nxt~14_combout\);

-- Location: LCFF_X22_Y19_N29
\NIOS0|nios|D_pc_plus_one[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[13]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(13));

-- Location: LCCOMB_X25_Y19_N24
\NIOS0|nios|D_extra_pc[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add1~8_combout\,
	datab => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datac => \NIOS0|nios|D_pc_plus_one\(13),
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[13]~13_combout\);

-- Location: LCFF_X25_Y19_N25
\NIOS0|nios|E_extra_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[13]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(13));

-- Location: LCCOMB_X26_Y19_N0
\NIOS0|nios|M_pipe_flush_waddr_nxt[13]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_exception~regout\,
	datab => \NIOS0|nios|E_ctrl_crst~regout\,
	datac => \NIOS0|nios|E_ctrl_break~regout\,
	datad => \NIOS0|nios|E_extra_pc\(13),
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[13]~15_combout\);

-- Location: LCCOMB_X26_Y19_N22
\NIOS0|nios|M_pipe_flush_waddr[13]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(15),
	datab => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[13]~15_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[13]~12_combout\);

-- Location: LCCOMB_X25_Y19_N30
\NIOS0|nios|E_pc[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(13),
	combout => \NIOS0|nios|E_pc[13]~feeder_combout\);

-- Location: LCFF_X25_Y19_N31
\NIOS0|nios|E_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[13]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(13));

-- Location: LCFF_X26_Y19_N23
\NIOS0|nios|M_pipe_flush_waddr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[13]~12_combout\,
	sdata => \NIOS0|nios|E_pc\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(13));

-- Location: LCFF_X24_Y19_N21
\NIOS0|nios|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_nxt~14_combout\,
	sdata => \NIOS0|nios|M_pipe_flush_waddr\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_M_pipe_flush~regout\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(13));

-- Location: LCFF_X25_Y19_N1
\NIOS0|nios|D_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(13));

-- Location: LCFF_X27_Y19_N5
\NIOS0|nios|ic_fill_tag[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_tag\(4));

-- Location: LCCOMB_X27_Y19_N4
\NIOS0|addr_router_001|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|Equal1~0_combout\ = (!\NIOS0|nios|ic_fill_tag\(3) & (!\NIOS0|nios|ic_fill_tag\(1) & (\NIOS0|nios|ic_fill_tag\(4) & !\NIOS0|nios|ic_fill_tag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_tag\(3),
	datab => \NIOS0|nios|ic_fill_tag\(1),
	datac => \NIOS0|nios|ic_fill_tag\(4),
	datad => \NIOS0|nios|ic_fill_tag\(2),
	combout => \NIOS0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y20_N26
\NIOS0|addr_router_001|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|Equal3~0_combout\ = (!\NIOS0|nios|ic_fill_ap_offset\(1) & \NIOS0|nios|ic_fill_ap_offset\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|ic_fill_ap_offset\(1),
	datad => \NIOS0|nios|ic_fill_ap_offset\(2),
	combout => \NIOS0|addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X27_Y19_N24
\NIOS0|addr_router_001|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|Equal3~1_combout\ = (\NIOS0|addr_router_001|Equal2~1_combout\ & (\NIOS0|addr_router_001|Equal2~0_combout\ & (\NIOS0|addr_router_001|Equal1~0_combout\ & \NIOS0|addr_router_001|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router_001|Equal2~1_combout\,
	datab => \NIOS0|addr_router_001|Equal2~0_combout\,
	datac => \NIOS0|addr_router_001|Equal1~0_combout\,
	datad => \NIOS0|addr_router_001|Equal3~0_combout\,
	combout => \NIOS0|addr_router_001|Equal3~1_combout\);

-- Location: LCCOMB_X27_Y19_N22
\NIOS0|addr_router_001|src_channel[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|src_channel[0]~0_combout\ = (!\NIOS0|addr_router_001|Equal2~3_combout\ & (!\NIOS0|addr_router_001|Equal3~1_combout\ & ((\NIOS0|nios|ic_fill_tag\(0)) # (!\NIOS0|addr_router_001|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router_001|Equal2~3_combout\,
	datab => \NIOS0|addr_router_001|Equal3~1_combout\,
	datac => \NIOS0|addr_router_001|Equal1~0_combout\,
	datad => \NIOS0|nios|ic_fill_tag\(0),
	combout => \NIOS0|addr_router_001|src_channel[0]~0_combout\);

-- Location: LCCOMB_X27_Y19_N2
\NIOS0|cmd_xbar_demux_001|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\ = (\NIOS0|nios|i_read~regout\ & (\NIOS0|addr_router_001|src_channel[0]~0_combout\ & ((\NIOS0|limiter_001|last_channel\(0)) # (!\NIOS0|limiter_001|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|i_read~regout\,
	datab => \NIOS0|addr_router_001|src_channel[0]~0_combout\,
	datac => \NIOS0|limiter_001|has_pending_responses~regout\,
	datad => \NIOS0|limiter_001|last_channel\(0),
	combout => \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X32_Y11_N26
\NIOS0|cmd_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|WideOr1~combout\ = (\NIOS0|cmd_xbar_demux|src0_valid~3_combout\ & ((\NIOS0|cmd_xbar_mux|saved_grant\(0)) # ((\NIOS0|cmd_xbar_mux|saved_grant\(1) & \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\)))) # 
-- (!\NIOS0|cmd_xbar_demux|src0_valid~3_combout\ & (\NIOS0|cmd_xbar_mux|saved_grant\(1) & ((\NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|src0_valid~3_combout\,
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \NIOS0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X32_Y11_N30
\NIOS0|onchip_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator|read_latency_shift_reg~0_combout\ = (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & 
-- (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & \NIOS0|cmd_xbar_mux|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|cmd_xbar_mux|WideOr1~combout\,
	combout => \NIOS0|onchip_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X32_Y11_N31
\NIOS0|onchip_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|onchip_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X32_Y12_N24
\NIOS0|rsp_xbar_demux|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_demux|src1_valid~combout\ = (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X34_Y13_N14
\NIOS0|rsp_xbar_mux_001|src_data[7]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[7]~47_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(7))))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(7),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[7]~47_combout\);

-- Location: LCCOMB_X34_Y13_N28
\NIOS0|rsp_xbar_mux_001|src_data[7]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[7]~48_combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_data[7]~47_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(7),
	datab => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_data[7]~47_combout\,
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[7]~48_combout\);

-- Location: LCFF_X34_Y13_N29
\NIOS0|nios|i_readdata_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[7]~48_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(7));

-- Location: LCCOMB_X18_Y21_N28
\NIOS0|nios|M_regnum_a_cmp_F~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \NIOS0|nios|M_dst_regnum\(0),
	datad => \NIOS0|nios|M_dst_regnum\(1),
	combout => \NIOS0|nios|M_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X18_Y21_N14
\NIOS0|nios|M_regnum_a_cmp_F~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \NIOS0|nios|M_dst_regnum\(4),
	datad => \NIOS0|nios|M_wr_dst_reg_from_E~regout\,
	combout => \NIOS0|nios|M_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X19_Y18_N18
\NIOS0|nios|M_regnum_a_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_regnum_a_cmp_F~1_combout\,
	datab => \NIOS0|nios|M_regnum_a_cmp_F~0_combout\,
	datad => \NIOS0|nios|M_regnum_a_cmp_F~2_combout\,
	combout => \NIOS0|nios|M_regnum_a_cmp_F~3_combout\);

-- Location: LCFF_X19_Y18_N19
\NIOS0|nios|A_regnum_a_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_regnum_a_cmp_F~3_combout\,
	sdata => \NIOS0|nios|M_regnum_a_cmp_D~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_F_stall~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_regnum_a_cmp_D~regout\);

-- Location: LCCOMB_X19_Y18_N20
\NIOS0|nios|E_src1[10]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_regnum_a_cmp_D~regout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|A_regnum_a_cmp_D~regout\,
	combout => \NIOS0|nios|E_src1[10]~1_combout\);

-- Location: LCCOMB_X21_Y13_N14
\NIOS0|nios|D_src1_reg[3]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[3]~121_combout\,
	datad => \NIOS0|nios|E_src1[10]~0_combout\,
	combout => \NIOS0|nios|D_src1_reg[3]~18_combout\);

-- Location: LCCOMB_X21_Y13_N0
\NIOS0|nios|D_src1_reg[3]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~0_combout\,
	datab => \NIOS0|nios|D_src1_reg[3]~18_combout\,
	datac => \NIOS0|nios|M_alu_result\(3),
	datad => \NIOS0|nios|W_wr_data\(3),
	combout => \NIOS0|nios|D_src1_reg[3]~19_combout\);

-- Location: LCCOMB_X22_Y16_N2
\NIOS0|nios|D_src1_reg[3]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result\(3),
	datab => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datac => \NIOS0|nios|D_src1_reg[3]~19_combout\,
	datad => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	combout => \NIOS0|nios|D_src1_reg[3]~20_combout\);

-- Location: LCFF_X22_Y16_N3
\NIOS0|nios|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[3]~20_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(3));

-- Location: LCCOMB_X20_Y19_N30
\NIOS0|nios|F_ic_data_rd_addr_nxt[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|F_pc_plus_one[1]~2_combout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datad => \NIOS0|nios|D_br_taken_waddr_partial\(1),
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~4_combout\);

-- Location: LCCOMB_X20_Y19_N24
\NIOS0|nios|F_ic_data_rd_addr_nxt[1]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|D_iw\(7),
	datac => \NIOS0|nios|D_pc\(1),
	datad => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~4_combout\,
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X23_Y18_N4
\NIOS0|nios|F_ic_data_rd_addr_nxt[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush~regout\,
	datab => \NIOS0|nios|E_src1\(3),
	datac => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~5_combout\,
	datad => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X23_Y18_N26
\NIOS0|nios|F_ic_data_rd_addr_nxt[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~6_combout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(1),
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[1]~7_combout\);

-- Location: LCCOMB_X39_Y15_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~18_combout\);

-- Location: LCFF_X39_Y15_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(4));

-- Location: LCFF_X34_Y13_N3
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X34_Y13_N4
\NIOS0|rsp_xbar_mux_001|src_data[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[4]~29_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[4]~28_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_data[4]~28_combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datac => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[4]~29_combout\);

-- Location: LCFF_X34_Y13_N5
\NIOS0|nios|i_readdata_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[4]~29_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(4));

-- Location: LCCOMB_X39_Y15_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~14_combout\);

-- Location: LCFF_X39_Y15_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(5));

-- Location: LCFF_X32_Y16_N13
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X32_Y16_N12
\NIOS0|rsp_xbar_mux_001|src_data[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[5]~27_combout\ = (\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(5)) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- \NIOS0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[5]~27_combout\);

-- Location: LCCOMB_X32_Y16_N0
\NIOS0|rsp_xbar_mux_001|src_data[5]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[5]~64_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[5]~27_combout\) # ((\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(5),
	datad => \NIOS0|rsp_xbar_mux_001|src_data[5]~27_combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[5]~64_combout\);

-- Location: LCFF_X32_Y16_N1
\NIOS0|nios|i_readdata_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[5]~64_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(5));

-- Location: LCCOMB_X32_Y15_N4
\NIOS0|rsp_xbar_mux_001|src_data[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data\(11) = (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(11) & ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux|src1_valid~combout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(11))))) # (!\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(11) & (\NIOS0|rsp_xbar_demux|src1_valid~combout\ & ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(11),
	combout => \NIOS0|rsp_xbar_mux_001|src_data\(11));

-- Location: LCFF_X32_Y15_N5
\NIOS0|nios|i_readdata_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(11));

-- Location: LCCOMB_X39_Y15_N2
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~20_combout\);

-- Location: LCFF_X39_Y15_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(12));

-- Location: LCFF_X33_Y14_N27
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X33_Y14_N26
\NIOS0|rsp_xbar_mux_001|src_data[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[12]~26_combout\ = (\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12)) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & (((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(12) & \NIOS0|rsp_xbar_demux_004|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[12]~26_combout\);

-- Location: LCCOMB_X33_Y14_N6
\NIOS0|rsp_xbar_mux_001|src_data[12]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[12]~63_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[12]~26_combout\) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(12) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(12),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datad => \NIOS0|rsp_xbar_mux_001|src_data[12]~26_combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[12]~63_combout\);

-- Location: LCFF_X33_Y14_N7
\NIOS0|nios|i_readdata_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[12]~63_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(12));

-- Location: LCCOMB_X34_Y15_N4
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~16_combout\);

-- Location: LCFF_X34_Y15_N5
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(13));

-- Location: LCFF_X33_Y13_N29
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X33_Y13_N28
\NIOS0|rsp_xbar_mux_001|src_data[13]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[13]~25_combout\ = (\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(13) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & (((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(13) & \NIOS0|rsp_xbar_demux_004|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[13]~25_combout\);

-- Location: LCCOMB_X33_Y13_N16
\NIOS0|rsp_xbar_mux_001|src_data[13]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[13]~62_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[13]~25_combout\) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(13) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(13),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datad => \NIOS0|rsp_xbar_mux_001|src_data[13]~25_combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[13]~62_combout\);

-- Location: LCFF_X33_Y13_N17
\NIOS0|nios|i_readdata_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[13]~62_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(13));

-- Location: LCCOMB_X29_Y14_N0
\NIOS0|cmd_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~10_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datac => \NIOS0|nios|d_writedata\(14),
	combout => \NIOS0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: M4K_X17_Y5
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y13_N6
\NIOS0|rsp_xbar_mux_001|src_data[14]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[14]~59_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[14]~22_combout\) # ((\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(14) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_data[14]~22_combout\,
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(14),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[14]~59_combout\);

-- Location: LCFF_X33_Y13_N7
\NIOS0|nios|i_readdata_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[14]~59_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(14));

-- Location: LCCOMB_X32_Y16_N4
\NIOS0|rsp_xbar_mux_001|src_data[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[15]~24_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & (((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(15) & \NIOS0|rsp_xbar_demux_004|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datab => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[15]~24_combout\);

-- Location: LCCOMB_X33_Y12_N28
\NIOS0|cmd_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~2_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(15),
	combout => \NIOS0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: M4K_X17_Y24
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y16_N30
\NIOS0|rsp_xbar_mux_001|src_data[15]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[15]~61_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[15]~24_combout\) # ((\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|rsp_xbar_mux_001|src_data[15]~24_combout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(15),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[15]~61_combout\);

-- Location: LCFF_X32_Y16_N31
\NIOS0|nios|i_readdata_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[15]~61_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(15));

-- Location: LCCOMB_X34_Y15_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~34_combout\);

-- Location: LCFF_X34_Y15_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(16));

-- Location: LCFF_X34_Y15_N23
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(16),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCFF_X39_Y17_N5
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	sdata => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X34_Y15_N0
\NIOS0|rsp_xbar_mux_001|src_data[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[16]~23_combout\ = (\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(16)) # ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & (((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\ & \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[16]~23_combout\);

-- Location: LCCOMB_X30_Y12_N16
\NIOS0|cmd_xbar_mux|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~31_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & \NIOS0|nios|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datad => \NIOS0|nios|d_writedata\(16),
	combout => \NIOS0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: M4K_X41_Y4
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y15_N12
\NIOS0|rsp_xbar_mux_001|src_data[16]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[16]~60_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[16]~23_combout\) # ((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(16) & 
-- \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_data[16]~23_combout\,
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(16),
	datad => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[16]~60_combout\);

-- Location: LCFF_X34_Y15_N13
\NIOS0|nios|i_readdata_d1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[16]~60_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(16));

-- Location: LCFF_X20_Y19_N17
\NIOS0|nios|D_br_taken_waddr_partial[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_br_taken_waddr_partial[8]~27_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_br_taken_waddr_partial\(8));

-- Location: LCCOMB_X20_Y19_N22
\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \NIOS0|nios|D_pc\(8),
	datad => \NIOS0|nios|D_br_taken_waddr_partial\(8),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~22_combout\);

-- Location: LCCOMB_X21_Y20_N26
\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_plus_one[8]~16_combout\,
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~22_combout\,
	datac => \NIOS0|nios|D_iw\(14),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~23_combout\);

-- Location: LCCOMB_X21_Y20_N28
\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(10),
	datab => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~23_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~24_combout\);

-- Location: LCCOMB_X21_Y20_N2
\NIOS0|nios|M_pipe_flush_waddr[8]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush_waddr_nxt[8]~7_combout\,
	datab => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datad => \NIOS0|nios|E_src1\(10),
	combout => \NIOS0|nios|M_pipe_flush_waddr[8]~5_combout\);

-- Location: LCCOMB_X21_Y20_N18
\NIOS0|nios|E_pc[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(8),
	combout => \NIOS0|nios|E_pc[8]~feeder_combout\);

-- Location: LCFF_X21_Y20_N19
\NIOS0|nios|E_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[8]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(8));

-- Location: LCFF_X21_Y20_N3
\NIOS0|nios|M_pipe_flush_waddr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[8]~5_combout\,
	sdata => \NIOS0|nios|E_pc\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X21_Y20_N14
\NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~24_combout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(8),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25_combout\);

-- Location: LCFF_X21_Y20_N15
\NIOS0|nios|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_tag_rd_addr_nxt[5]~25_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(8));

-- Location: LCFF_X20_Y19_N23
\NIOS0|nios|D_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(8));

-- Location: LCCOMB_X19_Y19_N24
\NIOS0|nios|ic_tag_wraddress[5]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(5),
	datab => \NIOS0|nios|D_ic_fill_starting~1_wirecell_combout\,
	datad => \NIOS0|nios|D_pc\(8),
	combout => \NIOS0|nios|ic_tag_wraddress[5]~4_combout\);

-- Location: LCFF_X31_Y14_N9
\NIOS0|nios|ic_fill_line[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|ic_tag_wraddress[5]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_line\(5));

-- Location: LCCOMB_X18_Y19_N8
\NIOS0|nios|F_iw[14]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \NIOS0|nios|hbreak_enabled~regout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[14]~0_combout\);

-- Location: LCFF_X18_Y19_N9
\NIOS0|nios|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[14]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(14));

-- Location: LCCOMB_X23_Y20_N12
\NIOS0|nios|D_op_cmpge~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|D_iw\(14),
	datad => \NIOS0|nios|D_iw\(15),
	combout => \NIOS0|nios|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X23_Y20_N26
\NIOS0|nios|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(11),
	combout => \NIOS0|nios|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X23_Y20_N4
\NIOS0|nios|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|D_op_cmpge~0_combout\,
	datad => \NIOS0|nios|D_ctrl_retaddr~1_combout\,
	combout => \NIOS0|nios|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X25_Y20_N6
\NIOS0|nios|D_op_div\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_op_rdctl~0_combout\,
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_iw\(0),
	combout => \NIOS0|nios|D_op_div~combout\);

-- Location: LCCOMB_X23_Y20_N30
\NIOS0|nios|D_ctrl_retaddr~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_retaddr~0_combout\,
	datab => \NIOS0|nios|D_ctrl_retaddr~2_combout\,
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|D_op_div~combout\,
	combout => \NIOS0|nios|D_ctrl_retaddr~3_combout\);

-- Location: LCFF_X23_Y20_N31
\NIOS0|nios|E_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_retaddr~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_retaddr~regout\);

-- Location: LCCOMB_X19_Y17_N18
\NIOS0|nios|E_alu_result[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result~0_combout\,
	datab => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[3]~6_combout\,
	datad => \NIOS0|nios|E_extra_pc\(0),
	combout => \NIOS0|nios|E_alu_result[2]~8_combout\);

-- Location: LCCOMB_X25_Y12_N2
\NIOS0|nios|E_logic_result[2]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src2\(2),
	datab => \NIOS0|nios|E_logic_op\(0),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src1\(2),
	combout => \NIOS0|nios|E_logic_result[2]~30_combout\);

-- Location: LCCOMB_X19_Y17_N26
\NIOS0|nios|E_alu_result[2]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_alu_result[2]~8_combout\,
	datac => \NIOS0|nios|E_logic_result[2]~30_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(2));

-- Location: LCFF_X19_Y17_N27
\NIOS0|nios|M_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(2));

-- Location: LCFF_X27_Y11_N23
\NIOS0|nios|A_mem_baddr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(2));

-- Location: LCCOMB_X26_Y11_N18
\NIOS0|nios|dc_data_wr_port_addr[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	datab => \NIOS0|nios|A_mem_baddr\(2),
	datac => \NIOS0|nios|M_alu_result\(2),
	datad => \NIOS0|nios|A_en_d1~regout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[0]~0_combout\);

-- Location: LCCOMB_X26_Y11_N4
\NIOS0|nios|dc_data_wr_port_addr[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_dp_offset\(0),
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|dc_data_wr_port_addr[0]~0_combout\,
	combout => \NIOS0|nios|dc_data_wr_port_addr[0]~1_combout\);

-- Location: LCFF_X24_Y13_N9
\NIOS0|nios|M_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(23),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(23));

-- Location: LCCOMB_X18_Y11_N16
\NIOS0|nios|M_inst_result[23]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \NIOS0|nios|M_alu_result\(23),
	combout => \NIOS0|nios|M_inst_result[23]~4_combout\);

-- Location: LCFF_X18_Y11_N17
\NIOS0|nios|A_inst_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[23]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(23));

-- Location: LCCOMB_X21_Y10_N24
\NIOS0|nios|A_slow_inst_result[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(23),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(7),
	combout => \NIOS0|nios|A_slow_inst_result[7]~7_combout\);

-- Location: LCFF_X21_Y10_N25
\NIOS0|nios|A_slow_inst_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[7]~7_combout\,
	sdata => \NIOS0|nios|A_slow_inst_result[15]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_sh8~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(7));

-- Location: LCCOMB_X18_Y11_N14
\NIOS0|nios|M_inst_result[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datab => \NIOS0|nios|M_alu_result\(7),
	datad => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \NIOS0|nios|M_inst_result[7]~7_combout\);

-- Location: LCFF_X18_Y11_N15
\NIOS0|nios|A_inst_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[7]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(7));

-- Location: LCCOMB_X18_Y11_N28
\NIOS0|nios|M_inst_result[15]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_mem~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \NIOS0|nios|M_alu_result\(15),
	combout => \NIOS0|nios|M_inst_result[15]~6_combout\);

-- Location: LCFF_X18_Y11_N29
\NIOS0|nios|A_inst_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[15]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(15));

-- Location: LCCOMB_X18_Y11_N18
\NIOS0|nios|A_data_ram_ld16_data[15]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_align_sh16~regout\,
	datab => \NIOS0|nios|A_inst_result\(31),
	datad => \NIOS0|nios|A_inst_result\(15),
	combout => \NIOS0|nios|A_data_ram_ld16_data[15]~2_combout\);

-- Location: LCCOMB_X20_Y10_N16
\NIOS0|nios|A_wr_data_unfiltered[7]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datab => \NIOS0|nios|A_inst_result\(7),
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	datad => \NIOS0|nios|A_data_ram_ld16_data[15]~2_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[7]~27_combout\);

-- Location: LCCOMB_X20_Y10_N10
\NIOS0|nios|A_wr_data_unfiltered[7]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datab => \NIOS0|nios|A_inst_result\(23),
	datac => \NIOS0|nios|A_slow_inst_result\(7),
	datad => \NIOS0|nios|A_wr_data_unfiltered[7]~27_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[7]~28_combout\);

-- Location: LCCOMB_X20_Y12_N30
\NIOS0|nios|A_wr_data_unfiltered[7]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(7),
	datab => \NIOS0|nios|A_mul_result\(7),
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[7]~24_combout\);

-- Location: LCCOMB_X20_Y12_N18
\NIOS0|nios|A_wr_data_unfiltered[7]~117\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[7]~28_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[7]~24_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[7]~117_combout\);

-- Location: LCFF_X20_Y12_N19
\NIOS0|nios|W_wr_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[7]~117_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(7));

-- Location: LCCOMB_X20_Y12_N2
\NIOS0|nios|D_src2_reg[7]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[7]~117_combout\,
	combout => \NIOS0|nios|D_src2_reg[7]~36_combout\);

-- Location: LCCOMB_X20_Y12_N14
\NIOS0|nios|D_src2_reg[7]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datab => \NIOS0|nios|W_wr_data\(7),
	datac => \NIOS0|nios|D_src2_reg[7]~36_combout\,
	datad => \NIOS0|nios|M_alu_result\(7),
	combout => \NIOS0|nios|D_src2_reg[7]~37_combout\);

-- Location: LCCOMB_X20_Y17_N14
\NIOS0|nios|E_src2[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datac => \NIOS0|nios|D_src2_reg[7]~37_combout\,
	datad => \NIOS0|nios|E_alu_result\(7),
	combout => \NIOS0|nios|E_src2[7]~7_combout\);

-- Location: LCCOMB_X20_Y17_N18
\NIOS0|nios|E_src2[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2[7]~7_combout\,
	combout => \NIOS0|nios|E_src2[7]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N2
\NIOS0|nios|D_src2_imm[7]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	combout => \NIOS0|nios|D_src2_imm[7]~2_combout\);

-- Location: LCFF_X20_Y17_N19
\NIOS0|nios|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[7]~feeder_combout\,
	sdata => \NIOS0|nios|D_src2_imm[7]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(7));

-- Location: LCCOMB_X24_Y16_N24
\NIOS0|nios|Add18|auto_generated|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_src2\(7),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~2_combout\);

-- Location: LCFF_X22_Y19_N17
\NIOS0|nios|D_pc_plus_one[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_plus_one[7]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc_plus_one\(7));

-- Location: LCCOMB_X25_Y19_N6
\NIOS0|nios|D_extra_pc[7]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_taken_waddr_partial\(7),
	datab => \NIOS0|nios|D_pc_plus_one\(7),
	datac => \NIOS0|nios|E_ctrl_br_cond_nxt~1_combout\,
	datad => \NIOS0|nios|D_bht_data\(1),
	combout => \NIOS0|nios|D_extra_pc[7]~0_combout\);

-- Location: LCFF_X25_Y19_N7
\NIOS0|nios|E_extra_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_extra_pc[7]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_extra_pc\(7));

-- Location: LCCOMB_X20_Y17_N30
\NIOS0|nios|E_alu_result[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datab => \NIOS0|nios|E_alu_result~0_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[10]~20_combout\,
	datad => \NIOS0|nios|E_extra_pc\(7),
	combout => \NIOS0|nios|E_alu_result[9]~1_combout\);

-- Location: LCCOMB_X20_Y17_N28
\NIOS0|nios|E_logic_result[9]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(9),
	datab => \NIOS0|nios|E_logic_op\(0),
	datac => \NIOS0|nios|E_src2\(9),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[9]~5_combout\);

-- Location: LCCOMB_X20_Y17_N26
\NIOS0|nios|E_alu_result[9]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_alu_result[9]~1_combout\,
	datac => \NIOS0|nios|E_ctrl_logic~regout\,
	datad => \NIOS0|nios|E_logic_result[9]~5_combout\,
	combout => \NIOS0|nios|E_alu_result\(9));

-- Location: LCCOMB_X20_Y17_N10
\NIOS0|nios|D_src1_reg[9]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[9]~1_combout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datad => \NIOS0|nios|E_alu_result\(9),
	combout => \NIOS0|nios|D_src1_reg[9]~2_combout\);

-- Location: LCFF_X20_Y17_N11
\NIOS0|nios|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[9]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(9));

-- Location: LCCOMB_X22_Y18_N26
\NIOS0|nios|M_pipe_flush_waddr[7]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush_waddr_nxt[7]~6_combout\,
	datab => \NIOS0|nios|E_src1\(9),
	datad => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[7]~4_combout\);

-- Location: LCCOMB_X22_Y18_N14
\NIOS0|nios|E_pc[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(7),
	combout => \NIOS0|nios|E_pc[7]~feeder_combout\);

-- Location: LCFF_X22_Y18_N15
\NIOS0|nios|E_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[7]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(7));

-- Location: LCFF_X22_Y18_N27
\NIOS0|nios|M_pipe_flush_waddr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[7]~4_combout\,
	sdata => \NIOS0|nios|E_pc\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X22_Y18_N28
\NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~20_combout\,
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(7),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21_combout\);

-- Location: LCFF_X22_Y18_N29
\NIOS0|nios|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_tag_rd_addr_nxt[4]~21_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(7));

-- Location: LCFF_X21_Y19_N13
\NIOS0|nios|D_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(7));

-- Location: LCCOMB_X19_Y19_N16
\NIOS0|nios|ic_tag_wraddress[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ic_fill_starting~1_wirecell_combout\,
	datac => \NIOS0|nios|ic_fill_line\(4),
	datad => \NIOS0|nios|D_pc\(7),
	combout => \NIOS0|nios|ic_tag_wraddress[4]~3_combout\);

-- Location: LCFF_X19_Y19_N17
\NIOS0|nios|ic_fill_line[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[4]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_line\(4));

-- Location: LCCOMB_X18_Y19_N22
\NIOS0|nios|F_iw[13]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datac => \NIOS0|nios|hbreak_enabled~regout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[13]~3_combout\);

-- Location: LCFF_X18_Y19_N23
\NIOS0|nios|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[13]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(13));

-- Location: LCCOMB_X23_Y20_N18
\NIOS0|nios|D_ctrl_late_result~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|D_iw\(13),
	combout => \NIOS0|nios|D_ctrl_late_result~4_combout\);

-- Location: LCCOMB_X24_Y20_N18
\NIOS0|nios|D_ctrl_late_result~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_late_result~3_combout\,
	datab => \NIOS0|nios|D_ctrl_late_result~6_combout\,
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|D_ctrl_late_result~4_combout\,
	combout => \NIOS0|nios|D_ctrl_late_result~5_combout\);

-- Location: LCFF_X24_Y20_N19
\NIOS0|nios|E_ctrl_late_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_late_result~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_late_result~regout\);

-- Location: LCFF_X16_Y14_N31
\NIOS0|nios|M_ctrl_late_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_ctrl_late_result~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_late_result~regout\);

-- Location: LCCOMB_X19_Y18_N8
\NIOS0|nios|D_data_depend~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|M_regnum_b_cmp_D~regout\,
	datad => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	combout => \NIOS0|nios|D_data_depend~1_combout\);

-- Location: LCCOMB_X16_Y14_N30
\NIOS0|nios|D_data_depend~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_data_depend~0_combout\,
	datac => \NIOS0|nios|M_ctrl_late_result~regout\,
	datad => \NIOS0|nios|D_data_depend~1_combout\,
	combout => \NIOS0|nios|D_data_depend~2_combout\);

-- Location: LCCOMB_X22_Y18_N24
\NIOS0|nios|E_valid_jmp_indirect~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_jmp_indirect_nxt~0_combout\,
	datab => \NIOS0|nios|D_issue~regout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|D_data_depend~2_combout\,
	combout => \NIOS0|nios|E_valid_jmp_indirect~0_combout\);

-- Location: LCFF_X22_Y18_N25
\NIOS0|nios|E_valid_jmp_indirect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_valid_jmp_indirect~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_valid_jmp_indirect~regout\);

-- Location: LCCOMB_X21_Y19_N26
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~10_combout\,
	datab => \NIOS0|nios|D_iw\(11),
	datac => \NIOS0|nios|D_pc\(5),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~11_combout\);

-- Location: LCCOMB_X21_Y20_N8
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(7),
	datab => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~11_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~12_combout\);

-- Location: LCCOMB_X21_Y20_N12
\NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~12_combout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(5),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13_combout\);

-- Location: LCFF_X21_Y20_N13
\NIOS0|nios|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~13_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(5));

-- Location: LCFF_X21_Y19_N27
\NIOS0|nios|D_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(5),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(5));

-- Location: LCCOMB_X19_Y19_N28
\NIOS0|nios|ic_tag_wraddress[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ic_fill_starting~1_wirecell_combout\,
	datac => \NIOS0|nios|ic_fill_line\(2),
	datad => \NIOS0|nios|D_pc\(5),
	combout => \NIOS0|nios|ic_tag_wraddress[2]~1_combout\);

-- Location: LCFF_X19_Y19_N29
\NIOS0|nios|ic_fill_line[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[2]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_line\(2));

-- Location: LCCOMB_X18_Y18_N0
\NIOS0|nios|F_iw[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datad => \NIOS0|nios|norm_intr_req~0_combout\,
	combout => \NIOS0|nios|F_iw[0]~11_combout\);

-- Location: LCFF_X18_Y18_N1
\NIOS0|nios|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[0]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(0));

-- Location: LCFF_X20_Y16_N19
\NIOS0|nios|E_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(0));

-- Location: LCCOMB_X20_Y16_N18
\NIOS0|nios|E_ctrl_st_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_iw\(0),
	datad => \NIOS0|nios|E_iw\(1),
	combout => \NIOS0|nios|E_ctrl_st_bypass~0_combout\);

-- Location: LCCOMB_X20_Y15_N28
\NIOS0|nios|E_ctrl_st_non_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\,
	datab => \NIOS0|nios|E_iw\(5),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_ctrl_st_bypass~0_combout\,
	combout => \NIOS0|nios|E_ctrl_st_non_bypass~0_combout\);

-- Location: LCFF_X20_Y15_N29
\NIOS0|nios|M_ctrl_st_non_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_st_non_bypass~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_st_non_bypass~regout\);

-- Location: LCCOMB_X21_Y21_N8
\NIOS0|nios|M_sel_data_master~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \NIOS0|nios|M_sel_data_master~feeder_combout\);

-- Location: LCFF_X21_Y21_N9
\NIOS0|nios|M_sel_data_master\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_sel_data_master~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_sel_data_master~regout\);

-- Location: LCCOMB_X20_Y15_N6
\NIOS0|nios|M_dc_valid_st_cache_hit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_ctrl_st_non_bypass~regout\,
	datac => \NIOS0|nios|M_valid_from_E~regout\,
	datad => \NIOS0|nios|M_sel_data_master~regout\,
	combout => \NIOS0|nios|M_dc_valid_st_cache_hit~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\NIOS0|nios|M_dc_hit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(14),
	datab => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	datac => \NIOS0|nios|M_alu_result\(13),
	datad => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	combout => \NIOS0|nios|M_dc_hit~1_combout\);

-- Location: LCCOMB_X16_Y15_N22
\NIOS0|nios|M_dc_valid_st_cache_hit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_dc_hit~2_combout\,
	datab => \NIOS0|nios|M_dc_hit~0_combout\,
	datac => \NIOS0|nios|M_dc_valid_st_cache_hit~0_combout\,
	datad => \NIOS0|nios|M_dc_hit~1_combout\,
	combout => \NIOS0|nios|M_dc_valid_st_cache_hit~1_combout\);

-- Location: LCFF_X16_Y15_N23
\NIOS0|nios|A_dc_valid_st_cache_hit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_dc_valid_st_cache_hit~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_valid_st_cache_hit~regout\);

-- Location: LCCOMB_X16_Y12_N4
\NIOS0|nios|Equal262~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(8),
	datab => \NIOS0|nios|A_mem_baddr\(7),
	datac => \NIOS0|nios|A_mem_baddr\(8),
	datad => \NIOS0|nios|M_alu_result\(7),
	combout => \NIOS0|nios|Equal262~1_combout\);

-- Location: LCCOMB_X16_Y13_N26
\NIOS0|nios|Equal262~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(5),
	datab => \NIOS0|nios|M_alu_result\(5),
	datac => \NIOS0|nios|A_mem_baddr\(6),
	datad => \NIOS0|nios|M_alu_result\(6),
	combout => \NIOS0|nios|Equal262~0_combout\);

-- Location: LCCOMB_X18_Y15_N24
\NIOS0|nios|Equal262~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal262~2_combout\,
	datac => \NIOS0|nios|Equal262~1_combout\,
	datad => \NIOS0|nios|Equal262~0_combout\,
	combout => \NIOS0|nios|Equal262~3_combout\);

-- Location: LCCOMB_X18_Y15_N14
\NIOS0|nios|M_dc_dirty\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(6),
	datab => \NIOS0|nios|A_dc_valid_st_cache_hit~regout\,
	datac => \NIOS0|nios|Equal262~3_combout\,
	combout => \NIOS0|nios|M_dc_dirty~combout\);

-- Location: LCFF_X18_Y15_N15
\NIOS0|nios|A_dc_dirty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_dc_dirty~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_dirty~regout\);

-- Location: LCCOMB_X18_Y15_N26
\NIOS0|nios|A_dc_xfer_rd_addr_starting~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_has_started~regout\,
	datac => \NIOS0|nios|A_dc_dirty~regout\,
	datad => \NIOS0|nios|A_dc_wb_active~regout\,
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_starting~0_combout\);

-- Location: LCFF_X16_Y15_N21
\NIOS0|nios|A_dc_hit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_dc_hit~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_hit~regout\);

-- Location: LCCOMB_X20_Y15_N30
\NIOS0|nios|E_ctrl_dc_nowb_inv~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(0),
	combout => \NIOS0|nios|E_ctrl_dc_nowb_inv~0_combout\);

-- Location: LCCOMB_X19_Y15_N6
\NIOS0|nios|Equal181~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_ctrl_dc_nowb_inv~0_combout\,
	datac => \NIOS0|nios|E_iw\(3),
	datad => \NIOS0|nios|E_iw\(5),
	combout => \NIOS0|nios|Equal181~0_combout\);

-- Location: LCFF_X19_Y15_N7
\NIOS0|nios|M_ctrl_dc_addr_wb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|Equal181~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_dc_addr_wb_inv~regout\);

-- Location: LCFF_X19_Y15_N25
\NIOS0|nios|A_ctrl_dc_addr_wb_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_dc_addr_wb_inv~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_dc_addr_wb_inv~regout\);

-- Location: LCCOMB_X19_Y15_N24
\NIOS0|nios|A_dc_xfer_rd_addr_starting~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_dc_index_wb_inv~regout\,
	datab => \NIOS0|nios|A_dc_hit~regout\,
	datac => \NIOS0|nios|A_ctrl_dc_addr_wb_inv~regout\,
	datad => \NIOS0|nios|A_valid~regout\,
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_starting~1_combout\);

-- Location: LCCOMB_X18_Y15_N4
\NIOS0|nios|A_dc_xfer_rd_addr_starting~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \NIOS0|nios|A_dc_xfer_rd_addr_starting~1_combout\,
	datad => \NIOS0|nios|A_dc_want_fill~regout\,
	combout => \NIOS0|nios|A_dc_xfer_rd_addr_starting~2_combout\);

-- Location: LCFF_X18_Y15_N5
\NIOS0|nios|A_dc_xfer_rd_data_starting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_rd_addr_starting~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\);

-- Location: LCCOMB_X16_Y11_N24
\NIOS0|nios|A_dc_xfer_wr_starting~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	combout => \NIOS0|nios|A_dc_xfer_wr_starting~feeder_combout\);

-- Location: LCFF_X16_Y11_N25
\NIOS0|nios|A_dc_xfer_wr_starting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_xfer_wr_starting~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_xfer_wr_starting~regout\);

-- Location: LCFF_X16_Y11_N3
\NIOS0|nios|A_dc_wb_rd_addr_starting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|A_dc_xfer_wr_starting~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_rd_addr_starting~regout\);

-- Location: LCFF_X16_Y11_N17
\NIOS0|nios|A_dc_wb_rd_data_starting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|A_dc_wb_rd_addr_starting~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_rd_data_starting~regout\);

-- Location: LCCOMB_X24_Y11_N18
\NIOS0|nios|A_dc_wb_rd_data_first_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_read~regout\,
	datab => \NIOS0|nios|A_dc_wb_rd_data_starting~regout\,
	datac => \NIOS0|nios|A_dc_wb_rd_data_first~regout\,
	combout => \NIOS0|nios|A_dc_wb_rd_data_first_nxt~0_combout\);

-- Location: LCFF_X24_Y11_N19
\NIOS0|nios|A_dc_wb_rd_data_first\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_rd_data_first_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_rd_data_first~regout\);

-- Location: LCCOMB_X24_Y11_N14
\NIOS0|nios|A_st_bypass_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_active~regout\,
	datab => \NIOS0|nios|M_ctrl_st_bypass~regout\,
	datad => \NIOS0|nios|M_valid_from_E~regout\,
	combout => \NIOS0|nios|A_st_bypass_delayed~0_combout\);

-- Location: LCFF_X24_Y11_N15
\NIOS0|nios|A_st_bypass_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_st_bypass_delayed~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_bypass_delayed~regout\);

-- Location: LCCOMB_X24_Y11_N0
\NIOS0|nios|A_st_bypass_delayed_started~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_st_bypass_delayed~regout\,
	datac => \NIOS0|nios|A_st_bypass_delayed_started~regout\,
	datad => \NIOS0|nios|A_dc_wb_active~regout\,
	combout => \NIOS0|nios|A_st_bypass_delayed_started~0_combout\);

-- Location: LCFF_X24_Y11_N1
\NIOS0|nios|A_st_bypass_delayed_started\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_st_bypass_delayed_started~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_st_bypass_delayed_started~regout\);

-- Location: LCCOMB_X24_Y11_N8
\NIOS0|nios|d_write_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|always133~0_combout\,
	datab => \NIOS0|nios|A_st_bypass_delayed~regout\,
	datac => \NIOS0|nios|A_st_bypass_delayed_started~regout\,
	datad => \NIOS0|nios|M_ctrl_st_bypass~regout\,
	combout => \NIOS0|nios|d_write_nxt~2_combout\);

-- Location: LCCOMB_X24_Y11_N22
\NIOS0|nios|d_write_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_read~regout\,
	datab => \NIOS0|nios|A_dc_wb_rd_data_first~regout\,
	datac => \NIOS0|nios|d_write_nxt~2_combout\,
	datad => \NIOS0|nios|A_dc_wb_active~regout\,
	combout => \NIOS0|nios|d_write_nxt~4_combout\);

-- Location: LCCOMB_X24_Y11_N6
\NIOS0|nios|d_write_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wr_data_cnt\(3),
	datab => \NIOS0|nios|d_write_nxt~4_combout\,
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \NIOS0|nios|d_write_nxt~3_combout\);

-- Location: LCFF_X24_Y11_N7
\NIOS0|nios|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_write_nxt~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_write~regout\);

-- Location: LCCOMB_X33_Y10_N0
\NIOS0|timer_s1_translator|av_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer_s1_translator|av_begintransfer~0_combout\ = (\NIOS0|nios|d_write~regout\) # (\NIOS0|nios|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_write~regout\,
	datad => \NIOS0|nios|d_read~regout\,
	combout => \NIOS0|timer_s1_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X34_Y10_N2
\NIOS0|limiter|suppress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|suppress~0_combout\ = (!\NIOS0|nios|d_write~regout\ & \NIOS0|limiter|has_pending_responses~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datac => \NIOS0|limiter|has_pending_responses~regout\,
	combout => \NIOS0|limiter|suppress~0_combout\);

-- Location: LCCOMB_X32_Y10_N26
\NIOS0|cmd_xbar_demux|src4_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|src4_valid~0_combout\ = (\NIOS0|addr_router|Equal1~1_combout\ & (\NIOS0|timer_s1_translator|av_begintransfer~0_combout\ & ((\NIOS0|limiter|last_channel\(4)) # (!\NIOS0|limiter|suppress~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|last_channel\(4),
	datab => \NIOS0|addr_router|Equal1~1_combout\,
	datac => \NIOS0|timer_s1_translator|av_begintransfer~0_combout\,
	datad => \NIOS0|limiter|suppress~0_combout\,
	combout => \NIOS0|cmd_xbar_demux|src4_valid~0_combout\);

-- Location: LCCOMB_X37_Y12_N12
\NIOS0|cmd_xbar_mux_004|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|packet_in_progress~0_combout\ = !\NIOS0|cmd_xbar_mux_004|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|cmd_xbar_mux_004|update_grant~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_004|packet_in_progress~0_combout\);

-- Location: LCFF_X37_Y12_N13
\NIOS0|cmd_xbar_mux_004|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|packet_in_progress~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_004|packet_in_progress~regout\);

-- Location: LCCOMB_X37_Y12_N22
\NIOS0|cmd_xbar_mux_004|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|update_grant~1_combout\ = (\NIOS0|cmd_xbar_mux_004|WideOr1~combout\ & (\NIOS0|cmd_xbar_mux_004|update_grant~0_combout\)) # (!\NIOS0|cmd_xbar_mux_004|WideOr1~combout\ & ((!\NIOS0|cmd_xbar_mux_004|packet_in_progress~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|update_grant~0_combout\,
	datac => \NIOS0|cmd_xbar_mux_004|WideOr1~combout\,
	datad => \NIOS0|cmd_xbar_mux_004|packet_in_progress~regout\,
	combout => \NIOS0|cmd_xbar_mux_004|update_grant~1_combout\);

-- Location: LCCOMB_X37_Y12_N20
\NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~0_combout\ = (\NIOS0|cmd_xbar_mux_004|update_grant~1_combout\ & ((\NIOS0|cmd_xbar_demux|src4_valid~0_combout\) # (\NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|src4_valid~0_combout\,
	datab => \NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datad => \NIOS0|cmd_xbar_mux_004|update_grant~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X38_Y12_N25
\NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|cmd_xbar_mux_004|arb|grant[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(1));

-- Location: LCCOMB_X37_Y12_N0
\NIOS0|cmd_xbar_mux_004|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|arb|grant[0]~0_combout\ = (\NIOS0|cmd_xbar_demux|src4_valid~0_combout\ & (((!\NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\ & \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(1))) # 
-- (!\NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datab => \NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datac => \NIOS0|cmd_xbar_demux|src4_valid~0_combout\,
	datad => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	combout => \NIOS0|cmd_xbar_mux_004|arb|grant[0]~0_combout\);

-- Location: LCFF_X37_Y12_N1
\NIOS0|cmd_xbar_mux_004|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|arb|grant[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_004|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_004|saved_grant\(0));

-- Location: LCCOMB_X31_Y14_N24
\NIOS0|cmd_xbar_mux_004|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_data\(46) = (\NIOS0|nios|ic_fill_line\(5) & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(1)) # ((\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & \NIOS0|nios|d_address_line_field\(5))))) # (!\NIOS0|nios|ic_fill_line\(5) & 
-- (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & (\NIOS0|nios|d_address_line_field\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(5),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios|d_address_line_field\(5),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|cmd_xbar_mux_004|src_data\(46));

-- Location: LCFF_X31_Y14_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8));

-- Location: LCCOMB_X36_Y14_N20
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|address\(8),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~1_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~10_combout\);

-- Location: LCFF_X36_Y14_N21
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(6));

-- Location: LCFF_X32_Y13_N25
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X32_Y13_N30
\NIOS0|rsp_xbar_mux_001|src_data[6]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[6]~50_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[6]~49_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(6) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_data[6]~49_combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[6]~50_combout\);

-- Location: LCFF_X32_Y13_N31
\NIOS0|nios|i_readdata_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[6]~50_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(6));

-- Location: LCCOMB_X18_Y19_N6
\NIOS0|nios|F_iw[6]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(6),
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[6]~17_combout\);

-- Location: LCFF_X18_Y19_N7
\NIOS0|nios|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[6]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(6));

-- Location: LCCOMB_X23_Y19_N2
\NIOS0|nios|F_ic_data_rd_addr_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_taken_waddr_partial\(0),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \NIOS0|nios|D_pc\(0),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X23_Y21_N0
\NIOS0|nios|F_ic_data_rd_addr_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_plus_one[0]~0_combout\,
	datab => \NIOS0|nios|D_iw\(6),
	datac => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~0_combout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X23_Y21_N10
\NIOS0|nios|F_ic_data_rd_addr_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(2),
	datab => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~1_combout\,
	datac => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datad => \NIOS0|nios|M_pipe_flush~regout\,
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X23_Y18_N0
\NIOS0|nios|F_ic_data_rd_addr_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~2_combout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(0),
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~3_combout\);

-- Location: LCFF_X23_Y18_N1
\NIOS0|nios|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_data_rd_addr_nxt[0]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(0));

-- Location: LCCOMB_X23_Y19_N14
\NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|D_br_taken_waddr_partial\(4),
	datac => \NIOS0|nios|D_pc\(4),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X23_Y19_N16
\NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(10),
	datab => \NIOS0|nios|F_pc_plus_one[4]~8_combout\,
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~6_combout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~7_combout\);

-- Location: LCCOMB_X22_Y18_N30
\NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(6),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~7_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~8_combout\);

-- Location: LCCOMB_X22_Y18_N18
\NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~8_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(4),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9_combout\);

-- Location: LCFF_X22_Y18_N19
\NIOS0|nios|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_tag_rd_addr_nxt[1]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(4));

-- Location: LCFF_X23_Y19_N15
\NIOS0|nios|D_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(4));

-- Location: LCCOMB_X19_Y19_N10
\NIOS0|nios|ic_tag_wraddress[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ic_fill_starting~1_wirecell_combout\,
	datac => \NIOS0|nios|ic_fill_line\(1),
	datad => \NIOS0|nios|D_pc\(4),
	combout => \NIOS0|nios|ic_tag_wraddress[1]~0_combout\);

-- Location: LCFF_X19_Y19_N11
\NIOS0|nios|ic_fill_line[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[1]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_line\(1));

-- Location: LCCOMB_X18_Y19_N16
\NIOS0|nios|F_iw[12]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datab => \NIOS0|nios|hbreak_enabled~regout\,
	datac => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[12]~4_combout\);

-- Location: LCFF_X18_Y19_N17
\NIOS0|nios|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[12]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(12));

-- Location: LCCOMB_X22_Y18_N10
\NIOS0|nios|E_ctrl_jmp_indirect_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(11),
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|D_iw\(16),
	datad => \NIOS0|nios|Equal171~1_combout\,
	combout => \NIOS0|nios|E_ctrl_jmp_indirect_nxt~0_combout\);

-- Location: LCFF_X22_Y18_N11
\NIOS0|nios|E_ctrl_jmp_indirect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_jmp_indirect_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_jmp_indirect~regout\);

-- Location: LCCOMB_X26_Y19_N14
\NIOS0|nios|M_pipe_flush_waddr_nxt[2]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_extra_pc\(2),
	datab => \NIOS0|nios|E_ctrl_break~regout\,
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_ctrl_crst~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[2]~14_combout\);

-- Location: LCCOMB_X26_Y19_N28
\NIOS0|nios|M_pipe_flush_waddr[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(4),
	datab => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[2]~14_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[2]~8_combout\);

-- Location: LCCOMB_X23_Y19_N20
\NIOS0|nios|E_pc[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(2),
	combout => \NIOS0|nios|E_pc[2]~feeder_combout\);

-- Location: LCFF_X23_Y19_N21
\NIOS0|nios|E_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[2]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(2));

-- Location: LCFF_X26_Y19_N29
\NIOS0|nios|M_pipe_flush_waddr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[2]~8_combout\,
	sdata => \NIOS0|nios|E_pc\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X21_Y21_N26
\NIOS0|nios|F_ic_data_rd_addr_nxt[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(2),
	combout => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~11_combout\);

-- Location: LCFF_X21_Y21_N27
\NIOS0|nios|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_data_rd_addr_nxt[2]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(2));

-- Location: LCFF_X23_Y19_N29
\NIOS0|nios|D_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(2));

-- Location: LCFF_X19_Y20_N17
\NIOS0|nios|ic_fill_initial_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X19_Y20_N18
\NIOS0|nios|ic_fill_dp_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~1_combout\,
	datac => \NIOS0|nios|ic_fill_initial_offset\(2),
	datad => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	combout => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCFF_X19_Y20_N19
\NIOS0|nios|ic_fill_dp_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X18_Y19_N2
\NIOS0|nios|F_iw[11]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|norm_intr_req~0_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \NIOS0|nios|hbreak_enabled~regout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[11]~5_combout\);

-- Location: LCFF_X18_Y19_N3
\NIOS0|nios|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[11]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(11));

-- Location: LCCOMB_X25_Y18_N0
\NIOS0|nios|Equal154~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(11),
	datac => \NIOS0|nios|D_iw\(13),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|Equal154~1_combout\);

-- Location: LCCOMB_X24_Y20_N2
\NIOS0|nios|D_op_cmplt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(15),
	datab => \NIOS0|nios|Equal154~1_combout\,
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|D_iw\(14),
	combout => \NIOS0|nios|D_op_cmplt~0_combout\);

-- Location: LCCOMB_X24_Y20_N4
\NIOS0|nios|Equal82~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(3),
	datac => \NIOS0|nios|D_iw\(4),
	combout => \NIOS0|nios|Equal82~0_combout\);

-- Location: LCCOMB_X24_Y20_N28
\NIOS0|nios|D_ctrl_alu_signed_comparison~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_alu_signed_comparison~1_combout\,
	datab => \NIOS0|nios|D_op_cmplt~0_combout\,
	datac => \NIOS0|nios|Equal82~0_combout\,
	datad => \NIOS0|nios|Equal80~0_combout\,
	combout => \NIOS0|nios|D_ctrl_alu_signed_comparison~2_combout\);

-- Location: LCFF_X24_Y20_N29
\NIOS0|nios|E_ctrl_alu_signed_comparison\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_alu_signed_comparison~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_alu_signed_comparison~regout\);

-- Location: LCCOMB_X23_Y14_N26
\NIOS0|nios|Add18|auto_generated|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_ctrl_alu_signed_comparison~regout\,
	datac => \NIOS0|nios|E_src2\(31),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~11_combout\);

-- Location: LCCOMB_X23_Y14_N22
\NIOS0|nios|Add18|auto_generated|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_src2\(30),
	datad => \NIOS0|nios|E_ctrl_alu_subtract~regout\,
	combout => \NIOS0|nios|Add18|auto_generated|_~12_combout\);

-- Location: LCCOMB_X20_Y15_N0
\NIOS0|nios|E_ctrl_ld_bypass~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_ld_bypass~0_combout\,
	datab => \NIOS0|nios|E_iw\(5),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\,
	combout => \NIOS0|nios|E_ctrl_ld_bypass~1_combout\);

-- Location: LCFF_X20_Y15_N1
\NIOS0|nios|M_ctrl_ld_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_ld_bypass~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld_bypass~regout\);

-- Location: LCCOMB_X24_Y11_N26
\NIOS0|nios|A_ld_bypass_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_active~regout\,
	datab => \NIOS0|nios|M_ctrl_ld_bypass~regout\,
	datad => \NIOS0|nios|M_valid_from_E~regout\,
	combout => \NIOS0|nios|A_ld_bypass_delayed~0_combout\);

-- Location: LCFF_X24_Y11_N27
\NIOS0|nios|A_ld_bypass_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_ld_bypass_delayed~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ld_bypass_delayed~regout\);

-- Location: LCCOMB_X24_Y11_N4
\NIOS0|nios|d_read_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ld_bypass_delayed_started~regout\,
	datab => \NIOS0|nios|A_ld_bypass_delayed~regout\,
	datac => \NIOS0|nios|A_dc_want_fill~regout\,
	datad => \NIOS0|nios|A_dc_fill_has_started~regout\,
	combout => \NIOS0|nios|d_read_nxt~0_combout\);

-- Location: LCCOMB_X24_Y11_N30
\NIOS0|nios|d_read_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|always133~0_combout\,
	datab => \NIOS0|nios|M_ctrl_ld_bypass~regout\,
	datac => \NIOS0|nios|d_read_nxt~0_combout\,
	datad => \NIOS0|nios|A_dc_wb_active~regout\,
	combout => \NIOS0|nios|d_read_nxt~1_combout\);

-- Location: LCCOMB_X24_Y11_N16
\NIOS0|nios|d_read_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_addr_cnt\(3),
	datab => \NIOS0|nios|d_read_nxt~1_combout\,
	datac => \NIOS0|nios|d_read~regout\,
	datad => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \NIOS0|nios|d_read_nxt~2_combout\);

-- Location: LCFF_X24_Y11_N17
\NIOS0|nios|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_read_nxt~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_read~regout\);

-- Location: LCCOMB_X32_Y11_N0
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(0) & ((\NIOS0|nios|d_read~regout\) # ((\NIOS0|cmd_xbar_mux|saved_grant\(1) & \NIOS0|nios|i_read~regout\)))) # 
-- (!\NIOS0|cmd_xbar_mux|saved_grant\(0) & (((\NIOS0|cmd_xbar_mux|saved_grant\(1) & \NIOS0|nios|i_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datad => \NIOS0|nios|i_read~regout\,
	combout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X32_Y11_N14
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & (\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\ & \NIOS0|cmd_xbar_mux|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|cmd_xbar_mux|WideOr1~combout\,
	combout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X32_Y11_N2
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X32_Y11_N3
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y11_N24
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\))) # (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\,
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X32_Y12_N25
\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\);

-- Location: LCCOMB_X32_Y14_N24
\NIOS0|rsp_xbar_demux|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_demux|src0_valid~combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & !\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datad => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCFF_X35_Y12_N17
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\);

-- Location: LCCOMB_X35_Y12_N16
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\))) # (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|cmd_xbar_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X35_Y12_N2
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCFF_X35_Y12_N11
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\);

-- Location: LCCOMB_X35_Y12_N14
\NIOS0|rsp_xbar_mux|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|WideOr1~0_combout\ = (\NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (((!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))) # (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))) # (!\NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & ((\NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X34_Y11_N0
\NIOS0|rsp_xbar_mux|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|WideOr1~1_combout\ = (\NIOS0|timer_s1_translator|read_latency_shift_reg\(0)) # ((\NIOS0|rsp_xbar_demux|src0_valid~combout\) # ((\NIOS0|rsp_xbar_mux|WideOr1~0_combout\) # (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|rsp_xbar_demux|src0_valid~combout\,
	datac => \NIOS0|rsp_xbar_mux|WideOr1~0_combout\,
	datad => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux|WideOr1~1_combout\);

-- Location: LCFF_X35_Y12_N23
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\);

-- Location: LCCOMB_X35_Y12_N22
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\)))) # (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|cmd_xbar_mux_003|saved_grant\(0) & 
-- (\NIOS0|nios|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	datab => \NIOS0|nios|d_write~regout\,
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\,
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X35_Y12_N29
\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\);

-- Location: LCCOMB_X35_Y12_N28
\NIOS0|rsp_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~0_combout\ = (!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & 
-- \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCFF_X36_Y12_N23
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\);

-- Location: LCCOMB_X36_Y12_N22
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\)))) # (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|cmd_xbar_mux_004|saved_grant\(0) & 
-- ((\NIOS0|nios|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\,
	datad => \NIOS0|nios|d_write~regout\,
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X36_Y12_N15
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\);

-- Location: LCCOMB_X36_Y12_N14
\NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & (!\NIOS0|rsp_xbar_mux|src_payload~0_combout\ & 
-- ((!\NIOS0|rsp_xbar_demux_004|src0_valid~combout\) # (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datab => \NIOS0|rsp_xbar_mux|src_payload~0_combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	combout => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: LCFF_X34_Y11_N5
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\);

-- Location: LCCOMB_X34_Y11_N4
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\)))) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\NIOS0|nios|d_write~regout\ & 
-- ((\NIOS0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\,
	datad => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X34_Y11_N19
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\);

-- Location: LCCOMB_X34_Y11_N8
\NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ = (\NIOS0|rsp_xbar_mux|WideOr1~1_combout\ & (\NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ & 
-- ((!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_mux|WideOr1~1_combout\,
	datac => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	combout => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\);

-- Location: LCFF_X34_Y11_N9
\NIOS0|nios|d_readdatavalid_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdatavalid_d1~regout\);

-- Location: LCCOMB_X24_Y11_N28
\NIOS0|nios|A_dc_rd_data_cnt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_wb_active~regout\,
	datab => \NIOS0|nios|A_dc_fill_has_started~regout\,
	datac => \NIOS0|nios|A_dc_want_fill~regout\,
	datad => \NIOS0|nios|d_readdatavalid_d1~regout\,
	combout => \NIOS0|nios|A_dc_rd_data_cnt[0]~0_combout\);

-- Location: LCCOMB_X23_Y11_N20
\NIOS0|nios|A_dc_rd_data_cnt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|A_dc_rd_data_cnt[0]~0_combout\,
	combout => \NIOS0|nios|A_dc_rd_data_cnt[0]~1_combout\);

-- Location: LCFF_X23_Y11_N17
\NIOS0|nios|A_dc_rd_data_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data_cnt_nxt[0]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_data_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data_cnt\(0));

-- Location: LCCOMB_X23_Y11_N6
\NIOS0|nios|A_dc_rd_data_cnt_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdatavalid_d1~regout\,
	datac => \NIOS0|nios|A_dc_rd_data_cnt\(1),
	datad => \NIOS0|nios|A_dc_rd_data_cnt\(0),
	combout => \NIOS0|nios|A_dc_rd_data_cnt_nxt[1]~2_combout\);

-- Location: LCFF_X23_Y11_N7
\NIOS0|nios|A_dc_rd_data_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data_cnt_nxt[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_data_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data_cnt\(1));

-- Location: LCCOMB_X23_Y11_N12
\NIOS0|nios|A_dc_rd_data_cnt_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdatavalid_d1~regout\,
	datab => \NIOS0|nios|A_dc_rd_data_cnt\(0),
	datac => \NIOS0|nios|A_dc_rd_data_cnt\(2),
	datad => \NIOS0|nios|A_dc_rd_data_cnt\(1),
	combout => \NIOS0|nios|A_dc_rd_data_cnt_nxt[2]~1_combout\);

-- Location: LCFF_X23_Y11_N13
\NIOS0|nios|A_dc_rd_data_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data_cnt_nxt[2]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_data_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data_cnt\(2));

-- Location: LCCOMB_X23_Y11_N26
\NIOS0|nios|Add13~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_rd_data_cnt\(1),
	datab => \NIOS0|nios|A_dc_rd_data_cnt\(3),
	datac => \NIOS0|nios|A_dc_rd_data_cnt\(0),
	datad => \NIOS0|nios|A_dc_rd_data_cnt\(2),
	combout => \NIOS0|nios|Add13~0_combout\);

-- Location: LCCOMB_X23_Y11_N24
\NIOS0|nios|A_dc_rd_data_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|Add13~0_combout\,
	datac => \NIOS0|nios|d_readdatavalid_d1~regout\,
	datad => \NIOS0|nios|A_dc_rd_data_cnt[0]~0_combout\,
	combout => \NIOS0|nios|A_dc_rd_data_cnt_nxt[3]~0_combout\);

-- Location: LCFF_X23_Y11_N25
\NIOS0|nios|A_dc_rd_data_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_rd_data_cnt_nxt[3]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_rd_data_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_data_cnt\(3));

-- Location: LCCOMB_X22_Y11_N24
\NIOS0|nios|A_ld_bypass_done\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_rd_data_cnt\(3),
	datad => \NIOS0|nios|d_readdatavalid_d1~regout\,
	combout => \NIOS0|nios|A_ld_bypass_done~combout\);

-- Location: LCFF_X22_Y11_N25
\NIOS0|nios|A_dc_rd_last_transfer_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_ld_bypass_done~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_rd_last_transfer_d1~regout\);

-- Location: LCCOMB_X22_Y11_N30
\NIOS0|nios|A_dc_fill_done~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_need_extra_stall~regout\,
	datab => \NIOS0|nios|A_dc_rd_data_cnt\(3),
	datac => \NIOS0|nios|A_dc_rd_last_transfer_d1~regout\,
	datad => \NIOS0|nios|d_readdatavalid_d1~regout\,
	combout => \NIOS0|nios|A_dc_fill_done~0_combout\);

-- Location: LCCOMB_X22_Y11_N28
\NIOS0|nios|A_dc_fill_active_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	datac => \NIOS0|nios|A_dc_fill_active~regout\,
	datad => \NIOS0|nios|A_dc_fill_done~0_combout\,
	combout => \NIOS0|nios|A_dc_fill_active_nxt~0_combout\);

-- Location: LCFF_X22_Y11_N29
\NIOS0|nios|A_dc_fill_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_fill_active_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_fill_active~regout\);

-- Location: LCCOMB_X34_Y15_N22
\NIOS0|rsp_xbar_mux|src_data[16]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[16]~60_combout\ = (\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) # ((\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & 
-- \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(16))))) # (!\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & (\NIOS0|rsp_xbar_demux_004|src0_valid~combout\ & (\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \NIOS0|rsp_xbar_demux_004|src0_valid~combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \NIOS0|rsp_xbar_mux|src_data[16]~60_combout\);

-- Location: LCCOMB_X34_Y15_N8
\NIOS0|rsp_xbar_mux|src_data[16]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[16]~71_combout\ = (\NIOS0|rsp_xbar_mux|src_data[16]~60_combout\) # ((!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(16) & 
-- \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datab => \NIOS0|rsp_xbar_mux|src_data[16]~60_combout\,
	datac => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(16),
	datad => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux|src_data[16]~71_combout\);

-- Location: LCFF_X34_Y15_N9
\NIOS0|nios|d_readdata_d1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[16]~71_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(16));

-- Location: LCCOMB_X20_Y11_N16
\NIOS0|nios|dc_data_wr_port_data[16]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|dc_data_wr_port_data[16]~60_combout\,
	datab => \NIOS0|nios|A_dc_fill_active~regout\,
	datac => \NIOS0|nios|d_readdata_d1\(16),
	combout => \NIOS0|nios|dc_data_wr_port_data[16]~61_combout\);

-- Location: LCCOMB_X19_Y12_N0
\NIOS0|nios|M_inst_result[16]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(16),
	datac => \NIOS0|nios|M_ctrl_mem~regout\,
	datad => \NIOS0|nios|M_alu_result\(16),
	combout => \NIOS0|nios|M_inst_result[16]~30_combout\);

-- Location: LCFF_X19_Y12_N1
\NIOS0|nios|A_inst_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[16]~30_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(16));

-- Location: LCCOMB_X19_Y11_N10
\NIOS0|nios|M_inst_result[0]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(0),
	datab => \NIOS0|nios|nios_system_NIOS_dc_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \NIOS0|nios|M_ctrl_mem~regout\,
	combout => \NIOS0|nios|M_inst_result[0]~31_combout\);

-- Location: LCCOMB_X23_Y21_N12
\NIOS0|nios|E_iw[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_iw\(6),
	combout => \NIOS0|nios|E_iw[6]~feeder_combout\);

-- Location: LCFF_X23_Y21_N13
\NIOS0|nios|E_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_iw[6]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(6));

-- Location: LCFF_X22_Y17_N27
\NIOS0|nios|M_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(6));

-- Location: LCCOMB_X22_Y17_N4
\NIOS0|nios|A_ienable_reg_irq0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_wrctl_bstatus~0_combout\,
	datab => \NIOS0|nios|M_iw\(6),
	datac => \NIOS0|nios|M_valid_from_E~regout\,
	datad => \NIOS0|nios|A_stall~0_combout\,
	combout => \NIOS0|nios|A_ienable_reg_irq0~0_combout\);

-- Location: LCFF_X23_Y17_N3
\NIOS0|nios|A_ienable_reg_irq0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_ienable_reg_irq0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ienable_reg_irq0~regout\);

-- Location: LCFF_X21_Y11_N9
\NIOS0|nios|M_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_ctrl_crst~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_crst~regout\);

-- Location: LCFF_X22_Y17_N11
\NIOS0|nios|M_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_ctrl_exception~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_exception~regout\);

-- Location: LCCOMB_X22_Y17_N10
\NIOS0|nios|A_estatus_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_wrctl_estatus~combout\,
	datab => \NIOS0|nios|A_estatus_reg_pie~regout\,
	datac => \NIOS0|nios|M_ctrl_exception~regout\,
	datad => \NIOS0|nios|M_alu_result\(0),
	combout => \NIOS0|nios|A_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X22_Y17_N22
\NIOS0|nios|A_estatus_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_exception~regout\,
	datab => \NIOS0|nios|A_status_reg_pie~regout\,
	datac => \NIOS0|nios|M_ctrl_crst~regout\,
	datad => \NIOS0|nios|A_estatus_reg_pie_inst_nxt~0_combout\,
	combout => \NIOS0|nios|A_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X21_Y11_N0
\NIOS0|nios|A_shift_rot_cnt_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_stall~regout\,
	datac => \NIOS0|nios|A_shift_rot_cnt~regout\,
	combout => \NIOS0|nios|A_shift_rot_cnt_nxt~0_combout\);

-- Location: LCFF_X21_Y11_N1
\NIOS0|nios|A_shift_rot_cnt\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_cnt_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_cnt~regout\);

-- Location: LCCOMB_X21_Y11_N16
\NIOS0|nios|A_shift_rot_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_shift_rot_cnt~regout\,
	datac => \NIOS0|nios|A_shift_rot_stall~regout\,
	datad => \NIOS0|nios|always133~0_combout\,
	combout => \NIOS0|nios|A_shift_rot_stall_nxt~0_combout\);

-- Location: LCFF_X21_Y11_N17
\NIOS0|nios|A_shift_rot_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_stall_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_stall~regout\);

-- Location: LCCOMB_X21_Y11_N12
\NIOS0|nios|always133~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_valid_from_E~regout\,
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|A_shift_rot_stall~regout\,
	datad => \NIOS0|nios|A_mem_stall~regout\,
	combout => \NIOS0|nios|always133~0_combout\);

-- Location: LCFF_X22_Y17_N23
\NIOS0|nios|A_estatus_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_estatus_reg_pie_inst_nxt~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|always133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_estatus_reg_pie~regout\);

-- Location: LCCOMB_X23_Y17_N30
\NIOS0|nios|D_control_reg_rddata_muxed[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_status_reg_pie~regout\,
	datab => \NIOS0|nios|D_iw\(6),
	datac => \NIOS0|nios|A_estatus_reg_pie~regout\,
	datad => \NIOS0|nios|D_iw\(7),
	combout => \NIOS0|nios|D_control_reg_rddata_muxed[0]~3_combout\);

-- Location: LCCOMB_X23_Y17_N2
\NIOS0|nios|D_control_reg_rddata_muxed[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(7),
	datab => \NIOS0|nios|A_bstatus_reg_pie~regout\,
	datac => \NIOS0|nios|A_ienable_reg_irq0~regout\,
	datad => \NIOS0|nios|D_control_reg_rddata_muxed[0]~3_combout\,
	combout => \NIOS0|nios|D_control_reg_rddata_muxed[0]~4_combout\);

-- Location: LCCOMB_X23_Y17_N4
\NIOS0|nios|D_control_reg_rddata_muxed[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_iw\(6),
	datac => \NIOS0|nios|D_iw\(8),
	datad => \NIOS0|nios|D_iw\(7),
	combout => \NIOS0|nios|D_control_reg_rddata_muxed[0]~1_combout\);

-- Location: LCFF_X33_Y17_N1
\NIOS0|jtag_uart|ien_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_001|src_payload~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|ien_AF~regout\);

-- Location: LCCOMB_X38_Y17_N14
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) $ 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X38_Y17_N15
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X38_Y17_N18
\NIOS0|jtag_uart|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|Add0~2_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((\NIOS0|jtag_uart|Add0~1\) # (GND))) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\NIOS0|jtag_uart|Add0~1\))
-- \NIOS0|jtag_uart|Add0~3\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # (!\NIOS0|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \NIOS0|jtag_uart|Add0~1\,
	combout => \NIOS0|jtag_uart|Add0~2_combout\,
	cout => \NIOS0|jtag_uart|Add0~3\);

-- Location: LCCOMB_X38_Y17_N20
\NIOS0|jtag_uart|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|Add0~4_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\NIOS0|jtag_uart|Add0~3\ & VCC)) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\NIOS0|jtag_uart|Add0~3\ $ (GND)))
-- \NIOS0|jtag_uart|Add0~5\ = CARRY((!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & !\NIOS0|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \NIOS0|jtag_uart|Add0~3\,
	combout => \NIOS0|jtag_uart|Add0~4_combout\,
	cout => \NIOS0|jtag_uart|Add0~5\);

-- Location: LCCOMB_X38_Y17_N26
\NIOS0|jtag_uart|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|Add0~10_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\NIOS0|jtag_uart|Add0~9\)) # 
-- (!\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\NIOS0|jtag_uart|Add0~9\ & VCC))
-- \NIOS0|jtag_uart|Add0~11\ = CARRY((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & !\NIOS0|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => VCC,
	cin => \NIOS0|jtag_uart|Add0~9\,
	combout => \NIOS0|jtag_uart|Add0~10_combout\,
	cout => \NIOS0|jtag_uart|Add0~11\);

-- Location: LCCOMB_X38_Y17_N28
\NIOS0|jtag_uart|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|Add0~12_combout\ = !\NIOS0|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NIOS0|jtag_uart|Add0~11\,
	combout => \NIOS0|jtag_uart|Add0~12_combout\);

-- Location: LCCOMB_X38_Y17_N2
\NIOS0|jtag_uart|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|LessThan1~0_combout\ = (\NIOS0|jtag_uart|Add0~4_combout\ & ((\NIOS0|jtag_uart|Add0~0_combout\) # ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # 
-- (\NIOS0|jtag_uart|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|Add0~0_combout\,
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \NIOS0|jtag_uart|Add0~4_combout\,
	datad => \NIOS0|jtag_uart|Add0~2_combout\,
	combout => \NIOS0|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X38_Y17_N0
\NIOS0|jtag_uart|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|LessThan1~2_combout\ = (!\NIOS0|jtag_uart|LessThan1~1_combout\ & (!\NIOS0|jtag_uart|Add0~10_combout\ & (\NIOS0|jtag_uart|Add0~12_combout\ & !\NIOS0|jtag_uart|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|LessThan1~1_combout\,
	datab => \NIOS0|jtag_uart|Add0~10_combout\,
	datac => \NIOS0|jtag_uart|Add0~12_combout\,
	datad => \NIOS0|jtag_uart|LessThan1~0_combout\,
	combout => \NIOS0|jtag_uart|LessThan1~2_combout\);

-- Location: LCFF_X38_Y17_N1
\NIOS0|jtag_uart|fifo_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|LessThan1~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|fifo_AF~regout\);

-- Location: LCCOMB_X33_Y17_N26
\NIOS0|jtag_uart|av_readdata[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[8]~0_combout\ = (\NIOS0|jtag_uart|ien_AF~regout\ & ((\NIOS0|jtag_uart|pause_irq~regout\) # (\NIOS0|jtag_uart|fifo_AF~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|pause_irq~regout\,
	datab => \NIOS0|jtag_uart|ien_AF~regout\,
	datac => \NIOS0|jtag_uart|fifo_AF~regout\,
	combout => \NIOS0|jtag_uart|av_readdata[8]~0_combout\);

-- Location: LCCOMB_X33_Y17_N2
\NIOS0|nios|A_ipending_reg_irq0_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(0),
	datab => \NIOS0|jtag_uart|av_readdata[8]~0_combout\,
	datac => \NIOS0|nios|A_ienable_reg_irq0~regout\,
	datad => \NIOS0|jtag_uart|av_readdata\(9),
	combout => \NIOS0|nios|A_ipending_reg_irq0_nxt~0_combout\);

-- Location: LCFF_X33_Y17_N3
\NIOS0|nios|A_ipending_reg_irq0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_ipending_reg_irq0_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ipending_reg_irq0~regout\);

-- Location: LCCOMB_X23_Y17_N8
\NIOS0|nios|D_control_reg_rddata_muxed[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(8),
	datab => \NIOS0|nios|D_control_reg_rddata_muxed[0]~4_combout\,
	datac => \NIOS0|nios|D_control_reg_rddata_muxed[0]~1_combout\,
	datad => \NIOS0|nios|A_ipending_reg_irq0~regout\,
	combout => \NIOS0|nios|D_control_reg_rddata_muxed[0]~5_combout\);

-- Location: LCFF_X23_Y17_N9
\NIOS0|nios|E_control_reg_rddata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_control_reg_rddata_muxed[0]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_control_reg_rddata\(0));

-- Location: LCCOMB_X19_Y11_N2
\NIOS0|nios|M_control_reg_rddata[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_control_reg_rddata\(0),
	combout => \NIOS0|nios|M_control_reg_rddata[0]~feeder_combout\);

-- Location: LCFF_X19_Y11_N3
\NIOS0|nios|M_control_reg_rddata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_control_reg_rddata[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_control_reg_rddata\(0));

-- Location: LCFF_X19_Y11_N11
\NIOS0|nios|A_inst_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_inst_result[0]~31_combout\,
	sdata => \NIOS0|nios|M_control_reg_rddata\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|M_ctrl_rdctl_inst~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_inst_result\(0));

-- Location: LCCOMB_X19_Y9_N30
\NIOS0|nios|A_wr_data_unfiltered[0]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_wr_data_unfiltered[6]~25_combout\,
	datab => \NIOS0|nios|A_inst_result\(16),
	datac => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	datad => \NIOS0|nios|A_inst_result\(0),
	combout => \NIOS0|nios|A_wr_data_unfiltered[0]~48_combout\);

-- Location: LCCOMB_X19_Y9_N26
\NIOS0|nios|A_slow_inst_result[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(0),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(16),
	combout => \NIOS0|nios|A_slow_inst_result[0]~0_combout\);

-- Location: LCCOMB_X32_Y15_N30
\NIOS0|rsp_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_payload~4_combout\ = (\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip|the_altsyncram|auto_generated|q_a\(8) & !\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(8),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \NIOS0|rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCFF_X33_Y17_N27
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[8]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X32_Y15_N16
\NIOS0|rsp_xbar_mux|src_data[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux|src_data[8]~28_combout\ = (\NIOS0|rsp_xbar_mux|src_data[8]~27_combout\) # ((\NIOS0|rsp_xbar_mux|src_payload~4_combout\) # ((\NIOS0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux|src_data[8]~27_combout\,
	datab => \NIOS0|rsp_xbar_mux|src_payload~4_combout\,
	datac => \NIOS0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \NIOS0|rsp_xbar_mux|src_data[8]~28_combout\);

-- Location: LCFF_X32_Y15_N17
\NIOS0|nios|d_readdata_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux|src_data[8]~28_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_readdata_d1\(8));

-- Location: LCCOMB_X22_Y10_N18
\NIOS0|nios|A_slow_inst_result[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_readdata_d1\(24),
	datab => \NIOS0|nios|A_ld_align_sh16~regout\,
	datad => \NIOS0|nios|d_readdata_d1\(8),
	combout => \NIOS0|nios|A_slow_inst_result[8]~8_combout\);

-- Location: LCFF_X19_Y9_N27
\NIOS0|nios|A_slow_inst_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[0]~0_combout\,
	sdata => \NIOS0|nios|A_slow_inst_result[8]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_sh8~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(0));

-- Location: LCCOMB_X19_Y9_N16
\NIOS0|nios|A_wr_data_unfiltered[0]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld16_data[8]~1_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[0]~48_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(0),
	datad => \NIOS0|nios|A_wr_data_unfiltered[6]~26_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[0]~49_combout\);

-- Location: LCCOMB_X24_Y9_N12
\NIOS0|nios|A_shift_rot_result~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot_sel_fill0~regout\,
	datac => \NIOS0|nios|A_rot_mask\(0),
	datad => \NIOS0|nios|A_rot_pass0~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~18_combout\);

-- Location: LCCOMB_X20_Y21_N10
\NIOS0|nios|A_shift_rot_result~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_rot\(0),
	datac => \NIOS0|nios|A_shift_rot_result~18_combout\,
	datad => \NIOS0|nios|A_rot_fill_bit~regout\,
	combout => \NIOS0|nios|A_shift_rot_result~19_combout\);

-- Location: LCFF_X20_Y21_N11
\NIOS0|nios|A_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_shift_rot_result~19_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_shift_rot_result\(0));

-- Location: LCCOMB_X21_Y13_N26
\NIOS0|nios|A_wr_data_unfiltered[0]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_mul_result\(0),
	datac => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datad => \NIOS0|nios|A_shift_rot_result\(0),
	combout => \NIOS0|nios|A_wr_data_unfiltered[0]~47_combout\);

-- Location: LCCOMB_X21_Y13_N6
\NIOS0|nios|A_wr_data_unfiltered[0]~124\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datab => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[0]~49_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[0]~47_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[0]~124_combout\);

-- Location: LCCOMB_X20_Y12_N26
\NIOS0|nios|D_src1_reg[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|A_wr_data_unfiltered[7]~117_combout\,
	combout => \NIOS0|nios|D_src1_reg[7]~6_combout\);

-- Location: LCCOMB_X20_Y12_N4
\NIOS0|nios|D_src1_reg[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(7),
	datab => \NIOS0|nios|D_src1_reg[7]~6_combout\,
	datac => \NIOS0|nios|E_src1[10]~0_combout\,
	datad => \NIOS0|nios|W_wr_data\(7),
	combout => \NIOS0|nios|D_src1_reg[7]~7_combout\);

-- Location: LCCOMB_X20_Y17_N12
\NIOS0|nios|D_src1_reg[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datac => \NIOS0|nios|D_src1_reg[7]~7_combout\,
	datad => \NIOS0|nios|E_alu_result\(7),
	combout => \NIOS0|nios|D_src1_reg[7]~8_combout\);

-- Location: LCFF_X20_Y17_N13
\NIOS0|nios|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[7]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(7));

-- Location: LCCOMB_X24_Y16_N0
\NIOS0|nios|E_logic_result[7]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src1\(7),
	datac => \NIOS0|nios|E_src2\(7),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[7]~3_combout\);

-- Location: LCCOMB_X24_Y16_N18
\NIOS0|nios|E_alu_result[7]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_alu_result[7]~3_combout\,
	datab => \NIOS0|nios|E_logic_result[7]~3_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(7));

-- Location: LCFF_X24_Y16_N19
\NIOS0|nios|M_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(7));

-- Location: LCFF_X16_Y14_N23
\NIOS0|nios|A_mem_baddr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(7));

-- Location: LCCOMB_X16_Y12_N26
\NIOS0|nios|d_address_line_field[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(7),
	datab => \NIOS0|nios|A_mem_baddr\(7),
	datad => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	combout => \NIOS0|nios|d_address_line_field[2]~3_combout\);

-- Location: LCCOMB_X16_Y12_N14
\NIOS0|nios|A_dc_wb_line[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|A_mem_baddr\(7),
	combout => \NIOS0|nios|A_dc_wb_line[2]~feeder_combout\);

-- Location: LCFF_X16_Y12_N15
\NIOS0|nios|A_dc_wb_line[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_line[2]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_line\(2));

-- Location: LCFF_X16_Y12_N27
\NIOS0|nios|d_address_line_field[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_line_field[2]~3_combout\,
	sdata => \NIOS0|nios|A_dc_wb_line\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_line_field\(2));

-- Location: LCCOMB_X32_Y10_N28
\NIOS0|addr_router|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal2~1_combout\ = (\NIOS0|addr_router|Equal2~0_combout\ & (!\NIOS0|nios|d_address_line_field\(2) & (\NIOS0|addr_router|Equal1~0_combout\ & !\NIOS0|nios|d_address_line_field\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router|Equal2~0_combout\,
	datab => \NIOS0|nios|d_address_line_field\(2),
	datac => \NIOS0|addr_router|Equal1~0_combout\,
	datad => \NIOS0|nios|d_address_line_field\(1),
	combout => \NIOS0|addr_router|Equal2~1_combout\);

-- Location: LCCOMB_X36_Y11_N22
\NIOS0|addr_router|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal4~1_combout\ = (\NIOS0|nios|d_address_offset_field\(2) & !\NIOS0|nios|d_address_offset_field\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|d_address_offset_field\(2),
	datad => \NIOS0|nios|d_address_offset_field\(1),
	combout => \NIOS0|addr_router|Equal4~1_combout\);

-- Location: LCCOMB_X35_Y10_N22
\NIOS0|cmd_xbar_demux|src1_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|src1_valid~1_combout\ = (\NIOS0|cmd_xbar_demux|src1_valid~0_combout\ & (\NIOS0|addr_router|Equal2~1_combout\ & (\NIOS0|nios|d_address_line_field\(0) & \NIOS0|addr_router|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \NIOS0|addr_router|Equal2~1_combout\,
	datac => \NIOS0|nios|d_address_line_field\(0),
	datad => \NIOS0|addr_router|Equal4~1_combout\,
	combout => \NIOS0|cmd_xbar_demux|src1_valid~1_combout\);

-- Location: LCCOMB_X37_Y11_N8
\NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\NIOS0|cmd_xbar_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X37_Y11_N26
\NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\NIOS0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\) # (\NIOS0|cmd_xbar_demux|src1_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_001|update_grant~1_combout\,
	datac => \NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \NIOS0|cmd_xbar_demux|src1_valid~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X37_Y11_N9
\NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X37_Y11_N14
\NIOS0|cmd_xbar_mux_001|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|arb|grant[0]~0_combout\ = (\NIOS0|cmd_xbar_demux|src1_valid~1_combout\ & (((!\NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\ & \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(1))) # 
-- (!\NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \NIOS0|cmd_xbar_demux|src1_valid~1_combout\,
	datac => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	combout => \NIOS0|cmd_xbar_mux_001|arb|grant[0]~0_combout\);

-- Location: LCFF_X37_Y11_N15
\NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X37_Y11_N24
\NIOS0|cmd_xbar_mux_001|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|arb|grant[1]~1_combout\ = (\NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(0) & 
-- !\NIOS0|cmd_xbar_demux|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \NIOS0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \NIOS0|cmd_xbar_demux|src1_valid~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_001|arb|grant[1]~1_combout\);

-- Location: LCFF_X37_Y11_N25
\NIOS0|cmd_xbar_mux_001|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X35_Y11_N8
\NIOS0|cmd_xbar_mux_001|src_data[55]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_001|src_data\(55) = (\NIOS0|cmd_xbar_mux_001|saved_grant\(0) & ((\NIOS0|nios|d_read~regout\) # ((\NIOS0|nios|i_read~regout\ & \NIOS0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\NIOS0|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\NIOS0|nios|i_read~regout\ & (\NIOS0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \NIOS0|nios|i_read~regout\,
	datac => \NIOS0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \NIOS0|nios|d_read~regout\,
	combout => \NIOS0|cmd_xbar_mux_001|src_data\(55));

-- Location: LCCOMB_X35_Y11_N20
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X35_Y11_N26
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\ & (\NIOS0|cmd_xbar_mux_001|src_data\(55) & \NIOS0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \NIOS0|cmd_xbar_mux_001|src_data\(55),
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datad => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X35_Y11_N27
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X35_Y11_N28
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X35_Y11_N14
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\NIOS0|jtag_uart|av_waitrequest~regout\ & 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\NIOS0|cmd_xbar_mux_001|src_data\(55) & \NIOS0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|av_waitrequest~regout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \NIOS0|cmd_xbar_mux_001|src_data\(55),
	datad => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X35_Y11_N18
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X35_Y11_N19
\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y11_N22
\NIOS0|jtag_uart|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|always2~0_combout\ = (!\NIOS0|jtag_uart|av_waitrequest~regout\ & (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \NIOS0|cmd_xbar_mux_001|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|av_waitrequest~regout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|jtag_uart|always2~0_combout\);

-- Location: LCCOMB_X35_Y11_N10
\NIOS0|jtag_uart|fifo_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|fifo_rd~0_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\NIOS0|jtag_uart|always2~0_combout\ & (\NIOS0|cmd_xbar_mux_001|src_data\(55) & 
-- !\NIOS0|cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \NIOS0|jtag_uart|always2~0_combout\,
	datac => \NIOS0|cmd_xbar_mux_001|src_data\(55),
	datad => \NIOS0|cmd_xbar_mux_001|src_data\(38),
	combout => \NIOS0|jtag_uart|fifo_rd~0_combout\);

-- Location: LCCOMB_X39_Y17_N18
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X39_Y17_N0
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\NIOS0|jtag_uart|fifo_rd~0_combout\ & 
-- ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \NIOS0|jtag_uart|fifo_rd~0_combout\,
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X39_Y17_N1
\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X39_Y17_N24
\NIOS0|jtag_uart|wr_rfifo\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|wr_rfifo~combout\ = (\NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\ & !\NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \NIOS0|jtag_uart|wr_rfifo~combout\);

-- Location: LCCOMB_X32_Y12_N8
\NIOS0|jtag_uart|av_readdata[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_readdata[3]~5_combout\ = (\NIOS0|jtag_uart|read_0~regout\ & \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|read_0~regout\,
	datac => \NIOS0|jtag_uart|the_nios_system_JTAG_UART_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	combout => \NIOS0|jtag_uart|av_readdata[3]~5_combout\);

-- Location: LCFF_X32_Y12_N9
\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_readdata[3]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X36_Y13_N16
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata~23_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[3]~feeder_combout\);

-- Location: LCFF_X36_Y13_N17
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata[3]~feeder_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|nios_system_NIOS_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(3));

-- Location: LCFF_X32_Y12_N13
\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|readdata\(3),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X32_Y12_N12
\NIOS0|rsp_xbar_mux_001|src_data[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[3]~30_combout\ = (\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(3)) # ((\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & 
-- \NIOS0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ & (\NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datab => \NIOS0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[3]~30_combout\);

-- Location: LCCOMB_X30_Y15_N24
\NIOS0|cmd_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|src_payload~20_combout\ = (\NIOS0|nios|d_writedata\(3) & \NIOS0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_writedata\(3),
	datad => \NIOS0|cmd_xbar_mux|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: M4K_X17_Y23
\NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_system_ONCHIP.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:NIOS0|nios_system_ONCHIP:onchip|altsyncram:the_altsyncram|altsyncram_cfc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \NIOS0|onchip|wren~1_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \NIOS0|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \NIOS0|onchip|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y12_N6
\NIOS0|rsp_xbar_mux_001|src_data[3]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[3]~65_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[3]~30_combout\) # ((\NIOS0|onchip_s1_translator|read_latency_shift_reg\(0) & (\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|onchip_s1_translator|read_latency_shift_reg\(0),
	datab => \NIOS0|rsp_xbar_mux_001|src_data[3]~30_combout\,
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|onchip|the_altsyncram|auto_generated|q_a\(3),
	combout => \NIOS0|rsp_xbar_mux_001|src_data[3]~65_combout\);

-- Location: LCFF_X32_Y12_N7
\NIOS0|nios|i_readdata_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[3]~65_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(3));

-- Location: LCCOMB_X18_Y18_N26
\NIOS0|nios|F_iw[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datac => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datad => \NIOS0|nios|norm_intr_req~0_combout\,
	combout => \NIOS0|nios|F_iw[4]~7_combout\);

-- Location: LCFF_X18_Y18_N27
\NIOS0|nios|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[4]~7_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(4));

-- Location: LCCOMB_X25_Y20_N16
\NIOS0|nios|D_ctrl_alu_force_xor~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(2),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(4),
	datad => \NIOS0|nios|D_iw\(1),
	combout => \NIOS0|nios|D_ctrl_alu_force_xor~3_combout\);

-- Location: LCCOMB_X25_Y17_N18
\NIOS0|nios|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_compare_op[0]~1_combout\,
	datab => \NIOS0|nios|D_ctrl_alu_force_xor~3_combout\,
	datac => \NIOS0|nios|D_iw\(0),
	datad => \NIOS0|nios|D_ctrl_alu_force_xor~2_combout\,
	combout => \NIOS0|nios|D_logic_op[0]~1_combout\);

-- Location: LCFF_X25_Y17_N19
\NIOS0|nios|E_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_logic_op[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_logic_op\(0));

-- Location: LCCOMB_X21_Y17_N28
\NIOS0|nios|E_logic_result[11]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(11),
	datab => \NIOS0|nios|E_logic_op\(0),
	datac => \NIOS0|nios|E_src2\(11),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[11]~6_combout\);

-- Location: LCCOMB_X25_Y15_N24
\NIOS0|nios|E_alu_result[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_extra_pc\(9),
	datab => \NIOS0|nios|E_ctrl_retaddr~regout\,
	datac => \NIOS0|nios|E_alu_result~0_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[12]~24_combout\,
	combout => \NIOS0|nios|E_alu_result[11]~11_combout\);

-- Location: LCCOMB_X21_Y17_N24
\NIOS0|nios|E_alu_result[11]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_logic_result[11]~6_combout\,
	datac => \NIOS0|nios|E_alu_result[11]~11_combout\,
	datad => \NIOS0|nios|E_ctrl_logic~regout\,
	combout => \NIOS0|nios|E_alu_result\(11));

-- Location: LCFF_X21_Y17_N25
\NIOS0|nios|M_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_alu_result\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_alu_result\(11));

-- Location: LCCOMB_X16_Y12_N8
\NIOS0|nios|d_address_tag_field[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(11),
	datab => \NIOS0|nios|M_alu_result\(11),
	datad => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	combout => \NIOS0|nios|d_address_tag_field[0]~4_combout\);

-- Location: LCCOMB_X15_Y15_N26
\NIOS0|nios|A_dc_actual_tag[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	combout => \NIOS0|nios|A_dc_actual_tag[0]~feeder_combout\);

-- Location: LCFF_X15_Y15_N27
\NIOS0|nios|A_dc_actual_tag[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_actual_tag[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_actual_tag\(0));

-- Location: LCCOMB_X15_Y15_N28
\NIOS0|nios|A_dc_wb_tag[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|A_dc_actual_tag\(0),
	combout => \NIOS0|nios|A_dc_wb_tag[0]~feeder_combout\);

-- Location: LCFF_X15_Y15_N29
\NIOS0|nios|A_dc_wb_tag[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_tag[0]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_tag\(0));

-- Location: LCFF_X16_Y12_N9
\NIOS0|nios|d_address_tag_field[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_tag_field[0]~4_combout\,
	sdata => \NIOS0|nios|A_dc_wb_tag\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_tag_field\(0));

-- Location: LCCOMB_X32_Y10_N16
\NIOS0|addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal1~1_combout\ = (!\NIOS0|nios|d_address_tag_field\(0) & \NIOS0|addr_router|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|d_address_tag_field\(0),
	datac => \NIOS0|addr_router|Equal1~0_combout\,
	combout => \NIOS0|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X32_Y10_N8
\NIOS0|addr_router|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal4~0_combout\ = (!\NIOS0|nios|d_address_offset_field\(1) & (\NIOS0|nios|d_address_line_field\(0) & (\NIOS0|nios|d_address_offset_field\(2) & \NIOS0|addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(1),
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|nios|d_address_offset_field\(2),
	datad => \NIOS0|addr_router|Equal2~1_combout\,
	combout => \NIOS0|addr_router|Equal4~0_combout\);

-- Location: LCCOMB_X32_Y10_N14
\NIOS0|addr_router|src_data[76]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|src_data[76]~3_combout\ = (!\NIOS0|addr_router|Equal3~3_combout\ & (!\NIOS0|addr_router|Equal4~0_combout\ & ((\NIOS0|addr_router|Equal1~1_combout\) # (\NIOS0|addr_router|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router|Equal3~3_combout\,
	datab => \NIOS0|addr_router|Equal1~1_combout\,
	datac => \NIOS0|addr_router|Equal4~0_combout\,
	datad => \NIOS0|addr_router|Equal2~3_combout\,
	combout => \NIOS0|addr_router|src_data[76]~3_combout\);

-- Location: LCFF_X32_Y10_N15
\NIOS0|limiter|last_dest_id[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router|src_data[76]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|last_dest_id\(0));

-- Location: LCCOMB_X32_Y10_N10
\NIOS0|limiter|suppress~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter|suppress~2_combout\ = (\NIOS0|limiter|suppress~0_combout\ & ((\NIOS0|limiter|suppress~1_combout\) # (\NIOS0|limiter|last_dest_id\(0) $ (\NIOS0|addr_router|src_data[76]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter|suppress~1_combout\,
	datab => \NIOS0|limiter|last_dest_id\(0),
	datac => \NIOS0|addr_router|src_data[76]~3_combout\,
	datad => \NIOS0|limiter|suppress~0_combout\,
	combout => \NIOS0|limiter|suppress~2_combout\);

-- Location: LCCOMB_X25_Y11_N28
\NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\ = ((\NIOS0|limiter|suppress~2_combout\) # (!\NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\)) # (!\NIOS0|cmd_xbar_demux|WideOr0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|WideOr0~8_combout\,
	datab => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|limiter|suppress~2_combout\,
	combout => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\);

-- Location: LCCOMB_X25_Y11_N16
\NIOS0|nios|A_dc_wb_active_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_xfer_rd_addr_starting~2_combout\,
	datab => \NIOS0|nios_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	datac => \NIOS0|nios|A_dc_wb_active~regout\,
	datad => \NIOS0|nios|A_dc_wb_active_nxt~0_combout\,
	combout => \NIOS0|nios|A_dc_wb_active_nxt~1_combout\);

-- Location: LCFF_X25_Y11_N17
\NIOS0|nios|A_dc_wb_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_active_nxt~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_active~regout\);

-- Location: LCCOMB_X24_Y11_N2
\NIOS0|nios|A_dc_fill_has_started_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_want_fill~regout\,
	datac => \NIOS0|nios|A_dc_fill_has_started~regout\,
	datad => \NIOS0|nios|A_dc_wb_active~regout\,
	combout => \NIOS0|nios|A_dc_fill_has_started_nxt~0_combout\);

-- Location: LCFF_X24_Y11_N3
\NIOS0|nios|A_dc_fill_has_started\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_fill_has_started_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_fill_has_started~regout\);

-- Location: LCCOMB_X24_Y11_N24
\NIOS0|nios|A_dc_fill_starting~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_dc_want_fill~regout\,
	datac => \NIOS0|nios|A_dc_fill_has_started~regout\,
	datad => \NIOS0|nios|A_dc_wb_active~regout\,
	combout => \NIOS0|nios|A_dc_fill_starting~0_combout\);

-- Location: LCFF_X24_Y11_N25
\NIOS0|nios|A_dc_fill_starting_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_fill_starting_d1~regout\);

-- Location: LCFF_X15_Y15_N19
\NIOS0|nios|A_mem_baddr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_alu_result\(11),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_baddr\(11));

-- Location: LCCOMB_X15_Y15_N18
\NIOS0|nios|dc_tag_wr_port_data[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(11),
	datab => \NIOS0|nios|A_dc_fill_starting_d1~regout\,
	datac => \NIOS0|nios|A_mem_baddr\(11),
	combout => \NIOS0|nios|dc_tag_wr_port_data[0]~1_combout\);

-- Location: LCCOMB_X15_Y15_N16
\NIOS0|nios|M_dc_hit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	datab => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	datac => \NIOS0|nios|M_alu_result\(11),
	datad => \NIOS0|nios|M_alu_result\(12),
	combout => \NIOS0|nios|M_dc_hit~0_combout\);

-- Location: LCCOMB_X16_Y15_N20
\NIOS0|nios|M_dc_hit~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_dc_hit~2_combout\,
	datab => \NIOS0|nios|M_dc_hit~0_combout\,
	datad => \NIOS0|nios|M_dc_hit~1_combout\,
	combout => \NIOS0|nios|M_dc_hit~3_combout\);

-- Location: LCCOMB_X20_Y15_N16
\NIOS0|nios|M_ctrl_ld_st_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_iw\(2),
	datad => \NIOS0|nios|E_iw\(1),
	combout => \NIOS0|nios|M_ctrl_ld_st_nxt~0_combout\);

-- Location: LCCOMB_X20_Y15_N24
\NIOS0|nios|E_ctrl_ld_st_non_bypass~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\,
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|M_ctrl_ld_st_nxt~0_combout\,
	datad => \NIOS0|nios|E_iw\(5),
	combout => \NIOS0|nios|E_ctrl_ld_st_non_bypass~0_combout\);

-- Location: LCFF_X20_Y15_N25
\NIOS0|nios|M_ctrl_ld_st_non_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_ld_st_non_bypass~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld_st_non_bypass~regout\);

-- Location: LCCOMB_X20_Y15_N18
\NIOS0|nios|M_dc_want_fill\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_valid_from_E~regout\,
	datab => \NIOS0|nios|M_dc_hit~3_combout\,
	datac => \NIOS0|nios|M_ctrl_ld_st_non_bypass~regout\,
	datad => \NIOS0|nios|M_sel_data_master~regout\,
	combout => \NIOS0|nios|M_dc_want_fill~combout\);

-- Location: LCFF_X20_Y15_N19
\NIOS0|nios|A_dc_want_fill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_dc_want_fill~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_want_fill~regout\);

-- Location: LCCOMB_X18_Y15_N16
\NIOS0|nios|A_slow_inst_sel_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_want_fill~regout\,
	datad => \NIOS0|nios|A_ctrl_ld_bypass~regout\,
	combout => \NIOS0|nios|A_slow_inst_sel_nxt~0_combout\);

-- Location: LCFF_X18_Y15_N17
\NIOS0|nios|A_slow_inst_sel\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_sel_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_sel~regout\);

-- Location: LCCOMB_X20_Y12_N6
\NIOS0|nios|A_wr_data_unfiltered[10]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_slow_inst_sel~regout\,
	datac => \NIOS0|nios|A_ctrl_shift_rot~regout\,
	datad => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\);

-- Location: LCFF_X22_Y10_N19
\NIOS0|nios|A_slow_inst_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_slow_inst_result[8]~8_combout\,
	sdata => \NIOS0|nios|A_slow_ld_data_fill_bit~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_ld_align_byte1_fill~regout\,
	ena => \NIOS0|nios|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_slow_inst_result\(8));

-- Location: LCCOMB_X20_Y9_N24
\NIOS0|nios|A_wr_data_unfiltered[8]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_data_ram_ld16_data[8]~1_combout\,
	datab => \NIOS0|nios|A_wr_data_unfiltered[26]~17_combout\,
	datac => \NIOS0|nios|A_slow_inst_result\(8),
	datad => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[8]~21_combout\);

-- Location: LCCOMB_X20_Y9_N26
\NIOS0|nios|A_wr_data_unfiltered[8]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_result\(8),
	datab => \NIOS0|nios|A_wr_data_unfiltered[10]~16_combout\,
	datac => \NIOS0|nios|A_wr_data_unfiltered[8]~21_combout\,
	datad => \NIOS0|nios|A_data_ram_ld_align_fill_bit~combout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[8]~22_combout\);

-- Location: LCFF_X26_Y16_N17
\NIOS0|nios|A_mul_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_result[8]~48_combout\,
	sdata => \NIOS0|nios|A_mul_partial_prod\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_A_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_result\(8));

-- Location: LCCOMB_X25_Y17_N6
\NIOS0|nios|A_wr_data_unfiltered[8]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_wr_data_unfiltered[8]~22_combout\,
	datac => \NIOS0|nios|A_mul_result\(8),
	datad => \NIOS0|nios|A_ctrl_mul_lsw~regout\,
	combout => \NIOS0|nios|A_wr_data_unfiltered[8]~23_combout\);

-- Location: LCFF_X25_Y17_N7
\NIOS0|nios|W_wr_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_wr_data_unfiltered[8]~23_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|W_wr_data\(8));

-- Location: LCCOMB_X25_Y17_N0
\NIOS0|nios|D_src2_reg[8]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|D_src2_reg[17]~30_combout\,
	datac => \NIOS0|nios|M_alu_result\(8),
	datad => \NIOS0|nios|A_wr_data_unfiltered[8]~23_combout\,
	combout => \NIOS0|nios|D_src2_reg[8]~34_combout\);

-- Location: LCCOMB_X25_Y17_N26
\NIOS0|nios|D_src2_reg[8]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_reg[17]~31_combout\,
	datab => \NIOS0|nios|W_wr_data\(8),
	datac => \NIOS0|nios|nios_system_NIOS_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \NIOS0|nios|D_src2_reg[8]~34_combout\,
	combout => \NIOS0|nios|D_src2_reg[8]~35_combout\);

-- Location: LCCOMB_X25_Y17_N24
\NIOS0|nios|E_src2[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src2_hazard_E~combout\,
	datab => \NIOS0|nios|E_alu_result\(8),
	datad => \NIOS0|nios|D_src2_reg[8]~35_combout\,
	combout => \NIOS0|nios|E_src2[8]~8_combout\);

-- Location: LCCOMB_X25_Y17_N14
\NIOS0|nios|D_src2_imm[8]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ctrl_hi_imm16~regout\,
	datad => \NIOS0|nios|D_iw\(14),
	combout => \NIOS0|nios|D_src2_imm[8]~1_combout\);

-- Location: LCFF_X25_Y17_N25
\NIOS0|nios|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_src2[8]~8_combout\,
	sdata => \NIOS0|nios|D_src2_imm[8]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|D_ctrl_src2_choose_imm~regout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src2\(8));

-- Location: LCCOMB_X25_Y17_N28
\NIOS0|nios|E_logic_result[8]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(8),
	datab => \NIOS0|nios|E_src2\(8),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_logic_op\(0),
	combout => \NIOS0|nios|E_logic_result[8]~4_combout\);

-- Location: LCCOMB_X25_Y17_N4
\NIOS0|nios|E_alu_result[8]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[9]~18_combout\,
	datab => \NIOS0|nios|E_extra_pc\(6),
	datac => \NIOS0|nios|E_alu_result~0_combout\,
	datad => \NIOS0|nios|E_ctrl_retaddr~regout\,
	combout => \NIOS0|nios|E_alu_result[8]~2_combout\);

-- Location: LCCOMB_X25_Y17_N30
\NIOS0|nios|E_alu_result[8]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_logic~regout\,
	datab => \NIOS0|nios|E_logic_result[8]~4_combout\,
	datac => \NIOS0|nios|E_alu_result[8]~2_combout\,
	combout => \NIOS0|nios|E_alu_result\(8));

-- Location: LCCOMB_X25_Y17_N16
\NIOS0|nios|D_src1_reg[8]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~0_combout\,
	datab => \NIOS0|nios|E_src1[10]~1_combout\,
	datac => \NIOS0|nios|M_alu_result\(8),
	datad => \NIOS0|nios|A_wr_data_unfiltered[8]~23_combout\,
	combout => \NIOS0|nios|D_src1_reg[8]~3_combout\);

-- Location: LCCOMB_X25_Y17_N10
\NIOS0|nios|D_src1_reg[8]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1[10]~1_combout\,
	datab => \NIOS0|nios|W_wr_data\(8),
	datac => \NIOS0|nios|D_src1_reg[8]~3_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \NIOS0|nios|D_src1_reg[8]~4_combout\);

-- Location: LCCOMB_X25_Y17_N20
\NIOS0|nios|D_src1_reg[8]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datab => \NIOS0|nios|E_alu_result\(8),
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|D_src1_reg[8]~4_combout\,
	combout => \NIOS0|nios|D_src1_reg[8]~5_combout\);

-- Location: LCFF_X25_Y17_N21
\NIOS0|nios|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[8]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(8));

-- Location: LCCOMB_X23_Y19_N8
\NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_br_taken_waddr_partial\(6),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \NIOS0|nios|D_pc\(6),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~14_combout\);

-- Location: LCCOMB_X24_Y19_N12
\NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_plus_one[6]~12_combout\,
	datab => \NIOS0|nios|D_iw\(12),
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~14_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~15_combout\);

-- Location: LCCOMB_X24_Y19_N30
\NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datab => \NIOS0|nios|E_src1\(8),
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~15_combout\,
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~16_combout\);

-- Location: LCCOMB_X24_Y19_N8
\NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~16_combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|M_pipe_flush_waddr\(6),
	combout => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17_combout\);

-- Location: LCFF_X24_Y19_N9
\NIOS0|nios|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_tag_rd_addr_nxt[3]~17_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(6));

-- Location: LCFF_X23_Y19_N9
\NIOS0|nios|D_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(6));

-- Location: LCCOMB_X19_Y19_N6
\NIOS0|nios|ic_tag_wraddress[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_ic_fill_starting~1_wirecell_combout\,
	datac => \NIOS0|nios|ic_fill_line\(3),
	datad => \NIOS0|nios|D_pc\(6),
	combout => \NIOS0|nios|ic_tag_wraddress[3]~2_combout\);

-- Location: LCFF_X19_Y19_N7
\NIOS0|nios|ic_fill_line[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[3]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_line\(3));

-- Location: LCCOMB_X27_Y19_N10
\NIOS0|addr_router_001|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|Equal2~0_combout\ = (!\NIOS0|nios|ic_fill_line\(4) & (!\NIOS0|nios|ic_fill_line\(3) & (\NIOS0|nios|ic_fill_tag\(0) & !\NIOS0|nios|ic_fill_line\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(4),
	datab => \NIOS0|nios|ic_fill_line\(3),
	datac => \NIOS0|nios|ic_fill_tag\(0),
	datad => \NIOS0|nios|ic_fill_line\(5),
	combout => \NIOS0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X27_Y20_N8
\NIOS0|addr_router_001|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|Equal2~2_combout\ = (\NIOS0|nios|ic_fill_ap_offset\(1) & !\NIOS0|nios|ic_fill_ap_offset\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|ic_fill_ap_offset\(1),
	datad => \NIOS0|nios|ic_fill_ap_offset\(2),
	combout => \NIOS0|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X27_Y19_N30
\NIOS0|addr_router_001|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router_001|Equal2~3_combout\ = (\NIOS0|addr_router_001|Equal2~1_combout\ & (\NIOS0|addr_router_001|Equal2~0_combout\ & (\NIOS0|addr_router_001|Equal1~0_combout\ & \NIOS0|addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router_001|Equal2~1_combout\,
	datab => \NIOS0|addr_router_001|Equal2~0_combout\,
	datac => \NIOS0|addr_router_001|Equal1~0_combout\,
	datad => \NIOS0|addr_router_001|Equal2~2_combout\,
	combout => \NIOS0|addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X34_Y12_N2
\NIOS0|cmd_xbar_demux_001|sink_ready~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|sink_ready~4_combout\ = (\NIOS0|cmd_xbar_mux_003|saved_grant\(1) & \NIOS0|addr_router_001|Equal2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \NIOS0|addr_router_001|Equal2~3_combout\,
	combout => \NIOS0|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X34_Y12_N28
\NIOS0|limiter_001|nonposted_cmd_accepted\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|nonposted_cmd_accepted~combout\ = (\NIOS0|limiter_001|save_dest_id~0_combout\ & ((\NIOS0|cmd_xbar_demux_001|WideOr0~0_combout\) # ((!\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & 
-- \NIOS0|cmd_xbar_demux_001|sink_ready~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \NIOS0|cmd_xbar_demux_001|sink_ready~4_combout\,
	datac => \NIOS0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datad => \NIOS0|limiter_001|save_dest_id~0_combout\,
	combout => \NIOS0|limiter_001|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X34_Y12_N30
\NIOS0|limiter_001|pending_response_count[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|pending_response_count[0]~0_combout\ = \NIOS0|limiter_001|response_accepted~2_combout\ $ (\NIOS0|limiter_001|pending_response_count\(0) $ (\NIOS0|limiter_001|nonposted_cmd_accepted~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter_001|response_accepted~2_combout\,
	datac => \NIOS0|limiter_001|pending_response_count\(0),
	datad => \NIOS0|limiter_001|nonposted_cmd_accepted~combout\,
	combout => \NIOS0|limiter_001|pending_response_count[0]~0_combout\);

-- Location: LCFF_X34_Y12_N31
\NIOS0|limiter_001|pending_response_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|limiter_001|pending_response_count[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter_001|pending_response_count\(0));

-- Location: LCCOMB_X34_Y12_N16
\NIOS0|limiter_001|has_pending_responses~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|limiter_001|has_pending_responses~0_combout\ = (\NIOS0|limiter_001|response_accepted~2_combout\ & (\NIOS0|limiter_001|has_pending_responses~regout\ & ((\NIOS0|limiter_001|nonposted_cmd_accepted~combout\) # 
-- (!\NIOS0|limiter_001|pending_response_count\(0))))) # (!\NIOS0|limiter_001|response_accepted~2_combout\ & ((\NIOS0|limiter_001|has_pending_responses~regout\) # ((!\NIOS0|limiter_001|pending_response_count\(0) & 
-- \NIOS0|limiter_001|nonposted_cmd_accepted~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|limiter_001|response_accepted~2_combout\,
	datab => \NIOS0|limiter_001|pending_response_count\(0),
	datac => \NIOS0|limiter_001|has_pending_responses~regout\,
	datad => \NIOS0|limiter_001|nonposted_cmd_accepted~combout\,
	combout => \NIOS0|limiter_001|has_pending_responses~0_combout\);

-- Location: LCFF_X34_Y12_N17
\NIOS0|limiter_001|has_pending_responses\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|limiter_001|has_pending_responses~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter_001|has_pending_responses~regout\);

-- Location: LCCOMB_X27_Y19_N20
\NIOS0|cmd_xbar_demux_001|src3_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\ = (\NIOS0|nios|i_read~regout\ & (\NIOS0|addr_router_001|Equal1~1_combout\ & ((\NIOS0|limiter_001|last_channel\(3)) # (!\NIOS0|limiter_001|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|i_read~regout\,
	datab => \NIOS0|limiter_001|has_pending_responses~regout\,
	datac => \NIOS0|addr_router_001|Equal1~1_combout\,
	datad => \NIOS0|limiter_001|last_channel\(3),
	combout => \NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\);

-- Location: LCCOMB_X37_Y12_N18
\NIOS0|cmd_xbar_mux_004|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|arb|grant[1]~1_combout\ = (\NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\ & ((\NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(1)) # ((!\NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(0) & 
-- !\NIOS0|cmd_xbar_demux|src4_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datab => \NIOS0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datac => \NIOS0|cmd_xbar_demux|src4_valid~0_combout\,
	datad => \NIOS0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	combout => \NIOS0|cmd_xbar_mux_004|arb|grant[1]~1_combout\);

-- Location: LCFF_X37_Y12_N19
\NIOS0|cmd_xbar_mux_004|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|arb|grant[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_004|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_004|saved_grant\(1));

-- Location: LCCOMB_X36_Y12_N8
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\)) # (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\NIOS0|cmd_xbar_mux_004|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\,
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(1),
	combout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X36_Y12_N25
\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\);

-- Location: LCCOMB_X36_Y12_N24
\NIOS0|rsp_xbar_demux_004|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datad => \NIOS0|nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\);

-- Location: LCCOMB_X34_Y11_N18
\NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & (!\NIOS0|rsp_xbar_demux_004|src1_valid~combout\ 
-- & ((!\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\)))) # 
-- (!\NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & (((!\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- (!\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datab => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datac => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X34_Y12_N24
\NIOS0|rsp_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|WideOr1~combout\ = (\NIOS0|rsp_xbar_mux_001|src_payload~0_combout\) # ((\NIOS0|rsp_xbar_demux_001|src1_valid~combout\) # ((\NIOS0|rsp_xbar_demux_004|src1_valid~combout\) # (\NIOS0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \NIOS0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	datad => \NIOS0|rsp_xbar_demux|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X34_Y12_N0
\NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ = (\NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ & 
-- (\NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & \NIOS0|rsp_xbar_mux_001|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datab => \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \NIOS0|rsp_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\);

-- Location: LCFF_X34_Y12_N1
\NIOS0|nios|i_readdatavalid_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdatavalid_d1~regout\);

-- Location: LCCOMB_X19_Y20_N22
\NIOS0|nios|ic_fill_dp_offset_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|i_readdatavalid_d1~regout\,
	datad => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	combout => \NIOS0|nios|ic_fill_dp_offset_en~0_combout\);

-- Location: LCFF_X19_Y20_N27
\NIOS0|nios|ic_fill_dp_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X16_Y19_N22
\NIOS0|nios|F_iw[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[26]~26_combout\);

-- Location: LCFF_X16_Y19_N23
\NIOS0|nios|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[26]~26_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(26));

-- Location: LCCOMB_X16_Y19_N10
\NIOS0|nios|D_dst_regnum[4]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(21),
	datab => \NIOS0|nios|D_iw\(26),
	datac => \NIOS0|nios|D_ctrl_b_is_dst~regout\,
	datad => \NIOS0|nios|D_dst_regnum[4]~2_combout\,
	combout => \NIOS0|nios|D_dst_regnum[4]~6_combout\);

-- Location: LCCOMB_X16_Y18_N22
\NIOS0|nios|Equal298~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal298~2_combout\,
	datab => \NIOS0|nios|D_dst_regnum[4]~6_combout\,
	datac => \NIOS0|nios|D_ctrl_implicit_dst_retaddr~regout\,
	datad => \NIOS0|nios|D_dst_regnum[1]~0_combout\,
	combout => \NIOS0|nios|Equal298~3_combout\);

-- Location: LCCOMB_X16_Y18_N18
\NIOS0|nios|D_regnum_a_cmp_F~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_regnum_a_cmp_F~2_combout\,
	datab => \NIOS0|nios|Equal298~3_combout\,
	datac => \NIOS0|nios|D_ctrl_ignore_dst~regout\,
	datad => \NIOS0|nios|D_valid~combout\,
	combout => \NIOS0|nios|D_regnum_a_cmp_F~3_combout\);

-- Location: LCFF_X16_Y18_N19
\NIOS0|nios|E_regnum_a_cmp_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_regnum_a_cmp_F~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|ALT_INV_F_stall~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_regnum_a_cmp_D~regout\);

-- Location: LCCOMB_X21_Y14_N4
\NIOS0|nios|D_src1_reg[12]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_src1_reg[12]~37_combout\,
	datab => \NIOS0|nios|E_regnum_a_cmp_D~regout\,
	datac => \NIOS0|nios|D_ctrl_a_not_src~regout\,
	datad => \NIOS0|nios|E_alu_result\(12),
	combout => \NIOS0|nios|D_src1_reg[12]~38_combout\);

-- Location: LCFF_X21_Y14_N5
\NIOS0|nios|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_src1_reg[12]~38_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_src1\(12));

-- Location: LCCOMB_X25_Y19_N4
\NIOS0|nios|F_pc_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datac => \NIOS0|nios|D_pc\(10),
	datad => \NIOS0|nios|Add1~2_combout\,
	combout => \NIOS0|nios|F_pc_nxt~3_combout\);

-- Location: LCCOMB_X24_Y19_N10
\NIOS0|nios|F_pc_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc_plus_one[10]~20_combout\,
	datab => \NIOS0|nios|D_iw\(16),
	datac => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datad => \NIOS0|nios|F_pc_nxt~3_combout\,
	combout => \NIOS0|nios|F_pc_nxt~4_combout\);

-- Location: LCCOMB_X24_Y19_N18
\NIOS0|nios|F_pc_nxt~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datab => \NIOS0|nios|E_src1\(12),
	datad => \NIOS0|nios|F_pc_nxt~4_combout\,
	combout => \NIOS0|nios|F_pc_nxt~5_combout\);

-- Location: LCCOMB_X26_Y18_N24
\NIOS0|nios|M_pipe_flush_waddr_nxt[10]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_crst~regout\,
	datab => \NIOS0|nios|E_extra_pc\(10),
	datac => \NIOS0|nios|E_ctrl_exception~regout\,
	datad => \NIOS0|nios|E_ctrl_break~regout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[10]~1_combout\);

-- Location: LCCOMB_X27_Y18_N0
\NIOS0|nios|M_pipe_flush_waddr[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datab => \NIOS0|nios|E_src1\(12),
	datad => \NIOS0|nios|M_pipe_flush_waddr_nxt[10]~1_combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr[10]~10_combout\);

-- Location: LCCOMB_X27_Y18_N20
\NIOS0|nios|E_pc[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_pc\(10),
	combout => \NIOS0|nios|E_pc[10]~feeder_combout\);

-- Location: LCFF_X27_Y18_N21
\NIOS0|nios|E_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_pc[10]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_pc\(10));

-- Location: LCFF_X27_Y18_N1
\NIOS0|nios|M_pipe_flush_waddr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr[10]~10_combout\,
	sdata => \NIOS0|nios|E_pc\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|E_hbreak_req~combout\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(10));

-- Location: LCFF_X24_Y19_N19
\NIOS0|nios|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_nxt~5_combout\,
	sdata => \NIOS0|nios|M_pipe_flush_waddr\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_M_pipe_flush~regout\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(10));

-- Location: LCCOMB_X27_Y19_N26
\NIOS0|nios|F_ic_fill_same_tag_line~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(9),
	datab => \NIOS0|nios|F_pc\(10),
	datac => \NIOS0|nios|ic_fill_tag\(1),
	datad => \NIOS0|nios|ic_fill_tag\(0),
	combout => \NIOS0|nios|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X21_Y19_N24
\NIOS0|nios|F_ic_fill_same_tag_line~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_line\(1),
	datab => \NIOS0|nios|ic_fill_line\(2),
	datac => \NIOS0|nios|F_pc\(5),
	datad => \NIOS0|nios|F_pc\(4),
	combout => \NIOS0|nios|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X25_Y19_N2
\NIOS0|nios|F_pc_nxt~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \NIOS0|nios|Add1~6_combout\,
	datac => \NIOS0|nios|D_pc\(12),
	datad => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	combout => \NIOS0|nios|F_pc_nxt~9_combout\);

-- Location: LCCOMB_X25_Y19_N26
\NIOS0|nios|F_pc_nxt~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(18),
	datab => \NIOS0|nios|F_ic_tag_rd_addr_nxt[2]~1_combout\,
	datac => \NIOS0|nios|F_pc_plus_one[12]~24_combout\,
	datad => \NIOS0|nios|F_pc_nxt~9_combout\,
	combout => \NIOS0|nios|F_pc_nxt~10_combout\);

-- Location: LCCOMB_X22_Y20_N26
\NIOS0|nios|F_pc_nxt~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_valid_jmp_indirect~regout\,
	datab => \NIOS0|nios|E_src1\(14),
	datad => \NIOS0|nios|F_pc_nxt~10_combout\,
	combout => \NIOS0|nios|F_pc_nxt~11_combout\);

-- Location: LCCOMB_X26_Y19_N10
\NIOS0|nios|M_pipe_flush_waddr_nxt[12]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~9_combout\,
	datab => \NIOS0|nios|E_src1\(14),
	datac => \NIOS0|nios|E_ctrl_jmp_indirect~regout\,
	datad => \NIOS0|nios|E_hbreak_req~combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~10_combout\);

-- Location: LCCOMB_X26_Y19_N8
\NIOS0|nios|M_pipe_flush_waddr_nxt[12]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_pc\(12),
	datac => \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~10_combout\,
	datad => \NIOS0|nios|E_hbreak_req~combout\,
	combout => \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~11_combout\);

-- Location: LCFF_X26_Y19_N9
\NIOS0|nios|M_pipe_flush_waddr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_waddr_nxt[12]~11_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush_waddr\(12));

-- Location: LCCOMB_X26_Y19_N26
\NIOS0|nios|M_pipe_flush_waddr[12]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|M_pipe_flush_waddr\(12),
	combout => \NIOS0|nios|M_pipe_flush_waddr[12]~_wirecell_combout\);

-- Location: LCFF_X22_Y20_N27
\NIOS0|nios|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_pc_nxt~11_combout\,
	sdata => \NIOS0|nios|M_pipe_flush_waddr[12]~_wirecell_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|ALT_INV_M_pipe_flush~regout\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|F_pc\(12));

-- Location: LCFF_X25_Y19_N3
\NIOS0|nios|D_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|F_pc\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_pc\(12));

-- Location: LCFF_X27_Y19_N7
\NIOS0|nios|ic_fill_tag[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_tag\(3));

-- Location: LCCOMB_X27_Y19_N6
\NIOS0|nios|F_ic_fill_same_tag_line~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(12),
	datab => \NIOS0|nios|F_pc\(11),
	datac => \NIOS0|nios|ic_fill_tag\(3),
	datad => \NIOS0|nios|ic_fill_tag\(2),
	combout => \NIOS0|nios|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X21_Y19_N18
\NIOS0|nios|F_ic_fill_same_tag_line~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_fill_same_tag_line~2_combout\,
	datab => \NIOS0|nios|F_ic_fill_same_tag_line~0_combout\,
	datac => \NIOS0|nios|F_ic_fill_same_tag_line~3_combout\,
	datad => \NIOS0|nios|F_ic_fill_same_tag_line~1_combout\,
	combout => \NIOS0|nios|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X22_Y19_N30
\NIOS0|nios|F_ic_fill_same_tag_line~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(6),
	datab => \NIOS0|nios|ic_fill_line\(3),
	datac => \NIOS0|nios|F_pc\(7),
	datad => \NIOS0|nios|ic_fill_line\(4),
	combout => \NIOS0|nios|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X22_Y19_N0
\NIOS0|nios|F_ic_fill_same_tag_line\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(8),
	datab => \NIOS0|nios|F_ic_fill_same_tag_line~4_combout\,
	datac => \NIOS0|nios|ic_fill_line\(5),
	datad => \NIOS0|nios|F_ic_fill_same_tag_line~5_combout\,
	combout => \NIOS0|nios|F_ic_fill_same_tag_line~combout\);

-- Location: LCFF_X22_Y19_N1
\NIOS0|nios|D_ic_fill_same_tag_line\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_ic_fill_same_tag_line~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ic_fill_same_tag_line~regout\);

-- Location: LCCOMB_X22_Y20_N18
\NIOS0|nios|D_ic_fill_starting~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_prevent_refill~regout\,
	datab => \NIOS0|nios|D_ic_fill_same_tag_line~regout\,
	datac => \NIOS0|nios|D_iw_valid~regout\,
	datad => \NIOS0|nios|D_kill~regout\,
	combout => \NIOS0|nios|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X22_Y20_N20
\NIOS0|nios|D_ic_fill_starting~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_active~regout\,
	datab => \NIOS0|nios|D_ic_fill_starting~0_combout\,
	datad => \NIOS0|nios|M_pipe_flush~regout\,
	combout => \NIOS0|nios|D_ic_fill_starting~1_combout\);

-- Location: LCFF_X22_Y20_N21
\NIOS0|nios|D_ic_fill_starting_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_ic_fill_starting_d1~regout\);

-- Location: LCCOMB_X18_Y20_N28
\NIOS0|nios|ic_fill_valid_bits_nxt[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X18_Y20_N4
\NIOS0|nios|ic_fill_valid_bits_nxt[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	datac => \NIOS0|nios|ic_fill_valid_bits\(0),
	datad => \NIOS0|nios|ic_fill_valid_bits_nxt[0]~11_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X20_Y18_N20
\NIOS0|nios|E_ctrl_invalidate_i~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_invalidate_i~2_combout\,
	datab => \NIOS0|nios|E_iw\(14),
	datac => \NIOS0|nios|Equal209~1_combout\,
	combout => \NIOS0|nios|E_ctrl_invalidate_i~3_combout\);

-- Location: LCFF_X20_Y18_N21
\NIOS0|nios|M_ctrl_invalidate_i\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_invalidate_i~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_invalidate_i~regout\);

-- Location: LCCOMB_X19_Y19_N30
\NIOS0|nios|ic_tag_clr_valid_bits_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_ctrl_invalidate_i~regout\,
	datad => \NIOS0|nios|M_valid_from_E~regout\,
	combout => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: LCCOMB_X19_Y19_N12
\NIOS0|nios|ic_fill_valid_bits_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_en~0_combout\,
	datab => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\,
	datac => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_en~combout\);

-- Location: LCFF_X18_Y20_N5
\NIOS0|nios|ic_fill_valid_bits[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_valid_bits_nxt[0]~12_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_valid_bits\(0));

-- Location: LCCOMB_X19_Y19_N8
\NIOS0|nios|ic_tag_wraddress_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_tag_wraddress[0]~5_combout\,
	datab => \NIOS0|nios|ic_tag_wraddress_nxt~0_combout\,
	datac => \NIOS0|nios|M_alu_result\(5),
	datad => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\,
	combout => \NIOS0|nios|ic_tag_wraddress_nxt[0]~1_combout\);

-- Location: LCCOMB_X33_Y10_N8
\NIOS0|nios|ic_tag_wraddress_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|ic_tag_wraddress_nxt[0]~1_combout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCFF_X33_Y10_N9
\NIOS0|nios|ic_tag_wraddress[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress_nxt[0]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_tag_wraddress\(0));

-- Location: LCCOMB_X19_Y19_N26
\NIOS0|nios|ic_tag_wraddress[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|ic_tag_wraddress[1]~0_combout\,
	combout => \NIOS0|nios|ic_tag_wraddress[1]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N8
\NIOS0|nios|ic_tag_wraddress[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_valid_from_E~regout\,
	datac => \NIOS0|nios|M_ctrl_crst~regout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|ic_tag_wraddress[0]~5_combout\);

-- Location: LCFF_X19_Y19_N27
\NIOS0|nios|ic_tag_wraddress[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[1]~feeder_combout\,
	sdata => \NIOS0|nios|M_alu_result\(6),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|ic_tag_wraddress[0]~5_combout\,
	sload => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_tag_wraddress\(1));

-- Location: LCCOMB_X19_Y19_N4
\NIOS0|nios|ic_tag_wraddress[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|ic_tag_wraddress[2]~1_combout\,
	combout => \NIOS0|nios|ic_tag_wraddress[2]~feeder_combout\);

-- Location: LCFF_X19_Y19_N5
\NIOS0|nios|ic_tag_wraddress[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[2]~feeder_combout\,
	sdata => \NIOS0|nios|M_alu_result\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|ic_tag_wraddress[0]~5_combout\,
	sload => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_tag_wraddress\(2));

-- Location: LCCOMB_X19_Y19_N22
\NIOS0|nios|ic_tag_wraddress[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|ic_tag_wraddress[3]~2_combout\,
	combout => \NIOS0|nios|ic_tag_wraddress[3]~feeder_combout\);

-- Location: LCFF_X19_Y19_N23
\NIOS0|nios|ic_tag_wraddress[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[3]~feeder_combout\,
	sdata => \NIOS0|nios|M_alu_result\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|ic_tag_wraddress[0]~5_combout\,
	sload => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_tag_wraddress\(3));

-- Location: LCCOMB_X19_Y19_N0
\NIOS0|nios|ic_tag_wraddress[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_tag_wraddress[4]~3_combout\,
	combout => \NIOS0|nios|ic_tag_wraddress[4]~feeder_combout\);

-- Location: LCFF_X19_Y19_N1
\NIOS0|nios|ic_tag_wraddress[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[4]~feeder_combout\,
	sdata => \NIOS0|nios|M_alu_result\(9),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|ic_tag_wraddress[0]~5_combout\,
	sload => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_tag_wraddress\(4));

-- Location: LCFF_X19_Y19_N25
\NIOS0|nios|ic_tag_wraddress[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_tag_wraddress[5]~4_combout\,
	sdata => \NIOS0|nios|M_alu_result\(10),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \NIOS0|nios|ic_tag_wraddress[0]~5_combout\,
	sload => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_tag_wraddress\(5));

-- Location: LCCOMB_X18_Y20_N18
\NIOS0|nios|ic_fill_valid_bits_nxt[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X18_Y20_N2
\NIOS0|nios|ic_fill_valid_bits_nxt[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	datac => \NIOS0|nios|ic_fill_valid_bits\(1),
	datad => \NIOS0|nios|ic_fill_valid_bits_nxt[1]~9_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: LCFF_X18_Y20_N3
\NIOS0|nios|ic_fill_valid_bits[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_valid_bits_nxt[1]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X19_Y17_N8
\NIOS0|nios|ic_tag_clr_valid_bits_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_invalidate_i~regout\,
	datab => \NIOS0|nios|M_valid_from_E~regout\,
	datac => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	datad => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	combout => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: LCCOMB_X18_Y20_N16
\NIOS0|nios|ic_fill_valid_bits_nxt[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_valid_bits_nxt[2]~7_combout\,
	datab => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	datac => \NIOS0|nios|ic_fill_valid_bits\(2),
	datad => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: LCFF_X18_Y20_N17
\NIOS0|nios|ic_fill_valid_bits[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_valid_bits_nxt[2]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X18_Y20_N22
\NIOS0|nios|ic_fill_valid_bits_nxt[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X18_Y20_N14
\NIOS0|nios|ic_fill_valid_bits_nxt[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	datac => \NIOS0|nios|ic_fill_valid_bits\(3),
	datad => \NIOS0|nios|ic_fill_valid_bits_nxt[3]~13_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: LCFF_X18_Y20_N15
\NIOS0|nios|ic_fill_valid_bits[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_valid_bits_nxt[3]~14_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X18_Y20_N20
\NIOS0|nios|ic_fill_valid_bits_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_valid_bits_nxt[4]~3_combout\,
	datab => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	datac => \NIOS0|nios|ic_fill_valid_bits\(4),
	datad => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: LCFF_X18_Y20_N21
\NIOS0|nios|ic_fill_valid_bits[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_valid_bits_nxt[4]~4_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X18_Y20_N0
\NIOS0|nios|ic_fill_valid_bits_nxt[5]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_valid_bits_nxt[5]~0_combout\,
	datab => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	datac => \NIOS0|nios|ic_fill_valid_bits\(5),
	datad => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: LCFF_X18_Y20_N1
\NIOS0|nios|ic_fill_valid_bits[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_valid_bits_nxt[5]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X18_Y20_N26
\NIOS0|nios|Equal239~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|Equal239~0_combout\);

-- Location: LCCOMB_X18_Y20_N10
\NIOS0|nios|ic_fill_valid_bits_nxt[6]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	datac => \NIOS0|nios|ic_fill_valid_bits\(6),
	datad => \NIOS0|nios|Equal239~0_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: LCFF_X18_Y20_N11
\NIOS0|nios|ic_fill_valid_bits[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_valid_bits_nxt[6]~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X18_Y20_N30
\NIOS0|nios|ic_fill_valid_bits_nxt[7]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X18_Y20_N6
\NIOS0|nios|ic_fill_valid_bits_nxt[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \NIOS0|nios|D_ic_fill_starting_d1~regout\,
	datac => \NIOS0|nios|ic_fill_valid_bits\(7),
	datad => \NIOS0|nios|ic_fill_valid_bits_nxt[7]~5_combout\,
	combout => \NIOS0|nios|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: LCFF_X18_Y20_N7
\NIOS0|nios|ic_fill_valid_bits[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_valid_bits_nxt[7]~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_valid_bits\(7));

-- Location: LCCOMB_X22_Y20_N2
\NIOS0|nios|Equal235~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	datad => \NIOS0|nios|F_pc\(13),
	combout => \NIOS0|nios|Equal235~0_combout\);

-- Location: LCCOMB_X16_Y20_N28
\NIOS0|nios|F_ic_valid~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	datab => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	datac => \NIOS0|nios|F_pc\(1),
	datad => \NIOS0|nios|F_pc\(0),
	combout => \NIOS0|nios|F_ic_valid~2_combout\);

-- Location: LCCOMB_X16_Y20_N30
\NIOS0|nios|F_ic_valid~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	datab => \NIOS0|nios|F_ic_valid~2_combout\,
	datac => \NIOS0|nios|F_pc\(1),
	datad => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	combout => \NIOS0|nios|F_ic_valid~3_combout\);

-- Location: LCCOMB_X16_Y20_N0
\NIOS0|nios|F_ic_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(0),
	datab => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datac => \NIOS0|nios|F_pc\(1),
	datad => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \NIOS0|nios|F_ic_valid~0_combout\);

-- Location: LCCOMB_X16_Y20_N2
\NIOS0|nios|F_ic_valid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	datab => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datac => \NIOS0|nios|F_ic_valid~0_combout\,
	datad => \NIOS0|nios|F_pc\(0),
	combout => \NIOS0|nios|F_ic_valid~1_combout\);

-- Location: LCCOMB_X16_Y20_N8
\NIOS0|nios|F_ic_hit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|F_ic_valid~3_combout\,
	datac => \NIOS0|nios|F_ic_valid~1_combout\,
	datad => \NIOS0|nios|F_pc\(2),
	combout => \NIOS0|nios|F_ic_hit~2_combout\);

-- Location: LCCOMB_X24_Y19_N6
\NIOS0|nios|F_ic_hit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_pc\(9),
	datab => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	datac => \NIOS0|nios|nios_system_NIOS_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datad => \NIOS0|nios|F_pc\(10),
	combout => \NIOS0|nios|F_ic_hit~0_combout\);

-- Location: LCCOMB_X22_Y20_N4
\NIOS0|nios|F_ic_hit~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|F_ic_hit~1_combout\,
	datab => \NIOS0|nios|Equal235~0_combout\,
	datac => \NIOS0|nios|F_ic_hit~2_combout\,
	datad => \NIOS0|nios|F_ic_hit~0_combout\,
	combout => \NIOS0|nios|F_ic_hit~3_combout\);

-- Location: LCCOMB_X22_Y20_N30
\NIOS0|nios|F_issue\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|F_ic_hit~3_combout\,
	datad => \NIOS0|nios|F_kill~5_combout\,
	combout => \NIOS0|nios|F_issue~combout\);

-- Location: LCFF_X22_Y20_N31
\NIOS0|nios|D_issue\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_issue~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_issue~regout\);

-- Location: LCCOMB_X22_Y18_N12
\NIOS0|nios|D_valid\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|D_issue~regout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|D_data_depend~2_combout\,
	combout => \NIOS0|nios|D_valid~combout\);

-- Location: LCFF_X22_Y18_N13
\NIOS0|nios|E_valid_from_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_valid~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_valid_from_D~regout\);

-- Location: LCCOMB_X24_Y18_N16
\NIOS0|nios|E_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_hbreak_req~combout\,
	datac => \NIOS0|nios|M_pipe_flush~regout\,
	datad => \NIOS0|nios|E_valid_from_D~regout\,
	combout => \NIOS0|nios|E_valid~0_combout\);

-- Location: LCFF_X24_Y18_N17
\NIOS0|nios|M_valid_from_E\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_valid~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_valid_from_E~regout\);

-- Location: LCFF_X19_Y15_N31
\NIOS0|nios|A_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_valid_from_E~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_valid~regout\);

-- Location: LCCOMB_X20_Y15_N12
\NIOS0|nios|E_ctrl_ld_st_bypass~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_ld_st_bypass~0_combout\,
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|M_ctrl_ld_st_nxt~0_combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\,
	combout => \NIOS0|nios|E_ctrl_ld_st_bypass~1_combout\);

-- Location: LCFF_X20_Y15_N13
\NIOS0|nios|M_ctrl_ld_st_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_ld_st_bypass~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld_st_bypass~regout\);

-- Location: LCFF_X19_Y15_N21
\NIOS0|nios|A_ctrl_ld_st_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_ld_st_bypass~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_ld_st_bypass~regout\);

-- Location: LCCOMB_X19_Y15_N20
\NIOS0|nios|A_mem_bypass_pending\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_valid~regout\,
	datac => \NIOS0|nios|A_ctrl_ld_st_bypass~regout\,
	datad => \NIOS0|nios|A_stall~0_combout\,
	combout => \NIOS0|nios|A_mem_bypass_pending~combout\);

-- Location: LCCOMB_X16_Y12_N22
\NIOS0|nios|d_address_tag_field_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_mem_bypass_pending~combout\,
	datac => \NIOS0|nios|A_dc_fill_starting~0_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|d_address_tag_field_nxt~0_combout\);

-- Location: LCCOMB_X16_Y12_N2
\NIOS0|nios|d_address_tag_field[4]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_baddr\(15),
	datab => \NIOS0|nios|d_address_tag_field_nxt~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(15),
	combout => \NIOS0|nios|d_address_tag_field[4]~0_combout\);

-- Location: LCCOMB_X16_Y15_N12
\NIOS0|nios|A_dc_actual_tag[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|nios_system_NIOS_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \NIOS0|nios|A_dc_actual_tag[4]~feeder_combout\);

-- Location: LCFF_X16_Y15_N13
\NIOS0|nios|A_dc_actual_tag[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_actual_tag[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_actual_tag\(4));

-- Location: LCCOMB_X16_Y15_N26
\NIOS0|nios|A_dc_wb_tag[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|A_dc_actual_tag\(4),
	combout => \NIOS0|nios|A_dc_wb_tag[4]~feeder_combout\);

-- Location: LCFF_X16_Y15_N27
\NIOS0|nios|A_dc_wb_tag[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_dc_wb_tag[4]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_dc_xfer_rd_data_starting~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_wb_tag\(4));

-- Location: LCFF_X16_Y12_N3
\NIOS0|nios|d_address_tag_field[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|d_address_tag_field[4]~0_combout\,
	sdata => \NIOS0|nios|A_dc_wb_tag\(4),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \NIOS0|nios|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|d_address_tag_field\(4));

-- Location: LCCOMB_X16_Y12_N24
\NIOS0|addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|Equal1~0_combout\ = (!\NIOS0|nios|d_address_tag_field\(3) & (\NIOS0|nios|d_address_tag_field\(4) & (!\NIOS0|nios|d_address_tag_field\(1) & !\NIOS0|nios|d_address_tag_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_tag_field\(3),
	datab => \NIOS0|nios|d_address_tag_field\(4),
	datac => \NIOS0|nios|d_address_tag_field\(1),
	datad => \NIOS0|nios|d_address_tag_field\(2),
	combout => \NIOS0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y10_N4
\NIOS0|addr_router|src_data[77]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|src_data[77]~4_combout\ = ((\NIOS0|nios|d_address_line_field\(0) & (\NIOS0|nios|d_address_offset_field\(1) $ (!\NIOS0|nios|d_address_offset_field\(2))))) # (!\NIOS0|addr_router|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_offset_field\(1),
	datab => \NIOS0|nios|d_address_line_field\(0),
	datac => \NIOS0|nios|d_address_offset_field\(2),
	datad => \NIOS0|addr_router|Equal2~1_combout\,
	combout => \NIOS0|addr_router|src_data[77]~4_combout\);

-- Location: LCCOMB_X32_Y10_N30
\NIOS0|addr_router|src_data[77]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|addr_router|src_data[77]~5_combout\ = (!\NIOS0|addr_router|Equal3~3_combout\ & (!\NIOS0|addr_router|Equal1~1_combout\ & (!\NIOS0|addr_router|Equal4~0_combout\ & !\NIOS0|addr_router|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router|Equal3~3_combout\,
	datab => \NIOS0|addr_router|Equal1~1_combout\,
	datac => \NIOS0|addr_router|Equal4~0_combout\,
	datad => \NIOS0|addr_router|Equal2~3_combout\,
	combout => \NIOS0|addr_router|src_data[77]~5_combout\);

-- Location: LCFF_X32_Y10_N31
\NIOS0|limiter|last_channel[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|addr_router|src_data[77]~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|limiter|last_channel\(0));

-- Location: LCCOMB_X32_Y10_N0
\NIOS0|cmd_xbar_demux|src0_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|src0_valid~2_combout\ = (\NIOS0|nios|d_write~regout\) # ((\NIOS0|nios|d_read~regout\ & ((\NIOS0|limiter|last_channel\(0)) # (!\NIOS0|limiter|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_write~regout\,
	datab => \NIOS0|nios|d_read~regout\,
	datac => \NIOS0|limiter|has_pending_responses~regout\,
	datad => \NIOS0|limiter|last_channel\(0),
	combout => \NIOS0|cmd_xbar_demux|src0_valid~2_combout\);

-- Location: LCCOMB_X32_Y10_N22
\NIOS0|cmd_xbar_demux|src0_valid~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|src0_valid~3_combout\ = (\NIOS0|addr_router|src_data[77]~4_combout\ & (\NIOS0|cmd_xbar_demux|src0_valid~2_combout\ & ((\NIOS0|nios|d_address_tag_field\(0)) # (!\NIOS0|addr_router|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_address_tag_field\(0),
	datab => \NIOS0|addr_router|Equal1~0_combout\,
	datac => \NIOS0|addr_router|src_data[77]~4_combout\,
	datad => \NIOS0|cmd_xbar_demux|src0_valid~2_combout\,
	combout => \NIOS0|cmd_xbar_demux|src0_valid~3_combout\);

-- Location: LCCOMB_X32_Y11_N16
\NIOS0|cmd_xbar_mux|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|arb|grant[0]~0_combout\ = (\NIOS0|cmd_xbar_demux|src0_valid~3_combout\ & (((\NIOS0|cmd_xbar_mux|arb|top_priority_reg\(1) & !\NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\)) # (!\NIOS0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \NIOS0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \NIOS0|cmd_xbar_demux|src0_valid~3_combout\,
	datad => \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \NIOS0|cmd_xbar_mux|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X32_Y11_N10
\NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\NIOS0|cmd_xbar_mux|update_grant~1_combout\ & ((\NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\) # (\NIOS0|cmd_xbar_demux|src0_valid~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \NIOS0|cmd_xbar_demux|src0_valid~3_combout\,
	datad => \NIOS0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X31_Y11_N17
\NIOS0|cmd_xbar_mux|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|cmd_xbar_mux|arb|grant[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X32_Y11_N4
\NIOS0|cmd_xbar_mux|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux|arb|grant[1]~1_combout\ = (\NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\NIOS0|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\NIOS0|cmd_xbar_mux|arb|top_priority_reg\(0) & !\NIOS0|cmd_xbar_demux|src0_valid~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \NIOS0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \NIOS0|cmd_xbar_demux|src0_valid~3_combout\,
	datad => \NIOS0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \NIOS0|cmd_xbar_mux|arb|grant[1]~1_combout\);

-- Location: LCFF_X32_Y11_N5
\NIOS0|cmd_xbar_mux|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux|arb|grant[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X34_Y12_N4
\NIOS0|cmd_xbar_demux_001|sink_ready~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|sink_ready~3_combout\ = (\NIOS0|cmd_xbar_mux|saved_grant\(1) & (!\NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_mux|saved_grant\(1),
	datac => \NIOS0|onchip_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X35_Y11_N24
\NIOS0|jtag_uart|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|jtag_uart|av_waitrequest~0_combout\ = (\NIOS0|jtag_uart|always2~1_combout\ & (\NIOS0|cmd_xbar_mux_001|WideOr1~combout\ & ((\NIOS0|jtag_uart|always2~2_combout\) # (\NIOS0|cmd_xbar_mux_001|src_data\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|jtag_uart|always2~2_combout\,
	datab => \NIOS0|cmd_xbar_mux_001|src_data\(55),
	datac => \NIOS0|jtag_uart|always2~1_combout\,
	datad => \NIOS0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \NIOS0|jtag_uart|av_waitrequest~0_combout\);

-- Location: LCFF_X35_Y11_N25
\NIOS0|jtag_uart|av_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|jtag_uart|av_waitrequest~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|jtag_uart|av_waitrequest~regout\);

-- Location: LCCOMB_X35_Y11_N4
\NIOS0|cmd_xbar_demux_001|sink_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|sink_ready~1_combout\ = (\NIOS0|cmd_xbar_mux_001|saved_grant\(1) & (\NIOS0|addr_router_001|Equal3~1_combout\ & (\NIOS0|jtag_uart|av_waitrequest~regout\ & 
-- !\NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \NIOS0|addr_router_001|Equal3~1_combout\,
	datac => \NIOS0|jtag_uart|av_waitrequest~regout\,
	datad => \NIOS0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \NIOS0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X34_Y12_N14
\NIOS0|cmd_xbar_demux_001|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\NIOS0|cmd_xbar_demux_001|sink_ready~2_combout\) # ((\NIOS0|cmd_xbar_demux_001|sink_ready~1_combout\) # ((\NIOS0|cmd_xbar_demux_001|sink_ready~3_combout\ & \NIOS0|addr_router_001|src_channel[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datab => \NIOS0|cmd_xbar_demux_001|sink_ready~3_combout\,
	datac => \NIOS0|addr_router_001|src_channel[0]~0_combout\,
	datad => \NIOS0|cmd_xbar_demux_001|sink_ready~1_combout\,
	combout => \NIOS0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X34_Y12_N8
\NIOS0|nios|i_read_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router_001|Equal2~3_combout\,
	datab => \NIOS0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \NIOS0|nios|i_read_nxt~1_combout\);

-- Location: LCFF_X19_Y20_N29
\NIOS0|nios|ic_fill_initial_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_pc\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X19_Y20_N28
\NIOS0|nios|ic_fill_active_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_initial_offset\(2),
	datab => \NIOS0|nios|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \NIOS0|nios|ic_fill_initial_offset\(1),
	datad => \NIOS0|nios|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \NIOS0|nios|ic_fill_active_nxt~1_combout\);

-- Location: LCCOMB_X26_Y20_N8
\NIOS0|nios|ic_fill_active_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_active_nxt~0_combout\,
	datab => \NIOS0|nios|ic_fill_active_nxt~1_combout\,
	datac => \NIOS0|nios|ic_fill_active~regout\,
	datad => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	combout => \NIOS0|nios|ic_fill_active_nxt~2_combout\);

-- Location: LCFF_X26_Y20_N9
\NIOS0|nios|ic_fill_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|ic_fill_active_nxt~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|ic_fill_active~regout\);

-- Location: LCCOMB_X27_Y20_N6
\NIOS0|nios|i_read_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|ic_fill_ap_cnt\(3),
	datab => \NIOS0|limiter_001|suppress~1_combout\,
	datac => \NIOS0|nios|ic_fill_active~regout\,
	datad => \NIOS0|sysid_control_slave_translator|waitrequest_reset_override~regout\,
	combout => \NIOS0|nios|i_read_nxt~0_combout\);

-- Location: LCCOMB_X27_Y20_N16
\NIOS0|nios|i_read_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_ic_fill_starting~1_combout\,
	datab => \NIOS0|nios|i_read_nxt~1_combout\,
	datac => \NIOS0|nios|i_read~regout\,
	datad => \NIOS0|nios|i_read_nxt~0_combout\,
	combout => \NIOS0|nios|i_read_nxt~2_combout\);

-- Location: LCFF_X27_Y20_N17
\NIOS0|nios|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|i_read_nxt~2_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_read~regout\);

-- Location: LCCOMB_X35_Y10_N20
\NIOS0|cmd_xbar_demux_001|src2_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\ = (\NIOS0|addr_router_001|Equal2~3_combout\ & (\NIOS0|nios|i_read~regout\ & ((\NIOS0|limiter_001|last_channel\(2)) # (!\NIOS0|limiter_001|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|addr_router_001|Equal2~3_combout\,
	datab => \NIOS0|nios|i_read~regout\,
	datac => \NIOS0|limiter_001|last_channel\(2),
	datad => \NIOS0|limiter_001|has_pending_responses~regout\,
	combout => \NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X35_Y10_N24
\NIOS0|cmd_xbar_demux|src3_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_demux|src3_valid~1_combout\ = (\NIOS0|cmd_xbar_demux|src3_valid~0_combout\ & (\NIOS0|addr_router|Equal3~2_combout\ & (\NIOS0|nios|d_address_line_field\(0) & \NIOS0|addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|src3_valid~0_combout\,
	datab => \NIOS0|addr_router|Equal3~2_combout\,
	datac => \NIOS0|nios|d_address_line_field\(0),
	datad => \NIOS0|addr_router|Equal2~1_combout\,
	combout => \NIOS0|cmd_xbar_demux|src3_valid~1_combout\);

-- Location: LCCOMB_X35_Y10_N4
\NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\ = (\NIOS0|cmd_xbar_mux_003|update_grant~1_combout\ & ((\NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\) # (\NIOS0|cmd_xbar_demux|src3_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\,
	datac => \NIOS0|cmd_xbar_demux|src3_valid~1_combout\,
	datad => \NIOS0|cmd_xbar_mux_003|update_grant~1_combout\,
	combout => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X35_Y10_N15
\NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(0));

-- Location: LCCOMB_X35_Y10_N26
\NIOS0|cmd_xbar_mux_003|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|arb|grant[0]~0_combout\ = (\NIOS0|cmd_xbar_demux|src3_valid~1_combout\ & (((\NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(1) & !\NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\)) # 
-- (!\NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_demux|src3_valid~1_combout\,
	datab => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datad => \NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\,
	combout => \NIOS0|cmd_xbar_mux_003|arb|grant[0]~0_combout\);

-- Location: LCFF_X35_Y10_N27
\NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_003|arb|grant[0]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X35_Y10_N30
\NIOS0|cmd_xbar_mux_003|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|arb|grant[1]~1_combout\ = (\NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\ & ((\NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(1)) # ((!\NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & 
-- !\NIOS0|cmd_xbar_demux|src3_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datab => \NIOS0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datac => \NIOS0|cmd_xbar_demux|src3_valid~1_combout\,
	datad => \NIOS0|cmd_xbar_demux_001|src2_valid~0_combout\,
	combout => \NIOS0|cmd_xbar_mux_003|arb|grant[1]~1_combout\);

-- Location: LCFF_X35_Y10_N31
\NIOS0|cmd_xbar_mux_003|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_003|arb|grant[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|cmd_xbar_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|cmd_xbar_mux_003|saved_grant\(1));

-- Location: LCCOMB_X35_Y12_N8
\NIOS0|cmd_xbar_mux_003|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_003|src_data\(38) = (\NIOS0|cmd_xbar_mux_003|saved_grant\(0) & ((\NIOS0|nios|d_address_offset_field\(0)) # ((\NIOS0|cmd_xbar_mux_003|saved_grant\(1) & \NIOS0|nios|ic_fill_ap_offset\(0))))) # (!\NIOS0|cmd_xbar_mux_003|saved_grant\(0) & 
-- (\NIOS0|cmd_xbar_mux_003|saved_grant\(1) & (\NIOS0|nios|ic_fill_ap_offset\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|cmd_xbar_mux_003|saved_grant\(0),
	datab => \NIOS0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \NIOS0|nios|ic_fill_ap_offset\(0),
	datad => \NIOS0|nios|d_address_offset_field\(0),
	combout => \NIOS0|cmd_xbar_mux_003|src_data\(38));

-- Location: LCFF_X35_Y12_N9
\NIOS0|sysid_control_slave_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_003|src_data\(38),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X35_Y12_N4
\NIOS0|rsp_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\ = (\NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & (\NIOS0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \NIOS0|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \NIOS0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X34_Y13_N30
\NIOS0|rsp_xbar_mux_001|src_data[0]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|rsp_xbar_mux_001|src_data[0]~35_combout\ = (\NIOS0|rsp_xbar_mux_001|src_data[0]~34_combout\) # ((\NIOS0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(0) & 
-- \NIOS0|rsp_xbar_demux_004|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|rsp_xbar_mux_001|src_data[0]~34_combout\,
	datab => \NIOS0|rsp_xbar_mux_001|src_payload~1_combout\,
	datac => \NIOS0|nios_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \NIOS0|rsp_xbar_demux_004|src1_valid~combout\,
	combout => \NIOS0|rsp_xbar_mux_001|src_data[0]~35_combout\);

-- Location: LCFF_X34_Y13_N31
\NIOS0|nios|i_readdata_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|rsp_xbar_mux_001|src_data[0]~35_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|i_readdata_d1\(0));

-- Location: LCCOMB_X18_Y18_N6
\NIOS0|nios|F_iw[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|norm_intr_req~0_combout\,
	datac => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \NIOS0|nios|F_iw[2]~10_combout\);

-- Location: LCFF_X18_Y18_N7
\NIOS0|nios|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[2]~10_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(2));

-- Location: LCCOMB_X25_Y20_N0
\NIOS0|nios|D_op_rdctl~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(1),
	datab => \NIOS0|nios|D_iw\(5),
	datac => \NIOS0|nios|D_iw\(2),
	datad => \NIOS0|nios|D_iw\(0),
	combout => \NIOS0|nios|D_op_rdctl~1_combout\);

-- Location: LCCOMB_X24_Y20_N26
\NIOS0|nios|D_ctrl_mul_lsw\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal154~3_combout\,
	datab => \NIOS0|nios|D_op_rdctl~1_combout\,
	datac => \NIOS0|nios|Equal171~1_combout\,
	datad => \NIOS0|nios|D_op_rdctl~0_combout\,
	combout => \NIOS0|nios|D_ctrl_mul_lsw~combout\);

-- Location: LCFF_X24_Y20_N27
\NIOS0|nios|E_ctrl_mul_lsw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_mul_lsw~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_mul_lsw~regout\);

-- Location: LCFF_X20_Y12_N25
\NIOS0|nios|M_ctrl_mul_lsw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_ctrl_mul_lsw~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_mul_lsw~regout\);

-- Location: LCCOMB_X25_Y16_N4
\NIOS0|nios|A_mul_cnt_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_cnt\(0),
	datab => \NIOS0|nios|A_mul_stall~regout\,
	datac => \NIOS0|nios|A_mul_cnt\(1),
	combout => \NIOS0|nios|A_mul_cnt_nxt[1]~1_combout\);

-- Location: LCFF_X25_Y16_N5
\NIOS0|nios|A_mul_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_cnt_nxt[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_cnt\(1));

-- Location: LCCOMB_X25_Y16_N2
\NIOS0|nios|A_mul_cnt_nxt[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_cnt\(0),
	datab => \NIOS0|nios|A_mul_cnt\(1),
	datac => \NIOS0|nios|A_mul_cnt\(2),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_cnt_nxt[2]~0_combout\);

-- Location: LCFF_X25_Y16_N3
\NIOS0|nios|A_mul_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_cnt_nxt[2]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_cnt\(2));

-- Location: LCCOMB_X25_Y16_N8
\NIOS0|nios|A_mul_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mul_cnt\(0),
	datab => \NIOS0|nios|A_mul_cnt\(2),
	datac => \NIOS0|nios|A_mul_cnt\(1),
	datad => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_mul_stall_nxt~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\NIOS0|nios|A_mul_stall_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|always133~0_combout\,
	datab => \NIOS0|nios|M_ctrl_mul_lsw~regout\,
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|A_mul_stall_nxt~0_combout\,
	combout => \NIOS0|nios|A_mul_stall_nxt~1_combout\);

-- Location: LCFF_X25_Y16_N25
\NIOS0|nios|A_mul_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mul_stall_nxt~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mul_stall~regout\);

-- Location: LCCOMB_X20_Y16_N6
\NIOS0|nios|E_ctrl_ld_st_bypass_or_dcache_management~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(2),
	datab => \NIOS0|nios|E_iw\(4),
	datac => \NIOS0|nios|E_iw\(1),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[32]~64_combout\,
	combout => \NIOS0|nios|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\);

-- Location: LCCOMB_X20_Y15_N2
\NIOS0|nios|E_ctrl_ld_st_bypass_or_dcache_management~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|E_iw\(0),
	datac => \NIOS0|nios|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\,
	datad => \NIOS0|nios|E_iw\(5),
	combout => \NIOS0|nios|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\);

-- Location: LCFF_X20_Y15_N3
\NIOS0|nios|M_ctrl_ld_st_bypass_or_dcache_management\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_ld_st_bypass_or_dcache_management~regout\);

-- Location: LCCOMB_X20_Y15_N4
\NIOS0|nios|A_mem_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~6_combout\,
	datab => \NIOS0|nios|M_ctrl_ld_st_bypass_or_dcache_management~regout\,
	datac => \NIOS0|nios|M_valid_from_E~regout\,
	datad => \NIOS0|nios|M_dc_want_fill~combout\,
	combout => \NIOS0|nios|A_mem_stall_nxt~0_combout\);

-- Location: LCCOMB_X21_Y11_N18
\NIOS0|nios|A_mem_stall_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_stall~regout\,
	datab => \NIOS0|nios|A_mem_stall~regout\,
	datac => \NIOS0|nios|A_mul_stall~regout\,
	datad => \NIOS0|nios|A_mem_stall_nxt~0_combout\,
	combout => \NIOS0|nios|A_mem_stall_nxt~1_combout\);

-- Location: LCFF_X21_Y11_N31
\NIOS0|nios|A_ctrl_st_bypass\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|M_ctrl_st_bypass~regout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ctrl_st_bypass~regout\);

-- Location: LCCOMB_X21_Y11_N20
\NIOS0|nios|A_mem_stall_stop_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_ctrl_st_bypass~regout\,
	datad => \NIOS0|nios|A_dc_valid_st_bypass_hit~regout\,
	combout => \NIOS0|nios|A_mem_stall_stop_nxt~1_combout\);

-- Location: LCCOMB_X24_Y16_N8
\NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[5]~10_combout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[6]~12_combout\,
	datac => \NIOS0|nios|M_alu_result\(5),
	datad => \NIOS0|nios|M_alu_result\(4),
	combout => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~2_combout\);

-- Location: LCCOMB_X19_Y16_N8
\NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[8]~16_combout\,
	datab => \NIOS0|nios|Add18|auto_generated|result_int[7]~14_combout\,
	datac => \NIOS0|nios|M_alu_result\(7),
	datad => \NIOS0|nios|M_alu_result\(6),
	combout => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~3_combout\);

-- Location: LCCOMB_X18_Y16_N28
\NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~4_combout\,
	datab => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~2_combout\,
	datac => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~3_combout\,
	datad => \NIOS0|nios|E_valid~1_combout\,
	combout => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~5_combout\);

-- Location: LCCOMB_X19_Y17_N20
\NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[3]~6_combout\,
	datab => \NIOS0|nios|M_alu_result\(2),
	datac => \NIOS0|nios|M_alu_result\(3),
	datad => \NIOS0|nios|Add18|auto_generated|result_int[4]~8_combout\,
	combout => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~0_combout\);

-- Location: LCCOMB_X18_Y16_N30
\NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(10),
	datab => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~0_combout\,
	datac => \NIOS0|nios|E_hbreak_req~combout\,
	datad => \NIOS0|nios|Add18|auto_generated|result_int[11]~22_combout\,
	combout => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~1_combout\);

-- Location: LCCOMB_X18_Y16_N6
\NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_alu_result\(9),
	datab => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~5_combout\,
	datac => \NIOS0|nios|Add18|auto_generated|result_int[10]~20_combout\,
	datad => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~1_combout\,
	combout => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~6_combout\);

-- Location: LCFF_X18_Y16_N7
\NIOS0|nios|A_dc_potential_hazard_after_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_dc_potential_hazard_after_st_unfiltered~6_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_dc_potential_hazard_after_st~regout\);

-- Location: LCCOMB_X22_Y11_N8
\NIOS0|nios|A_mem_stall_stop_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_dc_valid_st_cache_hit~regout\,
	datad => \NIOS0|nios|A_dc_potential_hazard_after_st~regout\,
	combout => \NIOS0|nios|A_mem_stall_stop_nxt~0_combout\);

-- Location: LCCOMB_X22_Y11_N18
\NIOS0|nios|A_mem_stall_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_mem_stall_nxt~3_combout\,
	datab => \NIOS0|nios|A_dc_fill_done~0_combout\,
	datac => \NIOS0|nios|A_mem_stall_stop_nxt~0_combout\,
	datad => \NIOS0|nios|A_dc_fill_active~regout\,
	combout => \NIOS0|nios|A_mem_stall_nxt~4_combout\);

-- Location: LCCOMB_X21_Y11_N26
\NIOS0|nios|A_mem_stall_nxt~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_st_bypass_transfer_done~combout\,
	datab => \NIOS0|nios|A_mem_stall_nxt~1_combout\,
	datac => \NIOS0|nios|A_mem_stall_stop_nxt~1_combout\,
	datad => \NIOS0|nios|A_mem_stall_nxt~4_combout\,
	combout => \NIOS0|nios|A_mem_stall_nxt~5_combout\);

-- Location: LCFF_X21_Y11_N27
\NIOS0|nios|A_mem_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_mem_stall_nxt~5_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_mem_stall~regout\);

-- Location: LCCOMB_X21_Y11_N22
\NIOS0|nios|A_stall~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_shift_rot_stall~regout\,
	datab => \NIOS0|nios|A_mem_stall~regout\,
	datac => \NIOS0|nios|A_mul_stall~regout\,
	combout => \NIOS0|nios|A_stall~0_combout\);

-- Location: LCCOMB_X30_Y15_N14
\NIOS0|nios|wait_for_one_post_bret_inst~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|E_valid~1_combout\,
	datac => \NIOS0|nios|wait_for_one_post_bret_inst~regout\,
	datad => \NIOS0|nios|A_stall~0_combout\,
	combout => \NIOS0|nios|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X30_Y15_N8
\NIOS0|nios|wait_for_one_post_bret_inst~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_single_step_mode~regout\,
	datac => \NIOS0|nios|wait_for_one_post_bret_inst~0_combout\,
	combout => \NIOS0|nios|wait_for_one_post_bret_inst~1_combout\);

-- Location: LCFF_X30_Y15_N9
\NIOS0|nios|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|wait_for_one_post_bret_inst~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|wait_for_one_post_bret_inst~regout\);

-- Location: LCCOMB_X34_Y16_N24
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(18),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: LCFF_X34_Y16_N25
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X34_Y16_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_break|break_readreg\(18),
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_ocimem|MonDReg\(18),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCCOMB_X34_Y16_N12
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~29_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(20),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~58_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|nios_system_NIOS_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCFF_X34_Y16_N13
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr~59_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X34_Y16_N0
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|sr\(19),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: LCFF_X34_Y16_N1
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X34_Y17_N18
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(18),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(19),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: LCFF_X34_Y17_N19
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset~regout\);

-- Location: LCCOMB_X34_Y17_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|break_on_reset~regout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X34_Y16_N26
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~regout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(21),
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|jdo\(20),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCFF_X34_Y17_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~0_combout\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~1_combout\,
	sload => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~regout\);

-- Location: LCCOMB_X30_Y15_N18
\NIOS0|nios|hbreak_req~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datac => \NIOS0|nios|wait_for_one_post_bret_inst~regout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_oci_debug|jtag_break~regout\,
	combout => \NIOS0|nios|hbreak_req~0_combout\);

-- Location: LCCOMB_X30_Y15_N30
\NIOS0|nios|latched_oci_tb_hbreak_req_next~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|E_valid~1_combout\,
	datac => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datad => \NIOS0|nios|hbreak_req~0_combout\,
	combout => \NIOS0|nios|latched_oci_tb_hbreak_req_next~0_combout\);

-- Location: LCFF_X30_Y15_N31
\NIOS0|nios|latched_oci_tb_hbreak_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|latched_oci_tb_hbreak_req_next~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\);

-- Location: LCCOMB_X16_Y19_N14
\NIOS0|nios|F_iw[8]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \NIOS0|nios|F_iw[8]~15_combout\);

-- Location: LCFF_X16_Y19_N15
\NIOS0|nios|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[8]~15_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(8));

-- Location: LCCOMB_X24_Y19_N24
\NIOS0|nios|E_iw[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_iw\(8),
	combout => \NIOS0|nios|E_iw[8]~feeder_combout\);

-- Location: LCFF_X24_Y19_N25
\NIOS0|nios|E_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_iw[8]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(8));

-- Location: LCFF_X22_Y17_N9
\NIOS0|nios|M_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(8),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(8));

-- Location: LCCOMB_X23_Y17_N26
\NIOS0|nios|E_iw[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_iw\(7),
	combout => \NIOS0|nios|E_iw[7]~feeder_combout\);

-- Location: LCFF_X23_Y17_N27
\NIOS0|nios|E_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_iw[7]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(7));

-- Location: LCFF_X22_Y17_N21
\NIOS0|nios|M_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(7),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(7));

-- Location: LCFF_X20_Y18_N27
\NIOS0|nios|E_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(15),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(15));

-- Location: LCFF_X20_Y18_N29
\NIOS0|nios|E_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(13),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(13));

-- Location: LCCOMB_X20_Y20_N16
\NIOS0|nios|E_iw[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|E_iw[12]~feeder_combout\);

-- Location: LCFF_X20_Y20_N17
\NIOS0|nios|E_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_iw[12]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(12));

-- Location: LCCOMB_X20_Y18_N28
\NIOS0|nios|E_ctrl_invalidate_i~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_iw\(16),
	datac => \NIOS0|nios|E_iw\(13),
	datad => \NIOS0|nios|E_iw\(12),
	combout => \NIOS0|nios|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X20_Y18_N22
\NIOS0|nios|E_op_rdctl~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal209~1_combout\,
	datab => \NIOS0|nios|E_iw\(15),
	datac => \NIOS0|nios|E_ctrl_invalidate_i~0_combout\,
	datad => \NIOS0|nios|E_iw\(11),
	combout => \NIOS0|nios|E_op_rdctl~0_combout\);

-- Location: LCCOMB_X22_Y17_N6
\NIOS0|nios|E_op_wrctl\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_iw\(14),
	datad => \NIOS0|nios|E_op_rdctl~0_combout\,
	combout => \NIOS0|nios|E_op_wrctl~combout\);

-- Location: LCFF_X22_Y17_N7
\NIOS0|nios|M_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|E_op_wrctl~combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X22_Y17_N20
\NIOS0|nios|M_wrctl_bstatus~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_iw\(8),
	datac => \NIOS0|nios|M_iw\(7),
	datad => \NIOS0|nios|M_ctrl_wrctl_inst~regout\,
	combout => \NIOS0|nios|M_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X22_Y17_N30
\NIOS0|nios|A_bstatus_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_iw\(6),
	datab => \NIOS0|nios|A_bstatus_reg_pie~regout\,
	datac => \NIOS0|nios|M_wrctl_bstatus~0_combout\,
	datad => \NIOS0|nios|M_alu_result\(0),
	combout => \NIOS0|nios|A_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X26_Y18_N30
\NIOS0|nios|M_ctrl_break~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|E_ctrl_break~regout\,
	combout => \NIOS0|nios|M_ctrl_break~feeder_combout\);

-- Location: LCFF_X26_Y18_N31
\NIOS0|nios|M_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_ctrl_break~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_ctrl_break~regout\);

-- Location: LCCOMB_X22_Y17_N18
\NIOS0|nios|A_bstatus_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|A_bstatus_reg_pie_inst_nxt~0_combout\,
	datac => \NIOS0|nios|A_status_reg_pie~regout\,
	datad => \NIOS0|nios|M_ctrl_break~regout\,
	combout => \NIOS0|nios|A_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCFF_X22_Y17_N19
\NIOS0|nios|A_bstatus_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_bstatus_reg_pie_inst_nxt~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|always133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_bstatus_reg_pie~regout\);

-- Location: LCFF_X22_Y17_N3
\NIOS0|nios|M_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(14),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(14));

-- Location: LCCOMB_X22_Y17_N2
\NIOS0|nios|A_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_status_reg_pie_inst_nxt~0_combout\,
	datab => \NIOS0|nios|A_bstatus_reg_pie~regout\,
	datac => \NIOS0|nios|M_iw\(14),
	datad => \NIOS0|nios|M_op_eret~3_combout\,
	combout => \NIOS0|nios|A_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X22_Y17_N24
\NIOS0|nios|A_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_op_eret~3_combout\,
	datab => \NIOS0|nios|A_status_reg_pie_inst_nxt~1_combout\,
	datac => \NIOS0|nios|M_iw\(14),
	datad => \NIOS0|nios|A_estatus_reg_pie~regout\,
	combout => \NIOS0|nios|A_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X22_Y17_N14
\NIOS0|nios|A_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_ctrl_exception~regout\,
	datab => \NIOS0|nios|A_status_reg_pie_inst_nxt~2_combout\,
	datac => \NIOS0|nios|M_ctrl_crst~regout\,
	datad => \NIOS0|nios|M_ctrl_break~regout\,
	combout => \NIOS0|nios|A_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCFF_X22_Y17_N15
\NIOS0|nios|A_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_status_reg_pie_inst_nxt~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|always133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_status_reg_pie~regout\);

-- Location: LCCOMB_X35_Y13_N8
\NIOS0|cmd_xbar_mux_004|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|cmd_xbar_mux_004|src_payload~2_combout\ = (\NIOS0|nios|d_writedata\(1) & \NIOS0|cmd_xbar_mux_004|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|d_writedata\(1),
	datad => \NIOS0|cmd_xbar_mux_004|saved_grant\(0),
	combout => \NIOS0|cmd_xbar_mux_004|src_payload~2_combout\);

-- Location: LCFF_X35_Y13_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|cmd_xbar_mux_004|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(1));

-- Location: LCCOMB_X35_Y13_N14
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|writedata\(1),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[1]~1_combout\);

-- Location: LCFF_X35_Y13_N15
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable[1]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X30_Y10_N0
\NIOS0|timer|timeout_occurred~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \NIOS0|timer|timeout_occurred~1_combout\ = (\NIOS0|timer|timeout_occurred~0_combout\ & (((\NIOS0|nios|d_address_offset_field\(0)) # (!\NIOS0|timer|period_l_wr_strobe~3_combout\)) # (!\NIOS0|timer|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|timer|timeout_occurred~0_combout\,
	datab => \NIOS0|timer|Equal6~0_combout\,
	datac => \NIOS0|nios|d_address_offset_field\(0),
	datad => \NIOS0|timer|period_l_wr_strobe~3_combout\,
	combout => \NIOS0|timer|timeout_occurred~1_combout\);

-- Location: LCFF_X30_Y10_N1
\NIOS0|timer|timeout_occurred\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|timer|timeout_occurred~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|timer|timeout_occurred~regout\);

-- Location: LCCOMB_X35_Y13_N10
\NIOS0|nios|A_ipending_reg_irq1_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ienable_reg_irq1~regout\,
	datab => \NIOS0|timer|control_register\(0),
	datac => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_nios2_avalon_reg|oci_ienable\(1),
	datad => \NIOS0|timer|timeout_occurred~regout\,
	combout => \NIOS0|nios|A_ipending_reg_irq1_nxt~0_combout\);

-- Location: LCFF_X35_Y13_N11
\NIOS0|nios|A_ipending_reg_irq1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_ipending_reg_irq1_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_ipending_reg_irq1~regout\);

-- Location: LCCOMB_X22_Y17_N28
\NIOS0|nios|A_ienable_reg_irq0_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_wrctl_bstatus~0_combout\,
	datac => \NIOS0|nios|M_valid_from_E~regout\,
	datad => \NIOS0|nios|M_iw\(6),
	combout => \NIOS0|nios|A_ienable_reg_irq0_nxt~0_combout\);

-- Location: LCFF_X22_Y17_N29
\NIOS0|nios|A_valid_wrctl_ienable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|A_ienable_reg_irq0_nxt~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|A_valid_wrctl_ienable~regout\);

-- Location: LCCOMB_X22_Y17_N0
\NIOS0|nios|norm_intr_req~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_ipending_reg_irq0~regout\,
	datab => \NIOS0|nios|A_status_reg_pie~regout\,
	datac => \NIOS0|nios|A_ipending_reg_irq1~regout\,
	datad => \NIOS0|nios|A_valid_wrctl_ienable~regout\,
	combout => \NIOS0|nios|norm_intr_req~0_combout\);

-- Location: LCCOMB_X18_Y18_N28
\NIOS0|nios|F_iw[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|norm_intr_req~0_combout\,
	datac => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	datad => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \NIOS0|nios|F_iw[3]~8_combout\);

-- Location: LCFF_X18_Y18_N29
\NIOS0|nios|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[3]~8_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(3));

-- Location: LCCOMB_X24_Y17_N2
\NIOS0|nios|D_compare_op[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(14),
	datab => \NIOS0|nios|D_iw\(3),
	datac => \NIOS0|nios|Equal171~0_combout\,
	datad => \NIOS0|nios|Equal171~2_combout\,
	combout => \NIOS0|nios|D_compare_op[0]~1_combout\);

-- Location: LCFF_X24_Y17_N3
\NIOS0|nios|E_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_compare_op[0]~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_compare_op\(0));

-- Location: LCFF_X24_Y17_N25
\NIOS0|nios|E_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_compare_op[1]~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_compare_op\(1));

-- Location: LCCOMB_X22_Y14_N8
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[26]~21_combout\,
	datab => \NIOS0|nios|E_logic_result[28]~23_combout\,
	datac => \NIOS0|nios|E_logic_result[27]~22_combout\,
	datad => \NIOS0|nios|E_logic_result[25]~20_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~6_combout\);

-- Location: LCCOMB_X20_Y14_N10
\NIOS0|nios|E_logic_result[29]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(29),
	datab => \NIOS0|nios|E_src2\(29),
	datac => \NIOS0|nios|E_logic_op\(0),
	datad => \NIOS0|nios|E_logic_op\(1),
	combout => \NIOS0|nios|E_logic_result[29]~24_combout\);

-- Location: LCCOMB_X19_Y13_N12
\NIOS0|nios|E_logic_result[30]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_op\(0),
	datab => \NIOS0|nios|E_src2\(30),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src1\(30),
	combout => \NIOS0|nios|E_logic_result[30]~25_combout\);

-- Location: LCCOMB_X19_Y14_N10
\NIOS0|nios|E_logic_result[10]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_src1\(10),
	datab => \NIOS0|nios|E_logic_op\(0),
	datac => \NIOS0|nios|E_logic_op\(1),
	datad => \NIOS0|nios|E_src2\(10),
	combout => \NIOS0|nios|E_logic_result[10]~27_combout\);

-- Location: LCCOMB_X19_Y14_N28
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[31]~26_combout\,
	datab => \NIOS0|nios|E_logic_result[29]~24_combout\,
	datac => \NIOS0|nios|E_logic_result[30]~25_combout\,
	datad => \NIOS0|nios|E_logic_result[10]~27_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~7_combout\);

-- Location: LCCOMB_X24_Y17_N6
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_logic_result[1]~29_combout\,
	datab => \NIOS0|nios|E_logic_result[0]~28_combout\,
	datac => \NIOS0|nios|E_logic_result[3]~31_combout\,
	datad => \NIOS0|nios|E_logic_result[2]~30_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~8_combout\);

-- Location: LCCOMB_X24_Y17_N8
\NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~5_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~6_combout\,
	datac => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~7_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~8_combout\,
	combout => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~9_combout\);

-- Location: LCCOMB_X24_Y17_N10
\NIOS0|nios|E_br_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~4_combout\,
	datab => \NIOS0|nios|the_nios_system_NIOS_test_bench|Equal0~9_combout\,
	datac => \NIOS0|nios|E_compare_op\(1),
	datad => \NIOS0|nios|E_compare_op\(0),
	combout => \NIOS0|nios|E_br_result~0_combout\);

-- Location: LCCOMB_X24_Y17_N28
\NIOS0|nios|E_br_result~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Add18|auto_generated|result_int[33]~66_combout\,
	datab => \NIOS0|nios|E_compare_op\(0),
	datac => \NIOS0|nios|E_compare_op\(1),
	datad => \NIOS0|nios|E_br_result~0_combout\,
	combout => \NIOS0|nios|E_br_result~1_combout\);

-- Location: LCCOMB_X24_Y18_N14
\NIOS0|nios|M_pipe_flush_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_ctrl_br_cond~regout\,
	datab => \NIOS0|nios|E_br_result~1_combout\,
	datac => \NIOS0|nios|E_bht_data\(1),
	datad => \NIOS0|nios|E_valid~1_combout\,
	combout => \NIOS0|nios|M_pipe_flush_nxt~0_combout\);

-- Location: LCCOMB_X25_Y18_N8
\NIOS0|nios|D_ctrl_flush_pipe_always~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(11),
	datac => \NIOS0|nios|D_iw\(14),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LCCOMB_X25_Y18_N26
\NIOS0|nios|D_ctrl_flush_pipe_always~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(16),
	datab => \NIOS0|nios|D_iw\(11),
	datac => \NIOS0|nios|D_iw\(14),
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LCCOMB_X25_Y18_N20
\NIOS0|nios|D_ctrl_flush_pipe_always~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|D_iw\(13),
	datab => \NIOS0|nios|D_iw\(15),
	datac => \NIOS0|nios|D_ctrl_flush_pipe_always~0_combout\,
	datad => \NIOS0|nios|D_ctrl_flush_pipe_always~1_combout\,
	combout => \NIOS0|nios|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X25_Y18_N4
\NIOS0|nios|D_ctrl_flush_pipe_always~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|Equal171~1_combout\,
	datab => \NIOS0|nios|D_iw\(13),
	datac => \NIOS0|nios|D_ctrl_flush_pipe_always~2_combout\,
	datad => \NIOS0|nios|D_iw\(12),
	combout => \NIOS0|nios|D_ctrl_flush_pipe_always~3_combout\);

-- Location: LCFF_X25_Y18_N5
\NIOS0|nios|E_ctrl_flush_pipe_always\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|D_ctrl_flush_pipe_always~3_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_ctrl_flush_pipe_always~regout\);

-- Location: LCCOMB_X24_Y18_N26
\NIOS0|nios|M_pipe_flush_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|E_hbreak_req~combout\,
	datab => \NIOS0|nios|M_pipe_flush_nxt~0_combout\,
	datac => \NIOS0|nios|E_ctrl_flush_pipe_always~regout\,
	datad => \NIOS0|nios|E_valid~1_combout\,
	combout => \NIOS0|nios|M_pipe_flush_nxt~1_combout\);

-- Location: LCFF_X24_Y18_N27
\NIOS0|nios|M_pipe_flush\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_pipe_flush_nxt~1_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_pipe_flush~regout\);

-- Location: LCCOMB_X22_Y18_N6
\NIOS0|nios|F_stall\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|A_stall~0_combout\,
	datab => \NIOS0|nios|M_pipe_flush~regout\,
	datac => \NIOS0|nios|D_issue~regout\,
	datad => \NIOS0|nios|D_data_depend~2_combout\,
	combout => \NIOS0|nios|F_stall~combout\);

-- Location: LCCOMB_X16_Y19_N8
\NIOS0|nios|F_iw[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|hbreak_enabled~regout\,
	datab => \NIOS0|nios|nios_system_NIOS_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \NIOS0|nios|norm_intr_req~0_combout\,
	datad => \NIOS0|nios|latched_oci_tb_hbreak_req~regout\,
	combout => \NIOS0|nios|F_iw[1]~9_combout\);

-- Location: LCFF_X16_Y19_N9
\NIOS0|nios|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|F_iw[1]~9_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|D_iw\(1));

-- Location: LCFF_X20_Y16_N7
\NIOS0|nios|E_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|D_iw\(1),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|E_iw\(1));

-- Location: LCCOMB_X18_Y16_N12
\NIOS0|nios|M_iw[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_iw\(1),
	combout => \NIOS0|nios|M_iw[1]~feeder_combout\);

-- Location: LCFF_X18_Y16_N13
\NIOS0|nios|M_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_iw[1]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(1));

-- Location: LCFF_X20_Y18_N3
\NIOS0|nios|M_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(0),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(0));

-- Location: LCFF_X20_Y16_N1
\NIOS0|nios|M_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(2),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(2));

-- Location: LCCOMB_X20_Y18_N2
\NIOS0|nios|M_op_eret~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NIOS0|nios|M_iw\(1),
	datac => \NIOS0|nios|M_iw\(0),
	datad => \NIOS0|nios|M_iw\(2),
	combout => \NIOS0|nios|M_op_eret~2_combout\);

-- Location: LCCOMB_X20_Y18_N18
\NIOS0|nios|M_iw[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_iw\(15),
	combout => \NIOS0|nios|M_iw[15]~feeder_combout\);

-- Location: LCFF_X20_Y18_N19
\NIOS0|nios|M_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_iw[15]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(15));

-- Location: LCFF_X20_Y18_N15
\NIOS0|nios|M_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \NIOS0|nios|E_iw\(12),
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(12));

-- Location: LCCOMB_X20_Y18_N0
\NIOS0|nios|M_iw[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|E_iw\(16),
	combout => \NIOS0|nios|M_iw[16]~feeder_combout\);

-- Location: LCFF_X20_Y18_N1
\NIOS0|nios|M_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|M_iw[16]~feeder_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|M_iw\(16));

-- Location: LCCOMB_X20_Y18_N14
\NIOS0|nios|M_op_eret~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_iw\(13),
	datab => \NIOS0|nios|M_iw\(15),
	datac => \NIOS0|nios|M_iw\(12),
	datad => \NIOS0|nios|M_iw\(16),
	combout => \NIOS0|nios|M_op_eret~0_combout\);

-- Location: LCCOMB_X20_Y18_N4
\NIOS0|nios|M_op_eret~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_op_eret~1_combout\,
	datab => \NIOS0|nios|M_op_eret~2_combout\,
	datac => \NIOS0|nios|M_op_eret~0_combout\,
	combout => \NIOS0|nios|M_op_eret~3_combout\);

-- Location: LCCOMB_X22_Y17_N16
\NIOS0|nios|hbreak_enabled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NIOS0|nios|M_iw\(14),
	datab => \NIOS0|nios|M_op_eret~3_combout\,
	datac => \NIOS0|nios|hbreak_enabled~regout\,
	datad => \NIOS0|nios|M_ctrl_break~regout\,
	combout => \NIOS0|nios|hbreak_enabled~0_combout\);

-- Location: LCFF_X22_Y17_N17
\NIOS0|nios|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \NIOS0|nios|hbreak_enabled~0_combout\,
	aclr => \NIOS0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \NIOS0|nios|always133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|hbreak_enabled~regout\);

-- Location: LCFF_X34_Y19_N3
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \NIOS0|nios|hbreak_enabled~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X34_Y19_N7
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X34_Y19_N8
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCFF_X34_Y19_N9
\NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X15_Y16_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \NIOS0|nios|the_nios_system_NIOS_nios2_oci|the_nios_system_NIOS_jtag_debug_module_wrapper|the_nios_system_NIOS_jtag_debug_module_tck|ir_out\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LCFF_X15_Y16_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X14_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X13_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X14_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\);

-- Location: LCFF_X14_Y18_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X15_Y16_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: LCCOMB_X15_Y16_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\);

-- Location: LCFF_X15_Y16_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X15_Y16_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\);

-- Location: LCCOMB_X15_Y16_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: LCCOMB_X15_Y16_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: LCFF_X15_Y16_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCFF_X15_Y16_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X14_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X14_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X14_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X13_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X13_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X14_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X14_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X14_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: LCCOMB_X13_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X14_Y18_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X14_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X14_Y4_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X13_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X13_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2));

-- Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3));

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4));

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5));

-- Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(10));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(11));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(12));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(13));

-- Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(14));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(15));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(16));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(17));

-- Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(16));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(17));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(8));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


