

================================================================
== Vivado HLS Report for 'add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s'
================================================================
* Date:           Mon Aug 12 13:52:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.000 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771| 2.142 us | 2.142 us |  771|  771|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddLoop  |      769|      769|         3|          1|          1|   768|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       77|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       93|     -|
|Register             |        -|      -|       36|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       36|      170|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_fu_139_p2              |     +    |      0|  0|   9|           9|           9|
    |add_ln703_fu_153_p2               |     +    |      0|  0|   8|           8|           8|
    |i_fu_126_p2                       |     +    |      0|  0|  10|          10|           1|
    |and_ln785_fu_172_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_120_p2               |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |out_data_data_V_fu_192_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln384_fu_178_p3            |  select  |      0|  0|   9|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln384_fu_186_p2               |    xor   |      0|  0|   2|           1|           1|
    |xor_ln785_fu_166_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  77|          50|          55|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |data1_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data2_V_data_V_blk_n        |   9|          2|    1|          2|
    |i_0_reg_109                 |   9|          2|   10|         20|
    |real_start                  |   9|          2|    1|          2|
    |res_V_data_V_blk_n          |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  93|         20|   18|         38|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_109                      |  10|   0|   10|          0|
    |icmp_ln15_reg_200                |   1|   0|    1|          0|
    |icmp_ln15_reg_200_pp0_iter1_reg  |   1|   0|    1|          0|
    |out_data_data_V_reg_215          |   8|   0|    8|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_data_0_V_reg_209             |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  36|   0|   36|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|start_out               | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|start_write             | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> | return value |
|data1_V_data_V_TDATA    |  in |    8|    axis    |                            data1_V_data_V                           |    pointer   |
|data1_V_data_V_TVALID   |  in |    1|    axis    |                            data1_V_data_V                           |    pointer   |
|data1_V_data_V_TREADY   | out |    1|    axis    |                            data1_V_data_V                           |    pointer   |
|data2_V_data_V_dout     |  in |    8|   ap_fifo  |                            data2_V_data_V                           |    pointer   |
|data2_V_data_V_empty_n  |  in |    1|   ap_fifo  |                            data2_V_data_V                           |    pointer   |
|data2_V_data_V_read     | out |    1|   ap_fifo  |                            data2_V_data_V                           |    pointer   |
|res_V_data_V_din        | out |    8|   ap_fifo  |                             res_V_data_V                            |    pointer   |
|res_V_data_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_V                            |    pointer   |
|res_V_data_V_write      | out |    1|   ap_fifo  |                             res_V_data_V                            |    pointer   |
+------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str850, i32 0, i32 0, [1 x i8]* @p_str851, [1 x i8]* @p_str852, [1 x i8]* @p_str853, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str854, [1 x i8]* @p_str855)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str844, [1 x i8]* @p_str845, [1 x i8]* @p_str846, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str847, [1 x i8]* @p_str848)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str38, [1 x i8]* @p_str38, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str38)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %AddLoop ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.60ns)   --->   "%icmp_ln15 = icmp eq i10 %i_0, -256" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 11 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.54ns)   --->   "%i = add i10 %i_0, 1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %2, label %AddLoop" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %data1_V_data_V)" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 15 'read' 'tmp_data_0_V' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 16 [1/1] (1.21ns)   --->   "%tmp_data_0_V_48 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data2_V_data_V)" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 16 'read' 'tmp_data_0_V_48' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %tmp_data_0_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 17 'sext' 'sext_ln703' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i8 %tmp_data_0_V_48 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 18 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.48ns)   --->   "%add_ln1192 = add nsw i9 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 19 'add' 'add_ln1192' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4551 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 20 'bitselect' 'tmp_4551' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.48ns)   --->   "%add_ln703 = add i8 %tmp_data_0_V_48, %tmp_data_0_V" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 21 'add' 'add_ln703' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_4552 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 22 'bitselect' 'tmp_4552' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node out_data_data_V)   --->   "%xor_ln785 = xor i1 %tmp_4551, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 23 'xor' 'xor_ln785' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node out_data_data_V)   --->   "%and_ln785 = and i1 %tmp_4552, %xor_ln785" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 24 'and' 'and_ln785' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node out_data_data_V)   --->   "%select_ln384 = select i1 %and_ln785, i8 127, i8 -128" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 25 'select' 'select_ln384' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node out_data_data_V)   --->   "%xor_ln384 = xor i1 %tmp_4552, %tmp_4551" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 26 'xor' 'xor_ln384' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_data_V = select i1 %xor_ln384, i8 %select_ln384, i8 %add_ln703" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 27 'select' 'out_data_data_V' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str110) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str110)" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:16]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %out_data_data_V)" [firmware/nnet_utils/nnet_merge_stream.h:29]   --->   Operation 31 'write' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str110, i32 %tmp)" [firmware/nnet_utils/nnet_merge_stream.h:30]   --->   Operation 32 'specregionend' 'empty_383' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 33 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge_stream.h:31]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln15           (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln15         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln15           (br               ) [ 000000]
tmp_data_0_V      (read             ) [ 001100]
tmp_data_0_V_48   (read             ) [ 000000]
sext_ln703        (sext             ) [ 000000]
sext_ln703_1      (sext             ) [ 000000]
add_ln1192        (add              ) [ 000000]
tmp_4551          (bitselect        ) [ 000000]
add_ln703         (add              ) [ 000000]
tmp_4552          (bitselect        ) [ 000000]
xor_ln785         (xor              ) [ 000000]
and_ln785         (and              ) [ 000000]
select_ln384      (select           ) [ 000000]
xor_ln384         (xor              ) [ 000000]
out_data_data_V   (select           ) [ 001010]
specloopname_ln15 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln16 (specpipeline     ) [ 000000]
write_ln29        (write            ) [ 000000]
empty_383         (specregionend    ) [ 000000]
br_ln15           (br               ) [ 011110]
ret_ln31          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data2_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str850"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str851"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str852"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str853"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str854"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str855"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str843"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str844"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str845"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str846"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str847"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str848"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_data_0_V_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_data_0_V_48_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V_48/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln29_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="1"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/4 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="1"/>
<pin id="111" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln15_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln703_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sext_ln703_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln1192_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_4551_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4551/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln703_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="1"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_4552_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4552/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xor_ln785_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="and_ln785_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln384_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln384_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln384/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_data_data_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_data_V/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln15_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_data_0_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="215" class="1005" name="out_data_data_V_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_data_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="86" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="113" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="113" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="96" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="132" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="96" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="68" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="145" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="158" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="72" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="74" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="158" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="145" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="178" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="153" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="120" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="126" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="212"><net_src comp="90" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="218"><net_src comp="192" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data1_V_data_V | {}
	Port: res_V_data_V | {4 }
 - Input state : 
	Port: add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> : data1_V_data_V | {2 }
	Port: add<array,array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config5> : data2_V_data_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln15 : 1
		i : 1
		br_ln15 : 2
	State 3
		add_ln1192 : 1
		tmp_4551 : 2
		tmp_4552 : 1
		xor_ln785 : 3
		and_ln785 : 3
		select_ln384 : 3
		xor_ln384 : 3
		out_data_data_V : 4
	State 4
		empty_383 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |          i_fu_126          |    0    |    10   |
|    add   |      add_ln1192_fu_139     |    0    |    8    |
|          |      add_ln703_fu_153      |    0    |    8    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln384_fu_178    |    0    |    8    |
|          |   out_data_data_V_fu_192   |    0    |    8    |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln15_fu_120      |    0    |    13   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln785_fu_166      |    0    |    2    |
|          |      xor_ln384_fu_186      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln785_fu_172      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |   tmp_data_0_V_read_fu_90  |    0    |    0    |
|          | tmp_data_0_V_48_read_fu_96 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln29_write_fu_102  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln703_fu_132     |    0    |    0    |
|          |     sext_ln703_1_fu_135    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|       tmp_4551_fu_145      |    0    |    0    |
|          |       tmp_4552_fu_158      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    61   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_0_reg_109      |   10   |
|       i_reg_204       |   10   |
|   icmp_ln15_reg_200   |    1   |
|out_data_data_V_reg_215|    8   |
|  tmp_data_0_V_reg_209 |    8   |
+-----------------------+--------+
|         Total         |   37   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   61   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   37   |    -   |
+-----------+--------+--------+
|   Total   |   37   |   61   |
+-----------+--------+--------+
