{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system_sph.qsys soc_system_sph.BAK.qsys " "Backing up file \"soc_system_sph.qsys\" to \"soc_system_sph.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1555323810912 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system_sph/synthesis/soc_system_sph.v soc_system_sph.BAK.v " "Backing up file \"soc_system_sph/synthesis/soc_system_sph.v\" to \"soc_system_sph.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1555323810912 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system_sph.qsys " "Started upgrading IP component Qsys with file \"soc_system_sph.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1555323810913 ""}
{ "Info" "" "" "2019.04.15.12:23:51 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.04.15.12:23:51 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1555323831068 ""}
{ "Info" "" "" "2019.04.15.12:23:51 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.04.15.12:23:51 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1555323831079 ""}
{ "Info" "soc_system_sph_generation.rpt" "" "2019.04.15.12:24:10 Info: Saving generation log to /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Saving generation log to /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph" 0 0 "Shell" 0 -1 1555323850049 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1555323850049 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2019.04.15.12:24:10 Info: qsys-generate /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph" {  } {  } 0 0 "2019.04.15.12:24:10 Info: qsys-generate /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph" 0 0 "Shell" 0 -1 1555323850054 ""}
{ "Info" "soc_system_sph.qsys" "" "2019.04.15.12:24:10 Info: Loading soc_system_sph_led" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Loading soc_system_sph_led" 0 0 "Shell" 0 -1 1555323850101 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Reading input file" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Reading input file" 0 0 "Shell" 0 -1 1555323850128 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1555323850130 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1555323850131 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1555323850132 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1555323850136 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1555323850140 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1555323850140 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Building connections" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Building connections" 0 0 "Shell" 0 -1 1555323850141 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1555323850142 ""}
{ "Info" "" "" "2019.04.15.12:24:10 Info: Validating" {  } {  } 0 0 "2019.04.15.12:24:10 Info: Validating" 0 0 "Shell" 0 -1 1555323850143 ""}
{ "Info" "" "" "2019.04.15.12:24:16 Info: Done reading input file" {  } {  } 0 0 "2019.04.15.12:24:16 Info: Done reading input file" 0 0 "Shell" 0 -1 1555323856102 ""}
{ "Info" "" "" "2019.04.15.12:24:17 Info: soc_system_sph.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.15.12:24:17 Info: soc_system_sph.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555323857756 ""}
{ "Info" "" "" "2019.04.15.12:24:17 Info: soc_system_sph.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.15.12:24:17 Info: soc_system_sph.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555323857758 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.15.12:24:17 Warning: soc_system_sph.hps_0: \"Configuration" {  } {  } 0 0 "2019.04.15.12:24:17 Warning: soc_system_sph.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1555323857760 ""}
{ "Warning" "" "" "2019.04.15.12:24:17 Warning: soc_system_sph.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.15.12:24:17 Warning: soc_system_sph.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555323857761 ""}
{ "Warning" "" "" "2019.04.15.12:24:17 Warning: soc_system_sph.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.15.12:24:17 Warning: soc_system_sph.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555323857763 ""}
{ "Info" "" "" "2019.04.15.12:24:19 Info: soc_system_sph: Generating soc_system_sph \"soc_system_sph\" for SIM_VERILOG" {  } {  } 0 0 "2019.04.15.12:24:19 Info: soc_system_sph: Generating soc_system_sph \"soc_system_sph\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1555323859434 ""}
{ "Info" "" "" "2019.04.15.12:24:22 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave led_pio.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.04.15.12:24:22 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave led_pio.s1 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1555323862110 ""}
{ "Warning" "" "" "2019.04.15.12:24:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.04.15.12:24:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1555323863048 ""}
{ "Warning" "" "" "2019.04.15.12:24:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.04.15.12:24:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1555323863048 ""}
{ "Warning" "" "" "2019.04.15.12:24:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.04.15.12:24:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1555323863049 ""}
{ "Warning" "" "" "2019.04.15.12:24:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.04.15.12:24:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1555323863050 ""}
{ "Info" "" "" "2019.04.15.12:24:26 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.04.15.12:24:26 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1555323866067 ""}
{ "Info" "" "" "2019.04.15.12:24:26 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.15.12:24:26 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555323866672 ""}
{ "Info" "" "" "2019.04.15.12:24:27 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.15.12:24:27 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555323867135 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.15.12:24:27 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.04.15.12:24:27 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1555323867139 ""}
{ "Warning" "" "" "2019.04.15.12:24:27 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.15.12:24:27 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555323867144 ""}
{ "Warning" "" "" "2019.04.15.12:24:27 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.15.12:24:27 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555323867146 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: hps_0: \"soc_system_sph\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: hps_0: \"soc_system_sph\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1555323868197 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: led_pio: Starting RTL generation for module 'soc_system_sph_led_pio'" {  } {  } 0 0 "2019.04.15.12:24:28 Info: led_pio: Starting RTL generation for module 'soc_system_sph_led_pio'" 0 0 "Shell" 0 -1 1555323868204 ""}
{ "Info" "  ]" "" "2019.04.15.12:24:28 Info: led_pio:   Generation command is \[exec /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_sph_led_pio --dir=/tmp/alt8001_5955561633280308283.dir/0002_led_pio_gen/ --quartus_dir=/home/parallels/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8001_5955561633280308283.dir/0002_led_pio_gen//soc_system_sph_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8001_5955561633280308283.dir/0002_led_pio_gen" {  } {  } 0 0 "2019.04.15.12:24:28 Info: led_pio:   Generation command is \[exec /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_sph_led_pio --dir=/tmp/alt8001_5955561633280308283.dir/0002_led_pio_gen/ --quartus_dir=/home/parallels/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8001_5955561633280308283.dir/0002_led_pio_gen//soc_system_sph_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8001_5955561633280308283.dir/0002_led_pio_gen" 0 0 "Shell" 0 -1 1555323868205 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: led_pio: Done RTL generation for module 'soc_system_sph_led_pio'\n2019.04.15.12:24:28 Info: led_pio: \"soc_system_sph\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: led_pio: Done RTL generation for module 'soc_system_sph_led_pio'\n2019.04.15.12:24:28 Info: led_pio: \"soc_system_sph\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1555323868352 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.15.12:24:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555323868512 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: mm_interconnect_0: \"soc_system_sph\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: mm_interconnect_0: \"soc_system_sph\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1555323868637 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: irq_mapper: \"soc_system_sph\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: irq_mapper: \"soc_system_sph\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1555323868643 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: rst_controller: \"soc_system_sph\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: rst_controller: \"soc_system_sph\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1555323868647 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1555323868728 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1555323868909 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: led_pio_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_pio_s1_translator\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: led_pio_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_pio_s1_translator\"" 0 0 "Shell" 0 -1 1555323868914 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1555323868917 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: led_pio_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_pio_s1_agent\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: led_pio_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_pio_s1_agent\"" 0 0 "Shell" 0 -1 1555323868921 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: led_pio_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_pio_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: led_pio_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_pio_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1555323868924 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1555323868931 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1555323868937 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: led_pio_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_pio_s1_burst_adapter\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: led_pio_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_pio_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1555323868947 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.04.15.12:24:28 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:28 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323868948 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1555323868951 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1555323868962 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1555323868968 ""}
{ "Info" "" "" "2019.04.15.12:24:28 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.04.15.12:24:28 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1555323868977 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.15.12:24:28 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:28 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323868978 ""}
{ "Info" "" "" "2019.04.15.12:24:29 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.04.15.12:24:29 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1555323869007 ""}
{ "Info" "" "" "2019.04.15.12:24:29 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.04.15.12:24:29 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1555323869083 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323869084 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323869085 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323869086 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323869088 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323869088 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323869090 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation/submodules" 0 0 "Shell" 0 -1 1555323869091 ""}
{ "Info" "" "" "2019.04.15.12:24:29 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.04.15.12:24:29 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1555323869098 ""}
{ "Info" "" "" "2019.04.15.12:24:29 Info: soc_system_sph: Done \"soc_system_sph\" with 22 modules, 48 files" {  } {  } 0 0 "2019.04.15.12:24:29 Info: soc_system_sph: Done \"soc_system_sph\" with 22 modules, 48 files" 0 0 "Shell" 0 -1 1555323869098 ""}
{ "Info" "" "" "2019.04.15.12:24:29 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.04.15.12:24:29 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1555323869123 ""}
{ "Info" "" "" "2019.04.15.12:24:29 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1555323869123 ""}
{ "Info" "" "" "2019.04.15.12:24:29 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.04.15.12:24:29 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1555323869124 ""}
{ "Info" " --use-relative-paths=true" "" "2019.04.15.12:24:29 Info: sim-script-gen --spd=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/soc_system_sph.spd --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" {  } {  } 0 0 "2019.04.15.12:24:29 Info: sim-script-gen --spd=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/soc_system_sph.spd --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" 0 0 "Shell" 0 -1 1555323869124 ""}
{ "Info" " --use-relative-paths=true" "" "2019.04.15.12:24:29 Info: Doing: ip-make-simscript --spd=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/soc_system_sph.spd --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Doing: ip-make-simscript --spd=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/soc_system_sph.spd --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" 0 0 "Shell" 0 -1 1555323869127 ""}
{ "Info" " directory:" "" "2019.04.15.12:24:29 Info: Generating the following file(s) for MODELSIM simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Generating the following file(s) for MODELSIM simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" 0 0 "Shell" 0 -1 1555323869944 ""}
{ "Info" "msim_setup.tcl" "" "2019.04.15.12:24:29 Info:     mentor" {  } {  } 0 0 "2019.04.15.12:24:29 Info:     mentor" 0 0 "Shell" 0 -1 1555323869944 ""}
{ "Info" " directory:" "" "2019.04.15.12:24:29 Info: Generating the following file(s) for VCS simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Generating the following file(s) for VCS simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" 0 0 "Shell" 0 -1 1555323869953 ""}
{ "Info" "vcs_setup.sh" "" "2019.04.15.12:24:29 Info:     synopsys/vcs" {  } {  } 0 0 "2019.04.15.12:24:29 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1555323869954 ""}
{ "Info" " directory:" "" "2019.04.15.12:24:29 Info: Generating the following file(s) for VCSMX simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Generating the following file(s) for VCSMX simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" 0 0 "Shell" 0 -1 1555323869966 ""}
{ "Info" "synopsys_sim.setup" "" "2019.04.15.12:24:29 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.04.15.12:24:29 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1555323869967 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.04.15.12:24:29 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.04.15.12:24:29 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1555323869967 ""}
{ "Info" " directory:" "" "2019.04.15.12:24:29 Info: Generating the following file(s) for NCSIM simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" {  } {  } 0 0 "2019.04.15.12:24:29 Info: Generating the following file(s) for NCSIM simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" 0 0 "Shell" 0 -1 1555323869990 ""}
{ "Info" "cds.lib" "" "2019.04.15.12:24:29 Info:     cadence" {  } {  } 0 0 "2019.04.15.12:24:29 Info:     cadence" 0 0 "Shell" 0 -1 1555323869990 ""}
{ "Info" "hdl.var" "" "2019.04.15.12:24:29 Info:     cadence" {  } {  } 0 0 "2019.04.15.12:24:29 Info:     cadence" 0 0 "Shell" 0 -1 1555323869993 ""}
{ "Info" "ncsim_setup.sh" "" "2019.04.15.12:24:29 Info:     cadence" {  } {  } 0 0 "2019.04.15.12:24:29 Info:     cadence" 0 0 "Shell" 0 -1 1555323869993 ""}
{ "Info" " directory" "" "2019.04.15.12:24:29 Info:     22 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.04.15.12:24:29 Info:     22 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1555323869993 ""}
{ "Info" " directory:" "" "2019.04.15.12:24:30 Info: Generating the following file(s) for RIVIERA simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Generating the following file(s) for RIVIERA simulator in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" 0 0 "Shell" 0 -1 1555323870010 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.04.15.12:24:30 Info:     aldec" {  } {  } 0 0 "2019.04.15.12:24:30 Info:     aldec" 0 0 "Shell" 0 -1 1555323870010 ""}
{ "Info" "." "" "2019.04.15.12:24:30 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" {  } {  } 0 0 "2019.04.15.12:24:30 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/simulation" 0 0 "Shell" 0 -1 1555323870010 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.04.15.12:24:30 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1555323870010 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.04.15.12:24:30 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1555323870010 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1555323870012 ""}
{ "Info" "soc_system_sph --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2019.04.15.12:24:30 Info: qsys-generate /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph.qsys --block-symbol-file --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led" {  } {  } 0 0 "2019.04.15.12:24:30 Info: qsys-generate /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph.qsys --block-symbol-file --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led" 0 0 "Shell" 0 -1 1555323870012 ""}
{ "Info" "soc_system_sph.qsys" "" "2019.04.15.12:24:30 Info: Loading soc_system_sph_led" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Loading soc_system_sph_led" 0 0 "Shell" 0 -1 1555323870018 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Reading input file" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Reading input file" 0 0 "Shell" 0 -1 1555323870035 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1555323870037 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1555323870038 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1555323870038 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1555323870041 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1555323870044 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1555323870045 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Building connections" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Building connections" 0 0 "Shell" 0 -1 1555323870045 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1555323870047 ""}
{ "Info" "" "" "2019.04.15.12:24:30 Info: Validating" {  } {  } 0 0 "2019.04.15.12:24:30 Info: Validating" 0 0 "Shell" 0 -1 1555323870047 ""}
{ "Info" "" "" "2019.04.15.12:24:35 Info: Done reading input file" {  } {  } 0 0 "2019.04.15.12:24:35 Info: Done reading input file" 0 0 "Shell" 0 -1 1555323875948 ""}
{ "Info" "" "" "2019.04.15.12:24:37 Info: soc_system_sph.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.15.12:24:37 Info: soc_system_sph.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555323877720 ""}
{ "Info" "" "" "2019.04.15.12:24:37 Info: soc_system_sph.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.15.12:24:37 Info: soc_system_sph.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555323877720 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.15.12:24:37 Warning: soc_system_sph.hps_0: \"Configuration" {  } {  } 0 0 "2019.04.15.12:24:37 Warning: soc_system_sph.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1555323877720 ""}
{ "Warning" "" "" "2019.04.15.12:24:37 Warning: soc_system_sph.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.15.12:24:37 Warning: soc_system_sph.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555323877720 ""}
{ "Warning" "" "" "2019.04.15.12:24:37 Warning: soc_system_sph.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.15.12:24:37 Warning: soc_system_sph.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555323877720 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2019.04.15.12:24:38 Info: qsys-generate succeeded.\n2019.04.15.12:24:38 Info: Finished: Create block symbol file (.bsf)\n2019.04.15.12:24:38 Info: \n2019.04.15.12:24:38 Info: Starting: Create HDL design files for synthesis\n2019.04.15.12:24:38 Info: qsys-generate /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph.qsys --synthesis=VERILOG --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph" {  } {  } 0 0 "2019.04.15.12:24:38 Info: qsys-generate succeeded.\n2019.04.15.12:24:38 Info: Finished: Create block symbol file (.bsf)\n2019.04.15.12:24:38 Info: \n2019.04.15.12:24:38 Info: Starting: Create HDL design files for synthesis\n2019.04.15.12:24:38 Info: qsys-generate /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph.qsys --synthesis=VERILOG --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph" 0 0 "Shell" 0 -1 1555323878192 ""}
{ "Info" "soc_system_sph.qsys" "" "2019.04.15.12:24:38 Info: Loading soc_system_sph_led" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Loading soc_system_sph_led" 0 0 "Shell" 0 -1 1555323878193 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Reading input file" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Reading input file" 0 0 "Shell" 0 -1 1555323878208 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1555323878217 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1555323878218 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1555323878218 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1555323878221 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1555323878228 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1555323878234 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Building connections" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Building connections" 0 0 "Shell" 0 -1 1555323878235 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1555323878238 ""}
{ "Info" "" "" "2019.04.15.12:24:38 Info: Validating" {  } {  } 0 0 "2019.04.15.12:24:38 Info: Validating" 0 0 "Shell" 0 -1 1555323878240 ""}
{ "Info" "" "" "2019.04.15.12:24:44 Info: Done reading input file" {  } {  } 0 0 "2019.04.15.12:24:44 Info: Done reading input file" 0 0 "Shell" 0 -1 1555323884117 ""}
{ "Info" "" "" "2019.04.15.12:24:45 Info: soc_system_sph.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.15.12:24:45 Info: soc_system_sph.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555323885716 ""}
{ "Info" "" "" "2019.04.15.12:24:45 Info: soc_system_sph.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.15.12:24:45 Info: soc_system_sph.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555323885724 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.15.12:24:45 Warning: soc_system_sph.hps_0: \"Configuration" {  } {  } 0 0 "2019.04.15.12:24:45 Warning: soc_system_sph.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1555323885724 ""}
{ "Warning" "" "" "2019.04.15.12:24:45 Warning: soc_system_sph.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.15.12:24:45 Warning: soc_system_sph.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555323885724 ""}
{ "Warning" "" "" "2019.04.15.12:24:45 Warning: soc_system_sph.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.15.12:24:45 Warning: soc_system_sph.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555323885724 ""}
{ "Info" "" "" "2019.04.15.12:25:08 Info: soc_system_sph: Generating soc_system_sph \"soc_system_sph\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.04.15.12:25:08 Info: soc_system_sph: Generating soc_system_sph \"soc_system_sph\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1555323908220 ""}
{ "Info" "" "" "2019.04.15.12:25:10 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave led_pio.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.04.15.12:25:10 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave led_pio.s1 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1555323910419 ""}
{ "Warning" "" "" "2019.04.15.12:25:10 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.04.15.12:25:10 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1555323910948 ""}
{ "Warning" "" "" "2019.04.15.12:25:10 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.04.15.12:25:10 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1555323910949 ""}
{ "Warning" "" "" "2019.04.15.12:25:10 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.04.15.12:25:10 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1555323910949 ""}
{ "Warning" "" "" "2019.04.15.12:25:10 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.04.15.12:25:10 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1555323910950 ""}
{ "Info" "" "" "2019.04.15.12:25:13 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.04.15.12:25:13 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1555323913061 ""}
{ "Info" "" "" "2019.04.15.12:25:13 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.15.12:25:13 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555323913684 ""}
{ "Info" "" "" "2019.04.15.12:25:14 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.15.12:25:14 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555323914157 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.15.12:25:14 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.04.15.12:25:14 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1555323914162 ""}
{ "Warning" "" "" "2019.04.15.12:25:14 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.15.12:25:14 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555323914162 ""}
{ "Warning" "" "" "2019.04.15.12:25:14 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.15.12:25:14 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555323914163 ""}
{ "Info" "" "" "2019.04.15.12:25:14 Info: hps_0: \"soc_system_sph\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.04.15.12:25:14 Info: hps_0: \"soc_system_sph\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1555323914622 ""}
{ "Info" "" "" "2019.04.15.12:25:14 Info: led_pio: Starting RTL generation for module 'soc_system_sph_led_pio'" {  } {  } 0 0 "2019.04.15.12:25:14 Info: led_pio: Starting RTL generation for module 'soc_system_sph_led_pio'" 0 0 "Shell" 0 -1 1555323914628 ""}
{ "Info" "soc_system_sph_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.15.12:25:14 Info: led_pio:   Generation command is \[exec /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_sph_led_pio --dir=/tmp/alt8001_5955561633280308283.dir/0020_led_pio_gen/ --quartus_dir=/home/parallels/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8001_5955561633280308283.dir/0020_led_pio_gen/" {  } {  } 0 0 "2019.04.15.12:25:14 Info: led_pio:   Generation command is \[exec /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_sph_led_pio --dir=/tmp/alt8001_5955561633280308283.dir/0020_led_pio_gen/ --quartus_dir=/home/parallels/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8001_5955561633280308283.dir/0020_led_pio_gen/" 0 0 "Shell" 0 -1 1555323914628 ""}
{ "Info" "" "" "2019.04.15.12:25:14 Info: led_pio: Done RTL generation for module 'soc_system_sph_led_pio'" {  } {  } 0 0 "2019.04.15.12:25:14 Info: led_pio: Done RTL generation for module 'soc_system_sph_led_pio'" 0 0 "Shell" 0 -1 1555323914745 ""}
{ "Info" "" "" "2019.04.15.12:25:14 Info: led_pio: \"soc_system_sph\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.04.15.12:25:14 Info: led_pio: \"soc_system_sph\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1555323914746 ""}
{ "Info" "" "" "2019.04.15.12:25:14 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.15.12:25:14 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555323914899 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: mm_interconnect_0: \"soc_system_sph\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: mm_interconnect_0: \"soc_system_sph\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1555323915057 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: irq_mapper: \"soc_system_sph\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: irq_mapper: \"soc_system_sph\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1555323915060 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: rst_controller: \"soc_system_sph\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: rst_controller: \"soc_system_sph\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1555323915061 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1555323915096 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1555323915211 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: led_pio_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_pio_s1_translator\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: led_pio_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_pio_s1_translator\"" 0 0 "Shell" 0 -1 1555323915213 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1555323915215 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: led_pio_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_pio_s1_agent\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: led_pio_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_pio_s1_agent\"" 0 0 "Shell" 0 -1 1555323915216 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: led_pio_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_pio_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: led_pio_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_pio_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1555323915217 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1555323915225 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1555323915232 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: led_pio_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_pio_s1_burst_adapter\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: led_pio_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_pio_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1555323915236 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.04.15.12:25:15 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules" {  } {  } 0 0 "2019.04.15.12:25:15 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules" 0 0 "Shell" 0 -1 1555323915239 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1555323915242 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1555323915253 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1555323915256 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1555323915263 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.15.12:25:15 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules" {  } {  } 0 0 "2019.04.15.12:25:15 Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules" 0 0 "Shell" 0 -1 1555323915264 ""}
{ "Info" "" "" "2019.04.15.12:25:15 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.04.15.12:25:15 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1555323915289 ""}
{ "Info" "" "" "2019.04.15.12:25:35 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.04.15.12:25:35 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1555323935920 ""}
{ "Info" "" "" "2019.04.15.12:25:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.04.15.12:25:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1555323935927 ""}
{ "Info" "" "" "2019.04.15.12:25:35 Info: soc_system_sph: Done \"soc_system_sph\" with 22 modules, 78 files" {  } {  } 0 0 "2019.04.15.12:25:35 Info: soc_system_sph: Done \"soc_system_sph\" with 22 modules, 78 files" 0 0 "Shell" 0 -1 1555323935927 ""}
{ "Info" "" "" "2019.04.15.12:25:36 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.04.15.12:25:36 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1555323936673 ""}
{ "Info" "" "" "2019.04.15.12:25:36 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.04.15.12:25:36 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1555323936673 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system_sph.qsys " "Completed upgrading IP component Qsys with file \"soc_system_sph.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1555323942145 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/parallels/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/parallels/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1555323947298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 23 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1070 " "Peak virtual memory: 1070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555323947298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 12:25:47 2019 " "Processing ended: Mon Apr 15 12:25:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555323947298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555323947298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:29 " "Total CPU time (on all processors): 00:03:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555323947298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1555323947298 ""}
