{
  "module_name": "smu12_driver_if.h",
  "hash_id": "ed53231ec65023cac6ca728340b1a66327713829420c23a261f709674deeb4f6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu12_driver_if.h",
  "human_readable_source": " \n\n#ifndef SMU12_DRIVER_IF_H\n#define SMU12_DRIVER_IF_H\n\n\n\n\n#define SMU12_DRIVER_IF_VERSION 14\n\ntypedef struct {\n  int32_t value;\n  uint32_t numFractionalBits;\n} FloatInIntFormat_t;\n\ntypedef enum {\n  DSPCLK_DCFCLK = 0,\n  DSPCLK_DISPCLK,\n  DSPCLK_PIXCLK,\n  DSPCLK_PHYCLK,\n  DSPCLK_COUNT,\n} DSPCLK_e;\n\ntypedef struct {\n  uint16_t Freq; \n  uint16_t Vid;  \n} DisplayClockTable_t;\n\ntypedef struct {\n  uint16_t MinClock; \n  uint16_t MaxClock; \n  uint16_t MinMclk;\n  uint16_t MaxMclk;\n\n  uint8_t  WmSetting;\n  uint8_t  WmType;  \n  uint8_t  Padding[2];\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n#define WM_PSTATE_CHG 0\n#define WM_RETRAINING 1\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCFCLK,\n  WM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\n  uint32_t     MmHubPadding[7]; \n} Watermarks_t;\n\ntypedef enum {\n  CUSTOM_DPM_SETTING_GFXCLK,\n  CUSTOM_DPM_SETTING_CCLK,\n  CUSTOM_DPM_SETTING_FCLK_CCX,\n  CUSTOM_DPM_SETTING_FCLK_GFX,\n  CUSTOM_DPM_SETTING_FCLK_STALLS,\n  CUSTOM_DPM_SETTING_LCLK,\n  CUSTOM_DPM_SETTING_COUNT,\n} CUSTOM_DPM_SETTING_e;\n\ntypedef struct {\n  uint8_t             ActiveHystLimit;\n  uint8_t             IdleHystLimit;\n  uint8_t             FPS;\n  uint8_t             MinActiveFreqType;\n  FloatInIntFormat_t  MinActiveFreq;\n  FloatInIntFormat_t  PD_Data_limit;\n  FloatInIntFormat_t  PD_Data_time_constant;\n  FloatInIntFormat_t  PD_Data_error_coeff;\n  FloatInIntFormat_t  PD_Data_error_rate_coeff;\n} DpmActivityMonitorCoeffExt_t;\n\ntypedef struct {\n  DpmActivityMonitorCoeffExt_t DpmActivityMonitorCoeff[CUSTOM_DPM_SETTING_COUNT];\n} CustomDpmSettings_t;\n\n\n#define NUM_DCFCLK_DPM_LEVELS 8\n#define NUM_SOCCLK_DPM_LEVELS 8\n#define NUM_FCLK_DPM_LEVELS   4\n#define NUM_MEMCLK_DPM_LEVELS 4\n#define NUM_VCN_DPM_LEVELS    8\n\ntypedef struct {\n  uint32_t Freq;    \n  uint32_t Vol;     \n} DpmClock_t;\n\ntypedef struct {\n  DpmClock_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];\n  DpmClock_t SocClocks[NUM_SOCCLK_DPM_LEVELS];\n  DpmClock_t FClocks[NUM_FCLK_DPM_LEVELS];\n  DpmClock_t MemClocks[NUM_MEMCLK_DPM_LEVELS];\n  DpmClock_t VClocks[NUM_VCN_DPM_LEVELS];\n  DpmClock_t DClocks[NUM_VCN_DPM_LEVELS];\n\n  uint8_t NumDcfClkDpmEnabled;\n  uint8_t NumSocClkDpmEnabled;\n  uint8_t NumFClkDpmEnabled;\n  uint8_t NumMemClkDpmEnabled;\n  uint8_t NumVClkDpmEnabled;\n  uint8_t NumDClkDpmEnabled;\n  uint8_t spare[2];\n} DpmClocks_t;\n\n\ntypedef enum {\n  CLOCK_SMNCLK = 0,\n  CLOCK_SOCCLK,\n  CLOCK_MP0CLK,\n  CLOCK_MP1CLK,\n  CLOCK_MP2CLK,\n  CLOCK_VCLK,\n  CLOCK_LCLK,\n  CLOCK_DCLK,\n  CLOCK_ACLK,\n  CLOCK_ISPCLK,\n  CLOCK_SHUBCLK,\n  CLOCK_DISPCLK,\n  CLOCK_DPPCLK,\n  CLOCK_DPREFCLK,\n  CLOCK_DCFCLK,\n  CLOCK_FCLK,\n  CLOCK_UMCCLK,\n  CLOCK_GFXCLK,\n  CLOCK_COUNT,\n} CLOCK_IDs_e;\n\n\n#define THROTTLER_STATUS_BIT_SPL            0\n#define THROTTLER_STATUS_BIT_FPPT           1\n#define THROTTLER_STATUS_BIT_SPPT           2\n#define THROTTLER_STATUS_BIT_SPPT_APU       3\n#define THROTTLER_STATUS_BIT_THM_CORE       4\n#define THROTTLER_STATUS_BIT_THM_GFX        5\n#define THROTTLER_STATUS_BIT_THM_SOC        6\n#define THROTTLER_STATUS_BIT_TDC_VDD        7\n#define THROTTLER_STATUS_BIT_TDC_SOC        8\n#define THROTTLER_STATUS_BIT_PROCHOT_CPU    9\n#define THROTTLER_STATUS_BIT_PROCHOT_GFX   10\n#define THROTTLER_STATUS_BIT_EDC_CPU       11\n#define THROTTLER_STATUS_BIT_EDC_GFX       12\n\ntypedef struct {\n  uint16_t ClockFrequency[CLOCK_COUNT]; \n\n  uint16_t AverageGfxclkFrequency;      \n  uint16_t AverageSocclkFrequency;      \n  uint16_t AverageVclkFrequency;        \n  uint16_t AverageFclkFrequency;        \n\n  uint16_t AverageGfxActivity;          \n  uint16_t AverageUvdActivity;          \n\n  uint16_t Voltage[2];                  \n  uint16_t Current[2];                  \n  uint16_t Power[2];                    \n\n  uint16_t FanPwm;                      \n  uint16_t CurrentSocketPower;          \n\n  uint16_t CoreFrequency[8];            \n  uint16_t CorePower[8];                \n  uint16_t CoreTemperature[8];          \n  uint16_t L3Frequency[2];              \n  uint16_t L3Temperature[2];            \n\n  uint16_t GfxTemperature;              \n  uint16_t SocTemperature;              \n  uint16_t ThrottlerStatus;\n  uint16_t spare;\n\n  uint16_t StapmOriginalLimit;          \n  uint16_t StapmCurrentLimit;           \n  uint16_t ApuPower;                    \n  uint16_t dGpuPower;                   \n\n  uint16_t VddTdcValue;                 \n  uint16_t SocTdcValue;                 \n  uint16_t VddEdcValue;                 \n  uint16_t SocEdcValue;                 \n  uint16_t reserve[2];\n} SmuMetrics_t;\n\n\n\n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 0\n#define WORKLOAD_PPLIB_VIDEO_BIT          2\n#define WORKLOAD_PPLIB_VR_BIT             3\n#define WORKLOAD_PPLIB_COMPUTE_BIT        4\n#define WORKLOAD_PPLIB_CUSTOM_BIT         5\n#define WORKLOAD_PPLIB_COUNT              6\n\n#define TABLE_BIOS_IF            0 \n#define TABLE_WATERMARKS         1 \n#define TABLE_CUSTOM_DPM         2 \n#define TABLE_SPARE1             3\n#define TABLE_DPMCLOCKS          4 \n#define TABLE_MOMENTARY_PM       5 \n#define TABLE_MODERN_STDBY       6 \n#define TABLE_SMU_METRICS        7 \n#define TABLE_COUNT              8\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}