<!doctype html><html lang=en-uk dir=ltr><head><meta charset=utf-8><meta name=viewport content="width=device-width"><link rel=icon type=image/ico href=https://jfgrea27.github.io/favicon/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://jfgrea27.github.io/favicon/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://jfgrea27.github.io/favicon/favicon-32x32.png><link rel=icon type=image/png sizes=192x192 href=https://jfgrea27.github.io/favicon/android-chrome-192x192.png><link rel=apple-touch-icon sizes=180x180 href=https://jfgrea27.github.io/favicon/apple-touch-icon.png><meta name=description content><title>TEE: 01 - Types of TEEs | James Rea Blog</title><link rel=canonical href=https://jfgrea27.github.io/posts/01-genai-and-tee/01-types-of-tees/><meta property="og:url" content="https://jfgrea27.github.io/posts/01-genai-and-tee/01-types-of-tees/"><meta property="og:site_name" content="James Rea Blog"><meta property="og:title" content="TEE: 01 - Types of TEEs"><meta property="og:description" content="A whistle stop tour of the types of TEEs."><meta property="og:locale" content="en_uk"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2025-10-06T00:00:00+00:00"><meta property="article:modified_time" content="2025-10-06T00:00:00+00:00"><meta property="article:tag" content="Tee"><meta property="article:tag" content="Privacy"><link rel=stylesheet href=/assets/combined.min.a1c64afc477cb41910e404230d12fa25da6460503327ef5225a7c70a4171fbf7.css media=all></head><body class=light><div class=content><header><div class=header></div></header><main class=main><div class=breadcrumbs><a href=/>Home</a>
<span class=breadcrumbs-separator>> </span><a href=/posts/>Posts</a>
<span class=breadcrumbs-separator>> </span><a href=/posts/01-genai-and-tee/>GenAI and Trusted Execution Environments</a>
<span class=breadcrumbs-separator>> </span><a class=breadcrumbs-current href=/posts/01-genai-and-tee/01-types-of-tees/>TEE: 01 - Types of TEEs</a></div><div><div class=single-intro-container><h1 class=single-title>TEE: 01 - Types of TEEs</h1><p class=single-summary>A whistle stop tour of the types of TEEs.</p><p class=single-readtime><time datetime=2025-10-06T00:00:00+00:00>October 6, 2025</time></p></div><div class=single-content><p>Trusted Execution Environments are special pieces of hardware that encrypt data in-use so to prevent attackers from compromising running applications.</p><p>In this article, we will go through a whistle stop tour of the Confidential Computing landscape, exploring the following for each TEE:</p><ul><li>its architecture;</li><li>an example of a working TEE;</li><li>remote attestation for this type of TEE;</li><li>use cases.</li></ul><h2 class=heading id=the-tee-zoo>The TEE Zoo
<a class=anchor href=#the-tee-zoo>#</a></h2><p>Confidential Computing primarily comes in two flavors: <strong>process-based</strong> and <strong>virtual machine-based</strong> isolation.</p><ul><li><strong>Processed-based</strong>: each process is isolated in an enclave. e.g. <a href=https://www.intel.com/content/www/us/en/products/docs/accelerator-engines/software-guard-extensions.html>Intel SGX</a></li><li><strong>Virtual machine-based</strong>: the entire virtual machine is isolated from its host. e.g. <a href=https://www.amd.com/en/developer/sev.html>AMD SEV-SNP</a> or <a href=https://www.intel.com/content/www/us/en/developer/tools/trust-domain-extensions/overview.html>Intel TDX</a></li></ul><p>The key drawback of <strong>virtual machine-based</strong> TEEs are that their <a href=/posts/01-genai-and-tee/00-lexicon/#trusted-computing-base><strong>Trusted Computing Base</strong></a>is larger as it includes several more components.</p><h3 class=heading id=process-based---intel-sgx>Process-based - Intel SGX
<a class=anchor href=#process-based---intel-sgx>#</a></h3><p><strong>Architecture</strong></p><p>The SGX architecture relies on creating a reserved region of memory, the <strong>Enclave Page Cache</strong> that holds encrypted data. This part of the memory is encrypted by special hardware that lives inside the CPU.
During boot, the CPU will generate a hardware-derived key, the <strong>Root Sealing Key (RSK)</strong>, which is used by <strong>Memory Encryption Engine (MEE)</strong> (also living inside the CPU) to encrypt/decrypt any data leaving/entering the CPU.</p><p>Intel&rsquo;s SGX also includes special instruction sets including <code>ECREATE</code>, <code>EENTER</code>, etc., which help separate the User Runtime System (urts) from the Trusted Runtime System (trst).</p><p>No one, not even <code>root</code> user has access to the EPC in DRAM. Further, data is only decrypted inside the CPU, so L1/L2/L3 caches still hold encrypted data. The encryption process does have some performance overheads.</p><p>The control flow works as follows:</p><ol><li>Enclave is created using <code>ECREATE</code>;</li><li>Data is loaded using <code>EADD</code>;</li><li>Enclave is initialized using <code>EINIT</code>;</li><li>Enter the enclave using <code>EENTER</code>;</li><li>Run <em>trusted function</em>;</li><li>Exit the enclave using <code>EEXIT</code>.</li></ol><p>The <code>ECALL</code>/<code>OCALL</code> instructions allow calling urts/trst code from trst/urts respectively.</p><p><strong>Example - a minimal SGX enclave</strong></p><p>This <a href=https://github.com/jfgrea27/minimal-sgx-enclave>minimal-sgx-enclave</a> uses the <a href=https://github.com/intel/linux-sgx>sgx-linux</a> project.</p><p>We will assume you have installed <code>Intel SGX SDK</code> and <code>Intel SGX PSW</code>.</p><blockquote><p><strong><em>NOTE:</em></strong> I had some difficulties installing SGX Linux on my Ubuntu 24.04 box. <a href=https://codentium.com/setting-up-intel-sgx/>This article</a> was very useful</p></blockquote><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-sh data-lang=sh><span style=display:flex><span>git clone git@github.com:jfgrea27/minimal-sgx-enclave.git
</span></span><span style=display:flex><span><span style=color:#95a5a6># build</span>
</span></span><span style=display:flex><span>make
</span></span><span style=display:flex><span><span style=color:#95a5a6># run</span>
</span></span><span style=display:flex><span>./app
</span></span></code></pre></div><p>You have ran your first enclave!</p><p>Looking at the code, we see that we must define <code>Enclave.edl</code></p><pre tabindex=0><code class=language-edl data-lang=edl>enclave {
    trusted {
        public int enclave_add(int a, int b);
    };

    untrusted {
        void host_print([in, string] const char* str);
    };
};
</code></pre><p>This is a specification of the <code>ECALL</code> from the host to the enclave and <code>OCALL</code> from the enclave to host. It is clear that one must design their application with these trust boundaries in mind; it&rsquo;s not just a lift-and-shift implementation of a TEE.</p><p><strong>Remote Attestation in SGX enclave</strong></p><p>At a high level, RA for SGX works as follows:</p><ol><li>Enclave creates a report with <code>MRENCLAVE</code>, a cryptographic measurement of the enclave code and data at initialisation of the SGX enclave. This enables the identification of the enclave.</li><li>Host generatesa quote that includes the measurements from the enclave.</li><li>Host sends the quotes to a <em>Quoting Enclave (QE)</em>, a pre-installed enclave, which signs the quote, producing a final <em>SGX quote</em>.</li><li>The Host sends the signed SGX quote to a remote verified (e.g. Intel Attestation Service), which verifies the signature and genuiness of the enclave.</li><li>The enclave is now proven to be trusted.</li></ol><p>Notes:</p><ul><li>The key signed by QE is hardwarebacked and tamper-proof, meaning that the authenticity of the quote is ensured.</li><li>QE is shipped as part of the SGX software platform.</li></ul><p><strong>Use cases</strong></p><p>As we have detailed in SGX&rsquo;s architecture above, the system relies on a very small TCB that includes the CPU and its microcode. Data is always stored in EPC (encrypted), which limits SGX use-cases to small applications, although Azure do provide some of their DCdsv3 series with up to 256GiB of EPC, as noted <a href="https://learn.microsoft.com/en-us/azure/virtual-machines/sizes/general-purpose/dcdsv3-series?tabs=sizebasic#sizes-in-series">here</a>.</p><p>It is worth noting that SGX are not fully immune. Since data is not encrypted in L1/L2/L3 caches, it is susceptible to side-channel attacks, including speculative execution attacks (e.g. <a href=https://meltdownattack.com/>Meltdown & Spectre</a>).</p><p>A typical use case for using SGX Intel as TEE would be smallish applications that require small trust - for instance a cryptographic key/password store.</p><p>There has been notable work around distributed SGX architecture (e.g <a href=https://arxiv.org/pdf/2207.05079>here</a>), which look interesting. However, the limitations of running SGX only on CPU and not GPU make some workloads (e.g. AI) limited.</p><h3 class=heading id=virtual-machine-based---amd-sev>Virtual machine-based - AMD SEV
<a class=anchor href=#virtual-machine-based---amd-sev>#</a></h3><p><strong>Architecture</strong></p><p>As we have seen in <a href=#intel-sgx>Intel SGX</a>, the memory limitations of the EPC make deploying large scale TEE applications in the SGX architecture pretty tricky.</p><p>AMD came up with a compromise: rather than have an enclave at the process level, why not make one at the <strong>VM</strong>-level.</p><p>This is how AMD <strong>Secure Encrypted Virtualization</strong> project was created.</p><p>The advantages of forgoing this security are significant:</p><ul><li>Minimal changes to your applications are required to run it in an AMD SEV-SNP enclave; a lift-and-shit option if you want to deploy quickly.</li><li>More flexible sizes/general availability than Intel SGX.</li></ul><p>Clearly, a larger TCB will increase the attack surface. Any vulnerability in devices (e.g. compromised NICs) could be a threat due to the reduced isolation of the enclave.</p><p>AMD&rsquo;s SEV offering has evolved since it was fist created in 2016. It now has 3 types of SEV:</p><ul><li><strong>AMD SEV</strong>: protect from hypervisor.</li><li><strong>AMD SEV-ES (Encrypted State)</strong>: exteds AMD SEV by protecting the CPU register state during VM exists.</li><li><strong>AMD SEV-SNP (Secure Nested Paging)</strong>: The lasted and strongest version of SEV. It is more battle tested against malicious hypervisor attacks, supports <a href=/posts/01-genai-and-tee/00-lexicon/#remote-attestation>Remote Attestation</a>.</li></ul><p><strong>Example - Deploying a TEE on a Cloud provider</strong></p><p>As I don&rsquo;t have an AMD machine with SEV, <a href=https://github.com/jfgrea27/azure-amd-sev-snp-enclave>azure-amd-sev-snp-enclave</a> deploys the smallest available AMD SEV-SNP VM in Azure via terraform.
Note: not all regions support AMD SEV-SNP, and I also required increasing my quota to the <code>DC2ads</code> family to standup the VM.</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-sh data-lang=sh><span style=display:flex><span>git clone git@github.com:jfgrea27/azure-amd-sev-snp-enclave.git
</span></span><span style=display:flex><span><span style=color:#95a5a6># login into azure</span>
</span></span><span style=display:flex><span>az login
</span></span><span style=display:flex><span><span style=color:#95a5a6># initialise terraform</span>
</span></span><span style=display:flex><span>terraform init
</span></span><span style=display:flex><span><span style=color:#95a5a6># deploy infrastructure</span>
</span></span><span style=display:flex><span>terraform apply -var<span style=color:#728e00>=</span><span style=color:#7f8c8d>&#34;subscription_id=YOUR_SUBSCRIPTION&#34;</span>
</span></span></code></pre></div><p>The important parts of the terraform include:</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-terraform data-lang=terraform><span style=display:flex><span><span style=color:#95a5a6># Terraform
</span></span></span><span style=display:flex><span><span style=color:#95a5a6></span><span style=color:#00979d>resource</span> <span style=color:#7f8c8d>&#34;azurerm_linux_virtual_machine&#34;</span> <span style=color:#7f8c8d>&#34;vm&#34;</span> {
</span></span><span style=display:flex><span>  <span style=color:#728e00>name</span>                            <span style=color:#728e00>=</span> <span style=color:#7f8c8d>&#34;confidential-vm&#34;</span>
</span></span><span style=display:flex><span>  <span style=color:#728e00>size</span>                            <span style=color:#728e00>=</span> <span style=color:#7f8c8d>&#34;Standard_DC2ads_v5&#34;</span>
</span></span><span style=display:flex><span>  ..
</span></span><span style=display:flex><span>  <span style=color:#728e00>secure_boot_enabled</span> <span style=color:#728e00>=</span> <span style=color:#00979d>true</span>
</span></span><span style=display:flex><span>  <span style=color:#728e00>vtpm_enabled</span> <span style=color:#728e00>=</span> <span style=color:#00979d>true</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#728e00>os_disk</span> {
</span></span><span style=display:flex><span>    <span style=color:#728e00>name</span>                   <span style=color:#728e00>=</span> <span style=color:#7f8c8d>&#34;osdisk-confidential-vm&#34;</span>
</span></span><span style=display:flex><span>    <span style=color:#728e00>caching</span>                <span style=color:#728e00>=</span> <span style=color:#7f8c8d>&#34;ReadWrite&#34;</span>
</span></span><span style=display:flex><span>    <span style=color:#728e00>storage_account_type</span>   <span style=color:#728e00>=</span> <span style=color:#7f8c8d>&#34;Standard_LRS&#34;</span>
</span></span><span style=display:flex><span>    <span style=color:#728e00>secure_vm_disk_encryption_set_id</span> <span style=color:#728e00>=</span> <span style=color:#728e00>azurerm_disk_encryption_set</span>.<span style=color:#728e00>des</span>.<span style=color:#728e00>id</span>
</span></span><span style=display:flex><span>    <span style=color:#728e00>security_encryption_type</span> <span style=color:#728e00>=</span> <span style=color:#7f8c8d>&#34;DiskWithVMGuestState&#34;</span><span style=color:#95a5a6> # Use SEV-SNP encryption
</span></span></span><span style=display:flex><span><span style=color:#95a5a6></span>  }
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  ...
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p>Notes:</p><ul><li>Although Azure deploys and maintains the operation of the VM, the hypervisor (and underlying host OS) <strong>cannot directly read of write memory pages</strong> allocated to the VM since the memory is encrypted.</li><li>Persistant storage (data at rest), must also be encrypted (as discussed on the project <a href=https://github.com/jfgrea27/azure-amd-sev-snp-enclave>README.md</a>).</li><li>As we can see, the <code>secure_boot_enabled</code> and <code>vtmp_enabled</code> (Trusted Platform Module) which are both required to launch the VM securily.</li><li><code>security_encryption_type=DiskWithVMGuestState</code> is required for SEV-SNP.</li></ul><p><strong>Remote Attestation in AMD SEV-SNP enclave</strong></p><p>At a high level, RA for AMD SEV-SNP works as follows:</p><ol><li>The VM guest communicates with the <strong>AMD Secure Processor</strong> a dedicated co-processor on the CPU, requesting attestation via the <em>Guest Owner Key (GOK)</em> interface.</li><li>The <em>PSP (Platform Security Processor)</em> measures the VM (firmware, memory, etc.) and generates a measurement report .</li><li>The PSP signs it using an AM root key.</li><li>The host gets the AMD-signed certificate chain.</li></ol><p>Notes:</p><ul><li>Step 3 (signing) is similar to how QE signs the measurements in SGX.</li><li>The quotes in the AMD case represent the entire VM&rsquo;s measurements and so are more coarse. This means we cannot validate the exact application code&rsquo;s authenticity. This is one of the prices to pay for a lift-and-shift approach to running TEEs.</li></ul><p><strong>Discussion</strong></p><p>It is clear from the above demonstration that little effort is required to migrate an application to run on AMD SEV-SNP.
However, as already mentioned, the TCB for AMD SEV-SNP is significantly larger than for SGX. This means that the attack surface is greater,
including shared libraries, guest OS etc.</p><p>A typical use case for AMD SEV-SNP is running confidential workloads in virtualized or cloud environments, where the cloud provider is not fully trusted.
This includes applications such as secure machine learning, confidential data analytics, and privacy-preserving multi-tenant services.
For example, cloud providers like Azure and Google Cloud now offer Confidential VMs backed by SEV-SNP, allowing customers to run standard VM workloads with hardware-enforced
isolation and attestation capabilities, without refactoring applications.</p><h2 class=heading id=conclusion>Conclusion
<a class=anchor href=#conclusion>#</a></h2><p>Trusted Execution Environments (TEEs) are transforming how we think about data security by extending protection beyond data at rest and in transit to include data in use.
Through hardware-enforced isolation, TEEs allow applications to run sensitive computations even on untrusted infrastructure,
making them foundational to the growing field of Confidential Computing.</p><p>We have seen that Intel SGX and AMD SEV-SNP represent two distinct approaches to this goal.
SGX offers fine-grained, process-level isolation with a minimal Trusted Computing Base (TCB), making it ideal for small,
security-critical components such as cryptographic key management or secure enclaves for specific computations.
In contrast, AMD SEV-SNP provides virtual machine–level isolation, enabling entire workloads to run confidentially with
minimal application changes—an appealing option for cloud and enterprise environments seeking stronger assurances against host compromise.</p><p>Each architecture has trade-offs: SGX’s small TCB provides strong guarantees but limits scalability, while SEV-SNP’s larger
TCB broadens usability at the cost of a wider attack surface. It is the responsibility of the Security Engineer of the system to critically analyse which TEE best suits their current use case.</p><p>I hope you have find this article interesting!</p></div><div class=single-pagination><hr><div class=flex><div class=single-pagination-prev><div class=single-pagination-container-prev><div class=single-pagination-text>←</div><div class=single-pagination-text><a href=/posts/01-genai-and-tee/00-lexicon/>TEE: 00 - TEE Lexicon</a></div></div></div><div class=single-pagination-next></div></div><hr></div><div class=back-to-top><a href=#top>back to top</a></div></div></main></div><footer><p>Powered by
<a href=https://gohugo.io/>Hugo</a>
and
<a href=https://github.com/tomfran/typo>tomfran/typo</a></p></footer></body><script>function isAuto(){return document.body.classList.contains("auto")}function setTheme(){if(!isAuto())return;document.body.classList.remove("auto");let e="light";window.matchMedia&&window.matchMedia("(prefers-color-scheme: dark)").matches&&(e="dark"),document.body.classList.add(e)}function invertBody(){document.body.classList.toggle("dark"),document.body.classList.toggle("light")}isAuto()&&window.matchMedia("(prefers-color-scheme: dark)").addListener(invertBody),setTheme()</script><script defer src=/js/copy-code.js></script></html>