// Seed: 2623081637
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  tri1 id_2,
    input  wire id_3,
    output wand id_4
);
  wire id_6;
endmodule
program module_1 #(
    parameter id_3 = 32'd58
) (
    output tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri0 _id_3,
    input uwire id_4
);
  wire [id_3 : 1] id_6;
  `define pp_7 0
  wire id_8;
  logic [id_3 : -1 'b0] id_9 = 1, id_10;
  logic id_11;
  or primCall (id_2, id_9, id_4, id_12, id_8, id_10, id_6, id_11);
  assign `pp_7 = id_3;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  always @(1'b0) begin : LABEL_0
    $signed(58);
    ;
  end
endprogram
