\subsection{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config Struct Reference}
\label{struct_g_p_i_o_c_c26_x_x___config}\index{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}}


G\+P\+I\+O device specific driver configuration structure.  




{\ttfamily \#include $<$G\+P\+I\+O\+C\+C26\+X\+X.\+h$>$}

\subsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_g_p_i_o_8h_a7f5d979226db633309b3fdc0f4a8aef6}{G\+P\+I\+O\+\_\+\+Pin\+Config} $\ast$ \hyperlink{struct_g_p_i_o_c_c26_x_x___config_a68e77c4393d8ce8da87060e9ebda485a}{pin\+Configs}
\item 
\hyperlink{_g_p_i_o_8h_a7814871ec922ed619c98b8e8c323372c}{G\+P\+I\+O\+\_\+\+Callback\+Fxn} $\ast$ \hyperlink{struct_g_p_i_o_c_c26_x_x___config_a889dc0d27aa313d15bbfa6fbe94ed7ab}{callbacks}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o_c_c26_x_x___config_ae5978d3a1a3c9b05cd47d8e3b9a875fd}{number\+Of\+Pin\+Configs}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o_c_c26_x_x___config_ad8d28533d6cb78c62e5a371ce9c6f00c}{number\+Of\+Callbacks}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o_c_c26_x_x___config_a7f628362609f5d1cea2733083ddccedf}{int\+Priority}
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
G\+P\+I\+O device specific driver configuration structure. 

\subsubsection{Field Documentation}
\index{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}!pin\+Configs@{pin\+Configs}}
\index{pin\+Configs@{pin\+Configs}!G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}}
\paragraph[{pin\+Configs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+P\+I\+O\+\_\+\+Pin\+Config}$\ast$ G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config\+::pin\+Configs}\label{struct_g_p_i_o_c_c26_x_x___config_a68e77c4393d8ce8da87060e9ebda485a}
Pointer to the board\textquotesingle{}s G\+P\+I\+O\+\_\+\+Pin\+Config array \index{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}!callbacks@{callbacks}}
\index{callbacks@{callbacks}!G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}}
\paragraph[{callbacks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+P\+I\+O\+\_\+\+Callback\+Fxn}$\ast$ G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config\+::callbacks}\label{struct_g_p_i_o_c_c26_x_x___config_a889dc0d27aa313d15bbfa6fbe94ed7ab}
Pointer to the board\textquotesingle{}s G\+P\+I\+O\+\_\+\+Callback\+Fxn array \index{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}!number\+Of\+Pin\+Configs@{number\+Of\+Pin\+Configs}}
\index{number\+Of\+Pin\+Configs@{number\+Of\+Pin\+Configs}!G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}}
\paragraph[{number\+Of\+Pin\+Configs}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config\+::number\+Of\+Pin\+Configs}\label{struct_g_p_i_o_c_c26_x_x___config_ae5978d3a1a3c9b05cd47d8e3b9a875fd}
Number of G\+P\+I\+O\+\_\+\+Pin\+Configs defined \index{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}!number\+Of\+Callbacks@{number\+Of\+Callbacks}}
\index{number\+Of\+Callbacks@{number\+Of\+Callbacks}!G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}}
\paragraph[{number\+Of\+Callbacks}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config\+::number\+Of\+Callbacks}\label{struct_g_p_i_o_c_c26_x_x___config_ad8d28533d6cb78c62e5a371ce9c6f00c}
Number of G\+P\+I\+O\+\_\+\+Callbacks defined \index{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}!int\+Priority@{int\+Priority}}
\index{int\+Priority@{int\+Priority}!G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config@{G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config}}
\paragraph[{int\+Priority}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+C\+C26\+X\+X\+\_\+\+Config\+::int\+Priority}\label{struct_g_p_i_o_c_c26_x_x___config_a7f628362609f5d1cea2733083ddccedf}
Interrupt priority used for call back interrupts.

int\+Priority is the interrupt priority, as defined by the underlying O\+S. It is passed unmodified to the underlying O\+S\textquotesingle{}s interrupt handler creation code, so you need to refer to the O\+S documentation for usage. For example, for S\+Y\+S/\+B\+I\+O\+S applications, refer to the ti.\+sysbios.\+family.\+arm.\+m3.\+Hwi documentation for S\+Y\+S/\+B\+I\+O\+S usage of interrupt priorities. If the driver uses the ti.\+drivers.\+ports interface instead of making O\+S calls directly, then the Hwi\+P port handles the interrupt priority in an O\+S specific way. In the case of the S\+Y\+S/\+B\+I\+O\+S port, int\+Priority is passed unmodified to Hwi\+\_\+create().

Setting $\sim$0 will configure the lowest possible priority 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{_g_p_i_o_c_c26_x_x_8h}{G\+P\+I\+O\+C\+C26\+X\+X.\+h}\end{DoxyCompactItemize}
