Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  9 20:06:50 2021
| Host         : MitchLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sound_top_timing_summary_routed.rpt -pb sound_top_timing_summary_routed.pb -rpx sound_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sound_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clkdiv_MAP/q_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.604        0.000                      0                   48        0.268        0.000                      0                   48        4.500        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.604        0.000                      0                   48        0.268        0.000                      0                   48        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 3.213ns (39.631%)  route 4.894ns (60.369%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.849     5.451    audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.905 r  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.197     9.102    audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_2[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     9.226 r  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.226    audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X9Y40          MUXF7 (Prop_muxf7_I0_O)      0.212     9.438 r  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.783    11.221    HEX2PWM_reg_MAP/q_reg[7]_2[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I1_O)        0.299    11.520 r  HEX2PWM_reg_MAP/q[0]_i_2__0/O
                         net (fo=1, routed)           1.914    13.434    HEX2PWM_reg_MAP/q[0]_i_2__0_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.558 r  HEX2PWM_reg_MAP/q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.558    HEX2PWM_reg_MAP/d[0]
    SLICE_X62Y95         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.511    14.934    HEX2PWM_reg_MAP/clka
    SLICE_X62Y95         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[0]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y95         FDCE (Setup_fdce_C_D)        0.077    15.162    HEX2PWM_reg_MAP/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -13.558    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 3.238ns (40.217%)  route 4.813ns (59.783%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.848     5.450    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.904 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.280     9.184    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[6]
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.308 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.308    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     9.546 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.695    11.241    HEX2PWM_reg_MAP/q_reg[7]_1[6]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.298    11.539 r  HEX2PWM_reg_MAP/q[6]_i_2/O
                         net (fo=1, routed)           1.839    13.378    HEX2PWM_reg_MAP/q[6]_i_2_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.502 r  HEX2PWM_reg_MAP/q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.502    HEX2PWM_reg_MAP/d[6]
    SLICE_X61Y85         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.504    14.927    HEX2PWM_reg_MAP/clka
    SLICE_X61Y85         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[6]/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y85         FDCE (Setup_fdce_C_D)        0.031    15.109    HEX2PWM_reg_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 3.360ns (40.801%)  route 4.875ns (59.199%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.653     5.256    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.710 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.286     9.995    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[266]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.119 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.119    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I0_O)      0.241    10.360 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.360    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
    SLICE_X8Y106         MUXF8 (Prop_muxf8_I0_O)      0.098    10.458 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.731    12.190    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I0_O)        0.319    12.509 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.858    13.367    HEX2PWM_reg_MAP/q_reg[7]_0[2]
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.491 r  HEX2PWM_reg_MAP/q[2]_i_1/O
                         net (fo=1, routed)           0.000    13.491    HEX2PWM_reg_MAP/d[2]
    SLICE_X54Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.498    14.921    HEX2PWM_reg_MAP/clka
    SLICE_X54Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[2]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X54Y84         FDCE (Setup_fdce_C_D)        0.077    15.142    HEX2PWM_reg_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 3.318ns (40.269%)  route 4.922ns (59.731%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.647     5.250    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.704 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.333    10.036    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[341]
    SLICE_X8Y109         LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    10.160    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12_n_0
    SLICE_X8Y109         MUXF7 (Prop_muxf7_I0_O)      0.209    10.369 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.369    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y109         MUXF8 (Prop_muxf8_I1_O)      0.088    10.457 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.733    12.191    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X54Y99         LUT5 (Prop_lut5_I0_O)        0.319    12.510 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.856    13.365    HEX2PWM_reg_MAP/q_reg[7]_0[5]
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.489 r  HEX2PWM_reg_MAP/q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.489    HEX2PWM_reg_MAP/d[5]
    SLICE_X54Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.498    14.921    HEX2PWM_reg_MAP/clka
    SLICE_X54Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[5]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X54Y84         FDCE (Setup_fdce_C_D)        0.079    15.144    HEX2PWM_reg_MAP/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 3.208ns (40.026%)  route 4.807ns (59.974%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.848     5.450    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.904 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.439     9.343    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[3]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.467 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.467    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I0_O)      0.209     9.676 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.765    11.441    HEX2PWM_reg_MAP/q_reg[7]_1[3]
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.297    11.738 r  HEX2PWM_reg_MAP/q[3]_i_2/O
                         net (fo=1, routed)           1.602    13.341    HEX2PWM_reg_MAP/q[3]_i_2_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.465 r  HEX2PWM_reg_MAP/q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.465    HEX2PWM_reg_MAP/d[3]
    SLICE_X54Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.498    14.921    HEX2PWM_reg_MAP/clka
    SLICE_X54Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[3]/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X54Y84         FDCE (Setup_fdce_C_D)        0.081    15.153    HEX2PWM_reg_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 3.324ns (41.277%)  route 4.729ns (58.723%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.747     5.349    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.803 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.656     9.459    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[87]
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     9.583    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20_n_0
    SLICE_X72Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     9.795 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.795    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X72Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     9.889 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.262    12.151    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X15Y97         LUT5 (Prop_lut5_I4_O)        0.316    12.467 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.811    13.278    HEX2PWM_reg_MAP/q_reg[7]_0[7]
    SLICE_X15Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.402 r  HEX2PWM_reg_MAP/q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.402    HEX2PWM_reg_MAP/d[7]
    SLICE_X15Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.518    14.941    HEX2PWM_reg_MAP/clka
    SLICE_X15Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[7]/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X15Y84         FDCE (Setup_fdce_C_D)        0.029    15.121    HEX2PWM_reg_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 3.324ns (41.412%)  route 4.703ns (58.588%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.647     5.250    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.704 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.287     9.990    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[340]
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124    10.114 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    10.114    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12_n_0
    SLICE_X9Y108         MUXF7 (Prop_muxf7_I0_O)      0.212    10.326 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.326    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X9Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    10.420 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.519    11.939    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.316    12.255 r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.897    13.152    HEX2PWM_reg_MAP/q_reg[7]_0[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.276 r  HEX2PWM_reg_MAP/q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.276    HEX2PWM_reg_MAP/d[4]
    SLICE_X57Y85         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.500    14.923    HEX2PWM_reg_MAP/clka
    SLICE_X57Y85         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[4]/C
                         clock pessimism              0.180    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.029    15.096    HEX2PWM_reg_MAP/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 3.208ns (41.082%)  route 4.601ns (58.918%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.848     5.450    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.904 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.557     9.461    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[1]
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.585 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.585    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X62Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.794 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.634    11.428    HEX2PWM_reg_MAP/q_reg[7]_1[1]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.297    11.725 r  HEX2PWM_reg_MAP/q[1]_i_2/O
                         net (fo=1, routed)           1.410    13.135    HEX2PWM_reg_MAP/q[1]_i_2_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.259 r  HEX2PWM_reg_MAP/q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.259    HEX2PWM_reg_MAP/d[1]
    SLICE_X61Y85         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.504    14.927    HEX2PWM_reg_MAP/clka
    SLICE_X61Y85         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[1]/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y85         FDCE (Setup_fdce_C_D)        0.029    15.107    HEX2PWM_reg_MAP/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 HEX2PWM_reg_MAP/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/sound_s_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.185ns (31.439%)  route 2.584ns (68.561%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.639     5.242    HEX2PWM_reg_MAP/clka
    SLICE_X15Y84         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  HEX2PWM_reg_MAP/q_reg[7]/Q
                         net (fo=2, routed)           1.910     7.608    HEX2PWM_reg_MAP/Q[7]
    SLICE_X54Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.732 r  HEX2PWM_reg_MAP/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    aud_pwm_mod_MAP/S[3]
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.108 r  aud_pwm_mod_MAP/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.108    aud_pwm_mod_MAP/gtOp_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.337 r  aud_pwm_mod_MAP/gtOp_carry__0/CO[2]
                         net (fo=1, routed)           0.674     9.011    aud_pwm_mod_MAP/gtOp
    SLICE_X54Y88         FDRE                                         r  aud_pwm_mod_MAP/sound_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.501    14.924    aud_pwm_mod_MAP/clka
    SLICE_X54Y88         FDRE                                         r  aud_pwm_mod_MAP/sound_s_reg/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X54Y88         FDRE (Setup_fdre_C_R)       -0.710    14.365    aud_pwm_mod_MAP/sound_s_reg
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 clkdiv_MAP/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.923ns (26.917%)  route 2.506ns (73.083%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.625     5.228    clkdiv_MAP/clka
    SLICE_X52Y96         FDCE                                         r  clkdiv_MAP/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  clkdiv_MAP/q_reg[12]/Q
                         net (fo=1, routed)           0.725     6.408    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.504 r  clk_BUFG_inst/O
                         net (fo=36, routed)          1.782     8.286    clkdiv_MAP/clk_BUFG
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.657 r  clkdiv_MAP/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.657    clkdiv_MAP/q_reg[12]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  clkdiv_MAP/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.504    14.927    clkdiv_MAP/clka
    SLICE_X52Y96         FDCE                                         r  clkdiv_MAP/q_reg[12]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    15.254    clkdiv_MAP/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.564     1.483    clkdiv_MAP/clka
    SLICE_X52Y95         FDCE                                         r  clkdiv_MAP/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_MAP/q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.746    clkdiv_MAP/q_reg_n_0_[10]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  clkdiv_MAP/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    clkdiv_MAP/q_reg[8]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  clkdiv_MAP/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.834     1.999    clkdiv_MAP/clka
    SLICE_X52Y95         FDCE                                         r  clkdiv_MAP/q_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_MAP/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.564     1.483    clkdiv_MAP/clka
    SLICE_X52Y94         FDCE                                         r  clkdiv_MAP/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_MAP/q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.746    clkdiv_MAP/q_reg_n_0_[6]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  clkdiv_MAP/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    clkdiv_MAP/q_reg[4]_i_1_n_5
    SLICE_X52Y94         FDCE                                         r  clkdiv_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.834     1.999    clkdiv_MAP/clka
    SLICE_X52Y94         FDCE                                         r  clkdiv_MAP/q_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.479    aud_pwm_mod_MAP/clka
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  aud_pwm_mod_MAP/counter_reg[7]/Q
                         net (fo=4, routed)           0.129     1.749    aud_pwm_mod_MAP/counter_reg[7]_0[7]
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  aud_pwm_mod_MAP/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    aud_pwm_mod_MAP/counter_reg[4]_i_1_n_4
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.829     1.994    aud_pwm_mod_MAP/clka
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[7]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.105     1.584    aud_pwm_mod_MAP/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.479    aud_pwm_mod_MAP/clka
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  aud_pwm_mod_MAP/counter_reg[11]/Q
                         net (fo=4, routed)           0.131     1.752    aud_pwm_mod_MAP/counter_reg[11]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  aud_pwm_mod_MAP/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    aud_pwm_mod_MAP/counter_reg[8]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.829     1.994    aud_pwm_mod_MAP/clka
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[11]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.105     1.584    aud_pwm_mod_MAP/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.479    aud_pwm_mod_MAP/clka
    SLICE_X55Y84         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  aud_pwm_mod_MAP/counter_reg[3]/Q
                         net (fo=4, routed)           0.133     1.753    aud_pwm_mod_MAP/counter_reg[7]_0[3]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  aud_pwm_mod_MAP/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.861    aud_pwm_mod_MAP/counter_reg[0]_i_2_n_4
    SLICE_X55Y84         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.828     1.993    aud_pwm_mod_MAP/clka
    SLICE_X55Y84         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[3]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.105     1.584    aud_pwm_mod_MAP/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.479    aud_pwm_mod_MAP/clka
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  aud_pwm_mod_MAP/counter_reg[4]/Q
                         net (fo=4, routed)           0.126     1.746    aud_pwm_mod_MAP/counter_reg[7]_0[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  aud_pwm_mod_MAP/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.861    aud_pwm_mod_MAP/counter_reg[4]_i_1_n_7
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.829     1.994    aud_pwm_mod_MAP/clka
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[4]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.105     1.584    aud_pwm_mod_MAP/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.631%)  route 0.128ns (33.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.561     1.480    aud_pwm_mod_MAP/clka
    SLICE_X55Y87         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  aud_pwm_mod_MAP/counter_reg[12]/Q
                         net (fo=4, routed)           0.128     1.750    aud_pwm_mod_MAP/counter_reg[12]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  aud_pwm_mod_MAP/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    aud_pwm_mod_MAP/counter_reg[12]_i_1_n_7
    SLICE_X55Y87         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.830     1.995    aud_pwm_mod_MAP/clka
    SLICE_X55Y87         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[12]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.105     1.585    aud_pwm_mod_MAP/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.479    aud_pwm_mod_MAP/clka
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  aud_pwm_mod_MAP/counter_reg[8]/Q
                         net (fo=4, routed)           0.128     1.749    aud_pwm_mod_MAP/counter_reg[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  aud_pwm_mod_MAP/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.864    aud_pwm_mod_MAP/counter_reg[8]_i_1_n_7
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.829     1.994    aud_pwm_mod_MAP/clka
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[8]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.105     1.584    aud_pwm_mod_MAP/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.479    aud_pwm_mod_MAP/clka
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  aud_pwm_mod_MAP/counter_reg[6]/Q
                         net (fo=4, routed)           0.133     1.753    aud_pwm_mod_MAP/counter_reg[7]_0[6]
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  aud_pwm_mod_MAP/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    aud_pwm_mod_MAP/counter_reg[4]_i_1_n_5
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.829     1.994    aud_pwm_mod_MAP/clka
    SLICE_X55Y85         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[6]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.105     1.584    aud_pwm_mod_MAP/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.445%)  route 0.133ns (34.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.479    aud_pwm_mod_MAP/clka
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  aud_pwm_mod_MAP/counter_reg[10]/Q
                         net (fo=4, routed)           0.133     1.753    aud_pwm_mod_MAP/counter_reg[10]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  aud_pwm_mod_MAP/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    aud_pwm_mod_MAP/counter_reg[8]_i_1_n_5
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.829     1.994    aud_pwm_mod_MAP/clka
    SLICE_X55Y86         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[10]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.105     1.584    aud_pwm_mod_MAP/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y85  HEX2PWM_reg_MAP/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  HEX2PWM_reg_MAP/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  HEX2PWM_reg_MAP/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  HEX2PWM_reg_MAP/q_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y85  HEX2PWM_reg_MAP/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  aud_pwm_mod_MAP/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  aud_pwm_mod_MAP/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  aud_pwm_mod_MAP/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  aud_pwm_mod_MAP/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93  clkdiv_MAP/q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  HEX2PWM_reg_MAP/q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  HEX2PWM_reg_MAP/q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  HEX2PWM_reg_MAP/q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  aud_pwm_mod_MAP/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  aud_pwm_mod_MAP/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  aud_pwm_mod_MAP/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  aud_pwm_mod_MAP/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40   audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40   audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40   audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



