
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 15, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 34



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 23, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 34



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 34



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 14, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 34



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 34



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 15, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 23



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 15



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
lBoundEstimator: PAPER, ALAPBound: listSchedule took the same time as lBoundEstimator: OWN, ALAPBound: listSchedule



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 15



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 23



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 14, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 23



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 23



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 14



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: PAPER, ALAPBound: lazyALAP took the same time as lBoundEstimator: OWN, ALAPBound: lazyALAP



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 14



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 8 with 11 nodes

n5--25:DMA_LOAD(ref) : [0:1]
n8--14:DMA_LOAD(ref) : [0:1]
n9--34:IADD : [0:0]
n10--5:IFGE : [0:0]
n2--29:DMA_LOAD64 : [2:3]
n4--18:DMA_LOAD64 : [2:3]
n1--20:DMA_LOAD(ref) : [4:5]
n3--32:LXOR : [4:4]
n7--9:DMA_LOAD(ref) : [4:5]
n0--31:DMA_STORE64 : [6:7]
n6--33:DMA_STORE64 : [6:7]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: listSchedule
BULB tree contains 31 inspected nodes
8 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 8
Initial best latency: 8
5 out of 11 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 34 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 8; investigated partial schedule: {}; 
├── l_bound: 7, u_bound: 8; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 
│   ├── l_bound: 7, u_bound: 9; investigated n8--14:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)]}; 
│   ├── l_bound: 7, u_bound: 11; investigated n8--14:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n8--14:DMA_LOAD(ref)]}; 
│   ├── l_bound: 8, u_bound: 13; investigated n8--14:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 6=[n8--14:DMA_LOAD(ref)], 7=[n8--14:DMA_LOAD(ref)]}; 
│   ├── l_bound: 7, u_bound: 13; investigated n8--14:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 5=[n8--14:DMA_LOAD(ref)], 6=[n8--14:DMA_LOAD(ref)]}; 
│   ├── l_bound: 7, u_bound: 9; investigated n8--14:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)]}; 
│   ├── l_bound: 7, u_bound: 11; investigated n8--14:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 4=[n8--14:DMA_LOAD(ref)], 5=[n8--14:DMA_LOAD(ref)]}; 
│   └── l_bound: 7, u_bound: 8; investigated n8--14:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)]}; 
│       ├── l_bound: 8, u_bound: 11; investigated n2--29:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 6=[n2--29:DMA_LOAD64], 7=[n2--29:DMA_LOAD64]}; 
│       ├── l_bound: 7, u_bound: 10; investigated n2--29:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64]}; 
│       ├── l_bound: 7, u_bound: 8; investigated n2--29:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64]}; 
│       │   ├── l_bound: 7, u_bound: 10; investigated n4--18:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64]}; 
│       │   ├── l_bound: 7, u_bound: 11; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
│       │   ├── l_bound: 7, u_bound: 9; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
│       │   ├── l_bound: 7, u_bound: 8; investigated n4--18:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
│       │   │   ├── l_bound: 7, u_bound: 9; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
│       │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
│       │   │   ├── l_bound: 7, u_bound: 8; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)]}; 
│       │   │   │   ├── l_bound: 8, u_bound: 8; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
│       │   │   │   ├── l_bound: 8, u_bound: 9; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
│       │   │   │   └── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
│       │   └── l_bound: 8, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
│       ├── l_bound: 7, u_bound: 11; investigated n2--29:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64], 6=[n2--29:DMA_LOAD64]}; 
│       └── l_bound: 7, u_bound: 9; investigated n2--29:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
├── l_bound: 7, u_bound: 9; investigated n5--25:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n5--25:DMA_LOAD(ref)], 2=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 8, u_bound: 13; investigated n5--25:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n5--25:DMA_LOAD(ref)], 7=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 7, u_bound: 11; investigated n5--25:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n5--25:DMA_LOAD(ref)], 4=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 7, u_bound: 11; investigated n5--25:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n5--25:DMA_LOAD(ref)], 5=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 7, u_bound: 12; investigated n5--25:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n5--25:DMA_LOAD(ref)], 6=[n5--25:DMA_LOAD(ref)]}; 
└── l_bound: 7, u_bound: 9; investigated n5--25:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n5--25:DMA_LOAD(ref)], 3=[n5--25:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 8 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 8
Initial best latency: 8
10 out of 11 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 15 milliseconds

Print BULB tree: 
l_bound: 8, u_bound: 8; investigated partial schedule: {}; 
├── l_bound: 9, u_bound: 9; investigated n5--25:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n5--25:DMA_LOAD(ref)], 2=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 10, u_bound: 11; investigated n5--25:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n5--25:DMA_LOAD(ref)], 4=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 11, u_bound: 11; investigated n5--25:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n5--25:DMA_LOAD(ref)], 5=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 9, u_bound: 9; investigated n5--25:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n5--25:DMA_LOAD(ref)], 3=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 12; investigated n5--25:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n5--25:DMA_LOAD(ref)], 6=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 8, u_bound: 8; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 
└── l_bound: 13, u_bound: 13; investigated n5--25:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n5--25:DMA_LOAD(ref)], 7=[n5--25:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: lazyALAP
BULB tree contains 21 inspected nodes
8 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 8
Initial best latency: 8
5 out of 11 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 23 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 8; investigated partial schedule: {}; 
└── l_bound: 7, u_bound: 8; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 
    ├── l_bound: 7, u_bound: 8; investigated n8--14:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)]}; 
    │   ├── l_bound: 7, u_bound: 10; investigated n2--29:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64]}; 
    │   ├── l_bound: 7, u_bound: 8; investigated n2--29:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64]}; 
    │   │   ├── l_bound: 7, u_bound: 8; investigated n4--18:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 9, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 7, u_bound: 8; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 8, u_bound: 9; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   └── l_bound: 8, u_bound: 8; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │   │   │   └── l_bound: 7, u_bound: 9; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
    │   │   ├── l_bound: 7, u_bound: 11; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   ├── l_bound: 7, u_bound: 10; investigated n4--18:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64]}; 
    │   │   ├── l_bound: 7, u_bound: 9; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │   │   └── l_bound: 8, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
    │   └── l_bound: 7, u_bound: 9; investigated n2--29:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
    ├── l_bound: 7, u_bound: 9; investigated n8--14:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)]}; 
    └── l_bound: 7, u_bound: 9; investigated n8--14:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 8
Initial best latency: 8
10 out of 11 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 4 milliseconds

Print BULB tree: 
l_bound: 8, u_bound: 8; investigated partial schedule: {}; 
└── l_bound: 8, u_bound: 8; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 8 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 8
Initial best latency: 8
10 out of 11 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 14 milliseconds

Print BULB tree: 
l_bound: 8, u_bound: 8; investigated partial schedule: {}; 
├── l_bound: 13, u_bound: 13; investigated n5--25:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n5--25:DMA_LOAD(ref)], 7=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 8, u_bound: 8; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 11, u_bound: 11; investigated n5--25:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n5--25:DMA_LOAD(ref)], 5=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 9, u_bound: 9; investigated n5--25:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n5--25:DMA_LOAD(ref)], 2=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 12; investigated n5--25:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n5--25:DMA_LOAD(ref)], 6=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 10, u_bound: 11; investigated n5--25:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n5--25:DMA_LOAD(ref)], 4=[n5--25:DMA_LOAD(ref)]}; 
└── l_bound: 9, u_bound: 9; investigated n5--25:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n5--25:DMA_LOAD(ref)], 3=[n5--25:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 8
Initial best latency: 8
10 out of 11 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 4 milliseconds

Print BULB tree: 
l_bound: 8, u_bound: 8; investigated partial schedule: {}; 
└── l_bound: 8, u_bound: 8; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 

