===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.2694 seconds

  ----Wall Time----  ----Name----
    3.9686 ( 12.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.2857 ( 10.2%)    Parse modules
    0.6545 (  2.0%)    Verify circuit
   24.4862 ( 75.9%)  'firrtl.circuit' Pipeline
    0.6301 (  2.0%)    LowerFIRRTLAnnotations
    2.1741 (  6.7%)    'firrtl.module' Pipeline
    0.7335 (  2.3%)      DropName
    1.4406 (  4.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0647 (  0.2%)    'firrtl.module' Pipeline
    0.0647 (  0.2%)      LowerCHIRRTLPass
    0.1180 (  0.4%)    InferWidths
    0.6181 (  1.9%)    MemToRegOfVec
    0.8457 (  2.6%)    InferResets
    0.0636 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0828 (  0.3%)    WireDFT
    0.7550 (  2.3%)    LowerFIRRTLTypes
    0.7887 (  2.4%)    'firrtl.module' Pipeline
    0.7550 (  2.3%)      ExpandWhens
    0.0337 (  0.1%)      SFCCompat
    0.7488 (  2.3%)    Inliner
    0.8249 (  2.6%)    'firrtl.module' Pipeline
    0.8249 (  2.6%)      RandomizeRegisterInit
    0.4164 (  1.3%)    CheckCombCycles
    0.0628 (  0.2%)      (A) circt::firrtl::InstanceGraph
    7.0714 ( 21.9%)    'firrtl.module' Pipeline
    6.6510 ( 20.6%)      Canonicalizer
    0.4204 (  1.3%)      InferReadWrite
    0.1655 (  0.5%)    PrefixModules
    0.0719 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.2507 (  3.9%)    IMConstProp
    0.0678 (  0.2%)    AddSeqMemPorts
    0.0678 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4277 (  1.3%)    CreateSiFiveMetadata
    0.0336 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0423 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.5777 (  1.8%)    SymbolDCE
    0.0649 (  0.2%)    BlackBoxReader
    0.0649 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.1069 ( 15.8%)    'firrtl.module' Pipeline
    0.3457 (  1.1%)      DropName
    4.7612 ( 14.8%)      Canonicalizer
    0.5829 (  1.8%)    IMDeadCodeElim
    0.0669 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0372 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1940 (  0.6%)    LowerXMR
    0.0283 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.5549 (  1.7%)  LowerFIRRTLToHW
    0.0124 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.8590 (  2.7%)  'hw.module' Pipeline
    0.1212 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2216 (  0.7%)    Canonicalizer
    0.1003 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4159 (  1.3%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.7711 (  2.4%)  'hw.module' Pipeline
    0.2490 (  0.8%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2593 (  0.8%)    Canonicalizer
    0.1118 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1509 (  0.5%)    HWCleanup
    0.1883 (  0.6%)  'hw.module' Pipeline
    0.0207 (  0.1%)    HWLegalizeModules
    0.1677 (  0.5%)    PrettifyVerilog
    0.1596 (  0.5%)  StripDebugInfoWithPred
    1.2019 (  3.7%)  ExportVerilog
    0.3887 (  1.2%)  'builtin.module' Pipeline
    0.3549 (  1.1%)    'hw.module' Pipeline
    0.3549 (  1.1%)      PrepareForEmission
   -0.3859 ( -1.2%)  Rest
   32.2694 (100.0%)  Total

{
  totalTime: 32.296,
  maxMemory: 608677888
}
