{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736583949005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736583949012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 13:55:48 2025 " "Processing started: Sat Jan 11 13:55:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736583949012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736583949012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off accelerator_toplevel -c accelerator_toplevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off accelerator_toplevel -c accelerator_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736583949012 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1736583949299 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_7_1200mv_85c_slow.vho E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_7_1200mv_85c_slow.vho in folder \"E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736583949907 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_7_1200mv_0c_slow.vho E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_7_1200mv_0c_slow.vho in folder \"E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736583950107 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_min_1200mv_0c_fast.vho E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_min_1200mv_0c_fast.vho in folder \"E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736583950274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel.vho E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel.vho in folder \"E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736583950453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_7_1200mv_85c_vhd_slow.sdo E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_7_1200mv_85c_vhd_slow.sdo in folder \"E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736583950580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_7_1200mv_0c_vhd_slow.sdo E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_7_1200mv_0c_vhd_slow.sdo in folder \"E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736583950686 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_min_1200mv_0c_vhd_fast.sdo E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736583950807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_vhd.sdo E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_vhd.sdo in folder \"E:/Education/Academic/Projects/fyp/Codes/Neuromorphic-NoC/fpga/accelerator_clock_gen_30_neuron/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736583950919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736583951013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 13:55:51 2025 " "Processing ended: Sat Jan 11 13:55:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736583951013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736583951013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736583951013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736583951013 ""}
