#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffdf2bfe00 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffdf297a40 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffdf297a80 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffdf297ac0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffdf297b00 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffdf297b40 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffdf297b80 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001000>;
P_0x7fffdf297bc0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010100>;
P_0x7fffdf297c00 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffdf297c40 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffdf2ef7e0_0 .var/i "address_file", 31 0;
v0x7fffdf2ef8e0_0 .var "address_in", 31 0;
v0x7fffdf2ef9d0_0 .var "clk", 0 0;
v0x7fffdf2efaa0_0 .var "data_in", 31 0;
v0x7fffdf2efb40_0 .net "data_out", 31 0, v0x7fffdf2eec10_0;  1 drivers
v0x7fffdf2efbe0_0 .var "enable", 0 0;
v0x7fffdf2efcd0_0 .net "hit", 0 0, L_0x7fffdf2f15f0;  1 drivers
v0x7fffdf2efd70_0 .var/i "miss_count", 31 0;
v0x7fffdf2efe10_0 .var "rst", 0 0;
v0x7fffdf2effd0_0 .var/i "scan_file", 31 0;
v0x7fffdf2f00b0_0 .var/i "total_count", 31 0;
E_0x7fffdf2927c0 .event negedge, v0x7fffdf2ea770_0;
S_0x7fffdf2c0ad0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffdf2bfe00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffdf2ac8a0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffdf2ac8e0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffdf2ac920 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffdf2ac960 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffdf2ac9a0 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffdf2ac9e0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001000>;
P_0x7fffdf2aca20 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010100>;
P_0x7fffdf2aca60 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffdf2ee720_0 .net *"_ivl_5", 8 0, L_0x7fffdf2f1730;  1 drivers
v0x7fffdf2ee800_0 .net "address_in", 31 0, v0x7fffdf2ef8e0_0;  1 drivers
v0x7fffdf2ee8e0_0 .net "clk", 0 0, v0x7fffdf2ef9d0_0;  1 drivers
v0x7fffdf2ee9b0 .array "data", 0 1;
v0x7fffdf2ee9b0_0 .net v0x7fffdf2ee9b0 0, 31 0, L_0x7fffdf2c2d90; 1 drivers
v0x7fffdf2ee9b0_1 .net v0x7fffdf2ee9b0 1, 31 0, L_0x7fffdf2f13f0; 1 drivers
v0x7fffdf2eead0_0 .net "data_in", 31 0, v0x7fffdf2efaa0_0;  1 drivers
v0x7fffdf2eec10_0 .var "data_out", 31 0;
v0x7fffdf2eecd0_0 .net "enable", 0 0, v0x7fffdf2efbe0_0;  1 drivers
v0x7fffdf2eed70_0 .var "enables", 1 0;
v0x7fffdf2eee30_0 .net "hit_out", 0 0, L_0x7fffdf2f15f0;  alias, 1 drivers
v0x7fffdf2eeef0_0 .var "hits", 1 0;
v0x7fffdf2eefb0_0 .net "match", 1 0, v0x7fffdf2ee5f0_0;  1 drivers
v0x7fffdf2ef050_0 .net "rst", 0 0, v0x7fffdf2efe10_0;  1 drivers
v0x7fffdf2ef0f0_0 .net "set_idx", 7 0, L_0x7fffdf2f1820;  1 drivers
v0x7fffdf2ef1b0_0 .net "tag", 19 0, L_0x7fffdf2f1910;  1 drivers
v0x7fffdf2ef2c0 .array "tags", 0 1;
v0x7fffdf2ef2c0_0 .net v0x7fffdf2ef2c0 0, 19 0, L_0x7fffdf2c6fe0; 1 drivers
v0x7fffdf2ef2c0_1 .net v0x7fffdf2ef2c0 1, 19 0, L_0x7fffdf2f10c0; 1 drivers
v0x7fffdf2ef3a0 .array "valids", 0 1;
v0x7fffdf2ef3a0_0 .net v0x7fffdf2ef3a0 0, 0 0, L_0x7fffdf2cf1c0; 1 drivers
v0x7fffdf2ef3a0_1 .net v0x7fffdf2ef3a0 1, 0 0, L_0x7fffdf288580; 1 drivers
v0x7fffdf2ef4a0_0 .var/i "w", 31 0;
v0x7fffdf2ef650_0 .net "way", 1 0, L_0x7fffdf2ce080;  1 drivers
E_0x7fffdf290990 .event edge, v0x7fffdf2c2090_0, v0x7fffdf2cf320_0;
E_0x7fffdf28bb70 .event edge, v0x7fffdf2ea830_0, v0x7fffdf2ec210_0;
L_0x7fffdf2f0a30 .part v0x7fffdf2eed70_0, 0, 1;
L_0x7fffdf2f1500 .part v0x7fffdf2eed70_0, 1, 1;
L_0x7fffdf2f15f0 .reduce/or v0x7fffdf2eeef0_0;
L_0x7fffdf2f1730 .part v0x7fffdf2ef8e0_0, 4, 9;
L_0x7fffdf2f1820 .part L_0x7fffdf2f1730, 0, 8;
L_0x7fffdf2f1910 .part v0x7fffdf2ef8e0_0, 12, 20;
S_0x7fffdf2c1830 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffdf2c0ad0;
 .timescale -9 -12;
S_0x7fffdf2b83e0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffdf2c1830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffdf252620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7fffdf252660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000001000>;
P_0x7fffdf2526a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7fffdf2ce080 .functor BUFZ 2, v0x7fffdf287880_0, C4<00>, C4<00>, C4<00>;
v0x7fffdf2a5710_0 .net "clk", 0 0, v0x7fffdf2ef9d0_0;  alias, 1 drivers
v0x7fffdf2cd5e0 .array "curr", 0 255, 1 0;
v0x7fffdf2cf320_0 .net "enable", 0 0, v0x7fffdf2efbe0_0;  alias, 1 drivers
v0x7fffdf2c7180_0 .var/i "i", 31 0;
v0x7fffdf2c2090_0 .net "next_out", 1 0, L_0x7fffdf2ce080;  alias, 1 drivers
v0x7fffdf287880_0 .var "prev", 1 0;
v0x7fffdf2ea770_0 .net "rst", 0 0, v0x7fffdf2efe10_0;  alias, 1 drivers
v0x7fffdf2ea830_0 .net "set_in", 7 0, L_0x7fffdf2f1820;  alias, 1 drivers
v0x7fffdf2ea910_0 .net "way_in", 1 0, v0x7fffdf2ee5f0_0;  alias, 1 drivers
E_0x7fffdf2cf290 .event edge, v0x7fffdf2cf320_0, v0x7fffdf2ea830_0;
E_0x7fffdf2becb0 .event posedge, v0x7fffdf2a5710_0;
S_0x7fffdf2eaab0 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffdf2c0ad0;
 .timescale -9 -12;
P_0x7fffdf2eac80 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffdf2ead40 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffdf2eaab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffdf2eaf20 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffdf2eaf60 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffdf2eafa0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffdf2cf1c0 .functor BUFZ 1, L_0x7fffdf2f01b0, C4<0>, C4<0>, C4<0>;
L_0x7fffdf2c6fe0 .functor BUFZ 20, L_0x7fffdf2f04c0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffdf2c2d90 .functor BUFZ 32, L_0x7fffdf2f0770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffdf2eb110_0 .net *"_ivl_0", 0 0, L_0x7fffdf2f01b0;  1 drivers
v0x7fffdf2eb3b0_0 .net *"_ivl_10", 9 0, L_0x7fffdf2f0560;  1 drivers
L_0x7f5a43360060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf2eb490_0 .net *"_ivl_13", 1 0, L_0x7f5a43360060;  1 drivers
v0x7fffdf2eb580_0 .net *"_ivl_16", 31 0, L_0x7fffdf2f0770;  1 drivers
v0x7fffdf2eb660_0 .net *"_ivl_18", 9 0, L_0x7fffdf2f0810;  1 drivers
v0x7fffdf2eb790_0 .net *"_ivl_2", 9 0, L_0x7fffdf2f02d0;  1 drivers
L_0x7f5a433600a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf2eb870_0 .net *"_ivl_21", 1 0, L_0x7f5a433600a8;  1 drivers
L_0x7f5a43360018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf2eb950_0 .net *"_ivl_5", 1 0, L_0x7f5a43360018;  1 drivers
v0x7fffdf2eba30_0 .net *"_ivl_8", 19 0, L_0x7fffdf2f04c0;  1 drivers
v0x7fffdf2ebb10_0 .var/i "block", 31 0;
v0x7fffdf2ebbf0_0 .net "clk", 0 0, v0x7fffdf2ef9d0_0;  alias, 1 drivers
v0x7fffdf2ebc90 .array "data", 0 255, 31 0;
v0x7fffdf2ebd30_0 .net "data_in", 31 0, v0x7fffdf2efaa0_0;  alias, 1 drivers
v0x7fffdf2ebe10_0 .net "data_out", 31 0, L_0x7fffdf2c2d90;  alias, 1 drivers
v0x7fffdf2ebef0_0 .net "enable", 0 0, L_0x7fffdf2f0a30;  1 drivers
v0x7fffdf2ebfb0_0 .net "index_in", 7 0, L_0x7fffdf2f1820;  alias, 1 drivers
v0x7fffdf2ec0a0_0 .net "rst", 0 0, v0x7fffdf2efe10_0;  alias, 1 drivers
v0x7fffdf2ec170 .array "tag", 0 255, 19 0;
v0x7fffdf2ec210_0 .net "tag_in", 19 0, L_0x7fffdf2f1910;  alias, 1 drivers
v0x7fffdf2ec2d0_0 .net "tag_out", 19 0, L_0x7fffdf2c6fe0;  alias, 1 drivers
v0x7fffdf2ec3b0 .array "valid", 0 255, 0 0;
v0x7fffdf2ec450_0 .net "valid_out", 0 0, L_0x7fffdf2cf1c0;  alias, 1 drivers
E_0x7fffdf274b80 .event posedge, v0x7fffdf2ebef0_0;
L_0x7fffdf2f01b0 .array/port v0x7fffdf2ec3b0, L_0x7fffdf2f02d0;
L_0x7fffdf2f02d0 .concat [ 8 2 0 0], L_0x7fffdf2f1820, L_0x7f5a43360018;
L_0x7fffdf2f04c0 .array/port v0x7fffdf2ec170, L_0x7fffdf2f0560;
L_0x7fffdf2f0560 .concat [ 8 2 0 0], L_0x7fffdf2f1820, L_0x7f5a43360060;
L_0x7fffdf2f0770 .array/port v0x7fffdf2ebc90, L_0x7fffdf2f0810;
L_0x7fffdf2f0810 .concat [ 8 2 0 0], L_0x7fffdf2f1820, L_0x7f5a433600a8;
S_0x7fffdf2ec630 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffdf2c0ad0;
 .timescale -9 -12;
P_0x7fffdf2ec810 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffdf2ec8d0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffdf2ec630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffdf2ecab0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffdf2ecaf0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffdf2ecb30 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffdf288580 .functor BUFZ 1, L_0x7fffdf2f0ad0, C4<0>, C4<0>, C4<0>;
L_0x7fffdf2f10c0 .functor BUFZ 20, L_0x7fffdf2f0d50, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffdf2f13f0 .functor BUFZ 32, L_0x7fffdf2f11d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffdf2eccd0_0 .net *"_ivl_0", 0 0, L_0x7fffdf2f0ad0;  1 drivers
v0x7fffdf2ecf70_0 .net *"_ivl_10", 9 0, L_0x7fffdf2f0df0;  1 drivers
L_0x7f5a43360138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf2ed050_0 .net *"_ivl_13", 1 0, L_0x7f5a43360138;  1 drivers
v0x7fffdf2ed140_0 .net *"_ivl_16", 31 0, L_0x7fffdf2f11d0;  1 drivers
v0x7fffdf2ed220_0 .net *"_ivl_18", 9 0, L_0x7fffdf2f1270;  1 drivers
v0x7fffdf2ed350_0 .net *"_ivl_2", 9 0, L_0x7fffdf2f0b70;  1 drivers
L_0x7f5a43360180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf2ed430_0 .net *"_ivl_21", 1 0, L_0x7f5a43360180;  1 drivers
L_0x7f5a433600f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf2ed510_0 .net *"_ivl_5", 1 0, L_0x7f5a433600f0;  1 drivers
v0x7fffdf2ed5f0_0 .net *"_ivl_8", 19 0, L_0x7fffdf2f0d50;  1 drivers
v0x7fffdf2ed6d0_0 .var/i "block", 31 0;
v0x7fffdf2ed7b0_0 .net "clk", 0 0, v0x7fffdf2ef9d0_0;  alias, 1 drivers
v0x7fffdf2ed850 .array "data", 0 255, 31 0;
v0x7fffdf2ed910_0 .net "data_in", 31 0, v0x7fffdf2efaa0_0;  alias, 1 drivers
v0x7fffdf2ed9d0_0 .net "data_out", 31 0, L_0x7fffdf2f13f0;  alias, 1 drivers
v0x7fffdf2eda90_0 .net "enable", 0 0, L_0x7fffdf2f1500;  1 drivers
v0x7fffdf2edb50_0 .net "index_in", 7 0, L_0x7fffdf2f1820;  alias, 1 drivers
v0x7fffdf2edc60_0 .net "rst", 0 0, v0x7fffdf2efe10_0;  alias, 1 drivers
v0x7fffdf2edd50 .array "tag", 0 255, 19 0;
v0x7fffdf2ede10_0 .net "tag_in", 19 0, L_0x7fffdf2f1910;  alias, 1 drivers
v0x7fffdf2eded0_0 .net "tag_out", 19 0, L_0x7fffdf2f10c0;  alias, 1 drivers
v0x7fffdf2edf90 .array "valid", 0 255, 0 0;
v0x7fffdf2ee030_0 .net "valid_out", 0 0, L_0x7fffdf288580;  alias, 1 drivers
E_0x7fffdf29b3c0 .event posedge, v0x7fffdf2eda90_0;
L_0x7fffdf2f0ad0 .array/port v0x7fffdf2edf90, L_0x7fffdf2f0b70;
L_0x7fffdf2f0b70 .concat [ 8 2 0 0], L_0x7fffdf2f1820, L_0x7f5a433600f0;
L_0x7fffdf2f0d50 .array/port v0x7fffdf2edd50, L_0x7fffdf2f0df0;
L_0x7fffdf2f0df0 .concat [ 8 2 0 0], L_0x7fffdf2f1820, L_0x7f5a43360138;
L_0x7fffdf2f11d0 .array/port v0x7fffdf2ed850, L_0x7fffdf2f1270;
L_0x7fffdf2f1270 .concat [ 8 2 0 0], L_0x7fffdf2f1820, L_0x7f5a43360180;
S_0x7fffdf2ee260 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffdf2c0ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffdf2c2bb0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffdf2c2bf0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffdf2ee4f0_0 .net "in", 1 0, v0x7fffdf2eeef0_0;  1 drivers
v0x7fffdf2ee5f0_0 .var "out", 1 0;
E_0x7fffdf2838e0 .event edge, v0x7fffdf2ee4f0_0;
    .scope S_0x7fffdf2b83e0;
T_0 ;
    %wait E_0x7fffdf2becb0;
    %load/vec4 v0x7fffdf2ea770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf2c7180_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffdf2c7180_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7fffdf2c7180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2cd5e0, 0, 4;
    %load/vec4 v0x7fffdf2c7180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf2c7180_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdf2cf320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffdf2ea830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffdf2cd5e0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7fffdf2ea830_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffdf2cd5e0, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdf2b83e0;
T_1 ;
    %wait E_0x7fffdf2cf290;
    %load/vec4 v0x7fffdf2ea830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffdf2cd5e0, 4;
    %store/vec4 v0x7fffdf287880_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffdf2ead40;
T_2 ;
    %wait E_0x7fffdf2becb0;
    %load/vec4 v0x7fffdf2ec0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf2ebb10_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffdf2ebb10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffdf2ebb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2ec3b0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffdf2ebb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2ec170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffdf2ebb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2ebc90, 0, 4;
    %load/vec4 v0x7fffdf2ebb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf2ebb10_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdf2ead40;
T_3 ;
    %wait E_0x7fffdf274b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffdf2ebfb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2ec3b0, 0, 4;
    %load/vec4 v0x7fffdf2ec210_0;
    %load/vec4 v0x7fffdf2ebfb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2ec170, 0, 4;
    %load/vec4 v0x7fffdf2ebd30_0;
    %load/vec4 v0x7fffdf2ebfb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2ebc90, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdf2ec8d0;
T_4 ;
    %wait E_0x7fffdf2becb0;
    %load/vec4 v0x7fffdf2edc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf2ed6d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffdf2ed6d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffdf2ed6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2edf90, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffdf2ed6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2edd50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffdf2ed6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2ed850, 0, 4;
    %load/vec4 v0x7fffdf2ed6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf2ed6d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffdf2ec8d0;
T_5 ;
    %wait E_0x7fffdf29b3c0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffdf2edb50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2edf90, 0, 4;
    %load/vec4 v0x7fffdf2ede10_0;
    %load/vec4 v0x7fffdf2edb50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2edd50, 0, 4;
    %load/vec4 v0x7fffdf2ed910_0;
    %load/vec4 v0x7fffdf2edb50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf2ed850, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffdf2ee260;
T_6 ;
    %wait E_0x7fffdf2838e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdf2ee5f0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffdf2ee5f0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffdf2ee4f0_0;
    %load/vec4 v0x7fffdf2ee5f0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffdf2ee5f0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffdf2ee5f0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffdf2c0ad0;
T_7 ;
    %wait E_0x7fffdf2becb0;
    %load/vec4 v0x7fffdf2ef050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdf2eeef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdf2eed70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdf2eec10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffdf2eecd0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffdf2ef650_0;
    %shiftl 4;
    %assign/vec4 v0x7fffdf2eed70_0, 0;
    %load/vec4 v0x7fffdf2eecd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffdf2ef650_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffdf2eefb0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffdf2ee9b0, 4;
    %assign/vec4 v0x7fffdf2eec10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf2ef4a0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffdf2ef4a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffdf2ef1b0_0;
    %ix/getv/s 4, v0x7fffdf2ef4a0_0;
    %load/vec4a v0x7fffdf2ef2c0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffdf2ef4a0_0;
    %load/vec4a v0x7fffdf2ef3a0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffdf2ef4a0_0;
    %store/vec4 v0x7fffdf2eeef0_0, 4, 1;
    %load/vec4 v0x7fffdf2ef4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf2ef4a0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffdf2c0ad0;
T_8 ;
    %wait E_0x7fffdf28bb70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf2ef4a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffdf2ef4a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffdf2ef1b0_0;
    %ix/getv/s 4, v0x7fffdf2ef4a0_0;
    %load/vec4a v0x7fffdf2ef2c0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffdf2ef4a0_0;
    %load/vec4a v0x7fffdf2ef3a0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffdf2ef4a0_0;
    %store/vec4 v0x7fffdf2eeef0_0, 4, 1;
    %load/vec4 v0x7fffdf2ef4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf2ef4a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffdf2c0ad0;
T_9 ;
    %wait E_0x7fffdf290990;
    %load/vec4 v0x7fffdf2eecd0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffdf2ef650_0;
    %shiftl 4;
    %assign/vec4 v0x7fffdf2eed70_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffdf2bfe00;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf2efd70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf2f00b0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffdf2bfe00;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdf2c0ad0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffdf2bfe00;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf2ef9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf2efe10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf2ef9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf2efe10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf2ef9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf2efe10_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffdf2ef9d0_0;
    %inv;
    %store/vec4 v0x7fffdf2ef9d0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffdf2bfe00;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffdf297c00, "r" {0 0 0};
    %store/vec4 v0x7fffdf2ef7e0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffdf2ef7e0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffdf2ef7e0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffdf2bfe00;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf2efbe0_0, 0;
    %wait E_0x7fffdf2927c0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffdf2ef7e0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffdf2efd70_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffdf2f00b0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffdf2efd70_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffdf2f00b0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffdf2aca60 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffdf2ac9e0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffdf2aca20 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffdf297a80 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffdf297b40 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffdf2ef7e0_0, "%x\012", v0x7fffdf2ef8e0_0 {0 0 0};
    %store/vec4 v0x7fffdf2effd0_0, 0, 32;
    %wait E_0x7fffdf2becb0;
    %load/vec4 v0x7fffdf2f00b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffdf2f00b0_0, 0;
    %load/vec4 v0x7fffdf2efcd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffdf2efd70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffdf2efd70_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffdf2efaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf2efbe0_0, 0;
T_14.3 ;
    %wait E_0x7fffdf2becb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf2efbe0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
