#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558ed6becb90 .scope module, "datapath_tb" "datapath_tb" 2 18;
 .timescale -9 -12;
v0x558ed6c0d4b0_0 .var "R", 8 0;
v0x558ed6c0d590_0 .var "R_alu", 3 0;
v0x558ed6c0d670_0 .net "alu_result", 3 0, v0x558ed6c0d290_0;  1 drivers
v0x558ed6c0d710_0 .var "clk", 0 0;
v0x558ed6c0d7b0_0 .var/i "failedTests", 31 0;
v0x558ed6c0d8e0_0 .var "instr_field", 5 0;
v0x558ed6c0d9a0_0 .var "instr_op", 5 0;
v0x558ed6c0da40_0 .net "result", 8 0, L_0x558ed6c0dbe0;  1 drivers
v0x558ed6c0db00_0 .var/i "totalTests", 31 0;
E_0x558ed6be6920 .event posedge, v0x558ed6c0d710_0;
o0x7f81fe83f018 .functor BUFZ 2, C4<zz>; HiZ drive
o0x7f81fe83f078 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f81fe83f138 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f81fe83f0d8 .functor BUFZ 1, C4<z>; HiZ drive
LS_0x558ed6c0dbe0_0_0 .concat8 [ 2 1 1 1], o0x7f81fe83f018, o0x7f81fe83f078, o0x7f81fe83f138, o0x7f81fe83f0d8;
o0x7f81fe83f198 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f81fe83f108 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f81fe83f048 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f81fe83f168 .functor BUFZ 1, C4<z>; HiZ drive
LS_0x558ed6c0dbe0_0_4 .concat8 [ 1 1 1 1], o0x7f81fe83f198, o0x7f81fe83f108, o0x7f81fe83f048, o0x7f81fe83f168;
L_0x558ed6c0dbe0 .concat8 [ 5 4 0 0], LS_0x558ed6c0dbe0_0_0, LS_0x558ed6c0dbe0_0_4;
L_0x558ed6c0de00 .part L_0x558ed6c0dbe0, 0, 2;
S_0x558ed6bee080 .scope module, "uut1" "controlUnit" 2 42, 3 16 0, S_0x558ed6becb90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x558ed6bb8b00_0 .net "alu_op", 1 0, o0x7f81fe83f018;  0 drivers
v0x558ed6bb7a10_0 .net "alu_src", 0 0, o0x7f81fe83f048;  0 drivers
v0x558ed6bb8480_0 .net "branch", 0 0, o0x7f81fe83f078;  0 drivers
v0x558ed6b91ba0_0 .net "instr_op", 5 0, v0x558ed6c0d9a0_0;  1 drivers
v0x558ed6bb8140_0 .net "mem_read", 0 0, o0x7f81fe83f0d8;  0 drivers
v0x558ed6c0cb70_0 .net "mem_to_reg", 0 0, o0x7f81fe83f108;  0 drivers
v0x558ed6c0cc30_0 .net "mem_write", 0 0, o0x7f81fe83f138;  0 drivers
v0x558ed6c0ccf0_0 .net "reg_dst", 0 0, o0x7f81fe83f168;  0 drivers
v0x558ed6c0cdb0_0 .net "reg_write", 0 0, o0x7f81fe83f198;  0 drivers
S_0x558ed6c0cf90 .scope module, "uut2" "aluControlUnit" 2 54, 4 16 0, S_0x558ed6becb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x558ed6c0d190_0 .net "alu_op", 1 0, L_0x558ed6c0de00;  1 drivers
v0x558ed6c0d290_0 .var "alu_out", 3 0;
v0x558ed6c0d370_0 .net "instruction_5_0", 5 0, v0x558ed6c0d8e0_0;  1 drivers
    .scope S_0x558ed6becb90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x558ed6becb90;
T_1 ;
    %vpi_call 2 35 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x558ed6becb90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ed6c0d710_0, 0, 1;
T_2.0 ;
    %load/vec4 v0x558ed6c0d710_0;
    %inv;
    %store/vec4 v0x558ed6c0d710_0, 0, 1;
    %delay 10000, 0;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x558ed6becb90;
T_3 ;
    %wait E_0x558ed6be6920;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "Test Group 1: Testing Control unit... " {0 0 0};
    %vpi_call 2 79 "$write", "\011Test Case 1.1: R-format ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 290, 0, 9;
    %store/vec4 v0x558ed6c0d4b0_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d4b0_0;
    %load/vec4 v0x558ed6c0da40_0;
    %cmp/ne;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 86 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d4b0_0, v0x558ed6c0da40_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 89 "$display", "passed" {0 0 0};
T_3.1 ;
    %vpi_call 2 92 "$write", "\011Test Case 1.2: lw ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 240, 0, 9;
    %store/vec4 v0x558ed6c0d4b0_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d4b0_0;
    %load/vec4 v0x558ed6c0da40_0;
    %cmp/ne;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 99 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d4b0_0, v0x558ed6c0da40_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 102 "$display", "passed" {0 0 0};
T_3.3 ;
    %vpi_call 2 105 "$write", "\011Test Case 1.3: sw ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 136, 0, 9;
    %store/vec4 v0x558ed6c0d4b0_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d4b0_0;
    %load/vec4 v0x558ed6c0da40_0;
    %cmp/ne;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 112 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d4b0_0, v0x558ed6c0da40_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 115 "$display", "passed" {0 0 0};
T_3.5 ;
    %vpi_call 2 118 "$write", "\011Test Case 1.4: beq ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 5, 0, 9;
    %store/vec4 v0x558ed6c0d4b0_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d4b0_0;
    %load/vec4 v0x558ed6c0da40_0;
    %cmp/ne;
    %jmp/0xz  T_3.6, 4;
    %vpi_call 2 125 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d4b0_0, v0x558ed6c0da40_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 128 "$display", "passed" {0 0 0};
T_3.7 ;
    %vpi_call 2 131 "$write", "\011Test Case 1.4: imm ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 290, 0, 9;
    %store/vec4 v0x558ed6c0d4b0_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d4b0_0;
    %load/vec4 v0x558ed6c0da40_0;
    %cmp/ne;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 2 138 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d4b0_0, v0x558ed6c0da40_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 141 "$display", "passed" {0 0 0};
T_3.9 ;
    %vpi_call 2 150 "$display", "\012Test Group 2: Testing ALU Control unit... " {0 0 0};
    %vpi_call 2 152 "$write", "\011Test Case 2.1: R-type (add) ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.10, 6;
    %vpi_call 2 160 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 163 "$display", "passed" {0 0 0};
T_3.11 ;
    %vpi_call 2 166 "$write", "\011Test Case 2.2: R-type (subtract) ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 174 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 177 "$display", "passed" {0 0 0};
T_3.13 ;
    %vpi_call 2 180 "$write", "\011Test Case 2.3: R-type (AND) ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.14, 6;
    %vpi_call 2 188 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %vpi_call 2 191 "$display", "passed" {0 0 0};
T_3.15 ;
    %vpi_call 2 194 "$write", "\011Test Case 2.4: R-type (OR) ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.16, 6;
    %vpi_call 2 202 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %vpi_call 2 205 "$display", "passed" {0 0 0};
T_3.17 ;
    %vpi_call 2 208 "$write", "\011Test Case 2.5: R-type (NOR) ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.18, 6;
    %vpi_call 2 216 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %vpi_call 2 219 "$display", "passed" {0 0 0};
T_3.19 ;
    %vpi_call 2 222 "$write", "\011Test Case 2.6: R-type (Set on less than) ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.20, 6;
    %vpi_call 2 230 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %vpi_call 2 233 "$display", "passed" {0 0 0};
T_3.21 ;
    %vpi_call 2 236 "$write", "\011Test Case 2.7: lw ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.22, 6;
    %vpi_call 2 244 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %vpi_call 2 247 "$display", "passed" {0 0 0};
T_3.23 ;
    %vpi_call 2 250 "$write", "\011Test Case 2.8: sw ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.24, 6;
    %vpi_call 2 258 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %vpi_call 2 261 "$display", "passed" {0 0 0};
T_3.25 ;
    %vpi_call 2 264 "$write", "\011Test Case 2.9: beq ..." {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0db00_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d9a0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558ed6c0d8e0_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558ed6c0d590_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x558ed6c0d590_0;
    %load/vec4 v0x558ed6c0d670_0;
    %cmp/ne;
    %jmp/0xz  T_3.26, 6;
    %vpi_call 2 272 "$display", "failed: Expected: %b, got %b", v0x558ed6c0d590_0, v0x558ed6c0d670_0 {0 0 0};
    %load/vec4 v0x558ed6c0d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558ed6c0d7b0_0, 0, 32;
    %jmp T_3.27;
T_3.26 ;
    %vpi_call 2 275 "$display", "passed" {0 0 0};
T_3.27 ;
    %vpi_call 2 284 "$write", "\012--------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x558ed6c0db00_0;
    %load/vec4 v0x558ed6c0d7b0_0;
    %sub;
    %vpi_call 2 285 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v0x558ed6c0db00_0 {1 0 0};
    %vpi_call 2 286 "$write", "\012--------------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 287 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "controlUnit.v";
    "aluControlUnit.v";
