# Compile of riscv_pkg.vhd was successful.
# Compile of memData.vhd failed with 4 errors.
# Compile of memData.vhd failed with 3 errors.
# Compile of memData.vhd was successful.
# Compile of memData.vhd was successful.
# Compile of memData_tb.vhd failed with 1 errors.
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# Compile of alu.vhdl was successful.
# Compile of alu_tb.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of alu_ctr.vhd was successful.
# Compile of execute_stage_tb.vhd was successful.
# Compile of memData.vhd was successful.
# Compile of memData_tb.vhd failed with 1 errors.
# 19 compiles, 1 failed with 1 error.
# Compile of memData_tb.vhd failed with 1 errors.
# Compile of memData_tb.vhd failed with 1 errors.
# Compile of memData_tb.vhd was successful.
vsim -gui work.testbench_memdata(tb_memdata)
# vsim -gui work.testbench_memdata(tb_memdata) 
# Start time: 17:44:03 on Oct 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_memdata(tb_memdata)
# Loading work.memdata(memdata_a)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (32) for port "/testbench_memdata/DUT/address".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_memdata/DUT File: C:/Users/pv/Documents/UnB - Mestrado/3 Semestre/VLSI/riscv-pipeline/memData.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# End time: 17:44:05 on Oct 28,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 14
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# Compile of alu.vhdl was successful.
# Compile of alu_tb.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of alu_ctr.vhd was successful.
# Compile of execute_stage_tb.vhd was successful.
# Compile of memData.vhd was successful.
# Compile of memData_tb.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim -gui work.testbench_memdata(tb_memdata)
# vsim -gui work.testbench_memdata(tb_memdata) 
# Start time: 17:44:58 on Oct 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_memdata(tb_memdata)
# Loading work.memdata(memdata_a)
add wave -position end sim:/testbench_memdata/DUT/*
run
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# Compile of alu.vhdl was successful.
# Compile of alu_tb.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of alu_ctr.vhd was successful.
# Compile of execute_stage_tb.vhd was successful.
# Compile of memData.vhd was successful.
# Compile of memData_tb.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim -gui work.testbench_memdata(tb_memdata)
# End time: 17:46:22 on Oct 28,2021, Elapsed time: 0:01:24
# Errors: 0, Warnings: 3
# vsim -gui work.testbench_memdata(tb_memdata) 
# Start time: 17:46:22 on Oct 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_memdata(tb_memdata)
# Loading work.memdata(memdata_a)
add wave -position end sim:/testbench_memdata/DUT/*
run
# Compile of memData_tb.vhd was successful.
vsim -gui work.testbench_memdata(tb_memdata)
# End time: 17:49:24 on Oct 28,2021, Elapsed time: 0:03:02
# Errors: 0, Warnings: 2
# vsim -gui work.testbench_memdata(tb_memdata) 
# Start time: 17:49:24 on Oct 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_memdata(tb_memdata)
# Loading work.memdata(memdata_a)
add wave -position end sim:/testbench_memdata/DUT/*
run
# Compile of memData_tb.vhd was successful.
vsim -gui work.testbench_memdata(tb_memdata)
# End time: 17:50:31 on Oct 28,2021, Elapsed time: 0:01:07
# Errors: 0, Warnings: 2
# vsim -gui work.testbench_memdata(tb_memdata) 
# Start time: 17:50:31 on Oct 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_memdata(tb_memdata)
# Loading work.memdata(memdata_a)
add wave -position end sim:/testbench_memdata/DUT/*
run
# Compile of memData_tb.vhd was successful.
vsim -gui work.testbench_memdata(tb_memdata)
# End time: 17:51:41 on Oct 28,2021, Elapsed time: 0:01:10
# Errors: 0, Warnings: 2
# vsim -gui work.testbench_memdata(tb_memdata) 
# Start time: 17:51:41 on Oct 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_memdata(tb_memdata)
# Loading work.memdata(memdata_a)
add wave -position end sim:/testbench_memdata/DUT/*
run
# Compile of memory_stage.vhd failed with 1 errors.
# Compile of memory_stage.vhd failed with 1 errors.
# Compile of memory_stage.vhd was successful.
# Compile of writeback_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# Compile of alu.vhdl was successful.
# Compile of alu_tb.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of alu_ctr.vhd was successful.
# Compile of execute_stage_tb.vhd was successful.
# Compile of memData.vhd was successful.
# Compile of memData_tb.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of writeback_stage.vhd was successful.
# 21 compiles, 0 failed with no errors.
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# Compile of alu.vhdl was successful.
# Compile of alu_tb.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of alu_ctr.vhd was successful.
# Compile of execute_stage_tb.vhd was successful.
# Compile of memData.vhd was successful.
# Compile of memData_tb.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of writeback_stage.vhd was successful.
# Compile of riscv_pipeline.vhd was successful.
# 22 compiles, 0 failed with no errors.
# Compile of decode_stage_tb.vhd was successful.
# End time: 18:46:06 on Oct 28,2021, Elapsed time: 0:54:25
# Errors: 0, Warnings: 11
