<stg><name>real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS</name>


<trans_list>

<trans id="231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg25"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 1, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %trunc_ln_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %MatA_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatA_DRAM

]]></Node>
<StgValue><ssdm name="MatA_DRAM_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i16 0, i16 %shiftreg25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:3 %icmp_ln35 = icmp_eq  i14 %indvar_flatten_load, i14 15000

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:4 %add_ln35_1 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln35 = br i1 %icmp_ln35, void %for.inc45, void %MAT_B_ROWS.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc45:1 %j_load = load i8 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc45:2 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:3 %add_ln35 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45:6 %icmp_ln37 = icmp_eq  i8 %j_load, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc45:7 %j_mid2 = select i1 %icmp_ln37, i8 0, i8 %j_load

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc45:9 %i_cast_mid2_v = select i1 %icmp_ln37, i7 %add_ln35, i7 %i_load

]]></Node>
<StgValue><ssdm name="i_cast_mid2_v"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="7">
<![CDATA[
for.inc45:10 %i_cast_mid2 = zext i7 %i_cast_mid2_v

]]></Node>
<StgValue><ssdm name="i_cast_mid2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:15 %mul_ln37 = mul i14 %i_cast_mid2, i14 150

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx4410.exit:0 %add_ln37 = add i8 %j_mid2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4410.exit:1 %store_ln37 = store i14 %add_ln35_1, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4410.exit:2 %store_ln37 = store i7 %i_cast_mid2_v, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4410.exit:3 %store_ln37 = store i8 %add_ln37, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:15 %mul_ln37 = mul i14 %i_cast_mid2, i14 150

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="7">
<![CDATA[
for.inc45:17 %i_cast_mid2_v_cast = zext i7 %i_cast_mid2_v

]]></Node>
<StgValue><ssdm name="i_cast_mid2_v_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc45:18 %mul = mul i15 %i_cast_mid2_v_cast, i15 205

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:19 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="3">
<![CDATA[
for.inc45:20 %zext_ln39_2 = zext i3 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:21 %mul_ln39 = mul i10 %zext_ln39_2, i10 150

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="8">
<![CDATA[
for.inc45:14 %j_cast = zext i8 %j_mid2

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:15 %mul_ln37 = mul i14 %i_cast_mid2, i14 150

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:21 %mul_ln39 = mul i10 %zext_ln39_2, i10 150

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:46 %add_ln39 = add i14 %j_cast, i14 %mul_ln37

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="8">
<![CDATA[
for.inc45:13 %j_mid2_cast = zext i8 %j_mid2

]]></Node>
<StgValue><ssdm name="j_mid2_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:21 %mul_ln39 = mul i10 %zext_ln39_2, i10 150

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:22 %add_ln39_3 = add i10 %mul_ln39, i10 %j_mid2_cast

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:46 %add_ln39 = add i14 %j_cast, i14 %mul_ln37

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="14">
<![CDATA[
for.inc45:47 %trunc_ln39 = trunc i14 %add_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln39, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:1 %and_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_3, i2 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="15">
<![CDATA[
:2 %zext_ln39 = zext i15 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i14.i32.i32, i14 %add_ln39, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %add_ln39_1 = add i64 %zext_ln39, i64 %MatA_DRAM_read

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln39_4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln39_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln39_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="71" st_id="5" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:22 %add_ln39_3 = add i10 %mul_ln39, i10 %j_mid2_cast

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="60">
<![CDATA[
:7 %sext_ln39 = sext i60 %trunc_ln39_4

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:8 %mem_addr = getelementptr i128 %mem, i64 %sext_ln39

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="76" st_id="6" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="78" st_id="7" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="80" st_id="8" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="82" st_id="9" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="84" st_id="10" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="86" st_id="11" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="88" st_id="12" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:16 %empty_46 = urem i7 %i_cast_mid2_v, i7 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5">
<![CDATA[
for.inc45:44 %empty_47 = trunc i5 %empty_46

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4 %and_ln39_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_4, i2 0

]]></Node>
<StgValue><ssdm name="and_ln39_1"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:10 %mem_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11 %add_ln39_2 = add i4 %and_ln39_1, i4 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0">
<![CDATA[
for.inc.split._crit_edge:3 %switch_ln39 = switch i5 %empty_47, void %arrayidx4410.case.19, i5 0, void %arrayidx4410.case.0, i5 1, void %arrayidx4410.case.1, i5 2, void %arrayidx4410.case.2, i5 3, void %arrayidx4410.case.3, i5 4, void %arrayidx4410.case.4, i5 5, void %arrayidx4410.case.5, i5 6, void %arrayidx4410.case.6, i5 7, void %arrayidx4410.case.7, i5 8, void %arrayidx4410.case.8, i5 9, void %arrayidx4410.case.9, i5 10, void %arrayidx4410.case.10, i5 11, void %arrayidx4410.case.11, i5 12, void %arrayidx4410.case.12, i5 13, void %arrayidx4410.case.13, i5 14, void %arrayidx4410.case.14, i5 15, void %arrayidx4410.case.15, i5 16, void %arrayidx4410.case.16, i5 17, void %arrayidx4410.case.17, i5 18, void %arrayidx4410.case.18

]]></Node>
<StgValue><ssdm name="switch_ln39"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:12 %shl_ln39_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln39_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln39_1"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="7">
<![CDATA[
:13 %zext_ln39_1 = zext i7 %shl_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:14 %lshr_ln39 = lshr i128 %mem_addr_read, i128 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="lshr_ln39"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="128">
<![CDATA[
:15 %trunc_ln39_1 = trunc i128 %lshr_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln39 = br void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0">
<![CDATA[
MAT_B_ROWS.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc45:0 %shiftreg25_load = load i16 %shiftreg25

]]></Node>
<StgValue><ssdm name="shiftreg25_load"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_A_ROWS_MAT_A_COLS_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45:5 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15000, i64 15000, i64 15000

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45:8 %shiftreg25_mid2 = select i1 %icmp_ln37, i16 0, i16 %shiftreg25_load

]]></Node>
<StgValue><ssdm name="shiftreg25_mid2"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="16">
<![CDATA[
for.inc45:12 %shiftreg25_cast = zext i16 %shiftreg25_mid2

]]></Node>
<StgValue><ssdm name="shiftreg25_cast"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
for.inc45:23 %zext_ln39_3 = zext i10 %add_ln39_3

]]></Node>
<StgValue><ssdm name="zext_ln39_3"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:24 %MatA_V_addr = getelementptr i16 %MatA_V, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:25 %MatA_V_1_addr = getelementptr i16 %MatA_V_1, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_1_addr"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:26 %MatA_V_2_addr = getelementptr i16 %MatA_V_2, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_2_addr"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:27 %MatA_V_3_addr = getelementptr i16 %MatA_V_3, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_3_addr"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:28 %MatA_V_4_addr = getelementptr i16 %MatA_V_4, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_4_addr"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:29 %MatA_V_5_addr = getelementptr i16 %MatA_V_5, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_5_addr"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:30 %MatA_V_6_addr = getelementptr i16 %MatA_V_6, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_6_addr"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:31 %MatA_V_7_addr = getelementptr i16 %MatA_V_7, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_7_addr"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:32 %MatA_V_8_addr = getelementptr i16 %MatA_V_8, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_8_addr"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:33 %MatA_V_9_addr = getelementptr i16 %MatA_V_9, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_9_addr"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:34 %MatA_V_10_addr = getelementptr i16 %MatA_V_10, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_10_addr"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:35 %MatA_V_11_addr = getelementptr i16 %MatA_V_11, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_11_addr"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:36 %MatA_V_12_addr = getelementptr i16 %MatA_V_12, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_12_addr"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:37 %MatA_V_13_addr = getelementptr i16 %MatA_V_13, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_13_addr"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:38 %MatA_V_14_addr = getelementptr i16 %MatA_V_14, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_14_addr"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:39 %MatA_V_15_addr = getelementptr i16 %MatA_V_15, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_15_addr"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:40 %MatA_V_16_addr = getelementptr i16 %MatA_V_16, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_16_addr"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:41 %MatA_V_17_addr = getelementptr i16 %MatA_V_17, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_17_addr"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:42 %MatA_V_18_addr = getelementptr i16 %MatA_V_18, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_18_addr"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:43 %MatA_V_19_addr = getelementptr i16 %MatA_V_19, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="MatA_V_19_addr"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:45 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc45:48 %br_ln39 = br i1 %trunc_ln39, void, void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty = phi i32 %trunc_ln39_1, void, i32 %shiftreg25_cast, void %for.inc45

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split._crit_edge:1 %trunc_ln39_2 = trunc i32 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln39_2"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge:2 %trunc_ln39_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln39_6"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.18:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.18:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.17:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.17:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.16:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.16:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.15:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.15:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.14:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.14:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.13:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.13:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.12:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.12:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.11:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.11:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.10:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.10:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.9:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.9:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.8:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.8:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.7:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.7:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.6:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.6:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.5:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.5:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.4:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.4:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.3:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.3:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.2:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.2:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.1:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.1:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.0:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.0:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="-1"/>
</and_exp><and_exp><literal name="empty_47" val="-2"/>
</and_exp><and_exp><literal name="empty_47" val="-3"/>
</and_exp><and_exp><literal name="empty_47" val="-4"/>
</and_exp><and_exp><literal name="empty_47" val="-5"/>
</and_exp><and_exp><literal name="empty_47" val="-6"/>
</and_exp><and_exp><literal name="empty_47" val="-7"/>
</and_exp><and_exp><literal name="empty_47" val="-8"/>
</and_exp><and_exp><literal name="empty_47" val="-9"/>
</and_exp><and_exp><literal name="empty_47" val="-10"/>
</and_exp><and_exp><literal name="empty_47" val="-11"/>
</and_exp><and_exp><literal name="empty_47" val="-12"/>
</and_exp><and_exp><literal name="empty_47" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx4410.case.19:0 %store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="-1"/>
</and_exp><and_exp><literal name="empty_47" val="-2"/>
</and_exp><and_exp><literal name="empty_47" val="-3"/>
</and_exp><and_exp><literal name="empty_47" val="-4"/>
</and_exp><and_exp><literal name="empty_47" val="-5"/>
</and_exp><and_exp><literal name="empty_47" val="-6"/>
</and_exp><and_exp><literal name="empty_47" val="-7"/>
</and_exp><and_exp><literal name="empty_47" val="-8"/>
</and_exp><and_exp><literal name="empty_47" val="-9"/>
</and_exp><and_exp><literal name="empty_47" val="-10"/>
</and_exp><and_exp><literal name="empty_47" val="-11"/>
</and_exp><and_exp><literal name="empty_47" val="-12"/>
</and_exp><and_exp><literal name="empty_47" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.case.19:1 %br_ln39 = br void %arrayidx4410.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4410.exit:4 %store_ln37 = store i16 %trunc_ln39_6, i16 %shiftreg25

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4410.exit:5 %br_ln37 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="232" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="233" name="MatA_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="234" name="MatA_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="235" name="MatA_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="236" name="MatA_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="237" name="MatA_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="238" name="MatA_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="239" name="MatA_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="240" name="MatA_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="241" name="MatA_V_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="242" name="MatA_V_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="243" name="MatA_V_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="244" name="MatA_V_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="245" name="MatA_V_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="246" name="MatA_V_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="247" name="MatA_V_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="248" name="MatA_V_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="249" name="MatA_V_16" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="250" name="MatA_V_17" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="251" name="MatA_V_18" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="252" name="MatA_V_19" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_V_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="253" name="MatA_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatA_DRAM"/></StgValue>
</port>
<port id="254" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="256" from="StgValue_255" to="shiftreg25" fromId="255" toId="17">
</dataflow>
<dataflow id="257" from="StgValue_255" to="j" fromId="255" toId="18">
</dataflow>
<dataflow id="258" from="StgValue_255" to="i" fromId="255" toId="19">
</dataflow>
<dataflow id="259" from="StgValue_255" to="indvar_flatten" fromId="255" toId="20">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="260" toId="21">
</dataflow>
<dataflow id="262" from="mem" to="specinterface_ln0" fromId="232" toId="21">
</dataflow>
<dataflow id="264" from="empty_3" to="specinterface_ln0" fromId="263" toId="21">
</dataflow>
<dataflow id="266" from="StgValue_265" to="specinterface_ln0" fromId="265" toId="21">
</dataflow>
<dataflow id="267" from="StgValue_265" to="specinterface_ln0" fromId="265" toId="21">
</dataflow>
<dataflow id="269" from="empty_13" to="specinterface_ln0" fromId="268" toId="21">
</dataflow>
<dataflow id="270" from="StgValue_265" to="specinterface_ln0" fromId="265" toId="21">
</dataflow>
<dataflow id="271" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="21">
</dataflow>
<dataflow id="273" from="empty_14" to="specinterface_ln0" fromId="272" toId="21">
</dataflow>
<dataflow id="275" from="empty_15" to="specinterface_ln0" fromId="274" toId="21">
</dataflow>
<dataflow id="276" from="empty_13" to="specinterface_ln0" fromId="268" toId="21">
</dataflow>
<dataflow id="278" from="StgValue_277" to="specinterface_ln0" fromId="277" toId="21">
</dataflow>
<dataflow id="279" from="StgValue_277" to="specinterface_ln0" fromId="277" toId="21">
</dataflow>
<dataflow id="280" from="StgValue_277" to="specinterface_ln0" fromId="277" toId="21">
</dataflow>
<dataflow id="281" from="StgValue_277" to="specinterface_ln0" fromId="277" toId="21">
</dataflow>
<dataflow id="282" from="empty_13" to="specinterface_ln0" fromId="268" toId="21">
</dataflow>
<dataflow id="283" from="empty_13" to="specinterface_ln0" fromId="268" toId="21">
</dataflow>
<dataflow id="285" from="StgValue_284" to="specinterface_ln0" fromId="284" toId="21">
</dataflow>
<dataflow id="286" from="StgValue_265" to="specinterface_ln0" fromId="265" toId="21">
</dataflow>
<dataflow id="288" from="_ssdm_op_Read.ap_auto.i4" to="trunc_ln_read" fromId="287" toId="22">
</dataflow>
<dataflow id="289" from="trunc_ln" to="trunc_ln_read" fromId="254" toId="22">
</dataflow>
<dataflow id="291" from="_ssdm_op_Read.ap_auto.i64" to="MatA_DRAM_read" fromId="290" toId="23">
</dataflow>
<dataflow id="292" from="MatA_DRAM" to="MatA_DRAM_read" fromId="253" toId="23">
</dataflow>
<dataflow id="294" from="StgValue_293" to="store_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="295" from="indvar_flatten" to="store_ln0" fromId="20" toId="24">
</dataflow>
<dataflow id="297" from="StgValue_296" to="store_ln0" fromId="296" toId="25">
</dataflow>
<dataflow id="298" from="i" to="store_ln0" fromId="19" toId="25">
</dataflow>
<dataflow id="300" from="StgValue_299" to="store_ln0" fromId="299" toId="26">
</dataflow>
<dataflow id="301" from="j" to="store_ln0" fromId="18" toId="26">
</dataflow>
<dataflow id="303" from="StgValue_302" to="store_ln0" fromId="302" toId="27">
</dataflow>
<dataflow id="304" from="shiftreg25" to="store_ln0" fromId="17" toId="27">
</dataflow>
<dataflow id="305" from="indvar_flatten" to="indvar_flatten_load" fromId="20" toId="29">
</dataflow>
<dataflow id="307" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="306" toId="30">
</dataflow>
<dataflow id="308" from="mem" to="specbitsmap_ln0" fromId="232" toId="30">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="309" toId="31">
</dataflow>
<dataflow id="311" from="StgValue_284" to="specpipeline_ln0" fromId="284" toId="31">
</dataflow>
<dataflow id="312" from="StgValue_265" to="specpipeline_ln0" fromId="265" toId="31">
</dataflow>
<dataflow id="313" from="StgValue_255" to="specpipeline_ln0" fromId="255" toId="31">
</dataflow>
<dataflow id="314" from="StgValue_265" to="specpipeline_ln0" fromId="265" toId="31">
</dataflow>
<dataflow id="316" from="p_str" to="specpipeline_ln0" fromId="315" toId="31">
</dataflow>
<dataflow id="317" from="indvar_flatten_load" to="icmp_ln35" fromId="29" toId="32">
</dataflow>
<dataflow id="319" from="StgValue_318" to="icmp_ln35" fromId="318" toId="32">
</dataflow>
<dataflow id="320" from="indvar_flatten_load" to="add_ln35_1" fromId="29" toId="33">
</dataflow>
<dataflow id="322" from="StgValue_321" to="add_ln35_1" fromId="321" toId="33">
</dataflow>
<dataflow id="323" from="icmp_ln35" to="br_ln35" fromId="32" toId="34">
</dataflow>
<dataflow id="324" from="j" to="j_load" fromId="18" toId="35">
</dataflow>
<dataflow id="325" from="i" to="i_load" fromId="19" toId="36">
</dataflow>
<dataflow id="326" from="i_load" to="add_ln35" fromId="36" toId="37">
</dataflow>
<dataflow id="328" from="StgValue_327" to="add_ln35" fromId="327" toId="37">
</dataflow>
<dataflow id="329" from="j_load" to="icmp_ln37" fromId="35" toId="38">
</dataflow>
<dataflow id="331" from="StgValue_330" to="icmp_ln37" fromId="330" toId="38">
</dataflow>
<dataflow id="332" from="icmp_ln37" to="j_mid2" fromId="38" toId="39">
</dataflow>
<dataflow id="333" from="StgValue_299" to="j_mid2" fromId="299" toId="39">
</dataflow>
<dataflow id="334" from="j_load" to="j_mid2" fromId="35" toId="39">
</dataflow>
<dataflow id="335" from="icmp_ln37" to="i_cast_mid2_v" fromId="38" toId="40">
</dataflow>
<dataflow id="336" from="add_ln35" to="i_cast_mid2_v" fromId="37" toId="40">
</dataflow>
<dataflow id="337" from="i_load" to="i_cast_mid2_v" fromId="36" toId="40">
</dataflow>
<dataflow id="338" from="i_cast_mid2_v" to="i_cast_mid2" fromId="40" toId="41">
</dataflow>
<dataflow id="339" from="i_cast_mid2" to="mul_ln37" fromId="41" toId="42">
</dataflow>
<dataflow id="341" from="StgValue_340" to="mul_ln37" fromId="340" toId="42">
</dataflow>
<dataflow id="342" from="j_mid2" to="add_ln37" fromId="39" toId="43">
</dataflow>
<dataflow id="344" from="StgValue_343" to="add_ln37" fromId="343" toId="43">
</dataflow>
<dataflow id="345" from="add_ln35_1" to="store_ln37" fromId="33" toId="44">
</dataflow>
<dataflow id="346" from="indvar_flatten" to="store_ln37" fromId="20" toId="44">
</dataflow>
<dataflow id="347" from="i_cast_mid2_v" to="store_ln37" fromId="40" toId="45">
</dataflow>
<dataflow id="348" from="i" to="store_ln37" fromId="19" toId="45">
</dataflow>
<dataflow id="349" from="add_ln37" to="store_ln37" fromId="43" toId="46">
</dataflow>
<dataflow id="350" from="j" to="store_ln37" fromId="18" toId="46">
</dataflow>
<dataflow id="351" from="i_cast_mid2" to="mul_ln37" fromId="41" toId="47">
</dataflow>
<dataflow id="352" from="StgValue_340" to="mul_ln37" fromId="340" toId="47">
</dataflow>
<dataflow id="353" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="48">
</dataflow>
<dataflow id="355" from="StgValue_354" to="empty_46" fromId="354" toId="48">
</dataflow>
<dataflow id="356" from="i_cast_mid2_v" to="i_cast_mid2_v_cast" fromId="40" toId="49">
</dataflow>
<dataflow id="357" from="i_cast_mid2_v_cast" to="mul" fromId="49" toId="50">
</dataflow>
<dataflow id="359" from="StgValue_358" to="mul" fromId="358" toId="50">
</dataflow>
<dataflow id="361" from="_ssdm_op_PartSelect.i3.i15.i32.i32" to="tmp" fromId="360" toId="51">
</dataflow>
<dataflow id="362" from="mul" to="tmp" fromId="50" toId="51">
</dataflow>
<dataflow id="364" from="StgValue_363" to="tmp" fromId="363" toId="51">
</dataflow>
<dataflow id="366" from="StgValue_365" to="tmp" fromId="365" toId="51">
</dataflow>
<dataflow id="367" from="tmp" to="zext_ln39_2" fromId="51" toId="52">
</dataflow>
<dataflow id="368" from="zext_ln39_2" to="mul_ln39" fromId="52" toId="53">
</dataflow>
<dataflow id="370" from="StgValue_369" to="mul_ln39" fromId="369" toId="53">
</dataflow>
<dataflow id="371" from="j_mid2" to="j_cast" fromId="39" toId="54">
</dataflow>
<dataflow id="372" from="i_cast_mid2" to="mul_ln37" fromId="41" toId="55">
</dataflow>
<dataflow id="373" from="StgValue_340" to="mul_ln37" fromId="340" toId="55">
</dataflow>
<dataflow id="374" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="56">
</dataflow>
<dataflow id="375" from="StgValue_354" to="empty_46" fromId="354" toId="56">
</dataflow>
<dataflow id="376" from="zext_ln39_2" to="mul_ln39" fromId="52" toId="57">
</dataflow>
<dataflow id="377" from="StgValue_369" to="mul_ln39" fromId="369" toId="57">
</dataflow>
<dataflow id="378" from="j_cast" to="add_ln39" fromId="54" toId="58">
</dataflow>
<dataflow id="379" from="mul_ln37" to="add_ln39" fromId="55" toId="58">
</dataflow>
<dataflow id="380" from="j_mid2" to="j_mid2_cast" fromId="39" toId="59">
</dataflow>
<dataflow id="381" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="60">
</dataflow>
<dataflow id="382" from="StgValue_354" to="empty_46" fromId="354" toId="60">
</dataflow>
<dataflow id="383" from="zext_ln39_2" to="mul_ln39" fromId="52" toId="61">
</dataflow>
<dataflow id="384" from="StgValue_369" to="mul_ln39" fromId="369" toId="61">
</dataflow>
<dataflow id="385" from="mul_ln39" to="add_ln39_3" fromId="61" toId="62">
</dataflow>
<dataflow id="386" from="j_mid2_cast" to="add_ln39_3" fromId="59" toId="62">
</dataflow>
<dataflow id="387" from="j_cast" to="add_ln39" fromId="54" toId="63">
</dataflow>
<dataflow id="388" from="mul_ln37" to="add_ln39" fromId="55" toId="63">
</dataflow>
<dataflow id="389" from="add_ln39" to="trunc_ln39" fromId="63" toId="64">
</dataflow>
<dataflow id="391" from="_ssdm_op_PartSelect.i13.i14.i32.i32" to="tmp_3" fromId="390" toId="65">
</dataflow>
<dataflow id="392" from="add_ln39" to="tmp_3" fromId="63" toId="65">
</dataflow>
<dataflow id="393" from="StgValue_255" to="tmp_3" fromId="255" toId="65">
</dataflow>
<dataflow id="395" from="StgValue_394" to="tmp_3" fromId="394" toId="65">
</dataflow>
<dataflow id="397" from="_ssdm_op_BitConcatenate.i15.i13.i2" to="and_ln" fromId="396" toId="66">
</dataflow>
<dataflow id="398" from="tmp_3" to="and_ln" fromId="65" toId="66">
</dataflow>
<dataflow id="400" from="StgValue_399" to="and_ln" fromId="399" toId="66">
</dataflow>
<dataflow id="401" from="and_ln" to="zext_ln39" fromId="66" toId="67">
</dataflow>
<dataflow id="403" from="_ssdm_op_PartSelect.i2.i14.i32.i32" to="tmp_4" fromId="402" toId="68">
</dataflow>
<dataflow id="404" from="add_ln39" to="tmp_4" fromId="63" toId="68">
</dataflow>
<dataflow id="405" from="StgValue_255" to="tmp_4" fromId="255" toId="68">
</dataflow>
<dataflow id="407" from="StgValue_406" to="tmp_4" fromId="406" toId="68">
</dataflow>
<dataflow id="408" from="zext_ln39" to="add_ln39_1" fromId="67" toId="69">
</dataflow>
<dataflow id="409" from="MatA_DRAM_read" to="add_ln39_1" fromId="23" toId="69">
</dataflow>
<dataflow id="411" from="_ssdm_op_PartSelect.i60.i64.i32.i32" to="trunc_ln39_4" fromId="410" toId="70">
</dataflow>
<dataflow id="412" from="add_ln39_1" to="trunc_ln39_4" fromId="69" toId="70">
</dataflow>
<dataflow id="414" from="StgValue_413" to="trunc_ln39_4" fromId="413" toId="70">
</dataflow>
<dataflow id="416" from="StgValue_415" to="trunc_ln39_4" fromId="415" toId="70">
</dataflow>
<dataflow id="417" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="71">
</dataflow>
<dataflow id="418" from="StgValue_354" to="empty_46" fromId="354" toId="71">
</dataflow>
<dataflow id="419" from="mul_ln39" to="add_ln39_3" fromId="61" toId="72">
</dataflow>
<dataflow id="420" from="j_mid2_cast" to="add_ln39_3" fromId="59" toId="72">
</dataflow>
<dataflow id="421" from="trunc_ln39_4" to="sext_ln39" fromId="70" toId="73">
</dataflow>
<dataflow id="422" from="mem" to="mem_addr" fromId="232" toId="74">
</dataflow>
<dataflow id="423" from="sext_ln39" to="mem_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="425" from="_ssdm_op_ReadReq.m_axi.i128P1A" to="mem_load_req" fromId="424" toId="75">
</dataflow>
<dataflow id="426" from="mem_addr" to="mem_load_req" fromId="74" toId="75">
</dataflow>
<dataflow id="427" from="StgValue_255" to="mem_load_req" fromId="255" toId="75">
</dataflow>
<dataflow id="428" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="76">
</dataflow>
<dataflow id="429" from="StgValue_354" to="empty_46" fromId="354" toId="76">
</dataflow>
<dataflow id="430" from="_ssdm_op_ReadReq.m_axi.i128P1A" to="mem_load_req" fromId="424" toId="77">
</dataflow>
<dataflow id="431" from="mem_addr" to="mem_load_req" fromId="74" toId="77">
</dataflow>
<dataflow id="432" from="StgValue_255" to="mem_load_req" fromId="255" toId="77">
</dataflow>
<dataflow id="433" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="78">
</dataflow>
<dataflow id="434" from="StgValue_354" to="empty_46" fromId="354" toId="78">
</dataflow>
<dataflow id="435" from="_ssdm_op_ReadReq.m_axi.i128P1A" to="mem_load_req" fromId="424" toId="79">
</dataflow>
<dataflow id="436" from="mem_addr" to="mem_load_req" fromId="74" toId="79">
</dataflow>
<dataflow id="437" from="StgValue_255" to="mem_load_req" fromId="255" toId="79">
</dataflow>
<dataflow id="438" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="80">
</dataflow>
<dataflow id="439" from="StgValue_354" to="empty_46" fromId="354" toId="80">
</dataflow>
<dataflow id="440" from="_ssdm_op_ReadReq.m_axi.i128P1A" to="mem_load_req" fromId="424" toId="81">
</dataflow>
<dataflow id="441" from="mem_addr" to="mem_load_req" fromId="74" toId="81">
</dataflow>
<dataflow id="442" from="StgValue_255" to="mem_load_req" fromId="255" toId="81">
</dataflow>
<dataflow id="443" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="82">
</dataflow>
<dataflow id="444" from="StgValue_354" to="empty_46" fromId="354" toId="82">
</dataflow>
<dataflow id="445" from="_ssdm_op_ReadReq.m_axi.i128P1A" to="mem_load_req" fromId="424" toId="83">
</dataflow>
<dataflow id="446" from="mem_addr" to="mem_load_req" fromId="74" toId="83">
</dataflow>
<dataflow id="447" from="StgValue_255" to="mem_load_req" fromId="255" toId="83">
</dataflow>
<dataflow id="448" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="84">
</dataflow>
<dataflow id="449" from="StgValue_354" to="empty_46" fromId="354" toId="84">
</dataflow>
<dataflow id="450" from="_ssdm_op_ReadReq.m_axi.i128P1A" to="mem_load_req" fromId="424" toId="85">
</dataflow>
<dataflow id="451" from="mem_addr" to="mem_load_req" fromId="74" toId="85">
</dataflow>
<dataflow id="452" from="StgValue_255" to="mem_load_req" fromId="255" toId="85">
</dataflow>
<dataflow id="453" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="86">
</dataflow>
<dataflow id="454" from="StgValue_354" to="empty_46" fromId="354" toId="86">
</dataflow>
<dataflow id="455" from="_ssdm_op_ReadReq.m_axi.i128P1A" to="mem_load_req" fromId="424" toId="87">
</dataflow>
<dataflow id="456" from="mem_addr" to="mem_load_req" fromId="74" toId="87">
</dataflow>
<dataflow id="457" from="StgValue_255" to="mem_load_req" fromId="255" toId="87">
</dataflow>
<dataflow id="458" from="i_cast_mid2_v" to="empty_46" fromId="40" toId="88">
</dataflow>
<dataflow id="459" from="StgValue_354" to="empty_46" fromId="354" toId="88">
</dataflow>
<dataflow id="460" from="empty_46" to="empty_47" fromId="88" toId="89">
</dataflow>
<dataflow id="462" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="and_ln39_1" fromId="461" toId="90">
</dataflow>
<dataflow id="463" from="tmp_4" to="and_ln39_1" fromId="68" toId="90">
</dataflow>
<dataflow id="464" from="StgValue_399" to="and_ln39_1" fromId="399" toId="90">
</dataflow>
<dataflow id="466" from="_ssdm_op_Read.m_axi.i128P1A" to="mem_addr_read" fromId="465" toId="91">
</dataflow>
<dataflow id="467" from="mem_addr" to="mem_addr_read" fromId="74" toId="91">
</dataflow>
<dataflow id="468" from="and_ln39_1" to="add_ln39_2" fromId="90" toId="92">
</dataflow>
<dataflow id="469" from="trunc_ln_read" to="add_ln39_2" fromId="22" toId="92">
</dataflow>
<dataflow id="470" from="empty_47" to="switch_ln39" fromId="89" toId="93">
</dataflow>
<dataflow id="472" from="StgValue_471" to="switch_ln39" fromId="471" toId="93">
</dataflow>
<dataflow id="474" from="StgValue_473" to="switch_ln39" fromId="473" toId="93">
</dataflow>
<dataflow id="476" from="StgValue_475" to="switch_ln39" fromId="475" toId="93">
</dataflow>
<dataflow id="478" from="StgValue_477" to="switch_ln39" fromId="477" toId="93">
</dataflow>
<dataflow id="480" from="StgValue_479" to="switch_ln39" fromId="479" toId="93">
</dataflow>
<dataflow id="482" from="StgValue_481" to="switch_ln39" fromId="481" toId="93">
</dataflow>
<dataflow id="484" from="StgValue_483" to="switch_ln39" fromId="483" toId="93">
</dataflow>
<dataflow id="486" from="StgValue_485" to="switch_ln39" fromId="485" toId="93">
</dataflow>
<dataflow id="488" from="StgValue_487" to="switch_ln39" fromId="487" toId="93">
</dataflow>
<dataflow id="490" from="StgValue_489" to="switch_ln39" fromId="489" toId="93">
</dataflow>
<dataflow id="492" from="StgValue_491" to="switch_ln39" fromId="491" toId="93">
</dataflow>
<dataflow id="494" from="StgValue_493" to="switch_ln39" fromId="493" toId="93">
</dataflow>
<dataflow id="496" from="StgValue_495" to="switch_ln39" fromId="495" toId="93">
</dataflow>
<dataflow id="498" from="StgValue_497" to="switch_ln39" fromId="497" toId="93">
</dataflow>
<dataflow id="500" from="StgValue_499" to="switch_ln39" fromId="499" toId="93">
</dataflow>
<dataflow id="502" from="StgValue_501" to="switch_ln39" fromId="501" toId="93">
</dataflow>
<dataflow id="504" from="StgValue_503" to="switch_ln39" fromId="503" toId="93">
</dataflow>
<dataflow id="506" from="StgValue_505" to="switch_ln39" fromId="505" toId="93">
</dataflow>
<dataflow id="508" from="StgValue_507" to="switch_ln39" fromId="507" toId="93">
</dataflow>
<dataflow id="510" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="shl_ln39_1" fromId="509" toId="94">
</dataflow>
<dataflow id="511" from="add_ln39_2" to="shl_ln39_1" fromId="92" toId="94">
</dataflow>
<dataflow id="513" from="StgValue_512" to="shl_ln39_1" fromId="512" toId="94">
</dataflow>
<dataflow id="514" from="shl_ln39_1" to="zext_ln39_1" fromId="94" toId="95">
</dataflow>
<dataflow id="515" from="mem_addr_read" to="lshr_ln39" fromId="91" toId="96">
</dataflow>
<dataflow id="516" from="zext_ln39_1" to="lshr_ln39" fromId="95" toId="96">
</dataflow>
<dataflow id="517" from="lshr_ln39" to="trunc_ln39_1" fromId="96" toId="97">
</dataflow>
<dataflow id="518" from="shiftreg25" to="shiftreg25_load" fromId="17" toId="99">
</dataflow>
<dataflow id="520" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="519" toId="100">
</dataflow>
<dataflow id="522" from="MAT_A_ROWS_MAT_A_COLS_str" to="specloopname_ln0" fromId="521" toId="100">
</dataflow>
<dataflow id="524" from="_ssdm_op_SpecLoopTripCount" to="empty_45" fromId="523" toId="101">
</dataflow>
<dataflow id="526" from="StgValue_525" to="empty_45" fromId="525" toId="101">
</dataflow>
<dataflow id="527" from="StgValue_525" to="empty_45" fromId="525" toId="101">
</dataflow>
<dataflow id="528" from="StgValue_525" to="empty_45" fromId="525" toId="101">
</dataflow>
<dataflow id="529" from="icmp_ln37" to="shiftreg25_mid2" fromId="38" toId="102">
</dataflow>
<dataflow id="530" from="StgValue_302" to="shiftreg25_mid2" fromId="302" toId="102">
</dataflow>
<dataflow id="531" from="shiftreg25_load" to="shiftreg25_mid2" fromId="99" toId="102">
</dataflow>
<dataflow id="532" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="309" toId="103">
</dataflow>
<dataflow id="533" from="StgValue_284" to="specpipeline_ln0" fromId="284" toId="103">
</dataflow>
<dataflow id="534" from="StgValue_265" to="specpipeline_ln0" fromId="265" toId="103">
</dataflow>
<dataflow id="535" from="StgValue_255" to="specpipeline_ln0" fromId="255" toId="103">
</dataflow>
<dataflow id="536" from="StgValue_265" to="specpipeline_ln0" fromId="265" toId="103">
</dataflow>
<dataflow id="537" from="p_str" to="specpipeline_ln0" fromId="315" toId="103">
</dataflow>
<dataflow id="538" from="shiftreg25_mid2" to="shiftreg25_cast" fromId="102" toId="104">
</dataflow>
<dataflow id="539" from="add_ln39_3" to="zext_ln39_3" fromId="72" toId="105">
</dataflow>
<dataflow id="540" from="MatA_V" to="MatA_V_addr" fromId="233" toId="106">
</dataflow>
<dataflow id="542" from="StgValue_541" to="MatA_V_addr" fromId="541" toId="106">
</dataflow>
<dataflow id="543" from="zext_ln39_3" to="MatA_V_addr" fromId="105" toId="106">
</dataflow>
<dataflow id="544" from="MatA_V_1" to="MatA_V_1_addr" fromId="234" toId="107">
</dataflow>
<dataflow id="545" from="StgValue_541" to="MatA_V_1_addr" fromId="541" toId="107">
</dataflow>
<dataflow id="546" from="zext_ln39_3" to="MatA_V_1_addr" fromId="105" toId="107">
</dataflow>
<dataflow id="547" from="MatA_V_2" to="MatA_V_2_addr" fromId="235" toId="108">
</dataflow>
<dataflow id="548" from="StgValue_541" to="MatA_V_2_addr" fromId="541" toId="108">
</dataflow>
<dataflow id="549" from="zext_ln39_3" to="MatA_V_2_addr" fromId="105" toId="108">
</dataflow>
<dataflow id="550" from="MatA_V_3" to="MatA_V_3_addr" fromId="236" toId="109">
</dataflow>
<dataflow id="551" from="StgValue_541" to="MatA_V_3_addr" fromId="541" toId="109">
</dataflow>
<dataflow id="552" from="zext_ln39_3" to="MatA_V_3_addr" fromId="105" toId="109">
</dataflow>
<dataflow id="553" from="MatA_V_4" to="MatA_V_4_addr" fromId="237" toId="110">
</dataflow>
<dataflow id="554" from="StgValue_541" to="MatA_V_4_addr" fromId="541" toId="110">
</dataflow>
<dataflow id="555" from="zext_ln39_3" to="MatA_V_4_addr" fromId="105" toId="110">
</dataflow>
<dataflow id="556" from="MatA_V_5" to="MatA_V_5_addr" fromId="238" toId="111">
</dataflow>
<dataflow id="557" from="StgValue_541" to="MatA_V_5_addr" fromId="541" toId="111">
</dataflow>
<dataflow id="558" from="zext_ln39_3" to="MatA_V_5_addr" fromId="105" toId="111">
</dataflow>
<dataflow id="559" from="MatA_V_6" to="MatA_V_6_addr" fromId="239" toId="112">
</dataflow>
<dataflow id="560" from="StgValue_541" to="MatA_V_6_addr" fromId="541" toId="112">
</dataflow>
<dataflow id="561" from="zext_ln39_3" to="MatA_V_6_addr" fromId="105" toId="112">
</dataflow>
<dataflow id="562" from="MatA_V_7" to="MatA_V_7_addr" fromId="240" toId="113">
</dataflow>
<dataflow id="563" from="StgValue_541" to="MatA_V_7_addr" fromId="541" toId="113">
</dataflow>
<dataflow id="564" from="zext_ln39_3" to="MatA_V_7_addr" fromId="105" toId="113">
</dataflow>
<dataflow id="565" from="MatA_V_8" to="MatA_V_8_addr" fromId="241" toId="114">
</dataflow>
<dataflow id="566" from="StgValue_541" to="MatA_V_8_addr" fromId="541" toId="114">
</dataflow>
<dataflow id="567" from="zext_ln39_3" to="MatA_V_8_addr" fromId="105" toId="114">
</dataflow>
<dataflow id="568" from="MatA_V_9" to="MatA_V_9_addr" fromId="242" toId="115">
</dataflow>
<dataflow id="569" from="StgValue_541" to="MatA_V_9_addr" fromId="541" toId="115">
</dataflow>
<dataflow id="570" from="zext_ln39_3" to="MatA_V_9_addr" fromId="105" toId="115">
</dataflow>
<dataflow id="571" from="MatA_V_10" to="MatA_V_10_addr" fromId="243" toId="116">
</dataflow>
<dataflow id="572" from="StgValue_541" to="MatA_V_10_addr" fromId="541" toId="116">
</dataflow>
<dataflow id="573" from="zext_ln39_3" to="MatA_V_10_addr" fromId="105" toId="116">
</dataflow>
<dataflow id="574" from="MatA_V_11" to="MatA_V_11_addr" fromId="244" toId="117">
</dataflow>
<dataflow id="575" from="StgValue_541" to="MatA_V_11_addr" fromId="541" toId="117">
</dataflow>
<dataflow id="576" from="zext_ln39_3" to="MatA_V_11_addr" fromId="105" toId="117">
</dataflow>
<dataflow id="577" from="MatA_V_12" to="MatA_V_12_addr" fromId="245" toId="118">
</dataflow>
<dataflow id="578" from="StgValue_541" to="MatA_V_12_addr" fromId="541" toId="118">
</dataflow>
<dataflow id="579" from="zext_ln39_3" to="MatA_V_12_addr" fromId="105" toId="118">
</dataflow>
<dataflow id="580" from="MatA_V_13" to="MatA_V_13_addr" fromId="246" toId="119">
</dataflow>
<dataflow id="581" from="StgValue_541" to="MatA_V_13_addr" fromId="541" toId="119">
</dataflow>
<dataflow id="582" from="zext_ln39_3" to="MatA_V_13_addr" fromId="105" toId="119">
</dataflow>
<dataflow id="583" from="MatA_V_14" to="MatA_V_14_addr" fromId="247" toId="120">
</dataflow>
<dataflow id="584" from="StgValue_541" to="MatA_V_14_addr" fromId="541" toId="120">
</dataflow>
<dataflow id="585" from="zext_ln39_3" to="MatA_V_14_addr" fromId="105" toId="120">
</dataflow>
<dataflow id="586" from="MatA_V_15" to="MatA_V_15_addr" fromId="248" toId="121">
</dataflow>
<dataflow id="587" from="StgValue_541" to="MatA_V_15_addr" fromId="541" toId="121">
</dataflow>
<dataflow id="588" from="zext_ln39_3" to="MatA_V_15_addr" fromId="105" toId="121">
</dataflow>
<dataflow id="589" from="MatA_V_16" to="MatA_V_16_addr" fromId="249" toId="122">
</dataflow>
<dataflow id="590" from="StgValue_541" to="MatA_V_16_addr" fromId="541" toId="122">
</dataflow>
<dataflow id="591" from="zext_ln39_3" to="MatA_V_16_addr" fromId="105" toId="122">
</dataflow>
<dataflow id="592" from="MatA_V_17" to="MatA_V_17_addr" fromId="250" toId="123">
</dataflow>
<dataflow id="593" from="StgValue_541" to="MatA_V_17_addr" fromId="541" toId="123">
</dataflow>
<dataflow id="594" from="zext_ln39_3" to="MatA_V_17_addr" fromId="105" toId="123">
</dataflow>
<dataflow id="595" from="MatA_V_18" to="MatA_V_18_addr" fromId="251" toId="124">
</dataflow>
<dataflow id="596" from="StgValue_541" to="MatA_V_18_addr" fromId="541" toId="124">
</dataflow>
<dataflow id="597" from="zext_ln39_3" to="MatA_V_18_addr" fromId="105" toId="124">
</dataflow>
<dataflow id="598" from="MatA_V_19" to="MatA_V_19_addr" fromId="252" toId="125">
</dataflow>
<dataflow id="599" from="StgValue_541" to="MatA_V_19_addr" fromId="541" toId="125">
</dataflow>
<dataflow id="600" from="zext_ln39_3" to="MatA_V_19_addr" fromId="105" toId="125">
</dataflow>
<dataflow id="601" from="_ssdm_op_SpecLoopName" to="specloopname_ln37" fromId="519" toId="126">
</dataflow>
<dataflow id="603" from="empty_4" to="specloopname_ln37" fromId="602" toId="126">
</dataflow>
<dataflow id="604" from="trunc_ln39" to="br_ln39" fromId="64" toId="127">
</dataflow>
<dataflow id="605" from="trunc_ln39_1" to="empty" fromId="97" toId="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="606" from="br_ln39" to="empty" fromId="98" toId="128">
</dataflow>
<dataflow id="607" from="shiftreg25_cast" to="empty" fromId="104" toId="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="trunc_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="608" from="br_ln39" to="empty" fromId="127" toId="128">
</dataflow>
<dataflow id="609" from="empty" to="trunc_ln39_2" fromId="128" toId="129">
</dataflow>
<dataflow id="611" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="trunc_ln39_6" fromId="610" toId="130">
</dataflow>
<dataflow id="612" from="empty" to="trunc_ln39_6" fromId="128" toId="130">
</dataflow>
<dataflow id="613" from="StgValue_277" to="trunc_ln39_6" fromId="277" toId="130">
</dataflow>
<dataflow id="615" from="StgValue_614" to="trunc_ln39_6" fromId="614" toId="130">
</dataflow>
<dataflow id="616" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="131">
</dataflow>
<dataflow id="617" from="MatA_V_18_addr" to="store_ln39" fromId="124" toId="131">
</dataflow>
<dataflow id="618" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="133">
</dataflow>
<dataflow id="619" from="MatA_V_17_addr" to="store_ln39" fromId="123" toId="133">
</dataflow>
<dataflow id="620" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="135">
</dataflow>
<dataflow id="621" from="MatA_V_16_addr" to="store_ln39" fromId="122" toId="135">
</dataflow>
<dataflow id="622" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="137">
</dataflow>
<dataflow id="623" from="MatA_V_15_addr" to="store_ln39" fromId="121" toId="137">
</dataflow>
<dataflow id="624" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="139">
</dataflow>
<dataflow id="625" from="MatA_V_14_addr" to="store_ln39" fromId="120" toId="139">
</dataflow>
<dataflow id="626" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="141">
</dataflow>
<dataflow id="627" from="MatA_V_13_addr" to="store_ln39" fromId="119" toId="141">
</dataflow>
<dataflow id="628" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="143">
</dataflow>
<dataflow id="629" from="MatA_V_12_addr" to="store_ln39" fromId="118" toId="143">
</dataflow>
<dataflow id="630" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="145">
</dataflow>
<dataflow id="631" from="MatA_V_11_addr" to="store_ln39" fromId="117" toId="145">
</dataflow>
<dataflow id="632" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="147">
</dataflow>
<dataflow id="633" from="MatA_V_10_addr" to="store_ln39" fromId="116" toId="147">
</dataflow>
<dataflow id="634" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="149">
</dataflow>
<dataflow id="635" from="MatA_V_9_addr" to="store_ln39" fromId="115" toId="149">
</dataflow>
<dataflow id="636" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="151">
</dataflow>
<dataflow id="637" from="MatA_V_8_addr" to="store_ln39" fromId="114" toId="151">
</dataflow>
<dataflow id="638" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="153">
</dataflow>
<dataflow id="639" from="MatA_V_7_addr" to="store_ln39" fromId="113" toId="153">
</dataflow>
<dataflow id="640" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="155">
</dataflow>
<dataflow id="641" from="MatA_V_6_addr" to="store_ln39" fromId="112" toId="155">
</dataflow>
<dataflow id="642" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="157">
</dataflow>
<dataflow id="643" from="MatA_V_5_addr" to="store_ln39" fromId="111" toId="157">
</dataflow>
<dataflow id="644" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="159">
</dataflow>
<dataflow id="645" from="MatA_V_4_addr" to="store_ln39" fromId="110" toId="159">
</dataflow>
<dataflow id="646" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="161">
</dataflow>
<dataflow id="647" from="MatA_V_3_addr" to="store_ln39" fromId="109" toId="161">
</dataflow>
<dataflow id="648" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="163">
</dataflow>
<dataflow id="649" from="MatA_V_2_addr" to="store_ln39" fromId="108" toId="163">
</dataflow>
<dataflow id="650" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="165">
</dataflow>
<dataflow id="651" from="MatA_V_1_addr" to="store_ln39" fromId="107" toId="165">
</dataflow>
<dataflow id="652" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="167">
</dataflow>
<dataflow id="653" from="MatA_V_addr" to="store_ln39" fromId="106" toId="167">
</dataflow>
<dataflow id="654" from="trunc_ln39_2" to="store_ln39" fromId="129" toId="169">
</dataflow>
<dataflow id="655" from="MatA_V_19_addr" to="store_ln39" fromId="125" toId="169">
</dataflow>
<dataflow id="656" from="trunc_ln39_6" to="store_ln37" fromId="130" toId="171">
</dataflow>
<dataflow id="657" from="shiftreg25" to="store_ln37" fromId="17" toId="171">
</dataflow>
<dataflow id="658" from="icmp_ln35" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="659" from="icmp_ln35" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="660" from="icmp_ln35" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="661" from="icmp_ln35" to="StgValue_5" fromId="32" toId="5">
</dataflow>
<dataflow id="662" from="trunc_ln39" to="StgValue_5" fromId="64" toId="5">
</dataflow>
<dataflow id="663" from="icmp_ln35" to="StgValue_6" fromId="32" toId="6">
</dataflow>
<dataflow id="664" from="trunc_ln39" to="StgValue_6" fromId="64" toId="6">
</dataflow>
<dataflow id="665" from="icmp_ln35" to="StgValue_7" fromId="32" toId="7">
</dataflow>
<dataflow id="666" from="trunc_ln39" to="StgValue_7" fromId="64" toId="7">
</dataflow>
<dataflow id="667" from="icmp_ln35" to="StgValue_8" fromId="32" toId="8">
</dataflow>
<dataflow id="668" from="trunc_ln39" to="StgValue_8" fromId="64" toId="8">
</dataflow>
<dataflow id="669" from="icmp_ln35" to="StgValue_9" fromId="32" toId="9">
</dataflow>
<dataflow id="670" from="trunc_ln39" to="StgValue_9" fromId="64" toId="9">
</dataflow>
<dataflow id="671" from="icmp_ln35" to="StgValue_10" fromId="32" toId="10">
</dataflow>
<dataflow id="672" from="trunc_ln39" to="StgValue_10" fromId="64" toId="10">
</dataflow>
<dataflow id="673" from="icmp_ln35" to="StgValue_11" fromId="32" toId="11">
</dataflow>
<dataflow id="674" from="trunc_ln39" to="StgValue_11" fromId="64" toId="11">
</dataflow>
<dataflow id="675" from="icmp_ln35" to="StgValue_12" fromId="32" toId="12">
</dataflow>
<dataflow id="676" from="trunc_ln39" to="StgValue_12" fromId="64" toId="12">
</dataflow>
<dataflow id="677" from="icmp_ln35" to="StgValue_13" fromId="32" toId="13">
</dataflow>
<dataflow id="678" from="trunc_ln39" to="StgValue_13" fromId="64" toId="13">
</dataflow>
<dataflow id="679" from="icmp_ln35" to="StgValue_14" fromId="32" toId="14">
</dataflow>
<dataflow id="680" from="trunc_ln39" to="StgValue_14" fromId="64" toId="14">
</dataflow>
<dataflow id="681" from="icmp_ln35" to="StgValue_15" fromId="32" toId="15">
</dataflow>
<dataflow id="682" from="icmp_ln37" to="StgValue_15" fromId="38" toId="15">
</dataflow>
<dataflow id="683" from="empty_47" to="StgValue_15" fromId="89" toId="15">
</dataflow>
<dataflow id="684" from="trunc_ln39" to="StgValue_15" fromId="64" toId="15">
</dataflow>
</dataflows>


</stg>
