
RTC_DS1307.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005acc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000160  00800060  00005acc  00005b60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000006d  008001c0  008001c0  00005cc0  2**0
                  ALLOC
  3 .stab         0000858c  00000000  00000000  00005cc0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000038c2  00000000  00000000  0000e24c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e0  00000000  00000000  00011b0e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000232  00000000  00000000  00011cee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002891  00000000  00000000  00011f20  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001628  00000000  00000000  000147b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000013de  00000000  00000000  00015dd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000200  00000000  00000000  000171b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000030f  00000000  00000000  000173b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a56  00000000  00000000  000176c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0001811d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 32 11 	jmp	0x2264	; 0x2264 <__vector_1>
       8:	0c 94 65 11 	jmp	0x22ca	; 0x22ca <__vector_2>
       c:	0c 94 98 11 	jmp	0x2330	; 0x2330 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 6a 0d 	jmp	0x1ad4	; 0x1ad4 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 f0 0c 	jmp	0x19e0	; 0x19e0 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 46 09 	jmp	0x128c	; 0x128c <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 f3 17 	jmp	0x2fe6	; 0x2fe6 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ec       	ldi	r30, 0xCC	; 204
      68:	fa e5       	ldi	r31, 0x5A	; 90
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 3c       	cpi	r26, 0xC0	; 192
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a0 ec       	ldi	r26, 0xC0	; 192
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 32       	cpi	r26, 0x2D	; 45
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 6a 2b 	call	0x56d4	; 0x56d4 <main>
      8a:	0c 94 64 2d 	jmp	0x5ac8	; 0x5ac8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 25 04 	call	0x84a	; 0x84a <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2d 2d 	jmp	0x5a5a	; 0x5a5a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	aa e7       	ldi	r26, 0x7A	; 122
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 49 2d 	jmp	0x5a92	; 0x5a92 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 39 2d 	jmp	0x5a72	; 0x5a72 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 55 2d 	jmp	0x5aaa	; 0x5aaa <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 39 2d 	jmp	0x5a72	; 0x5a72 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 55 2d 	jmp	0x5aaa	; 0x5aaa <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2d 2d 	jmp	0x5a5a	; 0x5a5a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8a e7       	ldi	r24, 0x7A	; 122
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 49 2d 	jmp	0x5a92	; 0x5a92 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 35 2d 	jmp	0x5a6a	; 0x5a6a <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6a e7       	ldi	r22, 0x7A	; 122
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 51 2d 	jmp	0x5aa2	; 0x5aa2 <__epilogue_restores__+0x10>

0000078a <__eqsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 39 2d 	jmp	0x5a72	; 0x5a72 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__eqsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__eqsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__eqsf2+0x58>
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 55 2d 	jmp	0x5aaa	; 0x5aaa <__epilogue_restores__+0x18>

000007ea <__gtsf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 39 2d 	jmp	0x5a72	; 0x5a72 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gtsf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gtsf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gtsf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 55 2d 	jmp	0x5aaa	; 0x5aaa <__epilogue_restores__+0x18>

0000084a <__gesf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 39 2d 	jmp	0x5a72	; 0x5a72 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	8f ef       	ldi	r24, 0xFF	; 255
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 55 2d 	jmp	0x5aaa	; 0x5aaa <__epilogue_restores__+0x18>

000008aa <__ltsf2>:
     8aa:	a8 e1       	ldi	r26, 0x18	; 24
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 39 2d 	jmp	0x5a72	; 0x5a72 <__prologue_saves__+0x18>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	2d 83       	std	Y+5, r18	; 0x05
     8c0:	3e 83       	std	Y+6, r19	; 0x06
     8c2:	4f 83       	std	Y+7, r20	; 0x07
     8c4:	58 87       	std	Y+8, r21	; 0x08
     8c6:	89 e0       	ldi	r24, 0x09	; 9
     8c8:	e8 2e       	mov	r14, r24
     8ca:	f1 2c       	mov	r15, r1
     8cc:	ec 0e       	add	r14, r28
     8ce:	fd 1e       	adc	r15, r29
     8d0:	ce 01       	movw	r24, r28
     8d2:	01 96       	adiw	r24, 0x01	; 1
     8d4:	b7 01       	movw	r22, r14
     8d6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     8da:	8e 01       	movw	r16, r28
     8dc:	0f 5e       	subi	r16, 0xEF	; 239
     8de:	1f 4f       	sbci	r17, 0xFF	; 255
     8e0:	ce 01       	movw	r24, r28
     8e2:	05 96       	adiw	r24, 0x05	; 5
     8e4:	b8 01       	movw	r22, r16
     8e6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     8ea:	89 85       	ldd	r24, Y+9	; 0x09
     8ec:	82 30       	cpi	r24, 0x02	; 2
     8ee:	40 f0       	brcs	.+16     	; 0x900 <__ltsf2+0x56>
     8f0:	89 89       	ldd	r24, Y+17	; 0x11
     8f2:	82 30       	cpi	r24, 0x02	; 2
     8f4:	28 f0       	brcs	.+10     	; 0x900 <__ltsf2+0x56>
     8f6:	c7 01       	movw	r24, r14
     8f8:	b8 01       	movw	r22, r16
     8fa:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <__ltsf2+0x58>
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	68 96       	adiw	r28, 0x18	; 24
     904:	e6 e0       	ldi	r30, 0x06	; 6
     906:	0c 94 55 2d 	jmp	0x5aaa	; 0x5aaa <__epilogue_restores__+0x18>

0000090a <__floatsisf>:
     90a:	a8 e0       	ldi	r26, 0x08	; 8
     90c:	b0 e0       	ldi	r27, 0x00	; 0
     90e:	eb e8       	ldi	r30, 0x8B	; 139
     910:	f4 e0       	ldi	r31, 0x04	; 4
     912:	0c 94 36 2d 	jmp	0x5a6c	; 0x5a6c <__prologue_saves__+0x12>
     916:	9b 01       	movw	r18, r22
     918:	ac 01       	movw	r20, r24
     91a:	83 e0       	ldi	r24, 0x03	; 3
     91c:	89 83       	std	Y+1, r24	; 0x01
     91e:	da 01       	movw	r26, r20
     920:	c9 01       	movw	r24, r18
     922:	88 27       	eor	r24, r24
     924:	b7 fd       	sbrc	r27, 7
     926:	83 95       	inc	r24
     928:	99 27       	eor	r25, r25
     92a:	aa 27       	eor	r26, r26
     92c:	bb 27       	eor	r27, r27
     92e:	b8 2e       	mov	r11, r24
     930:	21 15       	cp	r18, r1
     932:	31 05       	cpc	r19, r1
     934:	41 05       	cpc	r20, r1
     936:	51 05       	cpc	r21, r1
     938:	19 f4       	brne	.+6      	; 0x940 <__floatsisf+0x36>
     93a:	82 e0       	ldi	r24, 0x02	; 2
     93c:	89 83       	std	Y+1, r24	; 0x01
     93e:	3a c0       	rjmp	.+116    	; 0x9b4 <__floatsisf+0xaa>
     940:	88 23       	and	r24, r24
     942:	a9 f0       	breq	.+42     	; 0x96e <__floatsisf+0x64>
     944:	20 30       	cpi	r18, 0x00	; 0
     946:	80 e0       	ldi	r24, 0x00	; 0
     948:	38 07       	cpc	r19, r24
     94a:	80 e0       	ldi	r24, 0x00	; 0
     94c:	48 07       	cpc	r20, r24
     94e:	80 e8       	ldi	r24, 0x80	; 128
     950:	58 07       	cpc	r21, r24
     952:	29 f4       	brne	.+10     	; 0x95e <__floatsisf+0x54>
     954:	60 e0       	ldi	r22, 0x00	; 0
     956:	70 e0       	ldi	r23, 0x00	; 0
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	9f ec       	ldi	r25, 0xCF	; 207
     95c:	30 c0       	rjmp	.+96     	; 0x9be <__floatsisf+0xb4>
     95e:	ee 24       	eor	r14, r14
     960:	ff 24       	eor	r15, r15
     962:	87 01       	movw	r16, r14
     964:	e2 1a       	sub	r14, r18
     966:	f3 0a       	sbc	r15, r19
     968:	04 0b       	sbc	r16, r20
     96a:	15 0b       	sbc	r17, r21
     96c:	02 c0       	rjmp	.+4      	; 0x972 <__floatsisf+0x68>
     96e:	79 01       	movw	r14, r18
     970:	8a 01       	movw	r16, r20
     972:	8e e1       	ldi	r24, 0x1E	; 30
     974:	c8 2e       	mov	r12, r24
     976:	d1 2c       	mov	r13, r1
     978:	dc 82       	std	Y+4, r13	; 0x04
     97a:	cb 82       	std	Y+3, r12	; 0x03
     97c:	ed 82       	std	Y+5, r14	; 0x05
     97e:	fe 82       	std	Y+6, r15	; 0x06
     980:	0f 83       	std	Y+7, r16	; 0x07
     982:	18 87       	std	Y+8, r17	; 0x08
     984:	c8 01       	movw	r24, r16
     986:	b7 01       	movw	r22, r14
     988:	0e 94 b0 05 	call	0xb60	; 0xb60 <__clzsi2>
     98c:	01 97       	sbiw	r24, 0x01	; 1
     98e:	18 16       	cp	r1, r24
     990:	19 06       	cpc	r1, r25
     992:	84 f4       	brge	.+32     	; 0x9b4 <__floatsisf+0xaa>
     994:	08 2e       	mov	r0, r24
     996:	04 c0       	rjmp	.+8      	; 0x9a0 <__floatsisf+0x96>
     998:	ee 0c       	add	r14, r14
     99a:	ff 1c       	adc	r15, r15
     99c:	00 1f       	adc	r16, r16
     99e:	11 1f       	adc	r17, r17
     9a0:	0a 94       	dec	r0
     9a2:	d2 f7       	brpl	.-12     	; 0x998 <__floatsisf+0x8e>
     9a4:	ed 82       	std	Y+5, r14	; 0x05
     9a6:	fe 82       	std	Y+6, r15	; 0x06
     9a8:	0f 83       	std	Y+7, r16	; 0x07
     9aa:	18 87       	std	Y+8, r17	; 0x08
     9ac:	c8 1a       	sub	r12, r24
     9ae:	d9 0a       	sbc	r13, r25
     9b0:	dc 82       	std	Y+4, r13	; 0x04
     9b2:	cb 82       	std	Y+3, r12	; 0x03
     9b4:	ba 82       	std	Y+2, r11	; 0x02
     9b6:	ce 01       	movw	r24, r28
     9b8:	01 96       	adiw	r24, 0x01	; 1
     9ba:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     9be:	28 96       	adiw	r28, 0x08	; 8
     9c0:	e9 e0       	ldi	r30, 0x09	; 9
     9c2:	0c 94 52 2d 	jmp	0x5aa4	; 0x5aa4 <__epilogue_restores__+0x12>

000009c6 <__fixsfsi>:
     9c6:	ac e0       	ldi	r26, 0x0C	; 12
     9c8:	b0 e0       	ldi	r27, 0x00	; 0
     9ca:	e9 ee       	ldi	r30, 0xE9	; 233
     9cc:	f4 e0       	ldi	r31, 0x04	; 4
     9ce:	0c 94 3d 2d 	jmp	0x5a7a	; 0x5a7a <__prologue_saves__+0x20>
     9d2:	69 83       	std	Y+1, r22	; 0x01
     9d4:	7a 83       	std	Y+2, r23	; 0x02
     9d6:	8b 83       	std	Y+3, r24	; 0x03
     9d8:	9c 83       	std	Y+4, r25	; 0x04
     9da:	ce 01       	movw	r24, r28
     9dc:	01 96       	adiw	r24, 0x01	; 1
     9de:	be 01       	movw	r22, r28
     9e0:	6b 5f       	subi	r22, 0xFB	; 251
     9e2:	7f 4f       	sbci	r23, 0xFF	; 255
     9e4:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     9e8:	8d 81       	ldd	r24, Y+5	; 0x05
     9ea:	82 30       	cpi	r24, 0x02	; 2
     9ec:	61 f1       	breq	.+88     	; 0xa46 <__fixsfsi+0x80>
     9ee:	82 30       	cpi	r24, 0x02	; 2
     9f0:	50 f1       	brcs	.+84     	; 0xa46 <__fixsfsi+0x80>
     9f2:	84 30       	cpi	r24, 0x04	; 4
     9f4:	21 f4       	brne	.+8      	; 0x9fe <__fixsfsi+0x38>
     9f6:	8e 81       	ldd	r24, Y+6	; 0x06
     9f8:	88 23       	and	r24, r24
     9fa:	51 f1       	breq	.+84     	; 0xa50 <__fixsfsi+0x8a>
     9fc:	2e c0       	rjmp	.+92     	; 0xa5a <__fixsfsi+0x94>
     9fe:	2f 81       	ldd	r18, Y+7	; 0x07
     a00:	38 85       	ldd	r19, Y+8	; 0x08
     a02:	37 fd       	sbrc	r19, 7
     a04:	20 c0       	rjmp	.+64     	; 0xa46 <__fixsfsi+0x80>
     a06:	6e 81       	ldd	r22, Y+6	; 0x06
     a08:	2f 31       	cpi	r18, 0x1F	; 31
     a0a:	31 05       	cpc	r19, r1
     a0c:	1c f0       	brlt	.+6      	; 0xa14 <__fixsfsi+0x4e>
     a0e:	66 23       	and	r22, r22
     a10:	f9 f0       	breq	.+62     	; 0xa50 <__fixsfsi+0x8a>
     a12:	23 c0       	rjmp	.+70     	; 0xa5a <__fixsfsi+0x94>
     a14:	8e e1       	ldi	r24, 0x1E	; 30
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	82 1b       	sub	r24, r18
     a1a:	93 0b       	sbc	r25, r19
     a1c:	29 85       	ldd	r18, Y+9	; 0x09
     a1e:	3a 85       	ldd	r19, Y+10	; 0x0a
     a20:	4b 85       	ldd	r20, Y+11	; 0x0b
     a22:	5c 85       	ldd	r21, Y+12	; 0x0c
     a24:	04 c0       	rjmp	.+8      	; 0xa2e <__fixsfsi+0x68>
     a26:	56 95       	lsr	r21
     a28:	47 95       	ror	r20
     a2a:	37 95       	ror	r19
     a2c:	27 95       	ror	r18
     a2e:	8a 95       	dec	r24
     a30:	d2 f7       	brpl	.-12     	; 0xa26 <__fixsfsi+0x60>
     a32:	66 23       	and	r22, r22
     a34:	b1 f0       	breq	.+44     	; 0xa62 <__fixsfsi+0x9c>
     a36:	50 95       	com	r21
     a38:	40 95       	com	r20
     a3a:	30 95       	com	r19
     a3c:	21 95       	neg	r18
     a3e:	3f 4f       	sbci	r19, 0xFF	; 255
     a40:	4f 4f       	sbci	r20, 0xFF	; 255
     a42:	5f 4f       	sbci	r21, 0xFF	; 255
     a44:	0e c0       	rjmp	.+28     	; 0xa62 <__fixsfsi+0x9c>
     a46:	20 e0       	ldi	r18, 0x00	; 0
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	40 e0       	ldi	r20, 0x00	; 0
     a4c:	50 e0       	ldi	r21, 0x00	; 0
     a4e:	09 c0       	rjmp	.+18     	; 0xa62 <__fixsfsi+0x9c>
     a50:	2f ef       	ldi	r18, 0xFF	; 255
     a52:	3f ef       	ldi	r19, 0xFF	; 255
     a54:	4f ef       	ldi	r20, 0xFF	; 255
     a56:	5f e7       	ldi	r21, 0x7F	; 127
     a58:	04 c0       	rjmp	.+8      	; 0xa62 <__fixsfsi+0x9c>
     a5a:	20 e0       	ldi	r18, 0x00	; 0
     a5c:	30 e0       	ldi	r19, 0x00	; 0
     a5e:	40 e0       	ldi	r20, 0x00	; 0
     a60:	50 e8       	ldi	r21, 0x80	; 128
     a62:	b9 01       	movw	r22, r18
     a64:	ca 01       	movw	r24, r20
     a66:	2c 96       	adiw	r28, 0x0c	; 12
     a68:	e2 e0       	ldi	r30, 0x02	; 2
     a6a:	0c 94 59 2d 	jmp	0x5ab2	; 0x5ab2 <__epilogue_restores__+0x20>

00000a6e <__floatunsisf>:
     a6e:	a8 e0       	ldi	r26, 0x08	; 8
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	ed e3       	ldi	r30, 0x3D	; 61
     a74:	f5 e0       	ldi	r31, 0x05	; 5
     a76:	0c 94 35 2d 	jmp	0x5a6a	; 0x5a6a <__prologue_saves__+0x10>
     a7a:	7b 01       	movw	r14, r22
     a7c:	8c 01       	movw	r16, r24
     a7e:	61 15       	cp	r22, r1
     a80:	71 05       	cpc	r23, r1
     a82:	81 05       	cpc	r24, r1
     a84:	91 05       	cpc	r25, r1
     a86:	19 f4       	brne	.+6      	; 0xa8e <__floatunsisf+0x20>
     a88:	82 e0       	ldi	r24, 0x02	; 2
     a8a:	89 83       	std	Y+1, r24	; 0x01
     a8c:	60 c0       	rjmp	.+192    	; 0xb4e <__floatunsisf+0xe0>
     a8e:	83 e0       	ldi	r24, 0x03	; 3
     a90:	89 83       	std	Y+1, r24	; 0x01
     a92:	8e e1       	ldi	r24, 0x1E	; 30
     a94:	c8 2e       	mov	r12, r24
     a96:	d1 2c       	mov	r13, r1
     a98:	dc 82       	std	Y+4, r13	; 0x04
     a9a:	cb 82       	std	Y+3, r12	; 0x03
     a9c:	ed 82       	std	Y+5, r14	; 0x05
     a9e:	fe 82       	std	Y+6, r15	; 0x06
     aa0:	0f 83       	std	Y+7, r16	; 0x07
     aa2:	18 87       	std	Y+8, r17	; 0x08
     aa4:	c8 01       	movw	r24, r16
     aa6:	b7 01       	movw	r22, r14
     aa8:	0e 94 b0 05 	call	0xb60	; 0xb60 <__clzsi2>
     aac:	fc 01       	movw	r30, r24
     aae:	31 97       	sbiw	r30, 0x01	; 1
     ab0:	f7 ff       	sbrs	r31, 7
     ab2:	3b c0       	rjmp	.+118    	; 0xb2a <__floatunsisf+0xbc>
     ab4:	22 27       	eor	r18, r18
     ab6:	33 27       	eor	r19, r19
     ab8:	2e 1b       	sub	r18, r30
     aba:	3f 0b       	sbc	r19, r31
     abc:	57 01       	movw	r10, r14
     abe:	68 01       	movw	r12, r16
     ac0:	02 2e       	mov	r0, r18
     ac2:	04 c0       	rjmp	.+8      	; 0xacc <__floatunsisf+0x5e>
     ac4:	d6 94       	lsr	r13
     ac6:	c7 94       	ror	r12
     ac8:	b7 94       	ror	r11
     aca:	a7 94       	ror	r10
     acc:	0a 94       	dec	r0
     ace:	d2 f7       	brpl	.-12     	; 0xac4 <__floatunsisf+0x56>
     ad0:	40 e0       	ldi	r20, 0x00	; 0
     ad2:	50 e0       	ldi	r21, 0x00	; 0
     ad4:	60 e0       	ldi	r22, 0x00	; 0
     ad6:	70 e0       	ldi	r23, 0x00	; 0
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	a0 e0       	ldi	r26, 0x00	; 0
     ade:	b0 e0       	ldi	r27, 0x00	; 0
     ae0:	04 c0       	rjmp	.+8      	; 0xaea <__floatunsisf+0x7c>
     ae2:	88 0f       	add	r24, r24
     ae4:	99 1f       	adc	r25, r25
     ae6:	aa 1f       	adc	r26, r26
     ae8:	bb 1f       	adc	r27, r27
     aea:	2a 95       	dec	r18
     aec:	d2 f7       	brpl	.-12     	; 0xae2 <__floatunsisf+0x74>
     aee:	01 97       	sbiw	r24, 0x01	; 1
     af0:	a1 09       	sbc	r26, r1
     af2:	b1 09       	sbc	r27, r1
     af4:	8e 21       	and	r24, r14
     af6:	9f 21       	and	r25, r15
     af8:	a0 23       	and	r26, r16
     afa:	b1 23       	and	r27, r17
     afc:	00 97       	sbiw	r24, 0x00	; 0
     afe:	a1 05       	cpc	r26, r1
     b00:	b1 05       	cpc	r27, r1
     b02:	21 f0       	breq	.+8      	; 0xb0c <__floatunsisf+0x9e>
     b04:	41 e0       	ldi	r20, 0x01	; 1
     b06:	50 e0       	ldi	r21, 0x00	; 0
     b08:	60 e0       	ldi	r22, 0x00	; 0
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	4a 29       	or	r20, r10
     b0e:	5b 29       	or	r21, r11
     b10:	6c 29       	or	r22, r12
     b12:	7d 29       	or	r23, r13
     b14:	4d 83       	std	Y+5, r20	; 0x05
     b16:	5e 83       	std	Y+6, r21	; 0x06
     b18:	6f 83       	std	Y+7, r22	; 0x07
     b1a:	78 87       	std	Y+8, r23	; 0x08
     b1c:	8e e1       	ldi	r24, 0x1E	; 30
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	8e 1b       	sub	r24, r30
     b22:	9f 0b       	sbc	r25, r31
     b24:	9c 83       	std	Y+4, r25	; 0x04
     b26:	8b 83       	std	Y+3, r24	; 0x03
     b28:	12 c0       	rjmp	.+36     	; 0xb4e <__floatunsisf+0xe0>
     b2a:	30 97       	sbiw	r30, 0x00	; 0
     b2c:	81 f0       	breq	.+32     	; 0xb4e <__floatunsisf+0xe0>
     b2e:	0e 2e       	mov	r0, r30
     b30:	04 c0       	rjmp	.+8      	; 0xb3a <__floatunsisf+0xcc>
     b32:	ee 0c       	add	r14, r14
     b34:	ff 1c       	adc	r15, r15
     b36:	00 1f       	adc	r16, r16
     b38:	11 1f       	adc	r17, r17
     b3a:	0a 94       	dec	r0
     b3c:	d2 f7       	brpl	.-12     	; 0xb32 <__floatunsisf+0xc4>
     b3e:	ed 82       	std	Y+5, r14	; 0x05
     b40:	fe 82       	std	Y+6, r15	; 0x06
     b42:	0f 83       	std	Y+7, r16	; 0x07
     b44:	18 87       	std	Y+8, r17	; 0x08
     b46:	ce 1a       	sub	r12, r30
     b48:	df 0a       	sbc	r13, r31
     b4a:	dc 82       	std	Y+4, r13	; 0x04
     b4c:	cb 82       	std	Y+3, r12	; 0x03
     b4e:	1a 82       	std	Y+2, r1	; 0x02
     b50:	ce 01       	movw	r24, r28
     b52:	01 96       	adiw	r24, 0x01	; 1
     b54:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     b58:	28 96       	adiw	r28, 0x08	; 8
     b5a:	ea e0       	ldi	r30, 0x0A	; 10
     b5c:	0c 94 51 2d 	jmp	0x5aa2	; 0x5aa2 <__epilogue_restores__+0x10>

00000b60 <__clzsi2>:
     b60:	ef 92       	push	r14
     b62:	ff 92       	push	r15
     b64:	0f 93       	push	r16
     b66:	1f 93       	push	r17
     b68:	7b 01       	movw	r14, r22
     b6a:	8c 01       	movw	r16, r24
     b6c:	80 e0       	ldi	r24, 0x00	; 0
     b6e:	e8 16       	cp	r14, r24
     b70:	80 e0       	ldi	r24, 0x00	; 0
     b72:	f8 06       	cpc	r15, r24
     b74:	81 e0       	ldi	r24, 0x01	; 1
     b76:	08 07       	cpc	r16, r24
     b78:	80 e0       	ldi	r24, 0x00	; 0
     b7a:	18 07       	cpc	r17, r24
     b7c:	88 f4       	brcc	.+34     	; 0xba0 <__clzsi2+0x40>
     b7e:	8f ef       	ldi	r24, 0xFF	; 255
     b80:	e8 16       	cp	r14, r24
     b82:	f1 04       	cpc	r15, r1
     b84:	01 05       	cpc	r16, r1
     b86:	11 05       	cpc	r17, r1
     b88:	31 f0       	breq	.+12     	; 0xb96 <__clzsi2+0x36>
     b8a:	28 f0       	brcs	.+10     	; 0xb96 <__clzsi2+0x36>
     b8c:	88 e0       	ldi	r24, 0x08	; 8
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	a0 e0       	ldi	r26, 0x00	; 0
     b92:	b0 e0       	ldi	r27, 0x00	; 0
     b94:	17 c0       	rjmp	.+46     	; 0xbc4 <__clzsi2+0x64>
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	a0 e0       	ldi	r26, 0x00	; 0
     b9c:	b0 e0       	ldi	r27, 0x00	; 0
     b9e:	12 c0       	rjmp	.+36     	; 0xbc4 <__clzsi2+0x64>
     ba0:	80 e0       	ldi	r24, 0x00	; 0
     ba2:	e8 16       	cp	r14, r24
     ba4:	80 e0       	ldi	r24, 0x00	; 0
     ba6:	f8 06       	cpc	r15, r24
     ba8:	80 e0       	ldi	r24, 0x00	; 0
     baa:	08 07       	cpc	r16, r24
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	18 07       	cpc	r17, r24
     bb0:	28 f0       	brcs	.+10     	; 0xbbc <__clzsi2+0x5c>
     bb2:	88 e1       	ldi	r24, 0x18	; 24
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	a0 e0       	ldi	r26, 0x00	; 0
     bb8:	b0 e0       	ldi	r27, 0x00	; 0
     bba:	04 c0       	rjmp	.+8      	; 0xbc4 <__clzsi2+0x64>
     bbc:	80 e1       	ldi	r24, 0x10	; 16
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	a0 e0       	ldi	r26, 0x00	; 0
     bc2:	b0 e0       	ldi	r27, 0x00	; 0
     bc4:	20 e2       	ldi	r18, 0x20	; 32
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	40 e0       	ldi	r20, 0x00	; 0
     bca:	50 e0       	ldi	r21, 0x00	; 0
     bcc:	28 1b       	sub	r18, r24
     bce:	39 0b       	sbc	r19, r25
     bd0:	4a 0b       	sbc	r20, r26
     bd2:	5b 0b       	sbc	r21, r27
     bd4:	04 c0       	rjmp	.+8      	; 0xbde <__clzsi2+0x7e>
     bd6:	16 95       	lsr	r17
     bd8:	07 95       	ror	r16
     bda:	f7 94       	ror	r15
     bdc:	e7 94       	ror	r14
     bde:	8a 95       	dec	r24
     be0:	d2 f7       	brpl	.-12     	; 0xbd6 <__clzsi2+0x76>
     be2:	f7 01       	movw	r30, r14
     be4:	ee 57       	subi	r30, 0x7E	; 126
     be6:	ff 4f       	sbci	r31, 0xFF	; 255
     be8:	80 81       	ld	r24, Z
     bea:	28 1b       	sub	r18, r24
     bec:	31 09       	sbc	r19, r1
     bee:	41 09       	sbc	r20, r1
     bf0:	51 09       	sbc	r21, r1
     bf2:	c9 01       	movw	r24, r18
     bf4:	1f 91       	pop	r17
     bf6:	0f 91       	pop	r16
     bf8:	ff 90       	pop	r15
     bfa:	ef 90       	pop	r14
     bfc:	08 95       	ret

00000bfe <__pack_f>:
     bfe:	df 92       	push	r13
     c00:	ef 92       	push	r14
     c02:	ff 92       	push	r15
     c04:	0f 93       	push	r16
     c06:	1f 93       	push	r17
     c08:	fc 01       	movw	r30, r24
     c0a:	e4 80       	ldd	r14, Z+4	; 0x04
     c0c:	f5 80       	ldd	r15, Z+5	; 0x05
     c0e:	06 81       	ldd	r16, Z+6	; 0x06
     c10:	17 81       	ldd	r17, Z+7	; 0x07
     c12:	d1 80       	ldd	r13, Z+1	; 0x01
     c14:	80 81       	ld	r24, Z
     c16:	82 30       	cpi	r24, 0x02	; 2
     c18:	48 f4       	brcc	.+18     	; 0xc2c <__pack_f+0x2e>
     c1a:	80 e0       	ldi	r24, 0x00	; 0
     c1c:	90 e0       	ldi	r25, 0x00	; 0
     c1e:	a0 e1       	ldi	r26, 0x10	; 16
     c20:	b0 e0       	ldi	r27, 0x00	; 0
     c22:	e8 2a       	or	r14, r24
     c24:	f9 2a       	or	r15, r25
     c26:	0a 2b       	or	r16, r26
     c28:	1b 2b       	or	r17, r27
     c2a:	a5 c0       	rjmp	.+330    	; 0xd76 <__pack_f+0x178>
     c2c:	84 30       	cpi	r24, 0x04	; 4
     c2e:	09 f4       	brne	.+2      	; 0xc32 <__pack_f+0x34>
     c30:	9f c0       	rjmp	.+318    	; 0xd70 <__pack_f+0x172>
     c32:	82 30       	cpi	r24, 0x02	; 2
     c34:	21 f4       	brne	.+8      	; 0xc3e <__pack_f+0x40>
     c36:	ee 24       	eor	r14, r14
     c38:	ff 24       	eor	r15, r15
     c3a:	87 01       	movw	r16, r14
     c3c:	05 c0       	rjmp	.+10     	; 0xc48 <__pack_f+0x4a>
     c3e:	e1 14       	cp	r14, r1
     c40:	f1 04       	cpc	r15, r1
     c42:	01 05       	cpc	r16, r1
     c44:	11 05       	cpc	r17, r1
     c46:	19 f4       	brne	.+6      	; 0xc4e <__pack_f+0x50>
     c48:	e0 e0       	ldi	r30, 0x00	; 0
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	96 c0       	rjmp	.+300    	; 0xd7a <__pack_f+0x17c>
     c4e:	62 81       	ldd	r22, Z+2	; 0x02
     c50:	73 81       	ldd	r23, Z+3	; 0x03
     c52:	9f ef       	ldi	r25, 0xFF	; 255
     c54:	62 38       	cpi	r22, 0x82	; 130
     c56:	79 07       	cpc	r23, r25
     c58:	0c f0       	brlt	.+2      	; 0xc5c <__pack_f+0x5e>
     c5a:	5b c0       	rjmp	.+182    	; 0xd12 <__pack_f+0x114>
     c5c:	22 e8       	ldi	r18, 0x82	; 130
     c5e:	3f ef       	ldi	r19, 0xFF	; 255
     c60:	26 1b       	sub	r18, r22
     c62:	37 0b       	sbc	r19, r23
     c64:	2a 31       	cpi	r18, 0x1A	; 26
     c66:	31 05       	cpc	r19, r1
     c68:	2c f0       	brlt	.+10     	; 0xc74 <__pack_f+0x76>
     c6a:	20 e0       	ldi	r18, 0x00	; 0
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	40 e0       	ldi	r20, 0x00	; 0
     c70:	50 e0       	ldi	r21, 0x00	; 0
     c72:	2a c0       	rjmp	.+84     	; 0xcc8 <__pack_f+0xca>
     c74:	b8 01       	movw	r22, r16
     c76:	a7 01       	movw	r20, r14
     c78:	02 2e       	mov	r0, r18
     c7a:	04 c0       	rjmp	.+8      	; 0xc84 <__pack_f+0x86>
     c7c:	76 95       	lsr	r23
     c7e:	67 95       	ror	r22
     c80:	57 95       	ror	r21
     c82:	47 95       	ror	r20
     c84:	0a 94       	dec	r0
     c86:	d2 f7       	brpl	.-12     	; 0xc7c <__pack_f+0x7e>
     c88:	81 e0       	ldi	r24, 0x01	; 1
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	a0 e0       	ldi	r26, 0x00	; 0
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	04 c0       	rjmp	.+8      	; 0xc9a <__pack_f+0x9c>
     c92:	88 0f       	add	r24, r24
     c94:	99 1f       	adc	r25, r25
     c96:	aa 1f       	adc	r26, r26
     c98:	bb 1f       	adc	r27, r27
     c9a:	2a 95       	dec	r18
     c9c:	d2 f7       	brpl	.-12     	; 0xc92 <__pack_f+0x94>
     c9e:	01 97       	sbiw	r24, 0x01	; 1
     ca0:	a1 09       	sbc	r26, r1
     ca2:	b1 09       	sbc	r27, r1
     ca4:	8e 21       	and	r24, r14
     ca6:	9f 21       	and	r25, r15
     ca8:	a0 23       	and	r26, r16
     caa:	b1 23       	and	r27, r17
     cac:	00 97       	sbiw	r24, 0x00	; 0
     cae:	a1 05       	cpc	r26, r1
     cb0:	b1 05       	cpc	r27, r1
     cb2:	21 f0       	breq	.+8      	; 0xcbc <__pack_f+0xbe>
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	a0 e0       	ldi	r26, 0x00	; 0
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	9a 01       	movw	r18, r20
     cbe:	ab 01       	movw	r20, r22
     cc0:	28 2b       	or	r18, r24
     cc2:	39 2b       	or	r19, r25
     cc4:	4a 2b       	or	r20, r26
     cc6:	5b 2b       	or	r21, r27
     cc8:	da 01       	movw	r26, r20
     cca:	c9 01       	movw	r24, r18
     ccc:	8f 77       	andi	r24, 0x7F	; 127
     cce:	90 70       	andi	r25, 0x00	; 0
     cd0:	a0 70       	andi	r26, 0x00	; 0
     cd2:	b0 70       	andi	r27, 0x00	; 0
     cd4:	80 34       	cpi	r24, 0x40	; 64
     cd6:	91 05       	cpc	r25, r1
     cd8:	a1 05       	cpc	r26, r1
     cda:	b1 05       	cpc	r27, r1
     cdc:	39 f4       	brne	.+14     	; 0xcec <__pack_f+0xee>
     cde:	27 ff       	sbrs	r18, 7
     ce0:	09 c0       	rjmp	.+18     	; 0xcf4 <__pack_f+0xf6>
     ce2:	20 5c       	subi	r18, 0xC0	; 192
     ce4:	3f 4f       	sbci	r19, 0xFF	; 255
     ce6:	4f 4f       	sbci	r20, 0xFF	; 255
     ce8:	5f 4f       	sbci	r21, 0xFF	; 255
     cea:	04 c0       	rjmp	.+8      	; 0xcf4 <__pack_f+0xf6>
     cec:	21 5c       	subi	r18, 0xC1	; 193
     cee:	3f 4f       	sbci	r19, 0xFF	; 255
     cf0:	4f 4f       	sbci	r20, 0xFF	; 255
     cf2:	5f 4f       	sbci	r21, 0xFF	; 255
     cf4:	e0 e0       	ldi	r30, 0x00	; 0
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	20 30       	cpi	r18, 0x00	; 0
     cfa:	a0 e0       	ldi	r26, 0x00	; 0
     cfc:	3a 07       	cpc	r19, r26
     cfe:	a0 e0       	ldi	r26, 0x00	; 0
     d00:	4a 07       	cpc	r20, r26
     d02:	a0 e4       	ldi	r26, 0x40	; 64
     d04:	5a 07       	cpc	r21, r26
     d06:	10 f0       	brcs	.+4      	; 0xd0c <__pack_f+0x10e>
     d08:	e1 e0       	ldi	r30, 0x01	; 1
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	79 01       	movw	r14, r18
     d0e:	8a 01       	movw	r16, r20
     d10:	27 c0       	rjmp	.+78     	; 0xd60 <__pack_f+0x162>
     d12:	60 38       	cpi	r22, 0x80	; 128
     d14:	71 05       	cpc	r23, r1
     d16:	64 f5       	brge	.+88     	; 0xd70 <__pack_f+0x172>
     d18:	fb 01       	movw	r30, r22
     d1a:	e1 58       	subi	r30, 0x81	; 129
     d1c:	ff 4f       	sbci	r31, 0xFF	; 255
     d1e:	d8 01       	movw	r26, r16
     d20:	c7 01       	movw	r24, r14
     d22:	8f 77       	andi	r24, 0x7F	; 127
     d24:	90 70       	andi	r25, 0x00	; 0
     d26:	a0 70       	andi	r26, 0x00	; 0
     d28:	b0 70       	andi	r27, 0x00	; 0
     d2a:	80 34       	cpi	r24, 0x40	; 64
     d2c:	91 05       	cpc	r25, r1
     d2e:	a1 05       	cpc	r26, r1
     d30:	b1 05       	cpc	r27, r1
     d32:	39 f4       	brne	.+14     	; 0xd42 <__pack_f+0x144>
     d34:	e7 fe       	sbrs	r14, 7
     d36:	0d c0       	rjmp	.+26     	; 0xd52 <__pack_f+0x154>
     d38:	80 e4       	ldi	r24, 0x40	; 64
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	a0 e0       	ldi	r26, 0x00	; 0
     d3e:	b0 e0       	ldi	r27, 0x00	; 0
     d40:	04 c0       	rjmp	.+8      	; 0xd4a <__pack_f+0x14c>
     d42:	8f e3       	ldi	r24, 0x3F	; 63
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	a0 e0       	ldi	r26, 0x00	; 0
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	e8 0e       	add	r14, r24
     d4c:	f9 1e       	adc	r15, r25
     d4e:	0a 1f       	adc	r16, r26
     d50:	1b 1f       	adc	r17, r27
     d52:	17 ff       	sbrs	r17, 7
     d54:	05 c0       	rjmp	.+10     	; 0xd60 <__pack_f+0x162>
     d56:	16 95       	lsr	r17
     d58:	07 95       	ror	r16
     d5a:	f7 94       	ror	r15
     d5c:	e7 94       	ror	r14
     d5e:	31 96       	adiw	r30, 0x01	; 1
     d60:	87 e0       	ldi	r24, 0x07	; 7
     d62:	16 95       	lsr	r17
     d64:	07 95       	ror	r16
     d66:	f7 94       	ror	r15
     d68:	e7 94       	ror	r14
     d6a:	8a 95       	dec	r24
     d6c:	d1 f7       	brne	.-12     	; 0xd62 <__pack_f+0x164>
     d6e:	05 c0       	rjmp	.+10     	; 0xd7a <__pack_f+0x17c>
     d70:	ee 24       	eor	r14, r14
     d72:	ff 24       	eor	r15, r15
     d74:	87 01       	movw	r16, r14
     d76:	ef ef       	ldi	r30, 0xFF	; 255
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	6e 2f       	mov	r22, r30
     d7c:	67 95       	ror	r22
     d7e:	66 27       	eor	r22, r22
     d80:	67 95       	ror	r22
     d82:	90 2f       	mov	r25, r16
     d84:	9f 77       	andi	r25, 0x7F	; 127
     d86:	d7 94       	ror	r13
     d88:	dd 24       	eor	r13, r13
     d8a:	d7 94       	ror	r13
     d8c:	8e 2f       	mov	r24, r30
     d8e:	86 95       	lsr	r24
     d90:	49 2f       	mov	r20, r25
     d92:	46 2b       	or	r20, r22
     d94:	58 2f       	mov	r21, r24
     d96:	5d 29       	or	r21, r13
     d98:	b7 01       	movw	r22, r14
     d9a:	ca 01       	movw	r24, r20
     d9c:	1f 91       	pop	r17
     d9e:	0f 91       	pop	r16
     da0:	ff 90       	pop	r15
     da2:	ef 90       	pop	r14
     da4:	df 90       	pop	r13
     da6:	08 95       	ret

00000da8 <__unpack_f>:
     da8:	fc 01       	movw	r30, r24
     daa:	db 01       	movw	r26, r22
     dac:	40 81       	ld	r20, Z
     dae:	51 81       	ldd	r21, Z+1	; 0x01
     db0:	22 81       	ldd	r18, Z+2	; 0x02
     db2:	62 2f       	mov	r22, r18
     db4:	6f 77       	andi	r22, 0x7F	; 127
     db6:	70 e0       	ldi	r23, 0x00	; 0
     db8:	22 1f       	adc	r18, r18
     dba:	22 27       	eor	r18, r18
     dbc:	22 1f       	adc	r18, r18
     dbe:	93 81       	ldd	r25, Z+3	; 0x03
     dc0:	89 2f       	mov	r24, r25
     dc2:	88 0f       	add	r24, r24
     dc4:	82 2b       	or	r24, r18
     dc6:	28 2f       	mov	r18, r24
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	99 1f       	adc	r25, r25
     dcc:	99 27       	eor	r25, r25
     dce:	99 1f       	adc	r25, r25
     dd0:	11 96       	adiw	r26, 0x01	; 1
     dd2:	9c 93       	st	X, r25
     dd4:	11 97       	sbiw	r26, 0x01	; 1
     dd6:	21 15       	cp	r18, r1
     dd8:	31 05       	cpc	r19, r1
     dda:	a9 f5       	brne	.+106    	; 0xe46 <__unpack_f+0x9e>
     ddc:	41 15       	cp	r20, r1
     dde:	51 05       	cpc	r21, r1
     de0:	61 05       	cpc	r22, r1
     de2:	71 05       	cpc	r23, r1
     de4:	11 f4       	brne	.+4      	; 0xdea <__unpack_f+0x42>
     de6:	82 e0       	ldi	r24, 0x02	; 2
     de8:	37 c0       	rjmp	.+110    	; 0xe58 <__unpack_f+0xb0>
     dea:	82 e8       	ldi	r24, 0x82	; 130
     dec:	9f ef       	ldi	r25, 0xFF	; 255
     dee:	13 96       	adiw	r26, 0x03	; 3
     df0:	9c 93       	st	X, r25
     df2:	8e 93       	st	-X, r24
     df4:	12 97       	sbiw	r26, 0x02	; 2
     df6:	9a 01       	movw	r18, r20
     df8:	ab 01       	movw	r20, r22
     dfa:	67 e0       	ldi	r22, 0x07	; 7
     dfc:	22 0f       	add	r18, r18
     dfe:	33 1f       	adc	r19, r19
     e00:	44 1f       	adc	r20, r20
     e02:	55 1f       	adc	r21, r21
     e04:	6a 95       	dec	r22
     e06:	d1 f7       	brne	.-12     	; 0xdfc <__unpack_f+0x54>
     e08:	83 e0       	ldi	r24, 0x03	; 3
     e0a:	8c 93       	st	X, r24
     e0c:	0d c0       	rjmp	.+26     	; 0xe28 <__unpack_f+0x80>
     e0e:	22 0f       	add	r18, r18
     e10:	33 1f       	adc	r19, r19
     e12:	44 1f       	adc	r20, r20
     e14:	55 1f       	adc	r21, r21
     e16:	12 96       	adiw	r26, 0x02	; 2
     e18:	8d 91       	ld	r24, X+
     e1a:	9c 91       	ld	r25, X
     e1c:	13 97       	sbiw	r26, 0x03	; 3
     e1e:	01 97       	sbiw	r24, 0x01	; 1
     e20:	13 96       	adiw	r26, 0x03	; 3
     e22:	9c 93       	st	X, r25
     e24:	8e 93       	st	-X, r24
     e26:	12 97       	sbiw	r26, 0x02	; 2
     e28:	20 30       	cpi	r18, 0x00	; 0
     e2a:	80 e0       	ldi	r24, 0x00	; 0
     e2c:	38 07       	cpc	r19, r24
     e2e:	80 e0       	ldi	r24, 0x00	; 0
     e30:	48 07       	cpc	r20, r24
     e32:	80 e4       	ldi	r24, 0x40	; 64
     e34:	58 07       	cpc	r21, r24
     e36:	58 f3       	brcs	.-42     	; 0xe0e <__unpack_f+0x66>
     e38:	14 96       	adiw	r26, 0x04	; 4
     e3a:	2d 93       	st	X+, r18
     e3c:	3d 93       	st	X+, r19
     e3e:	4d 93       	st	X+, r20
     e40:	5c 93       	st	X, r21
     e42:	17 97       	sbiw	r26, 0x07	; 7
     e44:	08 95       	ret
     e46:	2f 3f       	cpi	r18, 0xFF	; 255
     e48:	31 05       	cpc	r19, r1
     e4a:	79 f4       	brne	.+30     	; 0xe6a <__unpack_f+0xc2>
     e4c:	41 15       	cp	r20, r1
     e4e:	51 05       	cpc	r21, r1
     e50:	61 05       	cpc	r22, r1
     e52:	71 05       	cpc	r23, r1
     e54:	19 f4       	brne	.+6      	; 0xe5c <__unpack_f+0xb4>
     e56:	84 e0       	ldi	r24, 0x04	; 4
     e58:	8c 93       	st	X, r24
     e5a:	08 95       	ret
     e5c:	64 ff       	sbrs	r22, 4
     e5e:	03 c0       	rjmp	.+6      	; 0xe66 <__unpack_f+0xbe>
     e60:	81 e0       	ldi	r24, 0x01	; 1
     e62:	8c 93       	st	X, r24
     e64:	12 c0       	rjmp	.+36     	; 0xe8a <__unpack_f+0xe2>
     e66:	1c 92       	st	X, r1
     e68:	10 c0       	rjmp	.+32     	; 0xe8a <__unpack_f+0xe2>
     e6a:	2f 57       	subi	r18, 0x7F	; 127
     e6c:	30 40       	sbci	r19, 0x00	; 0
     e6e:	13 96       	adiw	r26, 0x03	; 3
     e70:	3c 93       	st	X, r19
     e72:	2e 93       	st	-X, r18
     e74:	12 97       	sbiw	r26, 0x02	; 2
     e76:	83 e0       	ldi	r24, 0x03	; 3
     e78:	8c 93       	st	X, r24
     e7a:	87 e0       	ldi	r24, 0x07	; 7
     e7c:	44 0f       	add	r20, r20
     e7e:	55 1f       	adc	r21, r21
     e80:	66 1f       	adc	r22, r22
     e82:	77 1f       	adc	r23, r23
     e84:	8a 95       	dec	r24
     e86:	d1 f7       	brne	.-12     	; 0xe7c <__unpack_f+0xd4>
     e88:	70 64       	ori	r23, 0x40	; 64
     e8a:	14 96       	adiw	r26, 0x04	; 4
     e8c:	4d 93       	st	X+, r20
     e8e:	5d 93       	st	X+, r21
     e90:	6d 93       	st	X+, r22
     e92:	7c 93       	st	X, r23
     e94:	17 97       	sbiw	r26, 0x07	; 7
     e96:	08 95       	ret

00000e98 <__fpcmp_parts_f>:
     e98:	1f 93       	push	r17
     e9a:	dc 01       	movw	r26, r24
     e9c:	fb 01       	movw	r30, r22
     e9e:	9c 91       	ld	r25, X
     ea0:	92 30       	cpi	r25, 0x02	; 2
     ea2:	08 f4       	brcc	.+2      	; 0xea6 <__fpcmp_parts_f+0xe>
     ea4:	47 c0       	rjmp	.+142    	; 0xf34 <__fpcmp_parts_f+0x9c>
     ea6:	80 81       	ld	r24, Z
     ea8:	82 30       	cpi	r24, 0x02	; 2
     eaa:	08 f4       	brcc	.+2      	; 0xeae <__fpcmp_parts_f+0x16>
     eac:	43 c0       	rjmp	.+134    	; 0xf34 <__fpcmp_parts_f+0x9c>
     eae:	94 30       	cpi	r25, 0x04	; 4
     eb0:	51 f4       	brne	.+20     	; 0xec6 <__fpcmp_parts_f+0x2e>
     eb2:	11 96       	adiw	r26, 0x01	; 1
     eb4:	1c 91       	ld	r17, X
     eb6:	84 30       	cpi	r24, 0x04	; 4
     eb8:	99 f5       	brne	.+102    	; 0xf20 <__fpcmp_parts_f+0x88>
     eba:	81 81       	ldd	r24, Z+1	; 0x01
     ebc:	68 2f       	mov	r22, r24
     ebe:	70 e0       	ldi	r23, 0x00	; 0
     ec0:	61 1b       	sub	r22, r17
     ec2:	71 09       	sbc	r23, r1
     ec4:	3f c0       	rjmp	.+126    	; 0xf44 <__fpcmp_parts_f+0xac>
     ec6:	84 30       	cpi	r24, 0x04	; 4
     ec8:	21 f0       	breq	.+8      	; 0xed2 <__fpcmp_parts_f+0x3a>
     eca:	92 30       	cpi	r25, 0x02	; 2
     ecc:	31 f4       	brne	.+12     	; 0xeda <__fpcmp_parts_f+0x42>
     ece:	82 30       	cpi	r24, 0x02	; 2
     ed0:	b9 f1       	breq	.+110    	; 0xf40 <__fpcmp_parts_f+0xa8>
     ed2:	81 81       	ldd	r24, Z+1	; 0x01
     ed4:	88 23       	and	r24, r24
     ed6:	89 f1       	breq	.+98     	; 0xf3a <__fpcmp_parts_f+0xa2>
     ed8:	2d c0       	rjmp	.+90     	; 0xf34 <__fpcmp_parts_f+0x9c>
     eda:	11 96       	adiw	r26, 0x01	; 1
     edc:	1c 91       	ld	r17, X
     ede:	11 97       	sbiw	r26, 0x01	; 1
     ee0:	82 30       	cpi	r24, 0x02	; 2
     ee2:	f1 f0       	breq	.+60     	; 0xf20 <__fpcmp_parts_f+0x88>
     ee4:	81 81       	ldd	r24, Z+1	; 0x01
     ee6:	18 17       	cp	r17, r24
     ee8:	d9 f4       	brne	.+54     	; 0xf20 <__fpcmp_parts_f+0x88>
     eea:	12 96       	adiw	r26, 0x02	; 2
     eec:	2d 91       	ld	r18, X+
     eee:	3c 91       	ld	r19, X
     ef0:	13 97       	sbiw	r26, 0x03	; 3
     ef2:	82 81       	ldd	r24, Z+2	; 0x02
     ef4:	93 81       	ldd	r25, Z+3	; 0x03
     ef6:	82 17       	cp	r24, r18
     ef8:	93 07       	cpc	r25, r19
     efa:	94 f0       	brlt	.+36     	; 0xf20 <__fpcmp_parts_f+0x88>
     efc:	28 17       	cp	r18, r24
     efe:	39 07       	cpc	r19, r25
     f00:	bc f0       	brlt	.+46     	; 0xf30 <__fpcmp_parts_f+0x98>
     f02:	14 96       	adiw	r26, 0x04	; 4
     f04:	8d 91       	ld	r24, X+
     f06:	9d 91       	ld	r25, X+
     f08:	0d 90       	ld	r0, X+
     f0a:	bc 91       	ld	r27, X
     f0c:	a0 2d       	mov	r26, r0
     f0e:	24 81       	ldd	r18, Z+4	; 0x04
     f10:	35 81       	ldd	r19, Z+5	; 0x05
     f12:	46 81       	ldd	r20, Z+6	; 0x06
     f14:	57 81       	ldd	r21, Z+7	; 0x07
     f16:	28 17       	cp	r18, r24
     f18:	39 07       	cpc	r19, r25
     f1a:	4a 07       	cpc	r20, r26
     f1c:	5b 07       	cpc	r21, r27
     f1e:	18 f4       	brcc	.+6      	; 0xf26 <__fpcmp_parts_f+0x8e>
     f20:	11 23       	and	r17, r17
     f22:	41 f0       	breq	.+16     	; 0xf34 <__fpcmp_parts_f+0x9c>
     f24:	0a c0       	rjmp	.+20     	; 0xf3a <__fpcmp_parts_f+0xa2>
     f26:	82 17       	cp	r24, r18
     f28:	93 07       	cpc	r25, r19
     f2a:	a4 07       	cpc	r26, r20
     f2c:	b5 07       	cpc	r27, r21
     f2e:	40 f4       	brcc	.+16     	; 0xf40 <__fpcmp_parts_f+0xa8>
     f30:	11 23       	and	r17, r17
     f32:	19 f0       	breq	.+6      	; 0xf3a <__fpcmp_parts_f+0xa2>
     f34:	61 e0       	ldi	r22, 0x01	; 1
     f36:	70 e0       	ldi	r23, 0x00	; 0
     f38:	05 c0       	rjmp	.+10     	; 0xf44 <__fpcmp_parts_f+0xac>
     f3a:	6f ef       	ldi	r22, 0xFF	; 255
     f3c:	7f ef       	ldi	r23, 0xFF	; 255
     f3e:	02 c0       	rjmp	.+4      	; 0xf44 <__fpcmp_parts_f+0xac>
     f40:	60 e0       	ldi	r22, 0x00	; 0
     f42:	70 e0       	ldi	r23, 0x00	; 0
     f44:	cb 01       	movw	r24, r22
     f46:	1f 91       	pop	r17
     f48:	08 95       	ret

00000f4a <MUSART_Init>:
void (*usart_rx_callback)(u8) = NULL;

char USART_MessageArr[MESSAGE_LENGTH] = {NULL};

// Function to initialize UART parameters
void MUSART_Init(const MUSART_Config* config) {
     f4a:	df 93       	push	r29
     f4c:	cf 93       	push	r28
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
     f52:	29 97       	sbiw	r28, 0x09	; 9
     f54:	0f b6       	in	r0, 0x3f	; 63
     f56:	f8 94       	cli
     f58:	de bf       	out	0x3e, r29	; 62
     f5a:	0f be       	out	0x3f, r0	; 63
     f5c:	cd bf       	out	0x3d, r28	; 61
     f5e:	9b 83       	std	Y+3, r25	; 0x03
     f60:	8a 83       	std	Y+2, r24	; 0x02

    u8 Local_u8USCRCValue = 0; // To write value on UCSRA
     f62:	19 82       	std	Y+1, r1	; 0x01

    // Use UCSRC, set data frame length according to the configuration
   switch (config->WordLength) {
     f64:	ea 81       	ldd	r30, Y+2	; 0x02
     f66:	fb 81       	ldd	r31, Y+3	; 0x03
     f68:	84 81       	ldd	r24, Z+4	; 0x04
     f6a:	28 2f       	mov	r18, r24
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	39 87       	std	Y+9, r19	; 0x09
     f70:	28 87       	std	Y+8, r18	; 0x08
     f72:	88 85       	ldd	r24, Y+8	; 0x08
     f74:	99 85       	ldd	r25, Y+9	; 0x09
     f76:	82 30       	cpi	r24, 0x02	; 2
     f78:	91 05       	cpc	r25, r1
     f7a:	b9 f1       	breq	.+110    	; 0xfea <MUSART_Init+0xa0>
     f7c:	e8 85       	ldd	r30, Y+8	; 0x08
     f7e:	f9 85       	ldd	r31, Y+9	; 0x09
     f80:	e3 30       	cpi	r30, 0x03	; 3
     f82:	f1 05       	cpc	r31, r1
     f84:	5c f4       	brge	.+22     	; 0xf9c <MUSART_Init+0x52>
     f86:	28 85       	ldd	r18, Y+8	; 0x08
     f88:	39 85       	ldd	r19, Y+9	; 0x09
     f8a:	21 15       	cp	r18, r1
     f8c:	31 05       	cpc	r19, r1
     f8e:	89 f0       	breq	.+34     	; 0xfb2 <MUSART_Init+0x68>
     f90:	88 85       	ldd	r24, Y+8	; 0x08
     f92:	99 85       	ldd	r25, Y+9	; 0x09
     f94:	81 30       	cpi	r24, 0x01	; 1
     f96:	91 05       	cpc	r25, r1
     f98:	d1 f0       	breq	.+52     	; 0xfce <MUSART_Init+0x84>
     f9a:	c2 c0       	rjmp	.+388    	; 0x1120 <MUSART_Init+0x1d6>
     f9c:	e8 85       	ldd	r30, Y+8	; 0x08
     f9e:	f9 85       	ldd	r31, Y+9	; 0x09
     fa0:	e3 30       	cpi	r30, 0x03	; 3
     fa2:	f1 05       	cpc	r31, r1
     fa4:	81 f1       	breq	.+96     	; 0x1006 <MUSART_Init+0xbc>
     fa6:	28 85       	ldd	r18, Y+8	; 0x08
     fa8:	39 85       	ldd	r19, Y+9	; 0x09
     faa:	27 30       	cpi	r18, 0x07	; 7
     fac:	31 05       	cpc	r19, r1
     fae:	c9 f1       	breq	.+114    	; 0x1022 <MUSART_Init+0xd8>
     fb0:	b7 c0       	rjmp	.+366    	; 0x1120 <MUSART_Init+0x1d6>
        case UART_WORD_LENGTH_5_BIT:
            CLR_BIT(Local_u8USCRCValue, UCSRC_UCSZ0);
     fb2:	89 81       	ldd	r24, Y+1	; 0x01
     fb4:	8d 7f       	andi	r24, 0xFD	; 253
     fb6:	89 83       	std	Y+1, r24	; 0x01
            CLR_BIT(Local_u8USCRCValue, UCSRC_UCSZ1);
     fb8:	89 81       	ldd	r24, Y+1	; 0x01
     fba:	8b 7f       	andi	r24, 0xFB	; 251
     fbc:	89 83       	std	Y+1, r24	; 0x01
            CLR_BIT(UCSRB, UCSRB_UCSZ2);
     fbe:	aa e2       	ldi	r26, 0x2A	; 42
     fc0:	b0 e0       	ldi	r27, 0x00	; 0
     fc2:	ea e2       	ldi	r30, 0x2A	; 42
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	8b 7f       	andi	r24, 0xFB	; 251
     fca:	8c 93       	st	X, r24
     fcc:	37 c0       	rjmp	.+110    	; 0x103c <MUSART_Init+0xf2>
            break;
        case UART_WORD_LENGTH_6_BIT:
            SET_BIT(Local_u8USCRCValue, UCSRC_UCSZ0);
     fce:	89 81       	ldd	r24, Y+1	; 0x01
     fd0:	82 60       	ori	r24, 0x02	; 2
     fd2:	89 83       	std	Y+1, r24	; 0x01
            CLR_BIT(Local_u8USCRCValue, UCSRC_UCSZ1);
     fd4:	89 81       	ldd	r24, Y+1	; 0x01
     fd6:	8b 7f       	andi	r24, 0xFB	; 251
     fd8:	89 83       	std	Y+1, r24	; 0x01
            CLR_BIT(UCSRB, UCSRB_UCSZ2);
     fda:	aa e2       	ldi	r26, 0x2A	; 42
     fdc:	b0 e0       	ldi	r27, 0x00	; 0
     fde:	ea e2       	ldi	r30, 0x2A	; 42
     fe0:	f0 e0       	ldi	r31, 0x00	; 0
     fe2:	80 81       	ld	r24, Z
     fe4:	8b 7f       	andi	r24, 0xFB	; 251
     fe6:	8c 93       	st	X, r24
     fe8:	29 c0       	rjmp	.+82     	; 0x103c <MUSART_Init+0xf2>
            break;
        case UART_WORD_LENGTH_7_BIT:
            CLR_BIT(Local_u8USCRCValue, UCSRC_UCSZ0);
     fea:	89 81       	ldd	r24, Y+1	; 0x01
     fec:	8d 7f       	andi	r24, 0xFD	; 253
     fee:	89 83       	std	Y+1, r24	; 0x01
            SET_BIT(Local_u8USCRCValue, UCSRC_UCSZ1);
     ff0:	89 81       	ldd	r24, Y+1	; 0x01
     ff2:	84 60       	ori	r24, 0x04	; 4
     ff4:	89 83       	std	Y+1, r24	; 0x01
            CLR_BIT(UCSRB, UCSRB_UCSZ2);
     ff6:	aa e2       	ldi	r26, 0x2A	; 42
     ff8:	b0 e0       	ldi	r27, 0x00	; 0
     ffa:	ea e2       	ldi	r30, 0x2A	; 42
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	80 81       	ld	r24, Z
    1000:	8b 7f       	andi	r24, 0xFB	; 251
    1002:	8c 93       	st	X, r24
    1004:	1b c0       	rjmp	.+54     	; 0x103c <MUSART_Init+0xf2>
            break;
        case UART_WORD_LENGTH_8_BIT:
            SET_BIT(Local_u8USCRCValue, UCSRC_UCSZ0);
    1006:	89 81       	ldd	r24, Y+1	; 0x01
    1008:	82 60       	ori	r24, 0x02	; 2
    100a:	89 83       	std	Y+1, r24	; 0x01
            SET_BIT(Local_u8USCRCValue, UCSRC_UCSZ1);
    100c:	89 81       	ldd	r24, Y+1	; 0x01
    100e:	84 60       	ori	r24, 0x04	; 4
    1010:	89 83       	std	Y+1, r24	; 0x01
            CLR_BIT(UCSRB, UCSRB_UCSZ2);
    1012:	aa e2       	ldi	r26, 0x2A	; 42
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	ea e2       	ldi	r30, 0x2A	; 42
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	80 81       	ld	r24, Z
    101c:	8b 7f       	andi	r24, 0xFB	; 251
    101e:	8c 93       	st	X, r24
    1020:	0d c0       	rjmp	.+26     	; 0x103c <MUSART_Init+0xf2>
            break;
        case UART_WORD_LENGTH_9_BIT:
            SET_BIT(Local_u8USCRCValue, UCSRC_UCSZ0);
    1022:	89 81       	ldd	r24, Y+1	; 0x01
    1024:	82 60       	ori	r24, 0x02	; 2
    1026:	89 83       	std	Y+1, r24	; 0x01
            SET_BIT(Local_u8USCRCValue, UCSRC_UCSZ1);
    1028:	89 81       	ldd	r24, Y+1	; 0x01
    102a:	84 60       	ori	r24, 0x04	; 4
    102c:	89 83       	std	Y+1, r24	; 0x01
            SET_BIT(UCSRB, UCSRB_UCSZ2); // For 9-bit data frame
    102e:	aa e2       	ldi	r26, 0x2A	; 42
    1030:	b0 e0       	ldi	r27, 0x00	; 0
    1032:	ea e2       	ldi	r30, 0x2A	; 42
    1034:	f0 e0       	ldi	r31, 0x00	; 0
    1036:	80 81       	ld	r24, Z
    1038:	84 60       	ori	r24, 0x04	; 4
    103a:	8c 93       	st	X, r24
        default:
            // Handle invalid word length configuration
            return;
    }

   switch(config->ParityBits)
    103c:	ea 81       	ldd	r30, Y+2	; 0x02
    103e:	fb 81       	ldd	r31, Y+3	; 0x03
    1040:	85 81       	ldd	r24, Z+5	; 0x05
    1042:	e8 2f       	mov	r30, r24
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	ff 83       	std	Y+7, r31	; 0x07
    1048:	ee 83       	std	Y+6, r30	; 0x06
    104a:	2e 81       	ldd	r18, Y+6	; 0x06
    104c:	3f 81       	ldd	r19, Y+7	; 0x07
    104e:	21 30       	cpi	r18, 0x01	; 1
    1050:	31 05       	cpc	r19, r1
    1052:	81 f0       	breq	.+32     	; 0x1074 <MUSART_Init+0x12a>
    1054:	8e 81       	ldd	r24, Y+6	; 0x06
    1056:	9f 81       	ldd	r25, Y+7	; 0x07
    1058:	82 30       	cpi	r24, 0x02	; 2
    105a:	91 05       	cpc	r25, r1
    105c:	91 f0       	breq	.+36     	; 0x1082 <MUSART_Init+0x138>
    105e:	ee 81       	ldd	r30, Y+6	; 0x06
    1060:	ff 81       	ldd	r31, Y+7	; 0x07
    1062:	30 97       	sbiw	r30, 0x00	; 0
    1064:	a1 f4       	brne	.+40     	; 0x108e <MUSART_Init+0x144>
   {
   case USART_PARITY_NONE:
	   CLR_BIT(Local_u8USCRCValue, UCSRC_UPM0);
    1066:	89 81       	ldd	r24, Y+1	; 0x01
    1068:	8f 7e       	andi	r24, 0xEF	; 239
    106a:	89 83       	std	Y+1, r24	; 0x01
	   CLR_BIT(Local_u8USCRCValue, UCSRC_UPM1);
    106c:	89 81       	ldd	r24, Y+1	; 0x01
    106e:	8f 7d       	andi	r24, 0xDF	; 223
    1070:	89 83       	std	Y+1, r24	; 0x01
    1072:	0d c0       	rjmp	.+26     	; 0x108e <MUSART_Init+0x144>
	   break;
   case USART_PARITY_ODD :
	   SET_BIT(Local_u8USCRCValue, UCSRC_UPM0);
    1074:	89 81       	ldd	r24, Y+1	; 0x01
    1076:	80 61       	ori	r24, 0x10	; 16
    1078:	89 83       	std	Y+1, r24	; 0x01
	   SET_BIT(Local_u8USCRCValue, UCSRC_UPM1);
    107a:	89 81       	ldd	r24, Y+1	; 0x01
    107c:	80 62       	ori	r24, 0x20	; 32
    107e:	89 83       	std	Y+1, r24	; 0x01
    1080:	06 c0       	rjmp	.+12     	; 0x108e <MUSART_Init+0x144>
	   break;
   case USART_PARITY_EVEN:
	   CLR_BIT(Local_u8USCRCValue, UCSRC_UPM0);
    1082:	89 81       	ldd	r24, Y+1	; 0x01
    1084:	8f 7e       	andi	r24, 0xEF	; 239
    1086:	89 83       	std	Y+1, r24	; 0x01
	   SET_BIT(Local_u8USCRCValue, UCSRC_UPM1);
    1088:	89 81       	ldd	r24, Y+1	; 0x01
    108a:	80 62       	ori	r24, 0x20	; 32
    108c:	89 83       	std	Y+1, r24	; 0x01
	   break;
   default:
	   break;
   }

   switch(config->StopBits)
    108e:	ea 81       	ldd	r30, Y+2	; 0x02
    1090:	fb 81       	ldd	r31, Y+3	; 0x03
    1092:	86 81       	ldd	r24, Z+6	; 0x06
    1094:	28 2f       	mov	r18, r24
    1096:	30 e0       	ldi	r19, 0x00	; 0
    1098:	3d 83       	std	Y+5, r19	; 0x05
    109a:	2c 83       	std	Y+4, r18	; 0x04
    109c:	8c 81       	ldd	r24, Y+4	; 0x04
    109e:	9d 81       	ldd	r25, Y+5	; 0x05
    10a0:	81 30       	cpi	r24, 0x01	; 1
    10a2:	91 05       	cpc	r25, r1
    10a4:	31 f0       	breq	.+12     	; 0x10b2 <MUSART_Init+0x168>
    10a6:	ec 81       	ldd	r30, Y+4	; 0x04
    10a8:	fd 81       	ldd	r31, Y+5	; 0x05
    10aa:	e2 30       	cpi	r30, 0x02	; 2
    10ac:	f1 05       	cpc	r31, r1
    10ae:	29 f0       	breq	.+10     	; 0x10ba <MUSART_Init+0x170>
    10b0:	07 c0       	rjmp	.+14     	; 0x10c0 <MUSART_Init+0x176>
   {
   case USART_STOP_BITS_1:
	   CLR_BIT(Local_u8USCRCValue, UCSRC_USBS);
    10b2:	89 81       	ldd	r24, Y+1	; 0x01
    10b4:	87 7f       	andi	r24, 0xF7	; 247
    10b6:	89 83       	std	Y+1, r24	; 0x01
    10b8:	03 c0       	rjmp	.+6      	; 0x10c0 <MUSART_Init+0x176>
	   break;
   case USART_STOP_BITS_2:
	   SET_BIT(Local_u8USCRCValue, UCSRC_USBS);
    10ba:	89 81       	ldd	r24, Y+1	; 0x01
    10bc:	88 60       	ori	r24, 0x08	; 8
    10be:	89 83       	std	Y+1, r24	; 0x01
	   break;
   default:
	   break;
   }
    // Asynchronous UART
    CLR_BIT(Local_u8USCRCValue, UCSRC_UMSEL);
    10c0:	89 81       	ldd	r24, Y+1	; 0x01
    10c2:	8f 7b       	andi	r24, 0xBF	; 191
    10c4:	89 83       	std	Y+1, r24	; 0x01

    SET_BIT(Local_u8USCRCValue,UCSRC_URSEL);     /* use UCSRC */
    10c6:	89 81       	ldd	r24, Y+1	; 0x01
    10c8:	80 68       	ori	r24, 0x80	; 128
    10ca:	89 83       	std	Y+1, r24	; 0x01

    // Set UCSRC register
    UCSRC = Local_u8USCRCValue;
    10cc:	e0 e4       	ldi	r30, 0x40	; 64
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	89 81       	ldd	r24, Y+1	; 0x01
    10d2:	80 83       	st	Z, r24

    // Set the baud rate using the provided macro
    UBRRH = (u8)(config->BaudRate >> 8);
    10d4:	20 e4       	ldi	r18, 0x40	; 64
    10d6:	30 e0       	ldi	r19, 0x00	; 0
    10d8:	ea 81       	ldd	r30, Y+2	; 0x02
    10da:	fb 81       	ldd	r31, Y+3	; 0x03
    10dc:	80 81       	ld	r24, Z
    10de:	91 81       	ldd	r25, Z+1	; 0x01
    10e0:	a2 81       	ldd	r26, Z+2	; 0x02
    10e2:	b3 81       	ldd	r27, Z+3	; 0x03
    10e4:	89 2f       	mov	r24, r25
    10e6:	9a 2f       	mov	r25, r26
    10e8:	ab 2f       	mov	r26, r27
    10ea:	bb 27       	eor	r27, r27
    10ec:	f9 01       	movw	r30, r18
    10ee:	80 83       	st	Z, r24
    UBRRL = (u8)(config->BaudRate & 0xFF);
    10f0:	29 e2       	ldi	r18, 0x29	; 41
    10f2:	30 e0       	ldi	r19, 0x00	; 0
    10f4:	ea 81       	ldd	r30, Y+2	; 0x02
    10f6:	fb 81       	ldd	r31, Y+3	; 0x03
    10f8:	80 81       	ld	r24, Z
    10fa:	91 81       	ldd	r25, Z+1	; 0x01
    10fc:	a2 81       	ldd	r26, Z+2	; 0x02
    10fe:	b3 81       	ldd	r27, Z+3	; 0x03
    1100:	f9 01       	movw	r30, r18
    1102:	80 83       	st	Z, r24

    // Enable Receiver and Transmitter
	SET_BIT(UCSRB,UCSRB_TXEN);
    1104:	aa e2       	ldi	r26, 0x2A	; 42
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	ea e2       	ldi	r30, 0x2A	; 42
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	88 60       	ori	r24, 0x08	; 8
    1110:	8c 93       	st	X, r24
	SET_BIT(UCSRB,UCSRB_RXEN);
    1112:	aa e2       	ldi	r26, 0x2A	; 42
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	ea e2       	ldi	r30, 0x2A	; 42
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	80 61       	ori	r24, 0x10	; 16
    111e:	8c 93       	st	X, r24

		/* TX Enable Transmit and receive */
		SET_BIT(UCSRB,UCSRB_TXEN);
		SET_BIT(UCSRB,UCSRB_RXEN);
#endif
}
    1120:	29 96       	adiw	r28, 0x09	; 9
    1122:	0f b6       	in	r0, 0x3f	; 63
    1124:	f8 94       	cli
    1126:	de bf       	out	0x3e, r29	; 62
    1128:	0f be       	out	0x3f, r0	; 63
    112a:	cd bf       	out	0x3d, r28	; 61
    112c:	cf 91       	pop	r28
    112e:	df 91       	pop	r29
    1130:	08 95       	ret

00001132 <MUSART_sendByte>:


// Function to send a byte over UART
void MUSART_sendByte(u8 data) {
    1132:	df 93       	push	r29
    1134:	cf 93       	push	r28
    1136:	0f 92       	push	r0
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
    113c:	89 83       	std	Y+1, r24	; 0x01
    while (GET_BIT(UCSRA, UCSRA_UDRE) == 0); // Wait until transmit data is empty
    113e:	eb e2       	ldi	r30, 0x2B	; 43
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	82 95       	swap	r24
    1146:	86 95       	lsr	r24
    1148:	87 70       	andi	r24, 0x07	; 7
    114a:	88 2f       	mov	r24, r24
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	81 70       	andi	r24, 0x01	; 1
    1150:	90 70       	andi	r25, 0x00	; 0
    1152:	00 97       	sbiw	r24, 0x00	; 0
    1154:	a1 f3       	breq	.-24     	; 0x113e <MUSART_sendByte+0xc>
    UDR = data;
    1156:	ec e2       	ldi	r30, 0x2C	; 44
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	89 81       	ldd	r24, Y+1	; 0x01
    115c:	80 83       	st	Z, r24
}
    115e:	0f 90       	pop	r0
    1160:	cf 91       	pop	r28
    1162:	df 91       	pop	r29
    1164:	08 95       	ret

00001166 <MUSART_sendString>:
// Function to send a string over UART
void MUSART_sendString(const char* str) {
    1166:	df 93       	push	r29
    1168:	cf 93       	push	r28
    116a:	00 d0       	rcall	.+0      	; 0x116c <MUSART_sendString+0x6>
    116c:	0f 92       	push	r0
    116e:	cd b7       	in	r28, 0x3d	; 61
    1170:	de b7       	in	r29, 0x3e	; 62
    1172:	9b 83       	std	Y+3, r25	; 0x03
    1174:	8a 83       	std	Y+2, r24	; 0x02
    u8 index = 0;
    1176:	19 82       	std	Y+1, r1	; 0x01
    1178:	0e c0       	rjmp	.+28     	; 0x1196 <MUSART_sendString+0x30>
    while (str[index] != '\0') {
        MUSART_sendByte(str[index]);
    117a:	89 81       	ldd	r24, Y+1	; 0x01
    117c:	28 2f       	mov	r18, r24
    117e:	30 e0       	ldi	r19, 0x00	; 0
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	9b 81       	ldd	r25, Y+3	; 0x03
    1184:	fc 01       	movw	r30, r24
    1186:	e2 0f       	add	r30, r18
    1188:	f3 1f       	adc	r31, r19
    118a:	80 81       	ld	r24, Z
    118c:	0e 94 99 08 	call	0x1132	; 0x1132 <MUSART_sendByte>
        index++;
    1190:	89 81       	ldd	r24, Y+1	; 0x01
    1192:	8f 5f       	subi	r24, 0xFF	; 255
    1194:	89 83       	std	Y+1, r24	; 0x01
    UDR = data;
}
// Function to send a string over UART
void MUSART_sendString(const char* str) {
    u8 index = 0;
    while (str[index] != '\0') {
    1196:	89 81       	ldd	r24, Y+1	; 0x01
    1198:	28 2f       	mov	r18, r24
    119a:	30 e0       	ldi	r19, 0x00	; 0
    119c:	8a 81       	ldd	r24, Y+2	; 0x02
    119e:	9b 81       	ldd	r25, Y+3	; 0x03
    11a0:	fc 01       	movw	r30, r24
    11a2:	e2 0f       	add	r30, r18
    11a4:	f3 1f       	adc	r31, r19
    11a6:	80 81       	ld	r24, Z
    11a8:	88 23       	and	r24, r24
    11aa:	39 f7       	brne	.-50     	; 0x117a <MUSART_sendString+0x14>
        MUSART_sendByte(str[index]);
        index++;
    }
}
    11ac:	0f 90       	pop	r0
    11ae:	0f 90       	pop	r0
    11b0:	0f 90       	pop	r0
    11b2:	cf 91       	pop	r28
    11b4:	df 91       	pop	r29
    11b6:	08 95       	ret

000011b8 <MUSART_receiveByteSynchNonBlocking>:

// Function to receive a byte using polling with a timeout
u8 MUSART_receiveByteSynchNonBlocking(u32 timeout_ms) {
    11b8:	df 93       	push	r29
    11ba:	cf 93       	push	r28
    11bc:	cd b7       	in	r28, 0x3d	; 61
    11be:	de b7       	in	r29, 0x3e	; 62
    11c0:	29 97       	sbiw	r28, 0x09	; 9
    11c2:	0f b6       	in	r0, 0x3f	; 63
    11c4:	f8 94       	cli
    11c6:	de bf       	out	0x3e, r29	; 62
    11c8:	0f be       	out	0x3f, r0	; 63
    11ca:	cd bf       	out	0x3d, r28	; 61
    11cc:	6d 83       	std	Y+5, r22	; 0x05
    11ce:	7e 83       	std	Y+6, r23	; 0x06
    11d0:	8f 83       	std	Y+7, r24	; 0x07
    11d2:	98 87       	std	Y+8, r25	; 0x08
    u32 timeout = 0;
    11d4:	19 82       	std	Y+1, r1	; 0x01
    11d6:	1a 82       	std	Y+2, r1	; 0x02
    11d8:	1b 82       	std	Y+3, r1	; 0x03
    11da:	1c 82       	std	Y+4, r1	; 0x04
    11dc:	1b c0       	rjmp	.+54     	; 0x1214 <MUSART_receiveByteSynchNonBlocking+0x5c>
    while (GET_BIT(UCSRA, UCSRA_RXC) == 0) {
        if (timeout >= timeout_ms) {
    11de:	29 81       	ldd	r18, Y+1	; 0x01
    11e0:	3a 81       	ldd	r19, Y+2	; 0x02
    11e2:	4b 81       	ldd	r20, Y+3	; 0x03
    11e4:	5c 81       	ldd	r21, Y+4	; 0x04
    11e6:	8d 81       	ldd	r24, Y+5	; 0x05
    11e8:	9e 81       	ldd	r25, Y+6	; 0x06
    11ea:	af 81       	ldd	r26, Y+7	; 0x07
    11ec:	b8 85       	ldd	r27, Y+8	; 0x08
    11ee:	28 17       	cp	r18, r24
    11f0:	39 07       	cpc	r19, r25
    11f2:	4a 07       	cpc	r20, r26
    11f4:	5b 07       	cpc	r21, r27
    11f6:	18 f0       	brcs	.+6      	; 0x11fe <MUSART_receiveByteSynchNonBlocking+0x46>
            // Timeout occurred
            return 0xFF; // Or any special value to indicate a timeout
    11f8:	8f ef       	ldi	r24, 0xFF	; 255
    11fa:	89 87       	std	Y+9, r24	; 0x09
    11fc:	14 c0       	rjmp	.+40     	; 0x1226 <MUSART_receiveByteSynchNonBlocking+0x6e>
        }
        // You may need to add a delay here to control the polling rate
        // add delay
        timeout++;
    11fe:	89 81       	ldd	r24, Y+1	; 0x01
    1200:	9a 81       	ldd	r25, Y+2	; 0x02
    1202:	ab 81       	ldd	r26, Y+3	; 0x03
    1204:	bc 81       	ldd	r27, Y+4	; 0x04
    1206:	01 96       	adiw	r24, 0x01	; 1
    1208:	a1 1d       	adc	r26, r1
    120a:	b1 1d       	adc	r27, r1
    120c:	89 83       	std	Y+1, r24	; 0x01
    120e:	9a 83       	std	Y+2, r25	; 0x02
    1210:	ab 83       	std	Y+3, r26	; 0x03
    1212:	bc 83       	std	Y+4, r27	; 0x04
}

// Function to receive a byte using polling with a timeout
u8 MUSART_receiveByteSynchNonBlocking(u32 timeout_ms) {
    u32 timeout = 0;
    while (GET_BIT(UCSRA, UCSRA_RXC) == 0) {
    1214:	eb e2       	ldi	r30, 0x2B	; 43
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	88 23       	and	r24, r24
    121c:	04 f7       	brge	.-64     	; 0x11de <MUSART_receiveByteSynchNonBlocking+0x26>
        }
        // You may need to add a delay here to control the polling rate
        // add delay
        timeout++;
    }
    return UDR;
    121e:	ec e2       	ldi	r30, 0x2C	; 44
    1220:	f0 e0       	ldi	r31, 0x00	; 0
    1222:	80 81       	ld	r24, Z
    1224:	89 87       	std	Y+9, r24	; 0x09
    1226:	89 85       	ldd	r24, Y+9	; 0x09
}
    1228:	29 96       	adiw	r28, 0x09	; 9
    122a:	0f b6       	in	r0, 0x3f	; 63
    122c:	f8 94       	cli
    122e:	de bf       	out	0x3e, r29	; 62
    1230:	0f be       	out	0x3f, r0	; 63
    1232:	cd bf       	out	0x3d, r28	; 61
    1234:	cf 91       	pop	r28
    1236:	df 91       	pop	r29
    1238:	08 95       	ret

0000123a <MUSART_receiveByteAsynchCallBack>:

// Function to configure UART Rx for asynchronous reception with a callback
void MUSART_receiveByteAsynchCallBack(void (*callback)(u8)) {
    123a:	df 93       	push	r29
    123c:	cf 93       	push	r28
    123e:	00 d0       	rcall	.+0      	; 0x1240 <MUSART_receiveByteAsynchCallBack+0x6>
    1240:	cd b7       	in	r28, 0x3d	; 61
    1242:	de b7       	in	r29, 0x3e	; 62
    1244:	9a 83       	std	Y+2, r25	; 0x02
    1246:	89 83       	std	Y+1, r24	; 0x01
    // Enable UART Rx interrupt
    UCSRB |= (1 << UCSRB_RXCIE);
    1248:	aa e2       	ldi	r26, 0x2A	; 42
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	ea e2       	ldi	r30, 0x2A	; 42
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	80 68       	ori	r24, 0x80	; 128
    1254:	8c 93       	st	X, r24

    // Set the callback function
    usart_rx_callback = callback;
    1256:	89 81       	ldd	r24, Y+1	; 0x01
    1258:	9a 81       	ldd	r25, Y+2	; 0x02
    125a:	90 93 c1 01 	sts	0x01C1, r25
    125e:	80 93 c0 01 	sts	0x01C0, r24
}
    1262:	0f 90       	pop	r0
    1264:	0f 90       	pop	r0
    1266:	cf 91       	pop	r28
    1268:	df 91       	pop	r29
    126a:	08 95       	ret

0000126c <MUSART_recieveStringAsynchCallBack>:
void MUSART_recieveStringAsynchCallBack(void (*callback)(u8))
{
    126c:	df 93       	push	r29
    126e:	cf 93       	push	r28
    1270:	00 d0       	rcall	.+0      	; 0x1272 <MUSART_recieveStringAsynchCallBack+0x6>
    1272:	cd b7       	in	r28, 0x3d	; 61
    1274:	de b7       	in	r29, 0x3e	; 62
    1276:	9a 83       	std	Y+2, r25	; 0x02
    1278:	89 83       	std	Y+1, r24	; 0x01
	MUSART_receiveByteAsynchCallBack(callback);
    127a:	89 81       	ldd	r24, Y+1	; 0x01
    127c:	9a 81       	ldd	r25, Y+2	; 0x02
    127e:	0e 94 1d 09 	call	0x123a	; 0x123a <MUSART_receiveByteAsynchCallBack>

}
    1282:	0f 90       	pop	r0
    1284:	0f 90       	pop	r0
    1286:	cf 91       	pop	r28
    1288:	df 91       	pop	r29
    128a:	08 95       	ret

0000128c <__vector_13>:

// UART Receive Complete (RX) interrupt handler
ISR_(USART_RXC_VECTOR) {
    128c:	1f 92       	push	r1
    128e:	0f 92       	push	r0
    1290:	0f b6       	in	r0, 0x3f	; 63
    1292:	0f 92       	push	r0
    1294:	11 24       	eor	r1, r1
    1296:	2f 93       	push	r18
    1298:	3f 93       	push	r19
    129a:	4f 93       	push	r20
    129c:	5f 93       	push	r21
    129e:	6f 93       	push	r22
    12a0:	7f 93       	push	r23
    12a2:	8f 93       	push	r24
    12a4:	9f 93       	push	r25
    12a6:	af 93       	push	r26
    12a8:	bf 93       	push	r27
    12aa:	ef 93       	push	r30
    12ac:	ff 93       	push	r31
    12ae:	df 93       	push	r29
    12b0:	cf 93       	push	r28
    12b2:	0f 92       	push	r0
    12b4:	cd b7       	in	r28, 0x3d	; 61
    12b6:	de b7       	in	r29, 0x3e	; 62
    u8 receivedByte = UDR; // Read the received byte
    12b8:	ec e2       	ldi	r30, 0x2C	; 44
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	89 83       	std	Y+1, r24	; 0x01
    if (usart_rx_callback != NULL) {
    12c0:	80 91 c0 01 	lds	r24, 0x01C0
    12c4:	90 91 c1 01 	lds	r25, 0x01C1
    12c8:	00 97       	sbiw	r24, 0x00	; 0
    12ca:	31 f0       	breq	.+12     	; 0x12d8 <__vector_13+0x4c>
        usart_rx_callback(receivedByte); // Call the callback function
    12cc:	e0 91 c0 01 	lds	r30, 0x01C0
    12d0:	f0 91 c1 01 	lds	r31, 0x01C1
    12d4:	89 81       	ldd	r24, Y+1	; 0x01
    12d6:	09 95       	icall
    }
}
    12d8:	0f 90       	pop	r0
    12da:	cf 91       	pop	r28
    12dc:	df 91       	pop	r29
    12de:	ff 91       	pop	r31
    12e0:	ef 91       	pop	r30
    12e2:	bf 91       	pop	r27
    12e4:	af 91       	pop	r26
    12e6:	9f 91       	pop	r25
    12e8:	8f 91       	pop	r24
    12ea:	7f 91       	pop	r23
    12ec:	6f 91       	pop	r22
    12ee:	5f 91       	pop	r21
    12f0:	4f 91       	pop	r20
    12f2:	3f 91       	pop	r19
    12f4:	2f 91       	pop	r18
    12f6:	0f 90       	pop	r0
    12f8:	0f be       	out	0x3f, r0	; 63
    12fa:	0f 90       	pop	r0
    12fc:	1f 90       	pop	r1
    12fe:	18 95       	reti

00001300 <TWI_Init>:
#include "MTWI_config.h"



// Function to initialize the TWI
void TWI_Init(u8 Copy_u8RequiredFreq) {
    1300:	df 93       	push	r29
    1302:	cf 93       	push	r28
    1304:	0f 92       	push	r0
    1306:	cd b7       	in	r28, 0x3d	; 61
    1308:	de b7       	in	r29, 0x3e	; 62
    130a:	89 83       	std	Y+1, r24	; 0x01

	/* Set clock frequency to 400kbps or 100kbps  */
	if(	Copy_u8RequiredFreq	== _400KBPS){
    130c:	89 81       	ldd	r24, Y+1	; 0x01
    130e:	82 30       	cpi	r24, 0x02	; 2
    1310:	29 f4       	brne	.+10     	; 0x131c <TWI_Init+0x1c>
		TWBR = FREQ_400KBPS;
    1312:	e0 e2       	ldi	r30, 0x20	; 32
    1314:	f0 e0       	ldi	r31, 0x00	; 0
    1316:	8c e0       	ldi	r24, 0x0C	; 12
    1318:	80 83       	st	Z, r24
    131a:	07 c0       	rjmp	.+14     	; 0x132a <TWI_Init+0x2a>

	}
	else if	(Copy_u8RequiredFreq	== _100KBPS){
    131c:	89 81       	ldd	r24, Y+1	; 0x01
    131e:	81 30       	cpi	r24, 0x01	; 1
    1320:	21 f4       	brne	.+8      	; 0x132a <TWI_Init+0x2a>
		TWBR = FREQ_100KBPS;
    1322:	e0 e2       	ldi	r30, 0x20	; 32
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	84 e2       	ldi	r24, 0x24	; 36
    1328:	80 83       	st	Z, r24
	}
	else{
		// nothing
	}
	// Set prescaler and enable TWI
	TWSR = 0;
    132a:	e1 e2       	ldi	r30, 0x21	; 33
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	10 82       	st	Z, r1
	// TWI EN
	TWCR = (1 << TWEN);
    1330:	e6 e5       	ldi	r30, 0x56	; 86
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	84 e0       	ldi	r24, 0x04	; 4
    1336:	80 83       	st	Z, r24
}
    1338:	0f 90       	pop	r0
    133a:	cf 91       	pop	r28
    133c:	df 91       	pop	r29
    133e:	08 95       	ret

00001340 <TWI_SendStart>:

// Function to send a start condition
void TWI_SendStart() {
    1340:	df 93       	push	r29
    1342:	cf 93       	push	r28
    1344:	cd b7       	in	r28, 0x3d	; 61
    1346:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1 << TWSTA) | (1 << TWEN) | (1 << TWINT);
    1348:	e6 e5       	ldi	r30, 0x56	; 86
    134a:	f0 e0       	ldi	r31, 0x00	; 0
    134c:	84 ea       	ldi	r24, 0xA4	; 164
    134e:	80 83       	st	Z, r24
	while (!(TWCR & (1 << TWINT)));
    1350:	e6 e5       	ldi	r30, 0x56	; 86
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	88 23       	and	r24, r24
    1358:	dc f7       	brge	.-10     	; 0x1350 <TWI_SendStart+0x10>
}
    135a:	cf 91       	pop	r28
    135c:	df 91       	pop	r29
    135e:	08 95       	ret

00001360 <TWI_SendStop>:

// Function to send a stop condition
void TWI_SendStop() {
    1360:	df 93       	push	r29
    1362:	cf 93       	push	r28
    1364:	cd b7       	in	r28, 0x3d	; 61
    1366:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1 << TWSTO) | (1 << TWINT) | (1 << TWEN);
    1368:	e6 e5       	ldi	r30, 0x56	; 86
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	84 e9       	ldi	r24, 0x94	; 148
    136e:	80 83       	st	Z, r24
	while (TWCR & (1 << TWSTO));
    1370:	e6 e5       	ldi	r30, 0x56	; 86
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	88 2f       	mov	r24, r24
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	80 71       	andi	r24, 0x10	; 16
    137c:	90 70       	andi	r25, 0x00	; 0
    137e:	00 97       	sbiw	r24, 0x00	; 0
    1380:	b9 f7       	brne	.-18     	; 0x1370 <TWI_SendStop+0x10>
}
    1382:	cf 91       	pop	r28
    1384:	df 91       	pop	r29
    1386:	08 95       	ret

00001388 <TWI_SendByte>:

// Function to send a byte
void TWI_SendByte(u8 data) {
    1388:	df 93       	push	r29
    138a:	cf 93       	push	r28
    138c:	0f 92       	push	r0
    138e:	cd b7       	in	r28, 0x3d	; 61
    1390:	de b7       	in	r29, 0x3e	; 62
    1392:	89 83       	std	Y+1, r24	; 0x01
	TWDR = data;
    1394:	e3 e2       	ldi	r30, 0x23	; 35
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	89 81       	ldd	r24, Y+1	; 0x01
    139a:	80 83       	st	Z, r24
	TWCR = (1 << TWINT) | (1 << TWEN);
    139c:	e6 e5       	ldi	r30, 0x56	; 86
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	84 e8       	ldi	r24, 0x84	; 132
    13a2:	80 83       	st	Z, r24
	while (!(TWCR & (1 << TWINT)));
    13a4:	e6 e5       	ldi	r30, 0x56	; 86
    13a6:	f0 e0       	ldi	r31, 0x00	; 0
    13a8:	80 81       	ld	r24, Z
    13aa:	88 23       	and	r24, r24
    13ac:	dc f7       	brge	.-10     	; 0x13a4 <TWI_SendByte+0x1c>
}
    13ae:	0f 90       	pop	r0
    13b0:	cf 91       	pop	r28
    13b2:	df 91       	pop	r29
    13b4:	08 95       	ret

000013b6 <TWI_ReceiveByteWithACK>:

// Function to receive a byte with ACK
void TWI_ReceiveByteWithACK(u8* Copy_u8RecievedData) {
    13b6:	df 93       	push	r29
    13b8:	cf 93       	push	r28
    13ba:	00 d0       	rcall	.+0      	; 0x13bc <TWI_ReceiveByteWithACK+0x6>
    13bc:	cd b7       	in	r28, 0x3d	; 61
    13be:	de b7       	in	r29, 0x3e	; 62
    13c0:	9a 83       	std	Y+2, r25	; 0x02
    13c2:	89 83       	std	Y+1, r24	; 0x01
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA); //Bit 6  TWEA: TWI Enable Acknowledge Bit
    13c4:	e6 e5       	ldi	r30, 0x56	; 86
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	84 ec       	ldi	r24, 0xC4	; 196
    13ca:	80 83       	st	Z, r24
	while (!(TWCR & (1 << TWINT)));
    13cc:	e6 e5       	ldi	r30, 0x56	; 86
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 81       	ld	r24, Z
    13d2:	88 23       	and	r24, r24
    13d4:	dc f7       	brge	.-10     	; 0x13cc <TWI_ReceiveByteWithACK+0x16>
	*Copy_u8RecievedData = TWDR;
    13d6:	e3 e2       	ldi	r30, 0x23	; 35
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	e9 81       	ldd	r30, Y+1	; 0x01
    13de:	fa 81       	ldd	r31, Y+2	; 0x02
    13e0:	80 83       	st	Z, r24
}
    13e2:	0f 90       	pop	r0
    13e4:	0f 90       	pop	r0
    13e6:	cf 91       	pop	r28
    13e8:	df 91       	pop	r29
    13ea:	08 95       	ret

000013ec <TWI_ReceiveByteWithNACK>:

// Function to receive a byte with NACK
void TWI_ReceiveByteWithNACK(u8* Copy_u8RecievedData) {
    13ec:	df 93       	push	r29
    13ee:	cf 93       	push	r28
    13f0:	00 d0       	rcall	.+0      	; 0x13f2 <TWI_ReceiveByteWithNACK+0x6>
    13f2:	cd b7       	in	r28, 0x3d	; 61
    13f4:	de b7       	in	r29, 0x3e	; 62
    13f6:	9a 83       	std	Y+2, r25	; 0x02
    13f8:	89 83       	std	Y+1, r24	; 0x01
	TWCR = (1 << TWINT) | (1 << TWEN);
    13fa:	e6 e5       	ldi	r30, 0x56	; 86
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	84 e8       	ldi	r24, 0x84	; 132
    1400:	80 83       	st	Z, r24
	while (!(TWCR & (1 << TWINT)));
    1402:	e6 e5       	ldi	r30, 0x56	; 86
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	80 81       	ld	r24, Z
    1408:	88 23       	and	r24, r24
    140a:	dc f7       	brge	.-10     	; 0x1402 <TWI_ReceiveByteWithNACK+0x16>
	*Copy_u8RecievedData = TWDR;
    140c:	e3 e2       	ldi	r30, 0x23	; 35
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	80 81       	ld	r24, Z
    1412:	e9 81       	ldd	r30, Y+1	; 0x01
    1414:	fa 81       	ldd	r31, Y+2	; 0x02
    1416:	80 83       	st	Z, r24
}
    1418:	0f 90       	pop	r0
    141a:	0f 90       	pop	r0
    141c:	cf 91       	pop	r28
    141e:	df 91       	pop	r29
    1420:	08 95       	ret

00001422 <TWI_GetStatus>:

// Function to get the status of the TWI
void TWI_GetStatus(u8 *Copy_u8Status) {
    1422:	df 93       	push	r29
    1424:	cf 93       	push	r28
    1426:	00 d0       	rcall	.+0      	; 0x1428 <TWI_GetStatus+0x6>
    1428:	cd b7       	in	r28, 0x3d	; 61
    142a:	de b7       	in	r29, 0x3e	; 62
    142c:	9a 83       	std	Y+2, r25	; 0x02
    142e:	89 83       	std	Y+1, r24	; 0x01
	*Copy_u8Status = TWSR & 0xF8;		//	0b1111 1000
    1430:	e1 e2       	ldi	r30, 0x21	; 33
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	80 81       	ld	r24, Z
    1436:	88 7f       	andi	r24, 0xF8	; 248
    1438:	e9 81       	ldd	r30, Y+1	; 0x01
    143a:	fa 81       	ldd	r31, Y+2	; 0x02
    143c:	80 83       	st	Z, r24
}
    143e:	0f 90       	pop	r0
    1440:	0f 90       	pop	r0
    1442:	cf 91       	pop	r28
    1444:	df 91       	pop	r29
    1446:	08 95       	ret

00001448 <MTIMER1_voidInit>:
#endif


/**************************** Timer1 Init *****************************/
void MTIMER1_voidInit(void)
{
    1448:	df 93       	push	r29
    144a:	cf 93       	push	r28
    144c:	cd b7       	in	r28, 0x3d	; 61
    144e:	de b7       	in	r29, 0x3e	; 62
    #if TIMER1_MODE == TIMER1_NORMAL_MODE
    CLR_BIT(TCCR1A, TCCR1A_WGM10);
    1450:	af e4       	ldi	r26, 0x4F	; 79
    1452:	b0 e0       	ldi	r27, 0x00	; 0
    1454:	ef e4       	ldi	r30, 0x4F	; 79
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	80 81       	ld	r24, Z
    145a:	8e 7f       	andi	r24, 0xFE	; 254
    145c:	8c 93       	st	X, r24
    CLR_BIT(TCCR1A, TCCR1A_WGM11);
    145e:	af e4       	ldi	r26, 0x4F	; 79
    1460:	b0 e0       	ldi	r27, 0x00	; 0
    1462:	ef e4       	ldi	r30, 0x4F	; 79
    1464:	f0 e0       	ldi	r31, 0x00	; 0
    1466:	80 81       	ld	r24, Z
    1468:	8d 7f       	andi	r24, 0xFD	; 253
    146a:	8c 93       	st	X, r24
    CLR_BIT(TCCR1B, TCCR1B_WGM12);
    146c:	ae e4       	ldi	r26, 0x4E	; 78
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	ee e4       	ldi	r30, 0x4E	; 78
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	80 81       	ld	r24, Z
    1476:	87 7f       	andi	r24, 0xF7	; 247
    1478:	8c 93       	st	X, r24
    CLR_BIT(TCCR1B, TCCR1B_WGM13);
    147a:	ae e4       	ldi	r26, 0x4E	; 78
    147c:	b0 e0       	ldi	r27, 0x00	; 0
    147e:	ee e4       	ldi	r30, 0x4E	; 78
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
    1484:	8f 7e       	andi	r24, 0xEF	; 239
    1486:	8c 93       	st	X, r24


    /* Enable Overflow INT */
    SET_BIT(TIMSK, TIMSK_TOIE1);
    1488:	a9 e5       	ldi	r26, 0x59	; 89
    148a:	b0 e0       	ldi	r27, 0x00	; 0
    148c:	e9 e5       	ldi	r30, 0x59	; 89
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	80 81       	ld	r24, Z
    1492:	84 60       	ori	r24, 0x04	; 4
    1494:	8c 93       	st	X, r24

    /* Enable CTC INT */
    SET_BIT(TIMSK, TIMSK_OCIE1A);

    #endif
}
    1496:	cf 91       	pop	r28
    1498:	df 91       	pop	r29
    149a:	08 95       	ret

0000149c <MTIMER1_enumSetTime_ms>:

/********************** Timer1 Set Time in ms *****************************/
error_state_t MTIMER1_enumSetTime_ms(u32 Copy_u32DesiredTime, void (*Copy_pvCallBackFunc)(void))
{
    149c:	df 93       	push	r29
    149e:	cf 93       	push	r28
    14a0:	cd b7       	in	r28, 0x3d	; 61
    14a2:	de b7       	in	r29, 0x3e	; 62
    14a4:	63 97       	sbiw	r28, 0x13	; 19
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	f8 94       	cli
    14aa:	de bf       	out	0x3e, r29	; 62
    14ac:	0f be       	out	0x3f, r0	; 63
    14ae:	cd bf       	out	0x3d, r28	; 61
    14b0:	6e 87       	std	Y+14, r22	; 0x0e
    14b2:	7f 87       	std	Y+15, r23	; 0x0f
    14b4:	88 8b       	std	Y+16, r24	; 0x10
    14b6:	99 8b       	std	Y+17, r25	; 0x11
    14b8:	5b 8b       	std	Y+19, r21	; 0x13
    14ba:	4a 8b       	std	Y+18, r20	; 0x12
    error_state_t Local_ErrorState = TIMER1_OK;
    14bc:	8a e0       	ldi	r24, 0x0A	; 10
    14be:	8d 87       	std	Y+13, r24	; 0x0d

    // Initialize callback function globally
    TIMER1_pvCallBackNotificationFunc = Copy_pvCallBackFunc;
    14c0:	8a 89       	ldd	r24, Y+18	; 0x12
    14c2:	9b 89       	ldd	r25, Y+19	; 0x13
    14c4:	90 93 f7 01 	sts	0x01F7, r25
    14c8:	80 93 f6 01 	sts	0x01F6, r24

    /* Get prescaler value */
    f32 Local_u32PrescDivFact = (f32)TIMER1_PRESCALLER_ARR[TIMER1_PRESCALLER_SELEC - 1];
    14cc:	80 91 86 01 	lds	r24, 0x0186
    14d0:	90 91 87 01 	lds	r25, 0x0187
    14d4:	cc 01       	movw	r24, r24
    14d6:	a0 e0       	ldi	r26, 0x00	; 0
    14d8:	b0 e0       	ldi	r27, 0x00	; 0
    14da:	bc 01       	movw	r22, r24
    14dc:	cd 01       	movw	r24, r26
    14de:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    14e2:	dc 01       	movw	r26, r24
    14e4:	cb 01       	movw	r24, r22
    14e6:	89 87       	std	Y+9, r24	; 0x09
    14e8:	9a 87       	std	Y+10, r25	; 0x0a
    14ea:	ab 87       	std	Y+11, r26	; 0x0b
    14ec:	bc 87       	std	Y+12, r27	; 0x0c

    // Calculate total tick time in Microseconds
    f32 Local_u32TickTime = Local_u32PrescDivFact / CRYSTAL_FREQ;
    14ee:	69 85       	ldd	r22, Y+9	; 0x09
    14f0:	7a 85       	ldd	r23, Y+10	; 0x0a
    14f2:	8b 85       	ldd	r24, Y+11	; 0x0b
    14f4:	9c 85       	ldd	r25, Y+12	; 0x0c
    14f6:	20 e0       	ldi	r18, 0x00	; 0
    14f8:	30 e0       	ldi	r19, 0x00	; 0
    14fa:	40 e8       	ldi	r20, 0x80	; 128
    14fc:	51 e4       	ldi	r21, 0x41	; 65
    14fe:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1502:	dc 01       	movw	r26, r24
    1504:	cb 01       	movw	r24, r22
    1506:	8d 83       	std	Y+5, r24	; 0x05
    1508:	9e 83       	std	Y+6, r25	; 0x06
    150a:	af 83       	std	Y+7, r26	; 0x07
    150c:	b8 87       	std	Y+8, r27	; 0x08

    // Calculate total tick number
    u32 Local_u32TotalTicks = (Copy_u32DesiredTime * 1000) / Local_u32TickTime;
    150e:	8e 85       	ldd	r24, Y+14	; 0x0e
    1510:	9f 85       	ldd	r25, Y+15	; 0x0f
    1512:	a8 89       	ldd	r26, Y+16	; 0x10
    1514:	b9 89       	ldd	r27, Y+17	; 0x11
    1516:	28 ee       	ldi	r18, 0xE8	; 232
    1518:	33 e0       	ldi	r19, 0x03	; 3
    151a:	40 e0       	ldi	r20, 0x00	; 0
    151c:	50 e0       	ldi	r21, 0x00	; 0
    151e:	bc 01       	movw	r22, r24
    1520:	cd 01       	movw	r24, r26
    1522:	0e 94 9e 2c 	call	0x593c	; 0x593c <__mulsi3>
    1526:	dc 01       	movw	r26, r24
    1528:	cb 01       	movw	r24, r22
    152a:	bc 01       	movw	r22, r24
    152c:	cd 01       	movw	r24, r26
    152e:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    1532:	dc 01       	movw	r26, r24
    1534:	cb 01       	movw	r24, r22
    1536:	bc 01       	movw	r22, r24
    1538:	cd 01       	movw	r24, r26
    153a:	2d 81       	ldd	r18, Y+5	; 0x05
    153c:	3e 81       	ldd	r19, Y+6	; 0x06
    153e:	4f 81       	ldd	r20, Y+7	; 0x07
    1540:	58 85       	ldd	r21, Y+8	; 0x08
    1542:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1546:	dc 01       	movw	r26, r24
    1548:	cb 01       	movw	r24, r22
    154a:	bc 01       	movw	r22, r24
    154c:	cd 01       	movw	r24, r26
    154e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1552:	dc 01       	movw	r26, r24
    1554:	cb 01       	movw	r24, r22
    1556:	89 83       	std	Y+1, r24	; 0x01
    1558:	9a 83       	std	Y+2, r25	; 0x02
    155a:	ab 83       	std	Y+3, r26	; 0x03
    155c:	bc 83       	std	Y+4, r27	; 0x04

    #if TIMER1_MODE == TIMER1_NORMAL_MODE
    NORMAL_u32NoOfOverFlow = Local_u32TotalTicks / TIMER1_MAX_TICK;
    155e:	89 81       	ldd	r24, Y+1	; 0x01
    1560:	9a 81       	ldd	r25, Y+2	; 0x02
    1562:	ab 81       	ldd	r26, Y+3	; 0x03
    1564:	bc 81       	ldd	r27, Y+4	; 0x04
    1566:	2f ef       	ldi	r18, 0xFF	; 255
    1568:	3f ef       	ldi	r19, 0xFF	; 255
    156a:	40 e0       	ldi	r20, 0x00	; 0
    156c:	50 e0       	ldi	r21, 0x00	; 0
    156e:	bc 01       	movw	r22, r24
    1570:	cd 01       	movw	r24, r26
    1572:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    1576:	da 01       	movw	r26, r20
    1578:	c9 01       	movw	r24, r18
    157a:	80 93 f8 01 	sts	0x01F8, r24
    157e:	90 93 f9 01 	sts	0x01F9, r25
    1582:	a0 93 fa 01 	sts	0x01FA, r26
    1586:	b0 93 fb 01 	sts	0x01FB, r27
    NORMAL_u16NoOfRemTicks = Local_u32TotalTicks % TIMER1_MAX_TICK;
    158a:	89 81       	ldd	r24, Y+1	; 0x01
    158c:	9a 81       	ldd	r25, Y+2	; 0x02
    158e:	ab 81       	ldd	r26, Y+3	; 0x03
    1590:	bc 81       	ldd	r27, Y+4	; 0x04
    1592:	2f ef       	ldi	r18, 0xFF	; 255
    1594:	3f ef       	ldi	r19, 0xFF	; 255
    1596:	40 e0       	ldi	r20, 0x00	; 0
    1598:	50 e0       	ldi	r21, 0x00	; 0
    159a:	bc 01       	movw	r22, r24
    159c:	cd 01       	movw	r24, r26
    159e:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    15a2:	dc 01       	movw	r26, r24
    15a4:	cb 01       	movw	r24, r22
    15a6:	90 93 fd 01 	sts	0x01FD, r25
    15aa:	80 93 fc 01 	sts	0x01FC, r24
    if (NORMAL_u16NoOfRemTicks != 0)
    15ae:	80 91 fc 01 	lds	r24, 0x01FC
    15b2:	90 91 fd 01 	lds	r25, 0x01FD
    15b6:	00 97       	sbiw	r24, 0x00	; 0
    15b8:	29 f1       	breq	.+74     	; 0x1604 <MTIMER1_enumSetTime_ms+0x168>
    {
        NORMAL_u16NoOfRemTicks = TIMER1_MAX_TICK - NORMAL_u16NoOfRemTicks;
    15ba:	80 91 fc 01 	lds	r24, 0x01FC
    15be:	90 91 fd 01 	lds	r25, 0x01FD
    15c2:	80 95       	com	r24
    15c4:	90 95       	com	r25
    15c6:	90 93 fd 01 	sts	0x01FD, r25
    15ca:	80 93 fc 01 	sts	0x01FC, r24
        TCNT1 = NORMAL_u16NoOfRemTicks ;
    15ce:	ec e4       	ldi	r30, 0x4C	; 76
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	80 91 fc 01 	lds	r24, 0x01FC
    15d6:	90 91 fd 01 	lds	r25, 0x01FD
    15da:	91 83       	std	Z+1, r25	; 0x01
    15dc:	80 83       	st	Z, r24

        NORMAL_u32NoOfOverFlow++;
    15de:	80 91 f8 01 	lds	r24, 0x01F8
    15e2:	90 91 f9 01 	lds	r25, 0x01F9
    15e6:	a0 91 fa 01 	lds	r26, 0x01FA
    15ea:	b0 91 fb 01 	lds	r27, 0x01FB
    15ee:	01 96       	adiw	r24, 0x01	; 1
    15f0:	a1 1d       	adc	r26, r1
    15f2:	b1 1d       	adc	r27, r1
    15f4:	80 93 f8 01 	sts	0x01F8, r24
    15f8:	90 93 f9 01 	sts	0x01F9, r25
    15fc:	a0 93 fa 01 	sts	0x01FA, r26
    1600:	b0 93 fb 01 	sts	0x01FB, r27
    OCR1AH = (u8)(Local_u16DivisionValue >> 8);
    OCR1AL = (u8)(Local_u16DivisionValue & 0xFF);

    #endif

    return Local_ErrorState;
    1604:	8d 85       	ldd	r24, Y+13	; 0x0d
}
    1606:	63 96       	adiw	r28, 0x13	; 19
    1608:	0f b6       	in	r0, 0x3f	; 63
    160a:	f8 94       	cli
    160c:	de bf       	out	0x3e, r29	; 62
    160e:	0f be       	out	0x3f, r0	; 63
    1610:	cd bf       	out	0x3d, r28	; 61
    1612:	cf 91       	pop	r28
    1614:	df 91       	pop	r29
    1616:	08 95       	ret

00001618 <MTIMER1_enumStart>:

/********************* Timer1 Start **************************/
error_state_t MTIMER1_enumStart(void)
{
    1618:	df 93       	push	r29
    161a:	cf 93       	push	r28
    161c:	0f 92       	push	r0
    161e:	cd b7       	in	r28, 0x3d	; 61
    1620:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    1622:	8a e0       	ldi	r24, 0x0A	; 10
    1624:	89 83       	std	Y+1, r24	; 0x01
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    1626:	ae e4       	ldi	r26, 0x4E	; 78
    1628:	b0 e0       	ldi	r27, 0x00	; 0
    162a:	ee e4       	ldi	r30, 0x4E	; 78
    162c:	f0 e0       	ldi	r31, 0x00	; 0
    162e:	80 81       	ld	r24, Z
    1630:	88 7f       	andi	r24, 0xF8	; 248
    1632:	8c 93       	st	X, r24
    TCCR1B |= TIMER1_PRESCALLER_SELEC;
    1634:	ae e4       	ldi	r26, 0x4E	; 78
    1636:	b0 e0       	ldi	r27, 0x00	; 0
    1638:	ee e4       	ldi	r30, 0x4E	; 78
    163a:	f0 e0       	ldi	r31, 0x00	; 0
    163c:	80 81       	ld	r24, Z
    163e:	83 60       	ori	r24, 0x03	; 3
    1640:	8c 93       	st	X, r24

    return Local_ErrorState;
    1642:	89 81       	ldd	r24, Y+1	; 0x01
}
    1644:	0f 90       	pop	r0
    1646:	cf 91       	pop	r28
    1648:	df 91       	pop	r29
    164a:	08 95       	ret

0000164c <MTIMER1_enumStop>:

/********************* Timer1 Stop **************************/
error_state_t MTIMER1_enumStop(void)
{
    164c:	df 93       	push	r29
    164e:	cf 93       	push	r28
    1650:	0f 92       	push	r0
    1652:	cd b7       	in	r28, 0x3d	; 61
    1654:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    1656:	8a e0       	ldi	r24, 0x0A	; 10
    1658:	89 83       	std	Y+1, r24	; 0x01
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    165a:	ae e4       	ldi	r26, 0x4E	; 78
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	ee e4       	ldi	r30, 0x4E	; 78
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	88 7f       	andi	r24, 0xF8	; 248
    1666:	8c 93       	st	X, r24
    return Local_ErrorState;
    1668:	89 81       	ldd	r24, Y+1	; 0x01
}
    166a:	0f 90       	pop	r0
    166c:	cf 91       	pop	r28
    166e:	df 91       	pop	r29
    1670:	08 95       	ret

00001672 <MTIMER1_u8SetCallBack>:

error_state_t MTIMER1_u8SetCallBack(void (*Copy_pvCallBackFunc)(void))
{
    1672:	df 93       	push	r29
    1674:	cf 93       	push	r28
    1676:	00 d0       	rcall	.+0      	; 0x1678 <MTIMER1_u8SetCallBack+0x6>
    1678:	0f 92       	push	r0
    167a:	cd b7       	in	r28, 0x3d	; 61
    167c:	de b7       	in	r29, 0x3e	; 62
    167e:	9a 83       	std	Y+2, r25	; 0x02
    1680:	89 83       	std	Y+1, r24	; 0x01
    if (Copy_pvCallBackFunc != NULL)
    1682:	89 81       	ldd	r24, Y+1	; 0x01
    1684:	9a 81       	ldd	r25, Y+2	; 0x02
    1686:	00 97       	sbiw	r24, 0x00	; 0
    1688:	49 f0       	breq	.+18     	; 0x169c <MTIMER1_u8SetCallBack+0x2a>
    {
        TIMER1_pvCallBackNotificationFunc = Copy_pvCallBackFunc;
    168a:	89 81       	ldd	r24, Y+1	; 0x01
    168c:	9a 81       	ldd	r25, Y+2	; 0x02
    168e:	90 93 f7 01 	sts	0x01F7, r25
    1692:	80 93 f6 01 	sts	0x01F6, r24
        return TIMER1_OK;
    1696:	8a e0       	ldi	r24, 0x0A	; 10
    1698:	8b 83       	std	Y+3, r24	; 0x03
    169a:	02 c0       	rjmp	.+4      	; 0x16a0 <MTIMER1_u8SetCallBack+0x2e>
    }
    else
    {
        return TIMER1_NOK;
    169c:	8b e0       	ldi	r24, 0x0B	; 11
    169e:	8b 83       	std	Y+3, r24	; 0x03
    16a0:	8b 81       	ldd	r24, Y+3	; 0x03
    }
}
    16a2:	0f 90       	pop	r0
    16a4:	0f 90       	pop	r0
    16a6:	0f 90       	pop	r0
    16a8:	cf 91       	pop	r28
    16aa:	df 91       	pop	r29
    16ac:	08 95       	ret

000016ae <MTIMER1_voidNoPrescaler>:

/******************************************************************************/

void MTIMER1_voidNoPrescaler(void)
{
    16ae:	df 93       	push	r29
    16b0:	cf 93       	push	r28
    16b2:	cd b7       	in	r28, 0x3d	; 61
    16b4:	de b7       	in	r29, 0x3e	; 62
	TCCR1B &= TIMER1_PRESCALLER_MASK;
    16b6:	ae e4       	ldi	r26, 0x4E	; 78
    16b8:	b0 e0       	ldi	r27, 0x00	; 0
    16ba:	ee e4       	ldi	r30, 0x4E	; 78
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	80 81       	ld	r24, Z
    16c0:	88 7f       	andi	r24, 0xF8	; 248
    16c2:	8c 93       	st	X, r24
	TCCR1B |= TIMER1_NO_PRESCALER;
    16c4:	ae e4       	ldi	r26, 0x4E	; 78
    16c6:	b0 e0       	ldi	r27, 0x00	; 0
    16c8:	ee e4       	ldi	r30, 0x4E	; 78
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	80 81       	ld	r24, Z
    16ce:	81 60       	ori	r24, 0x01	; 1
    16d0:	8c 93       	st	X, r24
}
    16d2:	cf 91       	pop	r28
    16d4:	df 91       	pop	r29
    16d6:	08 95       	ret

000016d8 <MTIMER1_SetChannelAComMatchValue>:



void MTIMER1_SetChannelAComMatchValue(u16 Copy_u16CompareMatch)
{
    16d8:	df 93       	push	r29
    16da:	cf 93       	push	r28
    16dc:	00 d0       	rcall	.+0      	; 0x16de <MTIMER1_SetChannelAComMatchValue+0x6>
    16de:	cd b7       	in	r28, 0x3d	; 61
    16e0:	de b7       	in	r29, 0x3e	; 62
    16e2:	9a 83       	std	Y+2, r25	; 0x02
    16e4:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = Copy_u16CompareMatch;
    16e6:	ea e4       	ldi	r30, 0x4A	; 74
    16e8:	f0 e0       	ldi	r31, 0x00	; 0
    16ea:	89 81       	ldd	r24, Y+1	; 0x01
    16ec:	9a 81       	ldd	r25, Y+2	; 0x02
    16ee:	91 83       	std	Z+1, r25	; 0x01
    16f0:	80 83       	st	Z, r24

}
    16f2:	0f 90       	pop	r0
    16f4:	0f 90       	pop	r0
    16f6:	cf 91       	pop	r28
    16f8:	df 91       	pop	r29
    16fa:	08 95       	ret

000016fc <MPWM1_enumInit>:


/********************* Initialization PWM1 **************************/
error_state_t MPWM1_enumInit(void)
{
    16fc:	df 93       	push	r29
    16fe:	cf 93       	push	r28
    1700:	0f 92       	push	r0
    1702:	cd b7       	in	r28, 0x3d	; 61
    1704:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    1706:	8a e0       	ldi	r24, 0x0A	; 10
    1708:	89 83       	std	Y+1, r24	; 0x01
        CLR_BIT(TCCR1A, TCCR1A_COM1A0);
        SET_BIT(TCCR1A, TCCR1A_COM1A1);
    }
    #endif

    return Local_ErrorState;
    170a:	89 81       	ldd	r24, Y+1	; 0x01
}
    170c:	0f 90       	pop	r0
    170e:	cf 91       	pop	r28
    1710:	df 91       	pop	r29
    1712:	08 95       	ret

00001714 <MPWM1_enumSetDutyCycle>:

error_state_t MPWM1_enumSetDutyCycle(u8 Copy_u8DutyCycle)
{
    1714:	df 93       	push	r29
    1716:	cf 93       	push	r28
    1718:	00 d0       	rcall	.+0      	; 0x171a <MPWM1_enumSetDutyCycle+0x6>
    171a:	cd b7       	in	r28, 0x3d	; 61
    171c:	de b7       	in	r29, 0x3e	; 62
    171e:	8a 83       	std	Y+2, r24	; 0x02
    error_state_t Local_ErrorState = TIMER1_OK;
    1720:	8a e0       	ldi	r24, 0x0A	; 10
    1722:	89 83       	std	Y+1, r24	; 0x01
        OCR1AH = (u8)(((Copy_u8DutyCycle * TIMER1_MAX_TICK) / 100) >> 8);
        OCR1AL = (u8)(((Copy_u8DutyCycle * TIMER1_MAX_TICK) / 100) & 0xFF);
    }
    #endif

    return Local_ErrorState;
    1724:	89 81       	ldd	r24, Y+1	; 0x01
}
    1726:	0f 90       	pop	r0
    1728:	0f 90       	pop	r0
    172a:	cf 91       	pop	r28
    172c:	df 91       	pop	r29
    172e:	08 95       	ret

00001730 <MPWM1_enumStart>:

error_state_t MPWM1_enumStart(void)
{
    1730:	df 93       	push	r29
    1732:	cf 93       	push	r28
    1734:	0f 92       	push	r0
    1736:	cd b7       	in	r28, 0x3d	; 61
    1738:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    173a:	8a e0       	ldi	r24, 0x0A	; 10
    173c:	89 83       	std	Y+1, r24	; 0x01
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    173e:	ae e4       	ldi	r26, 0x4E	; 78
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	ee e4       	ldi	r30, 0x4E	; 78
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	88 7f       	andi	r24, 0xF8	; 248
    174a:	8c 93       	st	X, r24
    TCCR1B |= TIMER1_PRESCALLER_SELEC;
    174c:	ae e4       	ldi	r26, 0x4E	; 78
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	ee e4       	ldi	r30, 0x4E	; 78
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	83 60       	ori	r24, 0x03	; 3
    1758:	8c 93       	st	X, r24
    return Local_ErrorState;
    175a:	89 81       	ldd	r24, Y+1	; 0x01
}
    175c:	0f 90       	pop	r0
    175e:	cf 91       	pop	r28
    1760:	df 91       	pop	r29
    1762:	08 95       	ret

00001764 <MPWM1_enumStop>:

error_state_t MPWM1_enumStop(void)
{
    1764:	df 93       	push	r29
    1766:	cf 93       	push	r28
    1768:	0f 92       	push	r0
    176a:	cd b7       	in	r28, 0x3d	; 61
    176c:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    176e:	8a e0       	ldi	r24, 0x0A	; 10
    1770:	89 83       	std	Y+1, r24	; 0x01
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    1772:	ae e4       	ldi	r26, 0x4E	; 78
    1774:	b0 e0       	ldi	r27, 0x00	; 0
    1776:	ee e4       	ldi	r30, 0x4E	; 78
    1778:	f0 e0       	ldi	r31, 0x00	; 0
    177a:	80 81       	ld	r24, Z
    177c:	88 7f       	andi	r24, 0xF8	; 248
    177e:	8c 93       	st	X, r24
    return Local_ErrorState;
    1780:	89 81       	ldd	r24, Y+1	; 0x01
}
    1782:	0f 90       	pop	r0
    1784:	cf 91       	pop	r28
    1786:	df 91       	pop	r29
    1788:	08 95       	ret

0000178a <MTIMER1_u32GetCounts>:

u32 MTIMER1_u32GetCounts(void)
{
    178a:	df 93       	push	r29
    178c:	cf 93       	push	r28
    178e:	00 d0       	rcall	.+0      	; 0x1790 <MTIMER1_u32GetCounts+0x6>
    1790:	00 d0       	rcall	.+0      	; 0x1792 <MTIMER1_u32GetCounts+0x8>
    1792:	cd b7       	in	r28, 0x3d	; 61
    1794:	de b7       	in	r29, 0x3e	; 62
    TCNT1 = 0;
    1796:	ec e4       	ldi	r30, 0x4C	; 76
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	11 82       	std	Z+1, r1	; 0x01
    179c:	10 82       	st	Z, r1
    u32 count = TCNT1 + (current_ov_count * 65536UL);
    179e:	ec e4       	ldi	r30, 0x4C	; 76
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	80 81       	ld	r24, Z
    17a4:	91 81       	ldd	r25, Z+1	; 0x01
    17a6:	9c 01       	movw	r18, r24
    17a8:	40 e0       	ldi	r20, 0x00	; 0
    17aa:	50 e0       	ldi	r21, 0x00	; 0
    17ac:	80 91 02 02 	lds	r24, 0x0202
    17b0:	90 91 03 02 	lds	r25, 0x0203
    17b4:	a0 91 04 02 	lds	r26, 0x0204
    17b8:	b0 91 05 02 	lds	r27, 0x0205
    17bc:	dc 01       	movw	r26, r24
    17be:	99 27       	eor	r25, r25
    17c0:	88 27       	eor	r24, r24
    17c2:	82 0f       	add	r24, r18
    17c4:	93 1f       	adc	r25, r19
    17c6:	a4 1f       	adc	r26, r20
    17c8:	b5 1f       	adc	r27, r21
    17ca:	89 83       	std	Y+1, r24	; 0x01
    17cc:	9a 83       	std	Y+2, r25	; 0x02
    17ce:	ab 83       	std	Y+3, r26	; 0x03
    17d0:	bc 83       	std	Y+4, r27	; 0x04
    return count;
    17d2:	89 81       	ldd	r24, Y+1	; 0x01
    17d4:	9a 81       	ldd	r25, Y+2	; 0x02
    17d6:	ab 81       	ldd	r26, Y+3	; 0x03
    17d8:	bc 81       	ldd	r27, Y+4	; 0x04
}
    17da:	bc 01       	movw	r22, r24
    17dc:	cd 01       	movw	r24, r26
    17de:	0f 90       	pop	r0
    17e0:	0f 90       	pop	r0
    17e2:	0f 90       	pop	r0
    17e4:	0f 90       	pop	r0
    17e6:	cf 91       	pop	r28
    17e8:	df 91       	pop	r29
    17ea:	08 95       	ret

000017ec <MTIMER1_voidSetTimerValue>:

/************************ Timer 1 ************************/
void MTIMER1_voidSetTimerValue(u16 Copy_u16TimerValue)
{
    17ec:	df 93       	push	r29
    17ee:	cf 93       	push	r28
    17f0:	00 d0       	rcall	.+0      	; 0x17f2 <MTIMER1_voidSetTimerValue+0x6>
    17f2:	cd b7       	in	r28, 0x3d	; 61
    17f4:	de b7       	in	r29, 0x3e	; 62
    17f6:	9a 83       	std	Y+2, r25	; 0x02
    17f8:	89 83       	std	Y+1, r24	; 0x01
    TCNT1 = Copy_u16TimerValue;
    17fa:	ec e4       	ldi	r30, 0x4C	; 76
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	89 81       	ldd	r24, Y+1	; 0x01
    1800:	9a 81       	ldd	r25, Y+2	; 0x02
    1802:	91 83       	std	Z+1, r25	; 0x01
    1804:	80 83       	st	Z, r24
}
    1806:	0f 90       	pop	r0
    1808:	0f 90       	pop	r0
    180a:	cf 91       	pop	r28
    180c:	df 91       	pop	r29
    180e:	08 95       	ret

00001810 <MTIMER1__u16ReadTimerValue>:


u16 MTIMER1__u16ReadTimerValue(void)
{
    1810:	df 93       	push	r29
    1812:	cf 93       	push	r28
    1814:	00 d0       	rcall	.+0      	; 0x1816 <MTIMER1__u16ReadTimerValue+0x6>
    1816:	cd b7       	in	r28, 0x3d	; 61
    1818:	de b7       	in	r29, 0x3e	; 62
    // Read the current Timer1 value
    u16 timerValue = TCNT1;
    181a:	ec e4       	ldi	r30, 0x4C	; 76
    181c:	f0 e0       	ldi	r31, 0x00	; 0
    181e:	80 81       	ld	r24, Z
    1820:	91 81       	ldd	r25, Z+1	; 0x01
    1822:	9a 83       	std	Y+2, r25	; 0x02
    1824:	89 83       	std	Y+1, r24	; 0x01
    return timerValue;
    1826:	89 81       	ldd	r24, Y+1	; 0x01
    1828:	9a 81       	ldd	r25, Y+2	; 0x02
}
    182a:	0f 90       	pop	r0
    182c:	0f 90       	pop	r0
    182e:	cf 91       	pop	r28
    1830:	df 91       	pop	r29
    1832:	08 95       	ret

00001834 <MCOUNTER1_voidCounterInit>:

/************************ Counter 1 ************************/
void MCOUNTER1_voidCounterInit(void)
{
    1834:	df 93       	push	r29
    1836:	cf 93       	push	r28
    1838:	cd b7       	in	r28, 0x3d	; 61
    183a:	de b7       	in	r29, 0x3e	; 62
    // Configure Timer1 for counter mode with desired edge mode (you need to define the edge mode)
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    183c:	ae e4       	ldi	r26, 0x4E	; 78
    183e:	b0 e0       	ldi	r27, 0x00	; 0
    1840:	ee e4       	ldi	r30, 0x4E	; 78
    1842:	f0 e0       	ldi	r31, 0x00	; 0
    1844:	80 81       	ld	r24, Z
    1846:	88 7f       	andi	r24, 0xF8	; 248
    1848:	8c 93       	st	X, r24
    TCCR1B |= COUNTER_EDGE_MODE;
    184a:	ae e4       	ldi	r26, 0x4E	; 78
    184c:	b0 e0       	ldi	r27, 0x00	; 0
    184e:	ee e4       	ldi	r30, 0x4E	; 78
    1850:	f0 e0       	ldi	r31, 0x00	; 0
    1852:	80 81       	ld	r24, Z
    1854:	80 61       	ori	r24, 0x10	; 16
    1856:	8c 93       	st	X, r24
}
    1858:	cf 91       	pop	r28
    185a:	df 91       	pop	r29
    185c:	08 95       	ret

0000185e <MCOUNTER1_u8GetCounterValue>:

u8 MCOUNTER1_u8GetCounterValue(void)
{
    185e:	df 93       	push	r29
    1860:	cf 93       	push	r28
    1862:	cd b7       	in	r28, 0x3d	; 61
    1864:	de b7       	in	r29, 0x3e	; 62
    return TCNT1;
    1866:	ec e4       	ldi	r30, 0x4C	; 76
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z
    186c:	91 81       	ldd	r25, Z+1	; 0x01
}
    186e:	cf 91       	pop	r28
    1870:	df 91       	pop	r29
    1872:	08 95       	ret

00001874 <ICU_voidInit>:
/******************************* TIMER 1 ICU ********************/

void ICU_voidInit(void)
{
    1874:	df 93       	push	r29
    1876:	cf 93       	push	r28
    1878:	cd b7       	in	r28, 0x3d	; 61
    187a:	de b7       	in	r29, 0x3e	; 62
    // Configure Timer1 for Input Capture Mode
    TCCR1A = 0;  // Clear TCCR1A register
    187c:	ef e4       	ldi	r30, 0x4F	; 79
    187e:	f0 e0       	ldi	r31, 0x00	; 0
    1880:	10 82       	st	Z, r1
    TCCR1B = 0;  // Clear TCCR1B register
    1882:	ee e4       	ldi	r30, 0x4E	; 78
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	10 82       	st	Z, r1

    // Configure the Input Capture Edge (Rising/Falling)
	/* Set trigger source to rising edge initially */
	SET_BIT(TCCR1B,TCCR1B_ICES1);
    1888:	ae e4       	ldi	r26, 0x4E	; 78
    188a:	b0 e0       	ldi	r27, 0x00	; 0
    188c:	ee e4       	ldi	r30, 0x4E	; 78
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	80 81       	ld	r24, Z
    1892:	80 64       	ori	r24, 0x40	; 64
    1894:	8c 93       	st	X, r24

    // Enable the Input Capture Interrupt
	SET_BIT(TIMSK,TIMSK_TICIE1);
    1896:	a9 e5       	ldi	r26, 0x59	; 89
    1898:	b0 e0       	ldi	r27, 0x00	; 0
    189a:	e9 e5       	ldi	r30, 0x59	; 89
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	80 81       	ld	r24, Z
    18a0:	80 62       	ori	r24, 0x20	; 32
    18a2:	8c 93       	st	X, r24
}
    18a4:	cf 91       	pop	r28
    18a6:	df 91       	pop	r29
    18a8:	08 95       	ret

000018aa <ICU_u8SetTriggerEdge>:

error_state_t ICU_u8SetTriggerEdge(u8 Copy_u8Edge)
{
    18aa:	df 93       	push	r29
    18ac:	cf 93       	push	r28
    18ae:	00 d0       	rcall	.+0      	; 0x18b0 <ICU_u8SetTriggerEdge+0x6>
    18b0:	cd b7       	in	r28, 0x3d	; 61
    18b2:	de b7       	in	r29, 0x3e	; 62
    18b4:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = R_OK;
    18b6:	81 e0       	ldi	r24, 0x01	; 1
    18b8:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8Edge == ICU_RISING_EDGE)
    18ba:	8a 81       	ldd	r24, Y+2	; 0x02
    18bc:	81 30       	cpi	r24, 0x01	; 1
    18be:	41 f4       	brne	.+16     	; 0x18d0 <ICU_u8SetTriggerEdge+0x26>
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    18c0:	ae e4       	ldi	r26, 0x4E	; 78
    18c2:	b0 e0       	ldi	r27, 0x00	; 0
    18c4:	ee e4       	ldi	r30, 0x4E	; 78
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	80 81       	ld	r24, Z
    18ca:	80 64       	ori	r24, 0x40	; 64
    18cc:	8c 93       	st	X, r24
    18ce:	0c c0       	rjmp	.+24     	; 0x18e8 <ICU_u8SetTriggerEdge+0x3e>
	}
	else if (Copy_u8Edge == ICU_FALLING_EDGE)
    18d0:	8a 81       	ldd	r24, Y+2	; 0x02
    18d2:	88 23       	and	r24, r24
    18d4:	41 f4       	brne	.+16     	; 0x18e6 <ICU_u8SetTriggerEdge+0x3c>
	{
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
    18d6:	ae e4       	ldi	r26, 0x4E	; 78
    18d8:	b0 e0       	ldi	r27, 0x00	; 0
    18da:	ee e4       	ldi	r30, 0x4E	; 78
    18dc:	f0 e0       	ldi	r31, 0x00	; 0
    18de:	80 81       	ld	r24, Z
    18e0:	8f 7b       	andi	r24, 0xBF	; 191
    18e2:	8c 93       	st	X, r24
    18e4:	01 c0       	rjmp	.+2      	; 0x18e8 <ICU_u8SetTriggerEdge+0x3e>
	}
	else
	{
		Local_u8ErrorState = R_NOK;
    18e6:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    18e8:	89 81       	ldd	r24, Y+1	; 0x01
}
    18ea:	0f 90       	pop	r0
    18ec:	0f 90       	pop	r0
    18ee:	cf 91       	pop	r28
    18f0:	df 91       	pop	r29
    18f2:	08 95       	ret

000018f4 <ICU_voidEnableInterrupt>:


void ICU_voidEnableInterrupt(void)
{
    18f4:	df 93       	push	r29
    18f6:	cf 93       	push	r28
    18f8:	cd b7       	in	r28, 0x3d	; 61
    18fa:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_TICIE1); // Enable the Timer1 Input Capture interrupt
    18fc:	a9 e5       	ldi	r26, 0x59	; 89
    18fe:	b0 e0       	ldi	r27, 0x00	; 0
    1900:	e9 e5       	ldi	r30, 0x59	; 89
    1902:	f0 e0       	ldi	r31, 0x00	; 0
    1904:	80 81       	ld	r24, Z
    1906:	80 62       	ori	r24, 0x20	; 32
    1908:	8c 93       	st	X, r24
}
    190a:	cf 91       	pop	r28
    190c:	df 91       	pop	r29
    190e:	08 95       	ret

00001910 <ICU_voidDisableInterrupt>:

void ICU_voidDisableInterrupt(void)
{
    1910:	df 93       	push	r29
    1912:	cf 93       	push	r28
    1914:	cd b7       	in	r28, 0x3d	; 61
    1916:	de b7       	in	r29, 0x3e	; 62
    CLR_BIT(TIMSK, TIMSK_TICIE1); // Disable the Timer1 Input Capture interrupt
    1918:	a9 e5       	ldi	r26, 0x59	; 89
    191a:	b0 e0       	ldi	r27, 0x00	; 0
    191c:	e9 e5       	ldi	r30, 0x59	; 89
    191e:	f0 e0       	ldi	r31, 0x00	; 0
    1920:	80 81       	ld	r24, Z
    1922:	8f 7d       	andi	r24, 0xDF	; 223
    1924:	8c 93       	st	X, r24
}
    1926:	cf 91       	pop	r28
    1928:	df 91       	pop	r29
    192a:	08 95       	ret

0000192c <ICU_u16ReadInputCapture>:

u16 ICU_u16ReadInputCapture(void)
{
    192c:	df 93       	push	r29
    192e:	cf 93       	push	r28
    1930:	00 d0       	rcall	.+0      	; 0x1932 <ICU_u16ReadInputCapture+0x6>
    1932:	cd b7       	in	r28, 0x3d	; 61
    1934:	de b7       	in	r29, 0x3e	; 62
    u16 capturedValue;

    // Read the Input Capture Register ICR1
    capturedValue = ICR1;
    1936:	e6 e4       	ldi	r30, 0x46	; 70
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	91 81       	ldd	r25, Z+1	; 0x01
    193e:	9a 83       	std	Y+2, r25	; 0x02
    1940:	89 83       	std	Y+1, r24	; 0x01

    return capturedValue;
    1942:	89 81       	ldd	r24, Y+1	; 0x01
    1944:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1946:	0f 90       	pop	r0
    1948:	0f 90       	pop	r0
    194a:	cf 91       	pop	r28
    194c:	df 91       	pop	r29
    194e:	08 95       	ret

00001950 <ICU_u8GetInputCaptureFlag>:

u8 ICU_u8GetInputCaptureFlag (void)
{
    1950:	df 93       	push	r29
    1952:	cf 93       	push	r28
    1954:	cd b7       	in	r28, 0x3d	; 61
    1956:	de b7       	in	r29, 0x3e	; 62
	return 	GET_BIT(TIFR, TIFR_ICF1);
    1958:	e8 e5       	ldi	r30, 0x58	; 88
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	80 81       	ld	r24, Z
    195e:	82 95       	swap	r24
    1960:	86 95       	lsr	r24
    1962:	87 70       	andi	r24, 0x07	; 7
    1964:	81 70       	andi	r24, 0x01	; 1

}
    1966:	cf 91       	pop	r28
    1968:	df 91       	pop	r29
    196a:	08 95       	ret

0000196c <ICU_u8ClearInputCaptureFlag>:
void ICU_u8ClearInputCaptureFlag (void)
{
    196c:	df 93       	push	r29
    196e:	cf 93       	push	r28
    1970:	cd b7       	in	r28, 0x3d	; 61
    1972:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIFR, TIFR_ICF1);
    1974:	a8 e5       	ldi	r26, 0x58	; 88
    1976:	b0 e0       	ldi	r27, 0x00	; 0
    1978:	e8 e5       	ldi	r30, 0x58	; 88
    197a:	f0 e0       	ldi	r31, 0x00	; 0
    197c:	80 81       	ld	r24, Z
    197e:	80 62       	ori	r24, 0x20	; 32
    1980:	8c 93       	st	X, r24
}
    1982:	cf 91       	pop	r28
    1984:	df 91       	pop	r29
    1986:	08 95       	ret

00001988 <ICU_voidNoiseCanceler>:

void ICU_voidNoiseCanceler(void)
{
    1988:	df 93       	push	r29
    198a:	cf 93       	push	r28
    198c:	cd b7       	in	r28, 0x3d	; 61
    198e:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR1B, TCCR1B_ICNC1);
    1990:	ae e4       	ldi	r26, 0x4E	; 78
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	ee e4       	ldi	r30, 0x4E	; 78
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	80 68       	ori	r24, 0x80	; 128
    199c:	8c 93       	st	X, r24
}
    199e:	cf 91       	pop	r28
    19a0:	df 91       	pop	r29
    19a2:	08 95       	ret

000019a4 <ICU_u8SetCallBack>:

error_state_t ICU_u8SetCallBack(void (*Copy_pvCallBackFunc)(void))
{
    19a4:	df 93       	push	r29
    19a6:	cf 93       	push	r28
    19a8:	00 d0       	rcall	.+0      	; 0x19aa <ICU_u8SetCallBack+0x6>
    19aa:	0f 92       	push	r0
    19ac:	cd b7       	in	r28, 0x3d	; 61
    19ae:	de b7       	in	r29, 0x3e	; 62
    19b0:	9b 83       	std	Y+3, r25	; 0x03
    19b2:	8a 83       	std	Y+2, r24	; 0x02
    error_state_t Local_u8ErrorState = TIMER1_OK;
    19b4:	8a e0       	ldi	r24, 0x0A	; 10
    19b6:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_pvCallBackFunc != NULL)
    19b8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ba:	9b 81       	ldd	r25, Y+3	; 0x03
    19bc:	00 97       	sbiw	r24, 0x00	; 0
    19be:	39 f0       	breq	.+14     	; 0x19ce <ICU_u8SetCallBack+0x2a>
	{
		ICU_pvCallBackFunc = Copy_pvCallBackFunc;
    19c0:	8a 81       	ldd	r24, Y+2	; 0x02
    19c2:	9b 81       	ldd	r25, Y+3	; 0x03
    19c4:	90 93 f5 01 	sts	0x01F5, r25
    19c8:	80 93 f4 01 	sts	0x01F4, r24
    19cc:	02 c0       	rjmp	.+4      	; 0x19d2 <ICU_u8SetCallBack+0x2e>
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER;
    19ce:	86 e0       	ldi	r24, 0x06	; 6
    19d0:	89 83       	std	Y+1, r24	; 0x01
	}



    return Local_u8ErrorState;
    19d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    19d4:	0f 90       	pop	r0
    19d6:	0f 90       	pop	r0
    19d8:	0f 90       	pop	r0
    19da:	cf 91       	pop	r28
    19dc:	df 91       	pop	r29
    19de:	08 95       	ret

000019e0 <__vector_9>:


/********************************* ISR Timer/Counter1 Overflow  ***********************************/
#if TIMER1_MODE == TIMER1_NORMAL_MODE
ISR_ST(TIMER1_OVF_VECTOR)
{
    19e0:	1f 92       	push	r1
    19e2:	0f 92       	push	r0
    19e4:	0f b6       	in	r0, 0x3f	; 63
    19e6:	0f 92       	push	r0
    19e8:	11 24       	eor	r1, r1
    19ea:	2f 93       	push	r18
    19ec:	3f 93       	push	r19
    19ee:	4f 93       	push	r20
    19f0:	5f 93       	push	r21
    19f2:	6f 93       	push	r22
    19f4:	7f 93       	push	r23
    19f6:	8f 93       	push	r24
    19f8:	9f 93       	push	r25
    19fa:	af 93       	push	r26
    19fc:	bf 93       	push	r27
    19fe:	ef 93       	push	r30
    1a00:	ff 93       	push	r31
    1a02:	df 93       	push	r29
    1a04:	cf 93       	push	r28
    1a06:	cd b7       	in	r28, 0x3d	; 61
    1a08:	de b7       	in	r29, 0x3e	; 62
	MDIO_SetPinValue(DIO_u8PORTB, DIO_u8PIN7, DIO_u8PIN_HIGH); // for Debugging
    1a0a:	81 e0       	ldi	r24, 0x01	; 1
    1a0c:	67 e0       	ldi	r22, 0x07	; 7
    1a0e:	41 e0       	ldi	r20, 0x01	; 1
    1a10:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>

    static u32 Local_u32Counter = 0;
    Local_u32Counter++;
    1a14:	80 91 fe 01 	lds	r24, 0x01FE
    1a18:	90 91 ff 01 	lds	r25, 0x01FF
    1a1c:	a0 91 00 02 	lds	r26, 0x0200
    1a20:	b0 91 01 02 	lds	r27, 0x0201
    1a24:	01 96       	adiw	r24, 0x01	; 1
    1a26:	a1 1d       	adc	r26, r1
    1a28:	b1 1d       	adc	r27, r1
    1a2a:	80 93 fe 01 	sts	0x01FE, r24
    1a2e:	90 93 ff 01 	sts	0x01FF, r25
    1a32:	a0 93 00 02 	sts	0x0200, r26
    1a36:	b0 93 01 02 	sts	0x0201, r27
    current_ov_count = Local_u32Counter;
    1a3a:	80 91 fe 01 	lds	r24, 0x01FE
    1a3e:	90 91 ff 01 	lds	r25, 0x01FF
    1a42:	a0 91 00 02 	lds	r26, 0x0200
    1a46:	b0 91 01 02 	lds	r27, 0x0201
    1a4a:	80 93 02 02 	sts	0x0202, r24
    1a4e:	90 93 03 02 	sts	0x0203, r25
    1a52:	a0 93 04 02 	sts	0x0204, r26
    1a56:	b0 93 05 02 	sts	0x0205, r27

    if (Local_u32Counter == NORMAL_u32NoOfOverFlow)
    1a5a:	20 91 fe 01 	lds	r18, 0x01FE
    1a5e:	30 91 ff 01 	lds	r19, 0x01FF
    1a62:	40 91 00 02 	lds	r20, 0x0200
    1a66:	50 91 01 02 	lds	r21, 0x0201
    1a6a:	80 91 f8 01 	lds	r24, 0x01F8
    1a6e:	90 91 f9 01 	lds	r25, 0x01F9
    1a72:	a0 91 fa 01 	lds	r26, 0x01FA
    1a76:	b0 91 fb 01 	lds	r27, 0x01FB
    1a7a:	28 17       	cp	r18, r24
    1a7c:	39 07       	cpc	r19, r25
    1a7e:	4a 07       	cpc	r20, r26
    1a80:	5b 07       	cpc	r21, r27
    1a82:	a9 f4       	brne	.+42     	; 0x1aae <__vector_9+0xce>
    {

        TCNT1 = NORMAL_u16NoOfRemTicks;
    1a84:	ec e4       	ldi	r30, 0x4C	; 76
    1a86:	f0 e0       	ldi	r31, 0x00	; 0
    1a88:	80 91 fc 01 	lds	r24, 0x01FC
    1a8c:	90 91 fd 01 	lds	r25, 0x01FD
    1a90:	91 83       	std	Z+1, r25	; 0x01
    1a92:	80 83       	st	Z, r24
        TIMER1_pvCallBackNotificationFunc();
    1a94:	e0 91 f6 01 	lds	r30, 0x01F6
    1a98:	f0 91 f7 01 	lds	r31, 0x01F7
    1a9c:	09 95       	icall
        Local_u32Counter = 0;
    1a9e:	10 92 fe 01 	sts	0x01FE, r1
    1aa2:	10 92 ff 01 	sts	0x01FF, r1
    1aa6:	10 92 00 02 	sts	0x0200, r1
    1aaa:	10 92 01 02 	sts	0x0201, r1
    }
}
    1aae:	cf 91       	pop	r28
    1ab0:	df 91       	pop	r29
    1ab2:	ff 91       	pop	r31
    1ab4:	ef 91       	pop	r30
    1ab6:	bf 91       	pop	r27
    1ab8:	af 91       	pop	r26
    1aba:	9f 91       	pop	r25
    1abc:	8f 91       	pop	r24
    1abe:	7f 91       	pop	r23
    1ac0:	6f 91       	pop	r22
    1ac2:	5f 91       	pop	r21
    1ac4:	4f 91       	pop	r20
    1ac6:	3f 91       	pop	r19
    1ac8:	2f 91       	pop	r18
    1aca:	0f 90       	pop	r0
    1acc:	0f be       	out	0x3f, r0	; 63
    1ace:	0f 90       	pop	r0
    1ad0:	1f 90       	pop	r1
    1ad2:	18 95       	reti

00001ad4 <__vector_6>:
    }
}
#endif
/********************************* ICU_ISR  ***********************************/
ISR_ST(TIMER1_CAPT_VECTOR)
{
    1ad4:	1f 92       	push	r1
    1ad6:	0f 92       	push	r0
    1ad8:	0f b6       	in	r0, 0x3f	; 63
    1ada:	0f 92       	push	r0
    1adc:	11 24       	eor	r1, r1
    1ade:	2f 93       	push	r18
    1ae0:	3f 93       	push	r19
    1ae2:	4f 93       	push	r20
    1ae4:	5f 93       	push	r21
    1ae6:	6f 93       	push	r22
    1ae8:	7f 93       	push	r23
    1aea:	8f 93       	push	r24
    1aec:	9f 93       	push	r25
    1aee:	af 93       	push	r26
    1af0:	bf 93       	push	r27
    1af2:	ef 93       	push	r30
    1af4:	ff 93       	push	r31
    1af6:	df 93       	push	r29
    1af8:	cf 93       	push	r28
    1afa:	cd b7       	in	r28, 0x3d	; 61
    1afc:	de b7       	in	r29, 0x3e	; 62

	if(ICU_pvCallBackFunc != NULL)
    1afe:	80 91 f4 01 	lds	r24, 0x01F4
    1b02:	90 91 f5 01 	lds	r25, 0x01F5
    1b06:	00 97       	sbiw	r24, 0x00	; 0
    1b08:	29 f0       	breq	.+10     	; 0x1b14 <__vector_6+0x40>
	{
		ICU_pvCallBackFunc();
    1b0a:	e0 91 f4 01 	lds	r30, 0x01F4
    1b0e:	f0 91 f5 01 	lds	r31, 0x01F5
    1b12:	09 95       	icall
	}
}
    1b14:	cf 91       	pop	r28
    1b16:	df 91       	pop	r29
    1b18:	ff 91       	pop	r31
    1b1a:	ef 91       	pop	r30
    1b1c:	bf 91       	pop	r27
    1b1e:	af 91       	pop	r26
    1b20:	9f 91       	pop	r25
    1b22:	8f 91       	pop	r24
    1b24:	7f 91       	pop	r23
    1b26:	6f 91       	pop	r22
    1b28:	5f 91       	pop	r21
    1b2a:	4f 91       	pop	r20
    1b2c:	3f 91       	pop	r19
    1b2e:	2f 91       	pop	r18
    1b30:	0f 90       	pop	r0
    1b32:	0f be       	out	0x3f, r0	; 63
    1b34:	0f 90       	pop	r0
    1b36:	1f 90       	pop	r1
    1b38:	18 95       	reti

00001b3a <MTIMER0_voidInit>:
#elif TIMER0_MODE == TIMER0_CTC_MODE
static u32 	CTC_u32NoOfCompMatch;
#endif
/**************************** Timer0 Init *****************************/
void MTIMER0_voidInit(void)
{
    1b3a:	df 93       	push	r29
    1b3c:	cf 93       	push	r28
    1b3e:	cd b7       	in	r28, 0x3d	; 61
    1b40:	de b7       	in	r29, 0x3e	; 62
	/* Enable CTC INT */
	SET_BIT(TIMSK,TIMSK_OCIE0);

	#endif

}
    1b42:	cf 91       	pop	r28
    1b44:	df 91       	pop	r29
    1b46:	08 95       	ret

00001b48 <MTIMER0_enumSetTime_ms>:

/**************************** End Timer0 Init *****************************/

/********************** Timer0 Set Time in ms *****************************/
error_state_t MTIMER0_enumSetTime_ms(u32 Copy_u32DesiredTime, void(*Copy_pvCallBackFunc)(void))
{
    1b48:	df 93       	push	r29
    1b4a:	cf 93       	push	r28
    1b4c:	cd b7       	in	r28, 0x3d	; 61
    1b4e:	de b7       	in	r29, 0x3e	; 62
    1b50:	63 97       	sbiw	r28, 0x13	; 19
    1b52:	0f b6       	in	r0, 0x3f	; 63
    1b54:	f8 94       	cli
    1b56:	de bf       	out	0x3e, r29	; 62
    1b58:	0f be       	out	0x3f, r0	; 63
    1b5a:	cd bf       	out	0x3d, r28	; 61
    1b5c:	6e 87       	std	Y+14, r22	; 0x0e
    1b5e:	7f 87       	std	Y+15, r23	; 0x0f
    1b60:	88 8b       	std	Y+16, r24	; 0x10
    1b62:	99 8b       	std	Y+17, r25	; 0x11
    1b64:	5b 8b       	std	Y+19, r21	; 0x13
    1b66:	4a 8b       	std	Y+18, r20	; 0x12
	error_state_t Local_ErrorState = TIMER0_OK;
    1b68:	82 e0       	ldi	r24, 0x02	; 2
    1b6a:	8d 87       	std	Y+13, r24	; 0x0d

	//initialize callback function globally
	TIMER0_pvCallBackNotificationFunc = Copy_pvCallBackFunc;
    1b6c:	8a 89       	ldd	r24, Y+18	; 0x12
    1b6e:	9b 89       	ldd	r25, Y+19	; 0x13
    1b70:	90 93 07 02 	sts	0x0207, r25
    1b74:	80 93 06 02 	sts	0x0206, r24
	/* Get prescaller value */
	f32 Local_u32PrescDivFact = (f32)TIMER0_PRESCALLER_ARR[TIMER0_PRESCALLER_SELEC - 1];
    1b78:	80 91 90 01 	lds	r24, 0x0190
    1b7c:	90 91 91 01 	lds	r25, 0x0191
    1b80:	cc 01       	movw	r24, r24
    1b82:	a0 e0       	ldi	r26, 0x00	; 0
    1b84:	b0 e0       	ldi	r27, 0x00	; 0
    1b86:	bc 01       	movw	r22, r24
    1b88:	cd 01       	movw	r24, r26
    1b8a:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    1b8e:	dc 01       	movw	r26, r24
    1b90:	cb 01       	movw	r24, r22
    1b92:	89 87       	std	Y+9, r24	; 0x09
    1b94:	9a 87       	std	Y+10, r25	; 0x0a
    1b96:	ab 87       	std	Y+11, r26	; 0x0b
    1b98:	bc 87       	std	Y+12, r27	; 0x0c
	// calculate total tick time in Micro Second
	f32 Local_u32TickTime = Local_u32PrescDivFact / CRYSTAL_FREQ;
    1b9a:	69 85       	ldd	r22, Y+9	; 0x09
    1b9c:	7a 85       	ldd	r23, Y+10	; 0x0a
    1b9e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ba0:	9c 85       	ldd	r25, Y+12	; 0x0c
    1ba2:	20 e0       	ldi	r18, 0x00	; 0
    1ba4:	30 e0       	ldi	r19, 0x00	; 0
    1ba6:	40 e8       	ldi	r20, 0x80	; 128
    1ba8:	51 e4       	ldi	r21, 0x41	; 65
    1baa:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1bae:	dc 01       	movw	r26, r24
    1bb0:	cb 01       	movw	r24, r22
    1bb2:	8d 83       	std	Y+5, r24	; 0x05
    1bb4:	9e 83       	std	Y+6, r25	; 0x06
    1bb6:	af 83       	std	Y+7, r26	; 0x07
    1bb8:	b8 87       	std	Y+8, r27	; 0x08
	// Calculate total tick number
	u32 Local_u32TotalTicks = (Copy_u32DesiredTime *1000 ) / Local_u32TickTime;
    1bba:	8e 85       	ldd	r24, Y+14	; 0x0e
    1bbc:	9f 85       	ldd	r25, Y+15	; 0x0f
    1bbe:	a8 89       	ldd	r26, Y+16	; 0x10
    1bc0:	b9 89       	ldd	r27, Y+17	; 0x11
    1bc2:	28 ee       	ldi	r18, 0xE8	; 232
    1bc4:	33 e0       	ldi	r19, 0x03	; 3
    1bc6:	40 e0       	ldi	r20, 0x00	; 0
    1bc8:	50 e0       	ldi	r21, 0x00	; 0
    1bca:	bc 01       	movw	r22, r24
    1bcc:	cd 01       	movw	r24, r26
    1bce:	0e 94 9e 2c 	call	0x593c	; 0x593c <__mulsi3>
    1bd2:	dc 01       	movw	r26, r24
    1bd4:	cb 01       	movw	r24, r22
    1bd6:	bc 01       	movw	r22, r24
    1bd8:	cd 01       	movw	r24, r26
    1bda:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    1bde:	dc 01       	movw	r26, r24
    1be0:	cb 01       	movw	r24, r22
    1be2:	bc 01       	movw	r22, r24
    1be4:	cd 01       	movw	r24, r26
    1be6:	2d 81       	ldd	r18, Y+5	; 0x05
    1be8:	3e 81       	ldd	r19, Y+6	; 0x06
    1bea:	4f 81       	ldd	r20, Y+7	; 0x07
    1bec:	58 85       	ldd	r21, Y+8	; 0x08
    1bee:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1bf2:	dc 01       	movw	r26, r24
    1bf4:	cb 01       	movw	r24, r22
    1bf6:	bc 01       	movw	r22, r24
    1bf8:	cd 01       	movw	r24, r26
    1bfa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bfe:	dc 01       	movw	r26, r24
    1c00:	cb 01       	movw	r24, r22
    1c02:	89 83       	std	Y+1, r24	; 0x01
    1c04:	9a 83       	std	Y+2, r25	; 0x02
    1c06:	ab 83       	std	Y+3, r26	; 0x03
    1c08:	bc 83       	std	Y+4, r27	; 0x04
	CTC_u32NoOfCompMatch = Local_u32TotalTicks /Local_u8DivisionValue;
	OCR0 = Local_u8DivisionValue ;

	#endif
	
	return Local_ErrorState;
    1c0a:	8d 85       	ldd	r24, Y+13	; 0x0d
}
    1c0c:	63 96       	adiw	r28, 0x13	; 19
    1c0e:	0f b6       	in	r0, 0x3f	; 63
    1c10:	f8 94       	cli
    1c12:	de bf       	out	0x3e, r29	; 62
    1c14:	0f be       	out	0x3f, r0	; 63
    1c16:	cd bf       	out	0x3d, r28	; 61
    1c18:	cf 91       	pop	r28
    1c1a:	df 91       	pop	r29
    1c1c:	08 95       	ret

00001c1e <MTIMER0_enumStart>:

/********************* End Timer0 Set Time in ms **************************/

/*********************   Timer0 Start   **************************/
error_state_t MTIMER0_enumStart(void)
{
    1c1e:	df 93       	push	r29
    1c20:	cf 93       	push	r28
    1c22:	0f 92       	push	r0
    1c24:	cd b7       	in	r28, 0x3d	; 61
    1c26:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    1c28:	82 e0       	ldi	r24, 0x02	; 2
    1c2a:	89 83       	std	Y+1, r24	; 0x01
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    1c2c:	a3 e5       	ldi	r26, 0x53	; 83
    1c2e:	b0 e0       	ldi	r27, 0x00	; 0
    1c30:	e3 e5       	ldi	r30, 0x53	; 83
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	80 81       	ld	r24, Z
    1c36:	88 7f       	andi	r24, 0xF8	; 248
    1c38:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_PRESCALLER_SELEC;
    1c3a:	a3 e5       	ldi	r26, 0x53	; 83
    1c3c:	b0 e0       	ldi	r27, 0x00	; 0
    1c3e:	e3 e5       	ldi	r30, 0x53	; 83
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	80 81       	ld	r24, Z
    1c44:	83 60       	ori	r24, 0x03	; 3
    1c46:	8c 93       	st	X, r24
	return Local_ErrorState;
    1c48:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c4a:	0f 90       	pop	r0
    1c4c:	cf 91       	pop	r28
    1c4e:	df 91       	pop	r29
    1c50:	08 95       	ret

00001c52 <MTIMER0_enumStop>:
/********************* End Timer0 Start **************************/

/*********************   Timer0 Stop   **************************/
error_state_t MTIMER0_enumStop(void)
{
    1c52:	df 93       	push	r29
    1c54:	cf 93       	push	r28
    1c56:	0f 92       	push	r0
    1c58:	cd b7       	in	r28, 0x3d	; 61
    1c5a:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    1c5c:	82 e0       	ldi	r24, 0x02	; 2
    1c5e:	89 83       	std	Y+1, r24	; 0x01
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    1c60:	a3 e5       	ldi	r26, 0x53	; 83
    1c62:	b0 e0       	ldi	r27, 0x00	; 0
    1c64:	e3 e5       	ldi	r30, 0x53	; 83
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	80 81       	ld	r24, Z
    1c6a:	88 7f       	andi	r24, 0xF8	; 248
    1c6c:	8c 93       	st	X, r24
	return Local_ErrorState;
    1c6e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c70:	0f 90       	pop	r0
    1c72:	cf 91       	pop	r28
    1c74:	df 91       	pop	r29
    1c76:	08 95       	ret

00001c78 <MCOUNTER0_voidCounterInit>:
/********************* End Timer0 Stop **************************/

/************************ Counter 0 ****************************/
void MCOUNTER0_voidCounterInit(void)
{
    1c78:	df 93       	push	r29
    1c7a:	cf 93       	push	r28
    1c7c:	cd b7       	in	r28, 0x3d	; 61
    1c7e:	de b7       	in	r29, 0x3e	; 62
	#if   COUNTER_0_MODE == COUNTER_0_FALLING_EDGE_MODE
		TCCR0 &= TIMER0_PRESCALLER_MASK;
    1c80:	a3 e5       	ldi	r26, 0x53	; 83
    1c82:	b0 e0       	ldi	r27, 0x00	; 0
    1c84:	e3 e5       	ldi	r30, 0x53	; 83
    1c86:	f0 e0       	ldi	r31, 0x00	; 0
    1c88:	80 81       	ld	r24, Z
    1c8a:	88 7f       	andi	r24, 0xF8	; 248
    1c8c:	8c 93       	st	X, r24
		TCCR0 |= COUNTER_FALLING_EDGE;						
    1c8e:	a3 e5       	ldi	r26, 0x53	; 83
    1c90:	b0 e0       	ldi	r27, 0x00	; 0
    1c92:	e3 e5       	ldi	r30, 0x53	; 83
    1c94:	f0 e0       	ldi	r31, 0x00	; 0
    1c96:	80 81       	ld	r24, Z
    1c98:	86 60       	ori	r24, 0x06	; 6
    1c9a:	8c 93       	st	X, r24
	#elif COUNTER_0_MODE == COUNTER_0_RISING_EDGE_MODE
		TCCR0 &= TIMER0_PRESCALLER_MASK;
		TCCR0 |= COUNTER_RISING_EDGE;
	#endif
}
    1c9c:	cf 91       	pop	r28
    1c9e:	df 91       	pop	r29
    1ca0:	08 95       	ret

00001ca2 <MCOUNTER0_u8GetCounterValue>:

u8 MCOUNTER0_u8GetCounterValue(void){
    1ca2:	df 93       	push	r29
    1ca4:	cf 93       	push	r28
    1ca6:	cd b7       	in	r28, 0x3d	; 61
    1ca8:	de b7       	in	r29, 0x3e	; 62

	return TCNT0;
    1caa:	e2 e5       	ldi	r30, 0x52	; 82
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
}
    1cb0:	cf 91       	pop	r28
    1cb2:	df 91       	pop	r29
    1cb4:	08 95       	ret

00001cb6 <MTIMER0_u8GetTimerValue>:


u8   MTIMER0_u8GetTimerValue(void)
{
    1cb6:	df 93       	push	r29
    1cb8:	cf 93       	push	r28
    1cba:	cd b7       	in	r28, 0x3d	; 61
    1cbc:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    1cbe:	e2 e5       	ldi	r30, 0x52	; 82
    1cc0:	f0 e0       	ldi	r31, 0x00	; 0
    1cc2:	80 81       	ld	r24, Z
}
    1cc4:	cf 91       	pop	r28
    1cc6:	df 91       	pop	r29
    1cc8:	08 95       	ret

00001cca <MTIMER0_voidSetTimerValue>:
void MTIMER0_voidSetTimerValue(u8 Copy_u8TimerValue)
{
    1cca:	df 93       	push	r29
    1ccc:	cf 93       	push	r28
    1cce:	0f 92       	push	r0
    1cd0:	cd b7       	in	r28, 0x3d	; 61
    1cd2:	de b7       	in	r29, 0x3e	; 62
    1cd4:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8TimerValue;
    1cd6:	e2 e5       	ldi	r30, 0x52	; 82
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	89 81       	ldd	r24, Y+1	; 0x01
    1cdc:	80 83       	st	Z, r24
}
    1cde:	0f 90       	pop	r0
    1ce0:	cf 91       	pop	r28
    1ce2:	df 91       	pop	r29
    1ce4:	08 95       	ret

00001ce6 <MTIMER0_u32GetCounts>:

u32 MTIMER0_u32GetCounts(void)
{
    1ce6:	df 93       	push	r29
    1ce8:	cf 93       	push	r28
    1cea:	00 d0       	rcall	.+0      	; 0x1cec <MTIMER0_u32GetCounts+0x6>
    1cec:	00 d0       	rcall	.+0      	; 0x1cee <MTIMER0_u32GetCounts+0x8>
    1cee:	cd b7       	in	r28, 0x3d	; 61
    1cf0:	de b7       	in	r29, 0x3e	; 62
	TCNT0 =0;
    1cf2:	e2 e5       	ldi	r30, 0x52	; 82
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	10 82       	st	Z, r1
	u32 count = TCNT0 + current_ov_count*256;
    1cf8:	e2 e5       	ldi	r30, 0x52	; 82
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	80 81       	ld	r24, Z
    1cfe:	28 2f       	mov	r18, r24
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	40 e0       	ldi	r20, 0x00	; 0
    1d04:	50 e0       	ldi	r21, 0x00	; 0
    1d06:	80 91 08 02 	lds	r24, 0x0208
    1d0a:	90 91 09 02 	lds	r25, 0x0209
    1d0e:	a0 91 0a 02 	lds	r26, 0x020A
    1d12:	b0 91 0b 02 	lds	r27, 0x020B
    1d16:	ba 2f       	mov	r27, r26
    1d18:	a9 2f       	mov	r26, r25
    1d1a:	98 2f       	mov	r25, r24
    1d1c:	88 27       	eor	r24, r24
    1d1e:	82 0f       	add	r24, r18
    1d20:	93 1f       	adc	r25, r19
    1d22:	a4 1f       	adc	r26, r20
    1d24:	b5 1f       	adc	r27, r21
    1d26:	89 83       	std	Y+1, r24	; 0x01
    1d28:	9a 83       	std	Y+2, r25	; 0x02
    1d2a:	ab 83       	std	Y+3, r26	; 0x03
    1d2c:	bc 83       	std	Y+4, r27	; 0x04
	return count;
    1d2e:	89 81       	ldd	r24, Y+1	; 0x01
    1d30:	9a 81       	ldd	r25, Y+2	; 0x02
    1d32:	ab 81       	ldd	r26, Y+3	; 0x03
    1d34:	bc 81       	ldd	r27, Y+4	; 0x04

}
    1d36:	bc 01       	movw	r22, r24
    1d38:	cd 01       	movw	r24, r26
    1d3a:	0f 90       	pop	r0
    1d3c:	0f 90       	pop	r0
    1d3e:	0f 90       	pop	r0
    1d40:	0f 90       	pop	r0
    1d42:	cf 91       	pop	r28
    1d44:	df 91       	pop	r29
    1d46:	08 95       	ret

00001d48 <MTimer0_voidEnableInt>:

void MTimer0_voidEnableInt(u8 INT_ID)
{
    1d48:	df 93       	push	r29
    1d4a:	cf 93       	push	r28
    1d4c:	00 d0       	rcall	.+0      	; 0x1d4e <MTimer0_voidEnableInt+0x6>
    1d4e:	0f 92       	push	r0
    1d50:	cd b7       	in	r28, 0x3d	; 61
    1d52:	de b7       	in	r29, 0x3e	; 62
    1d54:	89 83       	std	Y+1, r24	; 0x01
	switch(INT_ID)
    1d56:	89 81       	ldd	r24, Y+1	; 0x01
    1d58:	28 2f       	mov	r18, r24
    1d5a:	30 e0       	ldi	r19, 0x00	; 0
    1d5c:	3b 83       	std	Y+3, r19	; 0x03
    1d5e:	2a 83       	std	Y+2, r18	; 0x02
    1d60:	8a 81       	ldd	r24, Y+2	; 0x02
    1d62:	9b 81       	ldd	r25, Y+3	; 0x03
    1d64:	00 97       	sbiw	r24, 0x00	; 0
    1d66:	31 f0       	breq	.+12     	; 0x1d74 <MTimer0_voidEnableInt+0x2c>
    1d68:	2a 81       	ldd	r18, Y+2	; 0x02
    1d6a:	3b 81       	ldd	r19, Y+3	; 0x03
    1d6c:	21 30       	cpi	r18, 0x01	; 1
    1d6e:	31 05       	cpc	r19, r1
    1d70:	49 f0       	breq	.+18     	; 0x1d84 <MTimer0_voidEnableInt+0x3c>
    1d72:	0f c0       	rjmp	.+30     	; 0x1d92 <MTimer0_voidEnableInt+0x4a>
	{
	case INT_OV_MODE:
		SET_BIT(TIMSK, TIMSK_TOIE0);
    1d74:	a9 e5       	ldi	r26, 0x59	; 89
    1d76:	b0 e0       	ldi	r27, 0x00	; 0
    1d78:	e9 e5       	ldi	r30, 0x59	; 89
    1d7a:	f0 e0       	ldi	r31, 0x00	; 0
    1d7c:	80 81       	ld	r24, Z
    1d7e:	81 60       	ori	r24, 0x01	; 1
    1d80:	8c 93       	st	X, r24
    1d82:	07 c0       	rjmp	.+14     	; 0x1d92 <MTimer0_voidEnableInt+0x4a>

		break;
	case INT_COMP_MODE:
		SET_BIT(TIMSK, TIMSK_OCIE0);
    1d84:	a9 e5       	ldi	r26, 0x59	; 89
    1d86:	b0 e0       	ldi	r27, 0x00	; 0
    1d88:	e9 e5       	ldi	r30, 0x59	; 89
    1d8a:	f0 e0       	ldi	r31, 0x00	; 0
    1d8c:	80 81       	ld	r24, Z
    1d8e:	82 60       	ori	r24, 0x02	; 2
    1d90:	8c 93       	st	X, r24
		break;

	}
}
    1d92:	0f 90       	pop	r0
    1d94:	0f 90       	pop	r0
    1d96:	0f 90       	pop	r0
    1d98:	cf 91       	pop	r28
    1d9a:	df 91       	pop	r29
    1d9c:	08 95       	ret

00001d9e <MTimer0_voidDisableInt>:


void MTimer0_voidDisableInt(u8 INT_ID)
{
    1d9e:	df 93       	push	r29
    1da0:	cf 93       	push	r28
    1da2:	00 d0       	rcall	.+0      	; 0x1da4 <MTimer0_voidDisableInt+0x6>
    1da4:	0f 92       	push	r0
    1da6:	cd b7       	in	r28, 0x3d	; 61
    1da8:	de b7       	in	r29, 0x3e	; 62
    1daa:	89 83       	std	Y+1, r24	; 0x01
	switch(INT_ID)
    1dac:	89 81       	ldd	r24, Y+1	; 0x01
    1dae:	28 2f       	mov	r18, r24
    1db0:	30 e0       	ldi	r19, 0x00	; 0
    1db2:	3b 83       	std	Y+3, r19	; 0x03
    1db4:	2a 83       	std	Y+2, r18	; 0x02
    1db6:	8a 81       	ldd	r24, Y+2	; 0x02
    1db8:	9b 81       	ldd	r25, Y+3	; 0x03
    1dba:	00 97       	sbiw	r24, 0x00	; 0
    1dbc:	31 f0       	breq	.+12     	; 0x1dca <MTimer0_voidDisableInt+0x2c>
    1dbe:	2a 81       	ldd	r18, Y+2	; 0x02
    1dc0:	3b 81       	ldd	r19, Y+3	; 0x03
    1dc2:	21 30       	cpi	r18, 0x01	; 1
    1dc4:	31 05       	cpc	r19, r1
    1dc6:	49 f0       	breq	.+18     	; 0x1dda <MTimer0_voidDisableInt+0x3c>
    1dc8:	0f c0       	rjmp	.+30     	; 0x1de8 <MTimer0_voidDisableInt+0x4a>
	{
	case INT_OV_MODE:
		CLR_BIT(TIMSK, TIMSK_TOIE0);
    1dca:	a9 e5       	ldi	r26, 0x59	; 89
    1dcc:	b0 e0       	ldi	r27, 0x00	; 0
    1dce:	e9 e5       	ldi	r30, 0x59	; 89
    1dd0:	f0 e0       	ldi	r31, 0x00	; 0
    1dd2:	80 81       	ld	r24, Z
    1dd4:	8e 7f       	andi	r24, 0xFE	; 254
    1dd6:	8c 93       	st	X, r24
    1dd8:	07 c0       	rjmp	.+14     	; 0x1de8 <MTimer0_voidDisableInt+0x4a>

		break;
	case INT_COMP_MODE:
		CLR_BIT(TIMSK, TIMSK_OCIE0);
    1dda:	a9 e5       	ldi	r26, 0x59	; 89
    1ddc:	b0 e0       	ldi	r27, 0x00	; 0
    1dde:	e9 e5       	ldi	r30, 0x59	; 89
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	80 81       	ld	r24, Z
    1de4:	8d 7f       	andi	r24, 0xFD	; 253
    1de6:	8c 93       	st	X, r24
		break;

	}
}
    1de8:	0f 90       	pop	r0
    1dea:	0f 90       	pop	r0
    1dec:	0f 90       	pop	r0
    1dee:	cf 91       	pop	r28
    1df0:	df 91       	pop	r29
    1df2:	08 95       	ret

00001df4 <MPWM0_enumInit>:
/******************************************************************************************/
/*************************************** PWM FUNCTION *************************************/
/******************************************************************************************/

error_state_t MPWM0_enumInit(void)
{
    1df4:	df 93       	push	r29
    1df6:	cf 93       	push	r28
    1df8:	0f 92       	push	r0
    1dfa:	cd b7       	in	r28, 0x3d	; 61
    1dfc:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    1dfe:	82 e0       	ldi	r24, 0x02	; 2
    1e00:	89 83       	std	Y+1, r24	; 0x01
	#if TIMER0_MODE == TIMER0_FAST_PWM
	SET_BIT(TCCR0,TCCR0_WGM00);
    1e02:	a3 e5       	ldi	r26, 0x53	; 83
    1e04:	b0 e0       	ldi	r27, 0x00	; 0
    1e06:	e3 e5       	ldi	r30, 0x53	; 83
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	80 81       	ld	r24, Z
    1e0c:	80 64       	ori	r24, 0x40	; 64
    1e0e:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_WGM01);
    1e10:	a3 e5       	ldi	r26, 0x53	; 83
    1e12:	b0 e0       	ldi	r27, 0x00	; 0
    1e14:	e3 e5       	ldi	r30, 0x53	; 83
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	80 81       	ld	r24, Z
    1e1a:	88 60       	ori	r24, 0x08	; 8
    1e1c:	8c 93       	st	X, r24

	switch (OC0_MODE)
		{
			case OC0_DISCONNECTED:
			CLR_BIT(TCCR0,TCCR0_COM00);
    1e1e:	a3 e5       	ldi	r26, 0x53	; 83
    1e20:	b0 e0       	ldi	r27, 0x00	; 0
    1e22:	e3 e5       	ldi	r30, 0x53	; 83
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	80 81       	ld	r24, Z
    1e28:	8f 7e       	andi	r24, 0xEF	; 239
    1e2a:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,TCCR0_COM01);
    1e2c:	a3 e5       	ldi	r26, 0x53	; 83
    1e2e:	b0 e0       	ldi	r27, 0x00	; 0
    1e30:	e3 e5       	ldi	r30, 0x53	; 83
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	8f 7d       	andi	r24, 0xDF	; 223
    1e38:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM00);
		SET_BIT(TCCR0,TCCR0_COM01);
	}
	else if (FAST_PWM_MODE == FAST_PWM_NON_INVERTED_MODE)
	{
		CLR_BIT(TCCR0,TCCR0_COM00);
    1e3a:	a3 e5       	ldi	r26, 0x53	; 83
    1e3c:	b0 e0       	ldi	r27, 0x00	; 0
    1e3e:	e3 e5       	ldi	r30, 0x53	; 83
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	80 81       	ld	r24, Z
    1e44:	8f 7e       	andi	r24, 0xEF	; 239
    1e46:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
    1e48:	a3 e5       	ldi	r26, 0x53	; 83
    1e4a:	b0 e0       	ldi	r27, 0x00	; 0
    1e4c:	e3 e5       	ldi	r30, 0x53	; 83
    1e4e:	f0 e0       	ldi	r31, 0x00	; 0
    1e50:	80 81       	ld	r24, Z
    1e52:	80 62       	ori	r24, 0x20	; 32
    1e54:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
	}

	#endif

	return Local_ErrorState;
    1e56:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e58:	0f 90       	pop	r0
    1e5a:	cf 91       	pop	r28
    1e5c:	df 91       	pop	r29
    1e5e:	08 95       	ret

00001e60 <MPWM0_enumSetDutyCycle>:
error_state_t MPWM0_enumSetDutyCycle(u8 Copy_u8DutyCycle)
{
    1e60:	df 93       	push	r29
    1e62:	cf 93       	push	r28
    1e64:	00 d0       	rcall	.+0      	; 0x1e66 <MPWM0_enumSetDutyCycle+0x6>
    1e66:	cd b7       	in	r28, 0x3d	; 61
    1e68:	de b7       	in	r29, 0x3e	; 62
    1e6a:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = TIMER0_OK;
    1e6c:	82 e0       	ldi	r24, 0x02	; 2
    1e6e:	89 83       	std	Y+1, r24	; 0x01
	{
		OCR0 = (((100 - Copy_u8DutyCycle) * TIMER0_MAX_TICK ) / 100) -  1 ;
	}
	else if (FAST_PWM_MODE == FAST_PWM_NON_INVERTED_MODE)
	{
		OCR0 = (u8)(((Copy_u8DutyCycle * TIMER0_MAX_TICK ) / 100) -1);
    1e70:	ec e5       	ldi	r30, 0x5C	; 92
    1e72:	f0 e0       	ldi	r31, 0x00	; 0
    1e74:	8a 81       	ldd	r24, Y+2	; 0x02
    1e76:	88 2f       	mov	r24, r24
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	98 2f       	mov	r25, r24
    1e7c:	88 27       	eor	r24, r24
    1e7e:	24 e6       	ldi	r18, 0x64	; 100
    1e80:	30 e0       	ldi	r19, 0x00	; 0
    1e82:	b9 01       	movw	r22, r18
    1e84:	0e 94 c9 2c 	call	0x5992	; 0x5992 <__divmodhi4>
    1e88:	cb 01       	movw	r24, r22
    1e8a:	81 50       	subi	r24, 0x01	; 1
    1e8c:	80 83       	st	Z, r24
	{
		OCR0 = ((Copy_u8DutyCycle * (TIMER0_MAX_TICK -1 ) ) / 100) ;
	}
	#endif

	return Local_ErrorState;
    1e8e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e90:	0f 90       	pop	r0
    1e92:	0f 90       	pop	r0
    1e94:	cf 91       	pop	r28
    1e96:	df 91       	pop	r29
    1e98:	08 95       	ret

00001e9a <MPWM0_enumStart>:
error_state_t MPWM0_enumStart(void)
{
    1e9a:	df 93       	push	r29
    1e9c:	cf 93       	push	r28
    1e9e:	0f 92       	push	r0
    1ea0:	cd b7       	in	r28, 0x3d	; 61
    1ea2:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    1ea4:	82 e0       	ldi	r24, 0x02	; 2
    1ea6:	89 83       	std	Y+1, r24	; 0x01
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    1ea8:	a3 e5       	ldi	r26, 0x53	; 83
    1eaa:	b0 e0       	ldi	r27, 0x00	; 0
    1eac:	e3 e5       	ldi	r30, 0x53	; 83
    1eae:	f0 e0       	ldi	r31, 0x00	; 0
    1eb0:	80 81       	ld	r24, Z
    1eb2:	88 7f       	andi	r24, 0xF8	; 248
    1eb4:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_PRESCALLER_SELEC;
    1eb6:	a3 e5       	ldi	r26, 0x53	; 83
    1eb8:	b0 e0       	ldi	r27, 0x00	; 0
    1eba:	e3 e5       	ldi	r30, 0x53	; 83
    1ebc:	f0 e0       	ldi	r31, 0x00	; 0
    1ebe:	80 81       	ld	r24, Z
    1ec0:	83 60       	ori	r24, 0x03	; 3
    1ec2:	8c 93       	st	X, r24

	return Local_ErrorState;
    1ec4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ec6:	0f 90       	pop	r0
    1ec8:	cf 91       	pop	r28
    1eca:	df 91       	pop	r29
    1ecc:	08 95       	ret

00001ece <MPWM0_enumStop>:
error_state_t MPWM0_enumStop(void)
{
    1ece:	df 93       	push	r29
    1ed0:	cf 93       	push	r28
    1ed2:	0f 92       	push	r0
    1ed4:	cd b7       	in	r28, 0x3d	; 61
    1ed6:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    1ed8:	82 e0       	ldi	r24, 0x02	; 2
    1eda:	89 83       	std	Y+1, r24	; 0x01
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    1edc:	a3 e5       	ldi	r26, 0x53	; 83
    1ede:	b0 e0       	ldi	r27, 0x00	; 0
    1ee0:	e3 e5       	ldi	r30, 0x53	; 83
    1ee2:	f0 e0       	ldi	r31, 0x00	; 0
    1ee4:	80 81       	ld	r24, Z
    1ee6:	88 7f       	andi	r24, 0xF8	; 248
    1ee8:	8c 93       	st	X, r24
	return Local_ErrorState;
    1eea:	89 81       	ldd	r24, Y+1	; 0x01
}
    1eec:	0f 90       	pop	r0
    1eee:	cf 91       	pop	r28
    1ef0:	df 91       	pop	r29
    1ef2:	08 95       	ret

00001ef4 <MGIE_VoidEnable>:

#include "MGIE_interface.h"
#include "MGIE_private.h"

void MGIE_VoidEnable(void)
{
    1ef4:	df 93       	push	r29
    1ef6:	cf 93       	push	r28
    1ef8:	cd b7       	in	r28, 0x3d	; 61
    1efa:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
    1efc:	af e5       	ldi	r26, 0x5F	; 95
    1efe:	b0 e0       	ldi	r27, 0x00	; 0
    1f00:	ef e5       	ldi	r30, 0x5F	; 95
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	80 81       	ld	r24, Z
    1f06:	80 68       	ori	r24, 0x80	; 128
    1f08:	8c 93       	st	X, r24
}
    1f0a:	cf 91       	pop	r28
    1f0c:	df 91       	pop	r29
    1f0e:	08 95       	ret

00001f10 <MGIE_VoidDisable>:
void MGIE_VoidDisable(void)
{
    1f10:	df 93       	push	r29
    1f12:	cf 93       	push	r28
    1f14:	cd b7       	in	r28, 0x3d	; 61
    1f16:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,SREG_I);
    1f18:	af e5       	ldi	r26, 0x5F	; 95
    1f1a:	b0 e0       	ldi	r27, 0x00	; 0
    1f1c:	ef e5       	ldi	r30, 0x5F	; 95
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	80 81       	ld	r24, Z
    1f22:	8f 77       	andi	r24, 0x7F	; 127
    1f24:	8c 93       	st	X, r24
}
    1f26:	cf 91       	pop	r28
    1f28:	df 91       	pop	r29
    1f2a:	08 95       	ret

00001f2c <MEXTI_Enable>:
void (*INT1_pvFunc)(void) = NULL;
void (*INT2_pvFunc)(void) = NULL;


error_state_t MEXTI_Enable(exti_t Copy_u8EXTIx, exti_sense_control_t Copy_u8EXTIxSense, void(*Copy_pvEXTIxFunc)(void))
{
    1f2c:	df 93       	push	r29
    1f2e:	cf 93       	push	r28
    1f30:	cd b7       	in	r28, 0x3d	; 61
    1f32:	de b7       	in	r29, 0x3e	; 62
    1f34:	2d 97       	sbiw	r28, 0x0d	; 13
    1f36:	0f b6       	in	r0, 0x3f	; 63
    1f38:	f8 94       	cli
    1f3a:	de bf       	out	0x3e, r29	; 62
    1f3c:	0f be       	out	0x3f, r0	; 63
    1f3e:	cd bf       	out	0x3d, r28	; 61
    1f40:	8a 83       	std	Y+2, r24	; 0x02
    1f42:	6b 83       	std	Y+3, r22	; 0x03
    1f44:	5d 83       	std	Y+5, r21	; 0x05
    1f46:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    1f48:	81 e0       	ldi	r24, 0x01	; 1
    1f4a:	89 83       	std	Y+1, r24	; 0x01
	
	switch(Copy_u8EXTIx)
    1f4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f4e:	28 2f       	mov	r18, r24
    1f50:	30 e0       	ldi	r19, 0x00	; 0
    1f52:	3d 87       	std	Y+13, r19	; 0x0d
    1f54:	2c 87       	std	Y+12, r18	; 0x0c
    1f56:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f58:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f5a:	82 30       	cpi	r24, 0x02	; 2
    1f5c:	91 05       	cpc	r25, r1
    1f5e:	09 f4       	brne	.+2      	; 0x1f62 <MEXTI_Enable+0x36>
    1f60:	7e c0       	rjmp	.+252    	; 0x205e <MEXTI_Enable+0x132>
    1f62:	2c 85       	ldd	r18, Y+12	; 0x0c
    1f64:	3d 85       	ldd	r19, Y+13	; 0x0d
    1f66:	23 30       	cpi	r18, 0x03	; 3
    1f68:	31 05       	cpc	r19, r1
    1f6a:	09 f4       	brne	.+2      	; 0x1f6e <MEXTI_Enable+0x42>
    1f6c:	ea c0       	rjmp	.+468    	; 0x2142 <MEXTI_Enable+0x216>
    1f6e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f70:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f72:	81 30       	cpi	r24, 0x01	; 1
    1f74:	91 05       	cpc	r25, r1
    1f76:	09 f0       	breq	.+2      	; 0x1f7a <MEXTI_Enable+0x4e>
    1f78:	1a c1       	rjmp	.+564    	; 0x21ae <MEXTI_Enable+0x282>
	{
		/********** INT0 **********/
		case INT0 :
		/* Initialize the INT0 callback notification function globally */
		if (Copy_pvEXTIxFunc != NULL)
    1f7a:	8c 81       	ldd	r24, Y+4	; 0x04
    1f7c:	9d 81       	ldd	r25, Y+5	; 0x05
    1f7e:	00 97       	sbiw	r24, 0x00	; 0
    1f80:	39 f0       	breq	.+14     	; 0x1f90 <MEXTI_Enable+0x64>
		{
			INT0_pvFunc = Copy_pvEXTIxFunc;
    1f82:	8c 81       	ldd	r24, Y+4	; 0x04
    1f84:	9d 81       	ldd	r25, Y+5	; 0x05
    1f86:	90 93 0d 02 	sts	0x020D, r25
    1f8a:	80 93 0c 02 	sts	0x020C, r24
    1f8e:	02 c0       	rjmp	.+4      	; 0x1f94 <MEXTI_Enable+0x68>
		} 
		else
		{
			Local_ErrorState = NULL_POINTER;
    1f90:	86 e0       	ldi	r24, 0x06	; 6
    1f92:	89 83       	std	Y+1, r24	; 0x01
		}
		/* SET INT0 Sense Control */
		switch (Copy_u8EXTIxSense)
    1f94:	8b 81       	ldd	r24, Y+3	; 0x03
    1f96:	28 2f       	mov	r18, r24
    1f98:	30 e0       	ldi	r19, 0x00	; 0
    1f9a:	3b 87       	std	Y+11, r19	; 0x0b
    1f9c:	2a 87       	std	Y+10, r18	; 0x0a
    1f9e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fa0:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fa2:	82 30       	cpi	r24, 0x02	; 2
    1fa4:	91 05       	cpc	r25, r1
    1fa6:	29 f1       	breq	.+74     	; 0x1ff2 <MEXTI_Enable+0xc6>
    1fa8:	2a 85       	ldd	r18, Y+10	; 0x0a
    1faa:	3b 85       	ldd	r19, Y+11	; 0x0b
    1fac:	23 30       	cpi	r18, 0x03	; 3
    1fae:	31 05       	cpc	r19, r1
    1fb0:	34 f4       	brge	.+12     	; 0x1fbe <MEXTI_Enable+0x92>
    1fb2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fb4:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fb6:	81 30       	cpi	r24, 0x01	; 1
    1fb8:	91 05       	cpc	r25, r1
    1fba:	61 f0       	breq	.+24     	; 0x1fd4 <MEXTI_Enable+0xa8>
    1fbc:	47 c0       	rjmp	.+142    	; 0x204c <MEXTI_Enable+0x120>
    1fbe:	2a 85       	ldd	r18, Y+10	; 0x0a
    1fc0:	3b 85       	ldd	r19, Y+11	; 0x0b
    1fc2:	23 30       	cpi	r18, 0x03	; 3
    1fc4:	31 05       	cpc	r19, r1
    1fc6:	21 f1       	breq	.+72     	; 0x2010 <MEXTI_Enable+0xe4>
    1fc8:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fca:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fcc:	84 30       	cpi	r24, 0x04	; 4
    1fce:	91 05       	cpc	r25, r1
    1fd0:	71 f1       	breq	.+92     	; 0x202e <MEXTI_Enable+0x102>
    1fd2:	3c c0       	rjmp	.+120    	; 0x204c <MEXTI_Enable+0x120>
		{
			case LOW_LEVEL    : CLR_BIT(MCUCR,MCUCR_ISC00);    CLR_BIT(MCUCR,MCUCR_ISC01);    break;
    1fd4:	a5 e5       	ldi	r26, 0x55	; 85
    1fd6:	b0 e0       	ldi	r27, 0x00	; 0
    1fd8:	e5 e5       	ldi	r30, 0x55	; 85
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	80 81       	ld	r24, Z
    1fde:	8e 7f       	andi	r24, 0xFE	; 254
    1fe0:	8c 93       	st	X, r24
    1fe2:	a5 e5       	ldi	r26, 0x55	; 85
    1fe4:	b0 e0       	ldi	r27, 0x00	; 0
    1fe6:	e5 e5       	ldi	r30, 0x55	; 85
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	80 81       	ld	r24, Z
    1fec:	8d 7f       	andi	r24, 0xFD	; 253
    1fee:	8c 93       	st	X, r24
    1ff0:	2e c0       	rjmp	.+92     	; 0x204e <MEXTI_Enable+0x122>
			case ON_CHANGE    : SET_BIT(MCUCR,MCUCR_ISC00);    CLR_BIT(MCUCR,MCUCR_ISC01);    break;
    1ff2:	a5 e5       	ldi	r26, 0x55	; 85
    1ff4:	b0 e0       	ldi	r27, 0x00	; 0
    1ff6:	e5 e5       	ldi	r30, 0x55	; 85
    1ff8:	f0 e0       	ldi	r31, 0x00	; 0
    1ffa:	80 81       	ld	r24, Z
    1ffc:	81 60       	ori	r24, 0x01	; 1
    1ffe:	8c 93       	st	X, r24
    2000:	a5 e5       	ldi	r26, 0x55	; 85
    2002:	b0 e0       	ldi	r27, 0x00	; 0
    2004:	e5 e5       	ldi	r30, 0x55	; 85
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	8d 7f       	andi	r24, 0xFD	; 253
    200c:	8c 93       	st	X, r24
    200e:	1f c0       	rjmp	.+62     	; 0x204e <MEXTI_Enable+0x122>
			case FALLING_EDGE : SET_BIT(MCUCR,MCUCR_ISC01);    CLR_BIT(MCUCR,MCUCR_ISC00);    break;
    2010:	a5 e5       	ldi	r26, 0x55	; 85
    2012:	b0 e0       	ldi	r27, 0x00	; 0
    2014:	e5 e5       	ldi	r30, 0x55	; 85
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	80 81       	ld	r24, Z
    201a:	82 60       	ori	r24, 0x02	; 2
    201c:	8c 93       	st	X, r24
    201e:	a5 e5       	ldi	r26, 0x55	; 85
    2020:	b0 e0       	ldi	r27, 0x00	; 0
    2022:	e5 e5       	ldi	r30, 0x55	; 85
    2024:	f0 e0       	ldi	r31, 0x00	; 0
    2026:	80 81       	ld	r24, Z
    2028:	8e 7f       	andi	r24, 0xFE	; 254
    202a:	8c 93       	st	X, r24
    202c:	10 c0       	rjmp	.+32     	; 0x204e <MEXTI_Enable+0x122>
			case RISING_EDGE  : SET_BIT(MCUCR,MCUCR_ISC01);    SET_BIT(MCUCR,MCUCR_ISC00);    break;
    202e:	a5 e5       	ldi	r26, 0x55	; 85
    2030:	b0 e0       	ldi	r27, 0x00	; 0
    2032:	e5 e5       	ldi	r30, 0x55	; 85
    2034:	f0 e0       	ldi	r31, 0x00	; 0
    2036:	80 81       	ld	r24, Z
    2038:	82 60       	ori	r24, 0x02	; 2
    203a:	8c 93       	st	X, r24
    203c:	a5 e5       	ldi	r26, 0x55	; 85
    203e:	b0 e0       	ldi	r27, 0x00	; 0
    2040:	e5 e5       	ldi	r30, 0x55	; 85
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	80 81       	ld	r24, Z
    2046:	81 60       	ori	r24, 0x01	; 1
    2048:	8c 93       	st	X, r24
    204a:	01 c0       	rjmp	.+2      	; 0x204e <MEXTI_Enable+0x122>
			default:           Local_ErrorState = R_NOK;                                      break;
    204c:	19 82       	std	Y+1, r1	; 0x01
	    }
		/* Enable INT0 */
		SET_BIT(GICR,GICR_INT0);
    204e:	ab e5       	ldi	r26, 0x5B	; 91
    2050:	b0 e0       	ldi	r27, 0x00	; 0
    2052:	eb e5       	ldi	r30, 0x5B	; 91
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	80 81       	ld	r24, Z
    2058:	80 64       	ori	r24, 0x40	; 64
    205a:	8c 93       	st	X, r24
    205c:	a9 c0       	rjmp	.+338    	; 0x21b0 <MEXTI_Enable+0x284>
		break;
		/********** INT1 **********/
		case INT1 :
		/* Initialize the INT1 callback notification function globally */
        if (Copy_pvEXTIxFunc != NULL)
    205e:	8c 81       	ldd	r24, Y+4	; 0x04
    2060:	9d 81       	ldd	r25, Y+5	; 0x05
    2062:	00 97       	sbiw	r24, 0x00	; 0
    2064:	39 f0       	breq	.+14     	; 0x2074 <MEXTI_Enable+0x148>
        {
        	INT1_pvFunc = Copy_pvEXTIxFunc;
    2066:	8c 81       	ldd	r24, Y+4	; 0x04
    2068:	9d 81       	ldd	r25, Y+5	; 0x05
    206a:	90 93 11 02 	sts	0x0211, r25
    206e:	80 93 10 02 	sts	0x0210, r24
    2072:	02 c0       	rjmp	.+4      	; 0x2078 <MEXTI_Enable+0x14c>
        }
        else
        {
        	Local_ErrorState = NULL_POINTER;
    2074:	86 e0       	ldi	r24, 0x06	; 6
    2076:	89 83       	std	Y+1, r24	; 0x01
        }		
		/* SET INT1 Sense Control */
		switch (Copy_u8EXTIxSense)
    2078:	8b 81       	ldd	r24, Y+3	; 0x03
    207a:	28 2f       	mov	r18, r24
    207c:	30 e0       	ldi	r19, 0x00	; 0
    207e:	39 87       	std	Y+9, r19	; 0x09
    2080:	28 87       	std	Y+8, r18	; 0x08
    2082:	88 85       	ldd	r24, Y+8	; 0x08
    2084:	99 85       	ldd	r25, Y+9	; 0x09
    2086:	82 30       	cpi	r24, 0x02	; 2
    2088:	91 05       	cpc	r25, r1
    208a:	29 f1       	breq	.+74     	; 0x20d6 <MEXTI_Enable+0x1aa>
    208c:	28 85       	ldd	r18, Y+8	; 0x08
    208e:	39 85       	ldd	r19, Y+9	; 0x09
    2090:	23 30       	cpi	r18, 0x03	; 3
    2092:	31 05       	cpc	r19, r1
    2094:	34 f4       	brge	.+12     	; 0x20a2 <MEXTI_Enable+0x176>
    2096:	88 85       	ldd	r24, Y+8	; 0x08
    2098:	99 85       	ldd	r25, Y+9	; 0x09
    209a:	81 30       	cpi	r24, 0x01	; 1
    209c:	91 05       	cpc	r25, r1
    209e:	61 f0       	breq	.+24     	; 0x20b8 <MEXTI_Enable+0x18c>
    20a0:	47 c0       	rjmp	.+142    	; 0x2130 <MEXTI_Enable+0x204>
    20a2:	28 85       	ldd	r18, Y+8	; 0x08
    20a4:	39 85       	ldd	r19, Y+9	; 0x09
    20a6:	23 30       	cpi	r18, 0x03	; 3
    20a8:	31 05       	cpc	r19, r1
    20aa:	21 f1       	breq	.+72     	; 0x20f4 <MEXTI_Enable+0x1c8>
    20ac:	88 85       	ldd	r24, Y+8	; 0x08
    20ae:	99 85       	ldd	r25, Y+9	; 0x09
    20b0:	84 30       	cpi	r24, 0x04	; 4
    20b2:	91 05       	cpc	r25, r1
    20b4:	71 f1       	breq	.+92     	; 0x2112 <MEXTI_Enable+0x1e6>
    20b6:	3c c0       	rjmp	.+120    	; 0x2130 <MEXTI_Enable+0x204>
		{
			case LOW_LEVEL    : CLR_BIT(MCUCR,MCUCR_ISC10);    CLR_BIT(MCUCR,MCUCR_ISC11);    break;
    20b8:	a5 e5       	ldi	r26, 0x55	; 85
    20ba:	b0 e0       	ldi	r27, 0x00	; 0
    20bc:	e5 e5       	ldi	r30, 0x55	; 85
    20be:	f0 e0       	ldi	r31, 0x00	; 0
    20c0:	80 81       	ld	r24, Z
    20c2:	8b 7f       	andi	r24, 0xFB	; 251
    20c4:	8c 93       	st	X, r24
    20c6:	a5 e5       	ldi	r26, 0x55	; 85
    20c8:	b0 e0       	ldi	r27, 0x00	; 0
    20ca:	e5 e5       	ldi	r30, 0x55	; 85
    20cc:	f0 e0       	ldi	r31, 0x00	; 0
    20ce:	80 81       	ld	r24, Z
    20d0:	87 7f       	andi	r24, 0xF7	; 247
    20d2:	8c 93       	st	X, r24
    20d4:	2e c0       	rjmp	.+92     	; 0x2132 <MEXTI_Enable+0x206>
			case ON_CHANGE    : SET_BIT(MCUCR,MCUCR_ISC10);    CLR_BIT(MCUCR,MCUCR_ISC11);    break;
    20d6:	a5 e5       	ldi	r26, 0x55	; 85
    20d8:	b0 e0       	ldi	r27, 0x00	; 0
    20da:	e5 e5       	ldi	r30, 0x55	; 85
    20dc:	f0 e0       	ldi	r31, 0x00	; 0
    20de:	80 81       	ld	r24, Z
    20e0:	84 60       	ori	r24, 0x04	; 4
    20e2:	8c 93       	st	X, r24
    20e4:	a5 e5       	ldi	r26, 0x55	; 85
    20e6:	b0 e0       	ldi	r27, 0x00	; 0
    20e8:	e5 e5       	ldi	r30, 0x55	; 85
    20ea:	f0 e0       	ldi	r31, 0x00	; 0
    20ec:	80 81       	ld	r24, Z
    20ee:	87 7f       	andi	r24, 0xF7	; 247
    20f0:	8c 93       	st	X, r24
    20f2:	1f c0       	rjmp	.+62     	; 0x2132 <MEXTI_Enable+0x206>
			case FALLING_EDGE : SET_BIT(MCUCR,MCUCR_ISC11);    CLR_BIT(MCUCR,MCUCR_ISC10);    break;
    20f4:	a5 e5       	ldi	r26, 0x55	; 85
    20f6:	b0 e0       	ldi	r27, 0x00	; 0
    20f8:	e5 e5       	ldi	r30, 0x55	; 85
    20fa:	f0 e0       	ldi	r31, 0x00	; 0
    20fc:	80 81       	ld	r24, Z
    20fe:	88 60       	ori	r24, 0x08	; 8
    2100:	8c 93       	st	X, r24
    2102:	a5 e5       	ldi	r26, 0x55	; 85
    2104:	b0 e0       	ldi	r27, 0x00	; 0
    2106:	e5 e5       	ldi	r30, 0x55	; 85
    2108:	f0 e0       	ldi	r31, 0x00	; 0
    210a:	80 81       	ld	r24, Z
    210c:	8b 7f       	andi	r24, 0xFB	; 251
    210e:	8c 93       	st	X, r24
    2110:	10 c0       	rjmp	.+32     	; 0x2132 <MEXTI_Enable+0x206>
			case RISING_EDGE  : SET_BIT(MCUCR,MCUCR_ISC11);    SET_BIT(MCUCR,MCUCR_ISC10);    break;
    2112:	a5 e5       	ldi	r26, 0x55	; 85
    2114:	b0 e0       	ldi	r27, 0x00	; 0
    2116:	e5 e5       	ldi	r30, 0x55	; 85
    2118:	f0 e0       	ldi	r31, 0x00	; 0
    211a:	80 81       	ld	r24, Z
    211c:	88 60       	ori	r24, 0x08	; 8
    211e:	8c 93       	st	X, r24
    2120:	a5 e5       	ldi	r26, 0x55	; 85
    2122:	b0 e0       	ldi	r27, 0x00	; 0
    2124:	e5 e5       	ldi	r30, 0x55	; 85
    2126:	f0 e0       	ldi	r31, 0x00	; 0
    2128:	80 81       	ld	r24, Z
    212a:	84 60       	ori	r24, 0x04	; 4
    212c:	8c 93       	st	X, r24
    212e:	01 c0       	rjmp	.+2      	; 0x2132 <MEXTI_Enable+0x206>
			default:           Local_ErrorState = R_NOK;                                      break;
    2130:	19 82       	std	Y+1, r1	; 0x01
		}
		/* Enable INT1 */
		SET_BIT(GICR,GICR_INT1);
    2132:	ab e5       	ldi	r26, 0x5B	; 91
    2134:	b0 e0       	ldi	r27, 0x00	; 0
    2136:	eb e5       	ldi	r30, 0x5B	; 91
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	80 81       	ld	r24, Z
    213c:	80 68       	ori	r24, 0x80	; 128
    213e:	8c 93       	st	X, r24
    2140:	37 c0       	rjmp	.+110    	; 0x21b0 <MEXTI_Enable+0x284>
		break;
		
		/********** INT2 **********/
		case INT2 :
		/* Initialize the INT2 callback notification function globally */
        if (Copy_pvEXTIxFunc != NULL)
    2142:	8c 81       	ldd	r24, Y+4	; 0x04
    2144:	9d 81       	ldd	r25, Y+5	; 0x05
    2146:	00 97       	sbiw	r24, 0x00	; 0
    2148:	39 f0       	breq	.+14     	; 0x2158 <MEXTI_Enable+0x22c>
        {
        	INT2_pvFunc = Copy_pvEXTIxFunc;
    214a:	8c 81       	ldd	r24, Y+4	; 0x04
    214c:	9d 81       	ldd	r25, Y+5	; 0x05
    214e:	90 93 13 02 	sts	0x0213, r25
    2152:	80 93 12 02 	sts	0x0212, r24
    2156:	02 c0       	rjmp	.+4      	; 0x215c <MEXTI_Enable+0x230>
        }
        else
        {
        	Local_ErrorState = NULL_POINTER;
    2158:	86 e0       	ldi	r24, 0x06	; 6
    215a:	89 83       	std	Y+1, r24	; 0x01
        }
		/* SET INT2 Sense Control */
		switch (Copy_u8EXTIxSense)
    215c:	8b 81       	ldd	r24, Y+3	; 0x03
    215e:	28 2f       	mov	r18, r24
    2160:	30 e0       	ldi	r19, 0x00	; 0
    2162:	3f 83       	std	Y+7, r19	; 0x07
    2164:	2e 83       	std	Y+6, r18	; 0x06
    2166:	8e 81       	ldd	r24, Y+6	; 0x06
    2168:	9f 81       	ldd	r25, Y+7	; 0x07
    216a:	83 30       	cpi	r24, 0x03	; 3
    216c:	91 05       	cpc	r25, r1
    216e:	31 f0       	breq	.+12     	; 0x217c <MEXTI_Enable+0x250>
    2170:	2e 81       	ldd	r18, Y+6	; 0x06
    2172:	3f 81       	ldd	r19, Y+7	; 0x07
    2174:	24 30       	cpi	r18, 0x04	; 4
    2176:	31 05       	cpc	r19, r1
    2178:	49 f0       	breq	.+18     	; 0x218c <MEXTI_Enable+0x260>
    217a:	10 c0       	rjmp	.+32     	; 0x219c <MEXTI_Enable+0x270>
		{
			case FALLING_EDGE: CLR_BIT(MCUCSR,MCUCSR_ISC2);    break;
    217c:	a4 e5       	ldi	r26, 0x54	; 84
    217e:	b0 e0       	ldi	r27, 0x00	; 0
    2180:	e4 e5       	ldi	r30, 0x54	; 84
    2182:	f0 e0       	ldi	r31, 0x00	; 0
    2184:	80 81       	ld	r24, Z
    2186:	8f 7b       	andi	r24, 0xBF	; 191
    2188:	8c 93       	st	X, r24
    218a:	09 c0       	rjmp	.+18     	; 0x219e <MEXTI_Enable+0x272>
			case RISING_EDGE : SET_BIT(MCUCSR,MCUCSR_ISC2);    break;
    218c:	a4 e5       	ldi	r26, 0x54	; 84
    218e:	b0 e0       	ldi	r27, 0x00	; 0
    2190:	e4 e5       	ldi	r30, 0x54	; 84
    2192:	f0 e0       	ldi	r31, 0x00	; 0
    2194:	80 81       	ld	r24, Z
    2196:	80 64       	ori	r24, 0x40	; 64
    2198:	8c 93       	st	X, r24
    219a:	01 c0       	rjmp	.+2      	; 0x219e <MEXTI_Enable+0x272>
			default:           Local_ErrorState = R_NOK;       break;
    219c:	19 82       	std	Y+1, r1	; 0x01
		}
		/* Enable INT2 */
		SET_BIT(GICR,GICR_INT2);
    219e:	ab e5       	ldi	r26, 0x5B	; 91
    21a0:	b0 e0       	ldi	r27, 0x00	; 0
    21a2:	eb e5       	ldi	r30, 0x5B	; 91
    21a4:	f0 e0       	ldi	r31, 0x00	; 0
    21a6:	80 81       	ld	r24, Z
    21a8:	80 62       	ori	r24, 0x20	; 32
    21aa:	8c 93       	st	X, r24
    21ac:	01 c0       	rjmp	.+2      	; 0x21b0 <MEXTI_Enable+0x284>
		break;
		
		default: Local_ErrorState = R_NOK;
    21ae:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return Local_ErrorState;
    21b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    21b2:	2d 96       	adiw	r28, 0x0d	; 13
    21b4:	0f b6       	in	r0, 0x3f	; 63
    21b6:	f8 94       	cli
    21b8:	de bf       	out	0x3e, r29	; 62
    21ba:	0f be       	out	0x3f, r0	; 63
    21bc:	cd bf       	out	0x3d, r28	; 61
    21be:	cf 91       	pop	r28
    21c0:	df 91       	pop	r29
    21c2:	08 95       	ret

000021c4 <MEXTI_Disable>:

error_state_t MEXTI_Disable(exti_t Copy_u8EXTIx)
{
    21c4:	df 93       	push	r29
    21c6:	cf 93       	push	r28
    21c8:	00 d0       	rcall	.+0      	; 0x21ca <MEXTI_Disable+0x6>
    21ca:	00 d0       	rcall	.+0      	; 0x21cc <MEXTI_Disable+0x8>
    21cc:	cd b7       	in	r28, 0x3d	; 61
    21ce:	de b7       	in	r29, 0x3e	; 62
    21d0:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    21d2:	81 e0       	ldi	r24, 0x01	; 1
    21d4:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8EXTIx)
    21d6:	8a 81       	ldd	r24, Y+2	; 0x02
    21d8:	28 2f       	mov	r18, r24
    21da:	30 e0       	ldi	r19, 0x00	; 0
    21dc:	3c 83       	std	Y+4, r19	; 0x04
    21de:	2b 83       	std	Y+3, r18	; 0x03
    21e0:	8b 81       	ldd	r24, Y+3	; 0x03
    21e2:	9c 81       	ldd	r25, Y+4	; 0x04
    21e4:	82 30       	cpi	r24, 0x02	; 2
    21e6:	91 05       	cpc	r25, r1
    21e8:	91 f0       	breq	.+36     	; 0x220e <MEXTI_Disable+0x4a>
    21ea:	2b 81       	ldd	r18, Y+3	; 0x03
    21ec:	3c 81       	ldd	r19, Y+4	; 0x04
    21ee:	23 30       	cpi	r18, 0x03	; 3
    21f0:	31 05       	cpc	r19, r1
    21f2:	a9 f0       	breq	.+42     	; 0x221e <MEXTI_Disable+0x5a>
    21f4:	8b 81       	ldd	r24, Y+3	; 0x03
    21f6:	9c 81       	ldd	r25, Y+4	; 0x04
    21f8:	81 30       	cpi	r24, 0x01	; 1
    21fa:	91 05       	cpc	r25, r1
    21fc:	c1 f4       	brne	.+48     	; 0x222e <MEXTI_Disable+0x6a>
	{
		case INT0:  CLR_BIT(GICR,GICR_INT0);  break;
    21fe:	ab e5       	ldi	r26, 0x5B	; 91
    2200:	b0 e0       	ldi	r27, 0x00	; 0
    2202:	eb e5       	ldi	r30, 0x5B	; 91
    2204:	f0 e0       	ldi	r31, 0x00	; 0
    2206:	80 81       	ld	r24, Z
    2208:	8f 7b       	andi	r24, 0xBF	; 191
    220a:	8c 93       	st	X, r24
    220c:	11 c0       	rjmp	.+34     	; 0x2230 <MEXTI_Disable+0x6c>
		case INT1:  CLR_BIT(GICR,GICR_INT1);  break;
    220e:	ab e5       	ldi	r26, 0x5B	; 91
    2210:	b0 e0       	ldi	r27, 0x00	; 0
    2212:	eb e5       	ldi	r30, 0x5B	; 91
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	80 81       	ld	r24, Z
    2218:	8f 77       	andi	r24, 0x7F	; 127
    221a:	8c 93       	st	X, r24
    221c:	09 c0       	rjmp	.+18     	; 0x2230 <MEXTI_Disable+0x6c>
		case INT2:  CLR_BIT(GICR,GICR_INT2);  break;
    221e:	ab e5       	ldi	r26, 0x5B	; 91
    2220:	b0 e0       	ldi	r27, 0x00	; 0
    2222:	eb e5       	ldi	r30, 0x5B	; 91
    2224:	f0 e0       	ldi	r31, 0x00	; 0
    2226:	80 81       	ld	r24, Z
    2228:	8f 7d       	andi	r24, 0xDF	; 223
    222a:	8c 93       	st	X, r24
    222c:	01 c0       	rjmp	.+2      	; 0x2230 <MEXTI_Disable+0x6c>
		default:    Local_ErrorState = R_NOK; break;
    222e:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return Local_ErrorState;
    2230:	89 81       	ldd	r24, Y+1	; 0x01
}
    2232:	0f 90       	pop	r0
    2234:	0f 90       	pop	r0
    2236:	0f 90       	pop	r0
    2238:	0f 90       	pop	r0
    223a:	cf 91       	pop	r28
    223c:	df 91       	pop	r29
    223e:	08 95       	ret

00002240 <MEXTI_FUNC>:

void MEXTI_FUNC( void(*Copy_pvEXTIxFunc)(void))
{
    2240:	df 93       	push	r29
    2242:	cf 93       	push	r28
    2244:	00 d0       	rcall	.+0      	; 0x2246 <MEXTI_FUNC+0x6>
    2246:	cd b7       	in	r28, 0x3d	; 61
    2248:	de b7       	in	r29, 0x3e	; 62
    224a:	9a 83       	std	Y+2, r25	; 0x02
    224c:	89 83       	std	Y+1, r24	; 0x01
	INT_pvFunc = Copy_pvEXTIxFunc;
    224e:	89 81       	ldd	r24, Y+1	; 0x01
    2250:	9a 81       	ldd	r25, Y+2	; 0x02
    2252:	90 93 0f 02 	sts	0x020F, r25
    2256:	80 93 0e 02 	sts	0x020E, r24
}
    225a:	0f 90       	pop	r0
    225c:	0f 90       	pop	r0
    225e:	cf 91       	pop	r28
    2260:	df 91       	pop	r29
    2262:	08 95       	ret

00002264 <__vector_1>:


/*************** ISR Functions **************/
/******** INT0 ********/
ISR_ST(INT0_VECTOR)
{
    2264:	1f 92       	push	r1
    2266:	0f 92       	push	r0
    2268:	0f b6       	in	r0, 0x3f	; 63
    226a:	0f 92       	push	r0
    226c:	11 24       	eor	r1, r1
    226e:	2f 93       	push	r18
    2270:	3f 93       	push	r19
    2272:	4f 93       	push	r20
    2274:	5f 93       	push	r21
    2276:	6f 93       	push	r22
    2278:	7f 93       	push	r23
    227a:	8f 93       	push	r24
    227c:	9f 93       	push	r25
    227e:	af 93       	push	r26
    2280:	bf 93       	push	r27
    2282:	ef 93       	push	r30
    2284:	ff 93       	push	r31
    2286:	df 93       	push	r29
    2288:	cf 93       	push	r28
    228a:	cd b7       	in	r28, 0x3d	; 61
    228c:	de b7       	in	r29, 0x3e	; 62
	//if (INT_pvFunc != NULL)
	if (INT0_pvFunc != NULL)
    228e:	80 91 0c 02 	lds	r24, 0x020C
    2292:	90 91 0d 02 	lds	r25, 0x020D
    2296:	00 97       	sbiw	r24, 0x00	; 0
    2298:	29 f0       	breq	.+10     	; 0x22a4 <__vector_1+0x40>
	{
		INT0_pvFunc();
    229a:	e0 91 0c 02 	lds	r30, 0x020C
    229e:	f0 91 0d 02 	lds	r31, 0x020D
    22a2:	09 95       	icall
	} 
	else
	{
		/* Do No Thing */
	}
}
    22a4:	cf 91       	pop	r28
    22a6:	df 91       	pop	r29
    22a8:	ff 91       	pop	r31
    22aa:	ef 91       	pop	r30
    22ac:	bf 91       	pop	r27
    22ae:	af 91       	pop	r26
    22b0:	9f 91       	pop	r25
    22b2:	8f 91       	pop	r24
    22b4:	7f 91       	pop	r23
    22b6:	6f 91       	pop	r22
    22b8:	5f 91       	pop	r21
    22ba:	4f 91       	pop	r20
    22bc:	3f 91       	pop	r19
    22be:	2f 91       	pop	r18
    22c0:	0f 90       	pop	r0
    22c2:	0f be       	out	0x3f, r0	; 63
    22c4:	0f 90       	pop	r0
    22c6:	1f 90       	pop	r1
    22c8:	18 95       	reti

000022ca <__vector_2>:
/******** INT1 ********/
ISR_ST(INT1_VECTOR)
{
    22ca:	1f 92       	push	r1
    22cc:	0f 92       	push	r0
    22ce:	0f b6       	in	r0, 0x3f	; 63
    22d0:	0f 92       	push	r0
    22d2:	11 24       	eor	r1, r1
    22d4:	2f 93       	push	r18
    22d6:	3f 93       	push	r19
    22d8:	4f 93       	push	r20
    22da:	5f 93       	push	r21
    22dc:	6f 93       	push	r22
    22de:	7f 93       	push	r23
    22e0:	8f 93       	push	r24
    22e2:	9f 93       	push	r25
    22e4:	af 93       	push	r26
    22e6:	bf 93       	push	r27
    22e8:	ef 93       	push	r30
    22ea:	ff 93       	push	r31
    22ec:	df 93       	push	r29
    22ee:	cf 93       	push	r28
    22f0:	cd b7       	in	r28, 0x3d	; 61
    22f2:	de b7       	in	r29, 0x3e	; 62
	if (INT1_pvFunc != NULL)
    22f4:	80 91 10 02 	lds	r24, 0x0210
    22f8:	90 91 11 02 	lds	r25, 0x0211
    22fc:	00 97       	sbiw	r24, 0x00	; 0
    22fe:	29 f0       	breq	.+10     	; 0x230a <__vector_2+0x40>
	{
		INT1_pvFunc();
    2300:	e0 91 10 02 	lds	r30, 0x0210
    2304:	f0 91 11 02 	lds	r31, 0x0211
    2308:	09 95       	icall
	}
	else
	{
		/* Do No Thing */
	}
}
    230a:	cf 91       	pop	r28
    230c:	df 91       	pop	r29
    230e:	ff 91       	pop	r31
    2310:	ef 91       	pop	r30
    2312:	bf 91       	pop	r27
    2314:	af 91       	pop	r26
    2316:	9f 91       	pop	r25
    2318:	8f 91       	pop	r24
    231a:	7f 91       	pop	r23
    231c:	6f 91       	pop	r22
    231e:	5f 91       	pop	r21
    2320:	4f 91       	pop	r20
    2322:	3f 91       	pop	r19
    2324:	2f 91       	pop	r18
    2326:	0f 90       	pop	r0
    2328:	0f be       	out	0x3f, r0	; 63
    232a:	0f 90       	pop	r0
    232c:	1f 90       	pop	r1
    232e:	18 95       	reti

00002330 <__vector_3>:
/******** INT2 ********/
ISR_ST(INT2_VECTOR)
{
    2330:	1f 92       	push	r1
    2332:	0f 92       	push	r0
    2334:	0f b6       	in	r0, 0x3f	; 63
    2336:	0f 92       	push	r0
    2338:	11 24       	eor	r1, r1
    233a:	2f 93       	push	r18
    233c:	3f 93       	push	r19
    233e:	4f 93       	push	r20
    2340:	5f 93       	push	r21
    2342:	6f 93       	push	r22
    2344:	7f 93       	push	r23
    2346:	8f 93       	push	r24
    2348:	9f 93       	push	r25
    234a:	af 93       	push	r26
    234c:	bf 93       	push	r27
    234e:	ef 93       	push	r30
    2350:	ff 93       	push	r31
    2352:	df 93       	push	r29
    2354:	cf 93       	push	r28
    2356:	cd b7       	in	r28, 0x3d	; 61
    2358:	de b7       	in	r29, 0x3e	; 62
	if (INT2_pvFunc != NULL)
    235a:	80 91 12 02 	lds	r24, 0x0212
    235e:	90 91 13 02 	lds	r25, 0x0213
    2362:	00 97       	sbiw	r24, 0x00	; 0
    2364:	29 f0       	breq	.+10     	; 0x2370 <__vector_3+0x40>
	{
		INT2_pvFunc();
    2366:	e0 91 12 02 	lds	r30, 0x0212
    236a:	f0 91 13 02 	lds	r31, 0x0213
    236e:	09 95       	icall
	}
	else
	{
		/* Do No Thing */
	}
}
    2370:	cf 91       	pop	r28
    2372:	df 91       	pop	r29
    2374:	ff 91       	pop	r31
    2376:	ef 91       	pop	r30
    2378:	bf 91       	pop	r27
    237a:	af 91       	pop	r26
    237c:	9f 91       	pop	r25
    237e:	8f 91       	pop	r24
    2380:	7f 91       	pop	r23
    2382:	6f 91       	pop	r22
    2384:	5f 91       	pop	r21
    2386:	4f 91       	pop	r20
    2388:	3f 91       	pop	r19
    238a:	2f 91       	pop	r18
    238c:	0f 90       	pop	r0
    238e:	0f be       	out	0x3f, r0	; 63
    2390:	0f 90       	pop	r0
    2392:	1f 90       	pop	r1
    2394:	18 95       	reti

00002396 <MDIO_SetPinDirection>:
#include "MDIO_private.h"
#include "MDIO_config.h"


error_state_t	MDIO_SetPinDirection (dio_u8port_t Copy_u8Port, dio_u8pin_t Copy_u8Pin, dio_direc_t Copy_Direction)
{
    2396:	df 93       	push	r29
    2398:	cf 93       	push	r28
    239a:	cd b7       	in	r28, 0x3d	; 61
    239c:	de b7       	in	r29, 0x3e	; 62
    239e:	28 97       	sbiw	r28, 0x08	; 8
    23a0:	0f b6       	in	r0, 0x3f	; 63
    23a2:	f8 94       	cli
    23a4:	de bf       	out	0x3e, r29	; 62
    23a6:	0f be       	out	0x3f, r0	; 63
    23a8:	cd bf       	out	0x3d, r28	; 61
    23aa:	8a 83       	std	Y+2, r24	; 0x02
    23ac:	6b 83       	std	Y+3, r22	; 0x03
    23ae:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    23b0:	81 e0       	ldi	r24, 0x01	; 1
    23b2:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8Pin <= DIO_u8PIN7)
    23b4:	8b 81       	ldd	r24, Y+3	; 0x03
    23b6:	88 30       	cpi	r24, 0x08	; 8
    23b8:	08 f0       	brcs	.+2      	; 0x23bc <MDIO_SetPinDirection+0x26>
    23ba:	f1 c0       	rjmp	.+482    	; 0x259e <MDIO_SetPinDirection+0x208>
	{
		if (Copy_Direction == DIO_u8PIN_INPUT)
    23bc:	8c 81       	ldd	r24, Y+4	; 0x04
    23be:	88 23       	and	r24, r24
    23c0:	09 f0       	breq	.+2      	; 0x23c4 <MDIO_SetPinDirection+0x2e>
    23c2:	76 c0       	rjmp	.+236    	; 0x24b0 <MDIO_SetPinDirection+0x11a>
		{
			switch (Copy_u8Port)
    23c4:	8a 81       	ldd	r24, Y+2	; 0x02
    23c6:	28 2f       	mov	r18, r24
    23c8:	30 e0       	ldi	r19, 0x00	; 0
    23ca:	38 87       	std	Y+8, r19	; 0x08
    23cc:	2f 83       	std	Y+7, r18	; 0x07
    23ce:	8f 81       	ldd	r24, Y+7	; 0x07
    23d0:	98 85       	ldd	r25, Y+8	; 0x08
    23d2:	81 30       	cpi	r24, 0x01	; 1
    23d4:	91 05       	cpc	r25, r1
    23d6:	59 f1       	breq	.+86     	; 0x242e <MDIO_SetPinDirection+0x98>
    23d8:	2f 81       	ldd	r18, Y+7	; 0x07
    23da:	38 85       	ldd	r19, Y+8	; 0x08
    23dc:	22 30       	cpi	r18, 0x02	; 2
    23de:	31 05       	cpc	r19, r1
    23e0:	2c f4       	brge	.+10     	; 0x23ec <MDIO_SetPinDirection+0x56>
    23e2:	8f 81       	ldd	r24, Y+7	; 0x07
    23e4:	98 85       	ldd	r25, Y+8	; 0x08
    23e6:	00 97       	sbiw	r24, 0x00	; 0
    23e8:	69 f0       	breq	.+26     	; 0x2404 <MDIO_SetPinDirection+0x6e>
    23ea:	60 c0       	rjmp	.+192    	; 0x24ac <MDIO_SetPinDirection+0x116>
    23ec:	2f 81       	ldd	r18, Y+7	; 0x07
    23ee:	38 85       	ldd	r19, Y+8	; 0x08
    23f0:	22 30       	cpi	r18, 0x02	; 2
    23f2:	31 05       	cpc	r19, r1
    23f4:	89 f1       	breq	.+98     	; 0x2458 <MDIO_SetPinDirection+0xc2>
    23f6:	8f 81       	ldd	r24, Y+7	; 0x07
    23f8:	98 85       	ldd	r25, Y+8	; 0x08
    23fa:	83 30       	cpi	r24, 0x03	; 3
    23fc:	91 05       	cpc	r25, r1
    23fe:	09 f4       	brne	.+2      	; 0x2402 <MDIO_SetPinDirection+0x6c>
    2400:	40 c0       	rjmp	.+128    	; 0x2482 <MDIO_SetPinDirection+0xec>
    2402:	54 c0       	rjmp	.+168    	; 0x24ac <MDIO_SetPinDirection+0x116>
			{
				case DIO_u8PORTA : CLR_BIT(DDRA,Copy_u8Pin); break;
    2404:	aa e3       	ldi	r26, 0x3A	; 58
    2406:	b0 e0       	ldi	r27, 0x00	; 0
    2408:	ea e3       	ldi	r30, 0x3A	; 58
    240a:	f0 e0       	ldi	r31, 0x00	; 0
    240c:	80 81       	ld	r24, Z
    240e:	48 2f       	mov	r20, r24
    2410:	8b 81       	ldd	r24, Y+3	; 0x03
    2412:	28 2f       	mov	r18, r24
    2414:	30 e0       	ldi	r19, 0x00	; 0
    2416:	81 e0       	ldi	r24, 0x01	; 1
    2418:	90 e0       	ldi	r25, 0x00	; 0
    241a:	02 2e       	mov	r0, r18
    241c:	02 c0       	rjmp	.+4      	; 0x2422 <MDIO_SetPinDirection+0x8c>
    241e:	88 0f       	add	r24, r24
    2420:	99 1f       	adc	r25, r25
    2422:	0a 94       	dec	r0
    2424:	e2 f7       	brpl	.-8      	; 0x241e <MDIO_SetPinDirection+0x88>
    2426:	80 95       	com	r24
    2428:	84 23       	and	r24, r20
    242a:	8c 93       	st	X, r24
    242c:	b9 c0       	rjmp	.+370    	; 0x25a0 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTB : CLR_BIT(DDRB,Copy_u8Pin); break;
    242e:	a7 e3       	ldi	r26, 0x37	; 55
    2430:	b0 e0       	ldi	r27, 0x00	; 0
    2432:	e7 e3       	ldi	r30, 0x37	; 55
    2434:	f0 e0       	ldi	r31, 0x00	; 0
    2436:	80 81       	ld	r24, Z
    2438:	48 2f       	mov	r20, r24
    243a:	8b 81       	ldd	r24, Y+3	; 0x03
    243c:	28 2f       	mov	r18, r24
    243e:	30 e0       	ldi	r19, 0x00	; 0
    2440:	81 e0       	ldi	r24, 0x01	; 1
    2442:	90 e0       	ldi	r25, 0x00	; 0
    2444:	02 2e       	mov	r0, r18
    2446:	02 c0       	rjmp	.+4      	; 0x244c <MDIO_SetPinDirection+0xb6>
    2448:	88 0f       	add	r24, r24
    244a:	99 1f       	adc	r25, r25
    244c:	0a 94       	dec	r0
    244e:	e2 f7       	brpl	.-8      	; 0x2448 <MDIO_SetPinDirection+0xb2>
    2450:	80 95       	com	r24
    2452:	84 23       	and	r24, r20
    2454:	8c 93       	st	X, r24
    2456:	a4 c0       	rjmp	.+328    	; 0x25a0 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTC : CLR_BIT(DDRC,Copy_u8Pin); break;
    2458:	a4 e3       	ldi	r26, 0x34	; 52
    245a:	b0 e0       	ldi	r27, 0x00	; 0
    245c:	e4 e3       	ldi	r30, 0x34	; 52
    245e:	f0 e0       	ldi	r31, 0x00	; 0
    2460:	80 81       	ld	r24, Z
    2462:	48 2f       	mov	r20, r24
    2464:	8b 81       	ldd	r24, Y+3	; 0x03
    2466:	28 2f       	mov	r18, r24
    2468:	30 e0       	ldi	r19, 0x00	; 0
    246a:	81 e0       	ldi	r24, 0x01	; 1
    246c:	90 e0       	ldi	r25, 0x00	; 0
    246e:	02 2e       	mov	r0, r18
    2470:	02 c0       	rjmp	.+4      	; 0x2476 <MDIO_SetPinDirection+0xe0>
    2472:	88 0f       	add	r24, r24
    2474:	99 1f       	adc	r25, r25
    2476:	0a 94       	dec	r0
    2478:	e2 f7       	brpl	.-8      	; 0x2472 <MDIO_SetPinDirection+0xdc>
    247a:	80 95       	com	r24
    247c:	84 23       	and	r24, r20
    247e:	8c 93       	st	X, r24
    2480:	8f c0       	rjmp	.+286    	; 0x25a0 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTD : CLR_BIT(DDRD,Copy_u8Pin); break;
    2482:	a1 e3       	ldi	r26, 0x31	; 49
    2484:	b0 e0       	ldi	r27, 0x00	; 0
    2486:	e1 e3       	ldi	r30, 0x31	; 49
    2488:	f0 e0       	ldi	r31, 0x00	; 0
    248a:	80 81       	ld	r24, Z
    248c:	48 2f       	mov	r20, r24
    248e:	8b 81       	ldd	r24, Y+3	; 0x03
    2490:	28 2f       	mov	r18, r24
    2492:	30 e0       	ldi	r19, 0x00	; 0
    2494:	81 e0       	ldi	r24, 0x01	; 1
    2496:	90 e0       	ldi	r25, 0x00	; 0
    2498:	02 2e       	mov	r0, r18
    249a:	02 c0       	rjmp	.+4      	; 0x24a0 <MDIO_SetPinDirection+0x10a>
    249c:	88 0f       	add	r24, r24
    249e:	99 1f       	adc	r25, r25
    24a0:	0a 94       	dec	r0
    24a2:	e2 f7       	brpl	.-8      	; 0x249c <MDIO_SetPinDirection+0x106>
    24a4:	80 95       	com	r24
    24a6:	84 23       	and	r24, r20
    24a8:	8c 93       	st	X, r24
    24aa:	7a c0       	rjmp	.+244    	; 0x25a0 <MDIO_SetPinDirection+0x20a>
		        default: Local_ErrorState = R_NOK; break;
    24ac:	19 82       	std	Y+1, r1	; 0x01
    24ae:	78 c0       	rjmp	.+240    	; 0x25a0 <MDIO_SetPinDirection+0x20a>
			}

		}
		else if (Copy_Direction == DIO_u8PIN_OUTPUT)
    24b0:	8c 81       	ldd	r24, Y+4	; 0x04
    24b2:	81 30       	cpi	r24, 0x01	; 1
    24b4:	09 f0       	breq	.+2      	; 0x24b8 <MDIO_SetPinDirection+0x122>
    24b6:	71 c0       	rjmp	.+226    	; 0x259a <MDIO_SetPinDirection+0x204>
		{
			switch (Copy_u8Port)
    24b8:	8a 81       	ldd	r24, Y+2	; 0x02
    24ba:	28 2f       	mov	r18, r24
    24bc:	30 e0       	ldi	r19, 0x00	; 0
    24be:	3e 83       	std	Y+6, r19	; 0x06
    24c0:	2d 83       	std	Y+5, r18	; 0x05
    24c2:	8d 81       	ldd	r24, Y+5	; 0x05
    24c4:	9e 81       	ldd	r25, Y+6	; 0x06
    24c6:	81 30       	cpi	r24, 0x01	; 1
    24c8:	91 05       	cpc	r25, r1
    24ca:	49 f1       	breq	.+82     	; 0x251e <MDIO_SetPinDirection+0x188>
    24cc:	2d 81       	ldd	r18, Y+5	; 0x05
    24ce:	3e 81       	ldd	r19, Y+6	; 0x06
    24d0:	22 30       	cpi	r18, 0x02	; 2
    24d2:	31 05       	cpc	r19, r1
    24d4:	2c f4       	brge	.+10     	; 0x24e0 <MDIO_SetPinDirection+0x14a>
    24d6:	8d 81       	ldd	r24, Y+5	; 0x05
    24d8:	9e 81       	ldd	r25, Y+6	; 0x06
    24da:	00 97       	sbiw	r24, 0x00	; 0
    24dc:	61 f0       	breq	.+24     	; 0x24f6 <MDIO_SetPinDirection+0x160>
    24de:	5b c0       	rjmp	.+182    	; 0x2596 <MDIO_SetPinDirection+0x200>
    24e0:	2d 81       	ldd	r18, Y+5	; 0x05
    24e2:	3e 81       	ldd	r19, Y+6	; 0x06
    24e4:	22 30       	cpi	r18, 0x02	; 2
    24e6:	31 05       	cpc	r19, r1
    24e8:	71 f1       	breq	.+92     	; 0x2546 <MDIO_SetPinDirection+0x1b0>
    24ea:	8d 81       	ldd	r24, Y+5	; 0x05
    24ec:	9e 81       	ldd	r25, Y+6	; 0x06
    24ee:	83 30       	cpi	r24, 0x03	; 3
    24f0:	91 05       	cpc	r25, r1
    24f2:	e9 f1       	breq	.+122    	; 0x256e <MDIO_SetPinDirection+0x1d8>
    24f4:	50 c0       	rjmp	.+160    	; 0x2596 <MDIO_SetPinDirection+0x200>
			{
				case DIO_u8PORTA : SET_BIT(DDRA,Copy_u8Pin); break;
    24f6:	aa e3       	ldi	r26, 0x3A	; 58
    24f8:	b0 e0       	ldi	r27, 0x00	; 0
    24fa:	ea e3       	ldi	r30, 0x3A	; 58
    24fc:	f0 e0       	ldi	r31, 0x00	; 0
    24fe:	80 81       	ld	r24, Z
    2500:	48 2f       	mov	r20, r24
    2502:	8b 81       	ldd	r24, Y+3	; 0x03
    2504:	28 2f       	mov	r18, r24
    2506:	30 e0       	ldi	r19, 0x00	; 0
    2508:	81 e0       	ldi	r24, 0x01	; 1
    250a:	90 e0       	ldi	r25, 0x00	; 0
    250c:	02 2e       	mov	r0, r18
    250e:	02 c0       	rjmp	.+4      	; 0x2514 <MDIO_SetPinDirection+0x17e>
    2510:	88 0f       	add	r24, r24
    2512:	99 1f       	adc	r25, r25
    2514:	0a 94       	dec	r0
    2516:	e2 f7       	brpl	.-8      	; 0x2510 <MDIO_SetPinDirection+0x17a>
    2518:	84 2b       	or	r24, r20
    251a:	8c 93       	st	X, r24
    251c:	41 c0       	rjmp	.+130    	; 0x25a0 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTB : SET_BIT(DDRB,Copy_u8Pin); break;
    251e:	a7 e3       	ldi	r26, 0x37	; 55
    2520:	b0 e0       	ldi	r27, 0x00	; 0
    2522:	e7 e3       	ldi	r30, 0x37	; 55
    2524:	f0 e0       	ldi	r31, 0x00	; 0
    2526:	80 81       	ld	r24, Z
    2528:	48 2f       	mov	r20, r24
    252a:	8b 81       	ldd	r24, Y+3	; 0x03
    252c:	28 2f       	mov	r18, r24
    252e:	30 e0       	ldi	r19, 0x00	; 0
    2530:	81 e0       	ldi	r24, 0x01	; 1
    2532:	90 e0       	ldi	r25, 0x00	; 0
    2534:	02 2e       	mov	r0, r18
    2536:	02 c0       	rjmp	.+4      	; 0x253c <MDIO_SetPinDirection+0x1a6>
    2538:	88 0f       	add	r24, r24
    253a:	99 1f       	adc	r25, r25
    253c:	0a 94       	dec	r0
    253e:	e2 f7       	brpl	.-8      	; 0x2538 <MDIO_SetPinDirection+0x1a2>
    2540:	84 2b       	or	r24, r20
    2542:	8c 93       	st	X, r24
    2544:	2d c0       	rjmp	.+90     	; 0x25a0 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTC : SET_BIT(DDRC,Copy_u8Pin); break;
    2546:	a4 e3       	ldi	r26, 0x34	; 52
    2548:	b0 e0       	ldi	r27, 0x00	; 0
    254a:	e4 e3       	ldi	r30, 0x34	; 52
    254c:	f0 e0       	ldi	r31, 0x00	; 0
    254e:	80 81       	ld	r24, Z
    2550:	48 2f       	mov	r20, r24
    2552:	8b 81       	ldd	r24, Y+3	; 0x03
    2554:	28 2f       	mov	r18, r24
    2556:	30 e0       	ldi	r19, 0x00	; 0
    2558:	81 e0       	ldi	r24, 0x01	; 1
    255a:	90 e0       	ldi	r25, 0x00	; 0
    255c:	02 2e       	mov	r0, r18
    255e:	02 c0       	rjmp	.+4      	; 0x2564 <MDIO_SetPinDirection+0x1ce>
    2560:	88 0f       	add	r24, r24
    2562:	99 1f       	adc	r25, r25
    2564:	0a 94       	dec	r0
    2566:	e2 f7       	brpl	.-8      	; 0x2560 <MDIO_SetPinDirection+0x1ca>
    2568:	84 2b       	or	r24, r20
    256a:	8c 93       	st	X, r24
    256c:	19 c0       	rjmp	.+50     	; 0x25a0 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTD : SET_BIT(DDRD,Copy_u8Pin); break;
    256e:	a1 e3       	ldi	r26, 0x31	; 49
    2570:	b0 e0       	ldi	r27, 0x00	; 0
    2572:	e1 e3       	ldi	r30, 0x31	; 49
    2574:	f0 e0       	ldi	r31, 0x00	; 0
    2576:	80 81       	ld	r24, Z
    2578:	48 2f       	mov	r20, r24
    257a:	8b 81       	ldd	r24, Y+3	; 0x03
    257c:	28 2f       	mov	r18, r24
    257e:	30 e0       	ldi	r19, 0x00	; 0
    2580:	81 e0       	ldi	r24, 0x01	; 1
    2582:	90 e0       	ldi	r25, 0x00	; 0
    2584:	02 2e       	mov	r0, r18
    2586:	02 c0       	rjmp	.+4      	; 0x258c <MDIO_SetPinDirection+0x1f6>
    2588:	88 0f       	add	r24, r24
    258a:	99 1f       	adc	r25, r25
    258c:	0a 94       	dec	r0
    258e:	e2 f7       	brpl	.-8      	; 0x2588 <MDIO_SetPinDirection+0x1f2>
    2590:	84 2b       	or	r24, r20
    2592:	8c 93       	st	X, r24
    2594:	05 c0       	rjmp	.+10     	; 0x25a0 <MDIO_SetPinDirection+0x20a>
				default: Local_ErrorState = R_NOK; break;
    2596:	19 82       	std	Y+1, r1	; 0x01
    2598:	03 c0       	rjmp	.+6      	; 0x25a0 <MDIO_SetPinDirection+0x20a>
			}

		}
		else
		{
			Local_ErrorState = R_NOK;
    259a:	19 82       	std	Y+1, r1	; 0x01
    259c:	01 c0       	rjmp	.+2      	; 0x25a0 <MDIO_SetPinDirection+0x20a>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    259e:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    25a0:	89 81       	ldd	r24, Y+1	; 0x01
}
    25a2:	28 96       	adiw	r28, 0x08	; 8
    25a4:	0f b6       	in	r0, 0x3f	; 63
    25a6:	f8 94       	cli
    25a8:	de bf       	out	0x3e, r29	; 62
    25aa:	0f be       	out	0x3f, r0	; 63
    25ac:	cd bf       	out	0x3d, r28	; 61
    25ae:	cf 91       	pop	r28
    25b0:	df 91       	pop	r29
    25b2:	08 95       	ret

000025b4 <MDIO_SetPortDirection>:

error_state_t	MDIO_SetPortDirection (dio_u8port_t Copy_u8Port, dio_u8portdirec_t Copy_Direction)
{
    25b4:	df 93       	push	r29
    25b6:	cf 93       	push	r28
    25b8:	00 d0       	rcall	.+0      	; 0x25ba <MDIO_SetPortDirection+0x6>
    25ba:	00 d0       	rcall	.+0      	; 0x25bc <MDIO_SetPortDirection+0x8>
    25bc:	0f 92       	push	r0
    25be:	cd b7       	in	r28, 0x3d	; 61
    25c0:	de b7       	in	r29, 0x3e	; 62
    25c2:	8a 83       	std	Y+2, r24	; 0x02
    25c4:	6b 83       	std	Y+3, r22	; 0x03
	error_state_t Local_ErrorState = R_OK;
    25c6:	81 e0       	ldi	r24, 0x01	; 1
    25c8:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_u8Port <= DIO_u8PORTD)
    25ca:	8a 81       	ldd	r24, Y+2	; 0x02
    25cc:	84 30       	cpi	r24, 0x04	; 4
    25ce:	a8 f5       	brcc	.+106    	; 0x263a <MDIO_SetPortDirection+0x86>
	{
		switch (Copy_u8Port)
    25d0:	8a 81       	ldd	r24, Y+2	; 0x02
    25d2:	28 2f       	mov	r18, r24
    25d4:	30 e0       	ldi	r19, 0x00	; 0
    25d6:	3d 83       	std	Y+5, r19	; 0x05
    25d8:	2c 83       	std	Y+4, r18	; 0x04
    25da:	8c 81       	ldd	r24, Y+4	; 0x04
    25dc:	9d 81       	ldd	r25, Y+5	; 0x05
    25de:	81 30       	cpi	r24, 0x01	; 1
    25e0:	91 05       	cpc	r25, r1
    25e2:	d1 f0       	breq	.+52     	; 0x2618 <MDIO_SetPortDirection+0x64>
    25e4:	2c 81       	ldd	r18, Y+4	; 0x04
    25e6:	3d 81       	ldd	r19, Y+5	; 0x05
    25e8:	22 30       	cpi	r18, 0x02	; 2
    25ea:	31 05       	cpc	r19, r1
    25ec:	2c f4       	brge	.+10     	; 0x25f8 <MDIO_SetPortDirection+0x44>
    25ee:	8c 81       	ldd	r24, Y+4	; 0x04
    25f0:	9d 81       	ldd	r25, Y+5	; 0x05
    25f2:	00 97       	sbiw	r24, 0x00	; 0
    25f4:	61 f0       	breq	.+24     	; 0x260e <MDIO_SetPortDirection+0x5a>
    25f6:	1f c0       	rjmp	.+62     	; 0x2636 <MDIO_SetPortDirection+0x82>
    25f8:	2c 81       	ldd	r18, Y+4	; 0x04
    25fa:	3d 81       	ldd	r19, Y+5	; 0x05
    25fc:	22 30       	cpi	r18, 0x02	; 2
    25fe:	31 05       	cpc	r19, r1
    2600:	81 f0       	breq	.+32     	; 0x2622 <MDIO_SetPortDirection+0x6e>
    2602:	8c 81       	ldd	r24, Y+4	; 0x04
    2604:	9d 81       	ldd	r25, Y+5	; 0x05
    2606:	83 30       	cpi	r24, 0x03	; 3
    2608:	91 05       	cpc	r25, r1
    260a:	81 f0       	breq	.+32     	; 0x262c <MDIO_SetPortDirection+0x78>
    260c:	14 c0       	rjmp	.+40     	; 0x2636 <MDIO_SetPortDirection+0x82>
		{
			case DIO_u8PORTA : DDRA = Copy_Direction; break;
    260e:	ea e3       	ldi	r30, 0x3A	; 58
    2610:	f0 e0       	ldi	r31, 0x00	; 0
    2612:	8b 81       	ldd	r24, Y+3	; 0x03
    2614:	80 83       	st	Z, r24
    2616:	12 c0       	rjmp	.+36     	; 0x263c <MDIO_SetPortDirection+0x88>
			case DIO_u8PORTB : DDRB = Copy_Direction; break;
    2618:	e7 e3       	ldi	r30, 0x37	; 55
    261a:	f0 e0       	ldi	r31, 0x00	; 0
    261c:	8b 81       	ldd	r24, Y+3	; 0x03
    261e:	80 83       	st	Z, r24
    2620:	0d c0       	rjmp	.+26     	; 0x263c <MDIO_SetPortDirection+0x88>
			case DIO_u8PORTC : DDRC = Copy_Direction; break;
    2622:	e4 e3       	ldi	r30, 0x34	; 52
    2624:	f0 e0       	ldi	r31, 0x00	; 0
    2626:	8b 81       	ldd	r24, Y+3	; 0x03
    2628:	80 83       	st	Z, r24
    262a:	08 c0       	rjmp	.+16     	; 0x263c <MDIO_SetPortDirection+0x88>
			case DIO_u8PORTD : DDRD = Copy_Direction; break;
    262c:	e1 e3       	ldi	r30, 0x31	; 49
    262e:	f0 e0       	ldi	r31, 0x00	; 0
    2630:	8b 81       	ldd	r24, Y+3	; 0x03
    2632:	80 83       	st	Z, r24
    2634:	03 c0       	rjmp	.+6      	; 0x263c <MDIO_SetPortDirection+0x88>
			default: Local_ErrorState = R_NOK; break;
    2636:	19 82       	std	Y+1, r1	; 0x01
    2638:	01 c0       	rjmp	.+2      	; 0x263c <MDIO_SetPortDirection+0x88>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    263a:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    263c:	89 81       	ldd	r24, Y+1	; 0x01
}
    263e:	0f 90       	pop	r0
    2640:	0f 90       	pop	r0
    2642:	0f 90       	pop	r0
    2644:	0f 90       	pop	r0
    2646:	0f 90       	pop	r0
    2648:	cf 91       	pop	r28
    264a:	df 91       	pop	r29
    264c:	08 95       	ret

0000264e <MDIO_SetPinValue>:


error_state_t	MDIO_SetPinValue (dio_u8port_t Copy_u8Port, dio_u8pin_t Copy_u8Pin, dio_value_t Copy_Value)
{
    264e:	df 93       	push	r29
    2650:	cf 93       	push	r28
    2652:	cd b7       	in	r28, 0x3d	; 61
    2654:	de b7       	in	r29, 0x3e	; 62
    2656:	28 97       	sbiw	r28, 0x08	; 8
    2658:	0f b6       	in	r0, 0x3f	; 63
    265a:	f8 94       	cli
    265c:	de bf       	out	0x3e, r29	; 62
    265e:	0f be       	out	0x3f, r0	; 63
    2660:	cd bf       	out	0x3d, r28	; 61
    2662:	8a 83       	std	Y+2, r24	; 0x02
    2664:	6b 83       	std	Y+3, r22	; 0x03
    2666:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    2668:	81 e0       	ldi	r24, 0x01	; 1
    266a:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8Pin <= DIO_u8PIN7)
    266c:	8b 81       	ldd	r24, Y+3	; 0x03
    266e:	88 30       	cpi	r24, 0x08	; 8
    2670:	08 f0       	brcs	.+2      	; 0x2674 <MDIO_SetPinValue+0x26>
    2672:	ef c0       	rjmp	.+478    	; 0x2852 <MDIO_SetPinValue+0x204>
	{
		if (Copy_Value == DIO_u8PIN_LOW)
    2674:	8c 81       	ldd	r24, Y+4	; 0x04
    2676:	88 23       	and	r24, r24
    2678:	09 f0       	breq	.+2      	; 0x267c <MDIO_SetPinValue+0x2e>
    267a:	74 c0       	rjmp	.+232    	; 0x2764 <MDIO_SetPinValue+0x116>
		{
			switch (Copy_u8Port)
    267c:	8a 81       	ldd	r24, Y+2	; 0x02
    267e:	28 2f       	mov	r18, r24
    2680:	30 e0       	ldi	r19, 0x00	; 0
    2682:	38 87       	std	Y+8, r19	; 0x08
    2684:	2f 83       	std	Y+7, r18	; 0x07
    2686:	8f 81       	ldd	r24, Y+7	; 0x07
    2688:	98 85       	ldd	r25, Y+8	; 0x08
    268a:	81 30       	cpi	r24, 0x01	; 1
    268c:	91 05       	cpc	r25, r1
    268e:	59 f1       	breq	.+86     	; 0x26e6 <MDIO_SetPinValue+0x98>
    2690:	2f 81       	ldd	r18, Y+7	; 0x07
    2692:	38 85       	ldd	r19, Y+8	; 0x08
    2694:	22 30       	cpi	r18, 0x02	; 2
    2696:	31 05       	cpc	r19, r1
    2698:	2c f4       	brge	.+10     	; 0x26a4 <MDIO_SetPinValue+0x56>
    269a:	8f 81       	ldd	r24, Y+7	; 0x07
    269c:	98 85       	ldd	r25, Y+8	; 0x08
    269e:	00 97       	sbiw	r24, 0x00	; 0
    26a0:	69 f0       	breq	.+26     	; 0x26bc <MDIO_SetPinValue+0x6e>
    26a2:	d8 c0       	rjmp	.+432    	; 0x2854 <MDIO_SetPinValue+0x206>
    26a4:	2f 81       	ldd	r18, Y+7	; 0x07
    26a6:	38 85       	ldd	r19, Y+8	; 0x08
    26a8:	22 30       	cpi	r18, 0x02	; 2
    26aa:	31 05       	cpc	r19, r1
    26ac:	89 f1       	breq	.+98     	; 0x2710 <MDIO_SetPinValue+0xc2>
    26ae:	8f 81       	ldd	r24, Y+7	; 0x07
    26b0:	98 85       	ldd	r25, Y+8	; 0x08
    26b2:	83 30       	cpi	r24, 0x03	; 3
    26b4:	91 05       	cpc	r25, r1
    26b6:	09 f4       	brne	.+2      	; 0x26ba <MDIO_SetPinValue+0x6c>
    26b8:	40 c0       	rjmp	.+128    	; 0x273a <MDIO_SetPinValue+0xec>
    26ba:	cc c0       	rjmp	.+408    	; 0x2854 <MDIO_SetPinValue+0x206>
			{
				case DIO_u8PORTA : CLR_BIT(PORTA,Copy_u8Pin); break;
    26bc:	ab e3       	ldi	r26, 0x3B	; 59
    26be:	b0 e0       	ldi	r27, 0x00	; 0
    26c0:	eb e3       	ldi	r30, 0x3B	; 59
    26c2:	f0 e0       	ldi	r31, 0x00	; 0
    26c4:	80 81       	ld	r24, Z
    26c6:	48 2f       	mov	r20, r24
    26c8:	8b 81       	ldd	r24, Y+3	; 0x03
    26ca:	28 2f       	mov	r18, r24
    26cc:	30 e0       	ldi	r19, 0x00	; 0
    26ce:	81 e0       	ldi	r24, 0x01	; 1
    26d0:	90 e0       	ldi	r25, 0x00	; 0
    26d2:	02 2e       	mov	r0, r18
    26d4:	02 c0       	rjmp	.+4      	; 0x26da <MDIO_SetPinValue+0x8c>
    26d6:	88 0f       	add	r24, r24
    26d8:	99 1f       	adc	r25, r25
    26da:	0a 94       	dec	r0
    26dc:	e2 f7       	brpl	.-8      	; 0x26d6 <MDIO_SetPinValue+0x88>
    26de:	80 95       	com	r24
    26e0:	84 23       	and	r24, r20
    26e2:	8c 93       	st	X, r24
    26e4:	b7 c0       	rjmp	.+366    	; 0x2854 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTB : CLR_BIT(PORTB,Copy_u8Pin); break;
    26e6:	a8 e3       	ldi	r26, 0x38	; 56
    26e8:	b0 e0       	ldi	r27, 0x00	; 0
    26ea:	e8 e3       	ldi	r30, 0x38	; 56
    26ec:	f0 e0       	ldi	r31, 0x00	; 0
    26ee:	80 81       	ld	r24, Z
    26f0:	48 2f       	mov	r20, r24
    26f2:	8b 81       	ldd	r24, Y+3	; 0x03
    26f4:	28 2f       	mov	r18, r24
    26f6:	30 e0       	ldi	r19, 0x00	; 0
    26f8:	81 e0       	ldi	r24, 0x01	; 1
    26fa:	90 e0       	ldi	r25, 0x00	; 0
    26fc:	02 2e       	mov	r0, r18
    26fe:	02 c0       	rjmp	.+4      	; 0x2704 <MDIO_SetPinValue+0xb6>
    2700:	88 0f       	add	r24, r24
    2702:	99 1f       	adc	r25, r25
    2704:	0a 94       	dec	r0
    2706:	e2 f7       	brpl	.-8      	; 0x2700 <MDIO_SetPinValue+0xb2>
    2708:	80 95       	com	r24
    270a:	84 23       	and	r24, r20
    270c:	8c 93       	st	X, r24
    270e:	a2 c0       	rjmp	.+324    	; 0x2854 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTC : CLR_BIT(PORTC,Copy_u8Pin); break;
    2710:	a5 e3       	ldi	r26, 0x35	; 53
    2712:	b0 e0       	ldi	r27, 0x00	; 0
    2714:	e5 e3       	ldi	r30, 0x35	; 53
    2716:	f0 e0       	ldi	r31, 0x00	; 0
    2718:	80 81       	ld	r24, Z
    271a:	48 2f       	mov	r20, r24
    271c:	8b 81       	ldd	r24, Y+3	; 0x03
    271e:	28 2f       	mov	r18, r24
    2720:	30 e0       	ldi	r19, 0x00	; 0
    2722:	81 e0       	ldi	r24, 0x01	; 1
    2724:	90 e0       	ldi	r25, 0x00	; 0
    2726:	02 2e       	mov	r0, r18
    2728:	02 c0       	rjmp	.+4      	; 0x272e <MDIO_SetPinValue+0xe0>
    272a:	88 0f       	add	r24, r24
    272c:	99 1f       	adc	r25, r25
    272e:	0a 94       	dec	r0
    2730:	e2 f7       	brpl	.-8      	; 0x272a <MDIO_SetPinValue+0xdc>
    2732:	80 95       	com	r24
    2734:	84 23       	and	r24, r20
    2736:	8c 93       	st	X, r24
    2738:	8d c0       	rjmp	.+282    	; 0x2854 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTD : CLR_BIT(PORTD,Copy_u8Pin); break;
    273a:	a2 e3       	ldi	r26, 0x32	; 50
    273c:	b0 e0       	ldi	r27, 0x00	; 0
    273e:	e2 e3       	ldi	r30, 0x32	; 50
    2740:	f0 e0       	ldi	r31, 0x00	; 0
    2742:	80 81       	ld	r24, Z
    2744:	48 2f       	mov	r20, r24
    2746:	8b 81       	ldd	r24, Y+3	; 0x03
    2748:	28 2f       	mov	r18, r24
    274a:	30 e0       	ldi	r19, 0x00	; 0
    274c:	81 e0       	ldi	r24, 0x01	; 1
    274e:	90 e0       	ldi	r25, 0x00	; 0
    2750:	02 2e       	mov	r0, r18
    2752:	02 c0       	rjmp	.+4      	; 0x2758 <MDIO_SetPinValue+0x10a>
    2754:	88 0f       	add	r24, r24
    2756:	99 1f       	adc	r25, r25
    2758:	0a 94       	dec	r0
    275a:	e2 f7       	brpl	.-8      	; 0x2754 <MDIO_SetPinValue+0x106>
    275c:	80 95       	com	r24
    275e:	84 23       	and	r24, r20
    2760:	8c 93       	st	X, r24
    2762:	78 c0       	rjmp	.+240    	; 0x2854 <MDIO_SetPinValue+0x206>
			}

		}
		else if (Copy_Value == DIO_u8PIN_HIGH)
    2764:	8c 81       	ldd	r24, Y+4	; 0x04
    2766:	81 30       	cpi	r24, 0x01	; 1
    2768:	09 f0       	breq	.+2      	; 0x276c <MDIO_SetPinValue+0x11e>
    276a:	71 c0       	rjmp	.+226    	; 0x284e <MDIO_SetPinValue+0x200>
		{
			switch (Copy_u8Port)
    276c:	8a 81       	ldd	r24, Y+2	; 0x02
    276e:	28 2f       	mov	r18, r24
    2770:	30 e0       	ldi	r19, 0x00	; 0
    2772:	3e 83       	std	Y+6, r19	; 0x06
    2774:	2d 83       	std	Y+5, r18	; 0x05
    2776:	8d 81       	ldd	r24, Y+5	; 0x05
    2778:	9e 81       	ldd	r25, Y+6	; 0x06
    277a:	81 30       	cpi	r24, 0x01	; 1
    277c:	91 05       	cpc	r25, r1
    277e:	49 f1       	breq	.+82     	; 0x27d2 <MDIO_SetPinValue+0x184>
    2780:	2d 81       	ldd	r18, Y+5	; 0x05
    2782:	3e 81       	ldd	r19, Y+6	; 0x06
    2784:	22 30       	cpi	r18, 0x02	; 2
    2786:	31 05       	cpc	r19, r1
    2788:	2c f4       	brge	.+10     	; 0x2794 <MDIO_SetPinValue+0x146>
    278a:	8d 81       	ldd	r24, Y+5	; 0x05
    278c:	9e 81       	ldd	r25, Y+6	; 0x06
    278e:	00 97       	sbiw	r24, 0x00	; 0
    2790:	61 f0       	breq	.+24     	; 0x27aa <MDIO_SetPinValue+0x15c>
    2792:	5b c0       	rjmp	.+182    	; 0x284a <MDIO_SetPinValue+0x1fc>
    2794:	2d 81       	ldd	r18, Y+5	; 0x05
    2796:	3e 81       	ldd	r19, Y+6	; 0x06
    2798:	22 30       	cpi	r18, 0x02	; 2
    279a:	31 05       	cpc	r19, r1
    279c:	71 f1       	breq	.+92     	; 0x27fa <MDIO_SetPinValue+0x1ac>
    279e:	8d 81       	ldd	r24, Y+5	; 0x05
    27a0:	9e 81       	ldd	r25, Y+6	; 0x06
    27a2:	83 30       	cpi	r24, 0x03	; 3
    27a4:	91 05       	cpc	r25, r1
    27a6:	e9 f1       	breq	.+122    	; 0x2822 <MDIO_SetPinValue+0x1d4>
    27a8:	50 c0       	rjmp	.+160    	; 0x284a <MDIO_SetPinValue+0x1fc>
			{
				case DIO_u8PORTA : SET_BIT(PORTA,Copy_u8Pin); break;
    27aa:	ab e3       	ldi	r26, 0x3B	; 59
    27ac:	b0 e0       	ldi	r27, 0x00	; 0
    27ae:	eb e3       	ldi	r30, 0x3B	; 59
    27b0:	f0 e0       	ldi	r31, 0x00	; 0
    27b2:	80 81       	ld	r24, Z
    27b4:	48 2f       	mov	r20, r24
    27b6:	8b 81       	ldd	r24, Y+3	; 0x03
    27b8:	28 2f       	mov	r18, r24
    27ba:	30 e0       	ldi	r19, 0x00	; 0
    27bc:	81 e0       	ldi	r24, 0x01	; 1
    27be:	90 e0       	ldi	r25, 0x00	; 0
    27c0:	02 2e       	mov	r0, r18
    27c2:	02 c0       	rjmp	.+4      	; 0x27c8 <MDIO_SetPinValue+0x17a>
    27c4:	88 0f       	add	r24, r24
    27c6:	99 1f       	adc	r25, r25
    27c8:	0a 94       	dec	r0
    27ca:	e2 f7       	brpl	.-8      	; 0x27c4 <MDIO_SetPinValue+0x176>
    27cc:	84 2b       	or	r24, r20
    27ce:	8c 93       	st	X, r24
    27d0:	41 c0       	rjmp	.+130    	; 0x2854 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTB : SET_BIT(PORTB,Copy_u8Pin); break;
    27d2:	a8 e3       	ldi	r26, 0x38	; 56
    27d4:	b0 e0       	ldi	r27, 0x00	; 0
    27d6:	e8 e3       	ldi	r30, 0x38	; 56
    27d8:	f0 e0       	ldi	r31, 0x00	; 0
    27da:	80 81       	ld	r24, Z
    27dc:	48 2f       	mov	r20, r24
    27de:	8b 81       	ldd	r24, Y+3	; 0x03
    27e0:	28 2f       	mov	r18, r24
    27e2:	30 e0       	ldi	r19, 0x00	; 0
    27e4:	81 e0       	ldi	r24, 0x01	; 1
    27e6:	90 e0       	ldi	r25, 0x00	; 0
    27e8:	02 2e       	mov	r0, r18
    27ea:	02 c0       	rjmp	.+4      	; 0x27f0 <MDIO_SetPinValue+0x1a2>
    27ec:	88 0f       	add	r24, r24
    27ee:	99 1f       	adc	r25, r25
    27f0:	0a 94       	dec	r0
    27f2:	e2 f7       	brpl	.-8      	; 0x27ec <MDIO_SetPinValue+0x19e>
    27f4:	84 2b       	or	r24, r20
    27f6:	8c 93       	st	X, r24
    27f8:	2d c0       	rjmp	.+90     	; 0x2854 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTC : SET_BIT(PORTC,Copy_u8Pin); break;
    27fa:	a5 e3       	ldi	r26, 0x35	; 53
    27fc:	b0 e0       	ldi	r27, 0x00	; 0
    27fe:	e5 e3       	ldi	r30, 0x35	; 53
    2800:	f0 e0       	ldi	r31, 0x00	; 0
    2802:	80 81       	ld	r24, Z
    2804:	48 2f       	mov	r20, r24
    2806:	8b 81       	ldd	r24, Y+3	; 0x03
    2808:	28 2f       	mov	r18, r24
    280a:	30 e0       	ldi	r19, 0x00	; 0
    280c:	81 e0       	ldi	r24, 0x01	; 1
    280e:	90 e0       	ldi	r25, 0x00	; 0
    2810:	02 2e       	mov	r0, r18
    2812:	02 c0       	rjmp	.+4      	; 0x2818 <MDIO_SetPinValue+0x1ca>
    2814:	88 0f       	add	r24, r24
    2816:	99 1f       	adc	r25, r25
    2818:	0a 94       	dec	r0
    281a:	e2 f7       	brpl	.-8      	; 0x2814 <MDIO_SetPinValue+0x1c6>
    281c:	84 2b       	or	r24, r20
    281e:	8c 93       	st	X, r24
    2820:	19 c0       	rjmp	.+50     	; 0x2854 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTD : SET_BIT(PORTD,Copy_u8Pin); break;
    2822:	a2 e3       	ldi	r26, 0x32	; 50
    2824:	b0 e0       	ldi	r27, 0x00	; 0
    2826:	e2 e3       	ldi	r30, 0x32	; 50
    2828:	f0 e0       	ldi	r31, 0x00	; 0
    282a:	80 81       	ld	r24, Z
    282c:	48 2f       	mov	r20, r24
    282e:	8b 81       	ldd	r24, Y+3	; 0x03
    2830:	28 2f       	mov	r18, r24
    2832:	30 e0       	ldi	r19, 0x00	; 0
    2834:	81 e0       	ldi	r24, 0x01	; 1
    2836:	90 e0       	ldi	r25, 0x00	; 0
    2838:	02 2e       	mov	r0, r18
    283a:	02 c0       	rjmp	.+4      	; 0x2840 <MDIO_SetPinValue+0x1f2>
    283c:	88 0f       	add	r24, r24
    283e:	99 1f       	adc	r25, r25
    2840:	0a 94       	dec	r0
    2842:	e2 f7       	brpl	.-8      	; 0x283c <MDIO_SetPinValue+0x1ee>
    2844:	84 2b       	or	r24, r20
    2846:	8c 93       	st	X, r24
    2848:	05 c0       	rjmp	.+10     	; 0x2854 <MDIO_SetPinValue+0x206>
		    	default: Local_ErrorState = R_NOK; break;
    284a:	19 82       	std	Y+1, r1	; 0x01
    284c:	03 c0       	rjmp	.+6      	; 0x2854 <MDIO_SetPinValue+0x206>
			}

		}
		else
		{
			Local_ErrorState = R_NOK;
    284e:	19 82       	std	Y+1, r1	; 0x01
    2850:	01 c0       	rjmp	.+2      	; 0x2854 <MDIO_SetPinValue+0x206>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2852:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2854:	89 81       	ldd	r24, Y+1	; 0x01
}
    2856:	28 96       	adiw	r28, 0x08	; 8
    2858:	0f b6       	in	r0, 0x3f	; 63
    285a:	f8 94       	cli
    285c:	de bf       	out	0x3e, r29	; 62
    285e:	0f be       	out	0x3f, r0	; 63
    2860:	cd bf       	out	0x3d, r28	; 61
    2862:	cf 91       	pop	r28
    2864:	df 91       	pop	r29
    2866:	08 95       	ret

00002868 <MDIO_SetPortValue>:


error_state_t	MDIO_SetPortValue (dio_u8port_t Copy_u8Port, dio_u8portvalue_t Copy_Value)
{
    2868:	df 93       	push	r29
    286a:	cf 93       	push	r28
    286c:	00 d0       	rcall	.+0      	; 0x286e <MDIO_SetPortValue+0x6>
    286e:	00 d0       	rcall	.+0      	; 0x2870 <MDIO_SetPortValue+0x8>
    2870:	0f 92       	push	r0
    2872:	cd b7       	in	r28, 0x3d	; 61
    2874:	de b7       	in	r29, 0x3e	; 62
    2876:	8a 83       	std	Y+2, r24	; 0x02
    2878:	6b 83       	std	Y+3, r22	; 0x03
	error_state_t Local_ErrorState = R_OK;
    287a:	81 e0       	ldi	r24, 0x01	; 1
    287c:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_u8Port <= DIO_u8PORTD)
    287e:	8a 81       	ldd	r24, Y+2	; 0x02
    2880:	84 30       	cpi	r24, 0x04	; 4
    2882:	a8 f5       	brcc	.+106    	; 0x28ee <MDIO_SetPortValue+0x86>
	{
		switch (Copy_u8Port)
    2884:	8a 81       	ldd	r24, Y+2	; 0x02
    2886:	28 2f       	mov	r18, r24
    2888:	30 e0       	ldi	r19, 0x00	; 0
    288a:	3d 83       	std	Y+5, r19	; 0x05
    288c:	2c 83       	std	Y+4, r18	; 0x04
    288e:	8c 81       	ldd	r24, Y+4	; 0x04
    2890:	9d 81       	ldd	r25, Y+5	; 0x05
    2892:	81 30       	cpi	r24, 0x01	; 1
    2894:	91 05       	cpc	r25, r1
    2896:	d1 f0       	breq	.+52     	; 0x28cc <MDIO_SetPortValue+0x64>
    2898:	2c 81       	ldd	r18, Y+4	; 0x04
    289a:	3d 81       	ldd	r19, Y+5	; 0x05
    289c:	22 30       	cpi	r18, 0x02	; 2
    289e:	31 05       	cpc	r19, r1
    28a0:	2c f4       	brge	.+10     	; 0x28ac <MDIO_SetPortValue+0x44>
    28a2:	8c 81       	ldd	r24, Y+4	; 0x04
    28a4:	9d 81       	ldd	r25, Y+5	; 0x05
    28a6:	00 97       	sbiw	r24, 0x00	; 0
    28a8:	61 f0       	breq	.+24     	; 0x28c2 <MDIO_SetPortValue+0x5a>
    28aa:	1f c0       	rjmp	.+62     	; 0x28ea <MDIO_SetPortValue+0x82>
    28ac:	2c 81       	ldd	r18, Y+4	; 0x04
    28ae:	3d 81       	ldd	r19, Y+5	; 0x05
    28b0:	22 30       	cpi	r18, 0x02	; 2
    28b2:	31 05       	cpc	r19, r1
    28b4:	81 f0       	breq	.+32     	; 0x28d6 <MDIO_SetPortValue+0x6e>
    28b6:	8c 81       	ldd	r24, Y+4	; 0x04
    28b8:	9d 81       	ldd	r25, Y+5	; 0x05
    28ba:	83 30       	cpi	r24, 0x03	; 3
    28bc:	91 05       	cpc	r25, r1
    28be:	81 f0       	breq	.+32     	; 0x28e0 <MDIO_SetPortValue+0x78>
    28c0:	14 c0       	rjmp	.+40     	; 0x28ea <MDIO_SetPortValue+0x82>
		{
			case DIO_u8PORTA : PORTA = Copy_Value; break;
    28c2:	eb e3       	ldi	r30, 0x3B	; 59
    28c4:	f0 e0       	ldi	r31, 0x00	; 0
    28c6:	8b 81       	ldd	r24, Y+3	; 0x03
    28c8:	80 83       	st	Z, r24
    28ca:	12 c0       	rjmp	.+36     	; 0x28f0 <MDIO_SetPortValue+0x88>
			case DIO_u8PORTB : PORTB = Copy_Value; break;
    28cc:	e8 e3       	ldi	r30, 0x38	; 56
    28ce:	f0 e0       	ldi	r31, 0x00	; 0
    28d0:	8b 81       	ldd	r24, Y+3	; 0x03
    28d2:	80 83       	st	Z, r24
    28d4:	0d c0       	rjmp	.+26     	; 0x28f0 <MDIO_SetPortValue+0x88>
			case DIO_u8PORTC : PORTC = Copy_Value; break;
    28d6:	e5 e3       	ldi	r30, 0x35	; 53
    28d8:	f0 e0       	ldi	r31, 0x00	; 0
    28da:	8b 81       	ldd	r24, Y+3	; 0x03
    28dc:	80 83       	st	Z, r24
    28de:	08 c0       	rjmp	.+16     	; 0x28f0 <MDIO_SetPortValue+0x88>
			case DIO_u8PORTD : PORTD = Copy_Value; break;
    28e0:	e2 e3       	ldi	r30, 0x32	; 50
    28e2:	f0 e0       	ldi	r31, 0x00	; 0
    28e4:	8b 81       	ldd	r24, Y+3	; 0x03
    28e6:	80 83       	st	Z, r24
    28e8:	03 c0       	rjmp	.+6      	; 0x28f0 <MDIO_SetPortValue+0x88>
			default: Local_ErrorState = R_NOK; break;
    28ea:	19 82       	std	Y+1, r1	; 0x01
    28ec:	01 c0       	rjmp	.+2      	; 0x28f0 <MDIO_SetPortValue+0x88>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    28ee:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    28f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    28f2:	0f 90       	pop	r0
    28f4:	0f 90       	pop	r0
    28f6:	0f 90       	pop	r0
    28f8:	0f 90       	pop	r0
    28fa:	0f 90       	pop	r0
    28fc:	cf 91       	pop	r28
    28fe:	df 91       	pop	r29
    2900:	08 95       	ret

00002902 <MDIO_GetPinValue>:


error_state_t	MDIO_GetPinValue (dio_u8port_t Copy_u8Port, dio_u8pin_t Copy_u8Pin, u8* Copy_pu8Value)
{
    2902:	df 93       	push	r29
    2904:	cf 93       	push	r28
    2906:	cd b7       	in	r28, 0x3d	; 61
    2908:	de b7       	in	r29, 0x3e	; 62
    290a:	27 97       	sbiw	r28, 0x07	; 7
    290c:	0f b6       	in	r0, 0x3f	; 63
    290e:	f8 94       	cli
    2910:	de bf       	out	0x3e, r29	; 62
    2912:	0f be       	out	0x3f, r0	; 63
    2914:	cd bf       	out	0x3d, r28	; 61
    2916:	8a 83       	std	Y+2, r24	; 0x02
    2918:	6b 83       	std	Y+3, r22	; 0x03
    291a:	5d 83       	std	Y+5, r21	; 0x05
    291c:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    291e:	81 e0       	ldi	r24, 0x01	; 1
    2920:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_pu8Value != NULL) && (Copy_u8Pin <= DIO_u8PIN7))
    2922:	8c 81       	ldd	r24, Y+4	; 0x04
    2924:	9d 81       	ldd	r25, Y+5	; 0x05
    2926:	00 97       	sbiw	r24, 0x00	; 0
    2928:	09 f4       	brne	.+2      	; 0x292c <MDIO_GetPinValue+0x2a>
    292a:	77 c0       	rjmp	.+238    	; 0x2a1a <MDIO_GetPinValue+0x118>
    292c:	8b 81       	ldd	r24, Y+3	; 0x03
    292e:	88 30       	cpi	r24, 0x08	; 8
    2930:	08 f0       	brcs	.+2      	; 0x2934 <MDIO_GetPinValue+0x32>
    2932:	73 c0       	rjmp	.+230    	; 0x2a1a <MDIO_GetPinValue+0x118>
	{
		switch (Copy_u8Port)
    2934:	8a 81       	ldd	r24, Y+2	; 0x02
    2936:	28 2f       	mov	r18, r24
    2938:	30 e0       	ldi	r19, 0x00	; 0
    293a:	3f 83       	std	Y+7, r19	; 0x07
    293c:	2e 83       	std	Y+6, r18	; 0x06
    293e:	4e 81       	ldd	r20, Y+6	; 0x06
    2940:	5f 81       	ldd	r21, Y+7	; 0x07
    2942:	41 30       	cpi	r20, 0x01	; 1
    2944:	51 05       	cpc	r21, r1
    2946:	59 f1       	breq	.+86     	; 0x299e <MDIO_GetPinValue+0x9c>
    2948:	8e 81       	ldd	r24, Y+6	; 0x06
    294a:	9f 81       	ldd	r25, Y+7	; 0x07
    294c:	82 30       	cpi	r24, 0x02	; 2
    294e:	91 05       	cpc	r25, r1
    2950:	34 f4       	brge	.+12     	; 0x295e <MDIO_GetPinValue+0x5c>
    2952:	2e 81       	ldd	r18, Y+6	; 0x06
    2954:	3f 81       	ldd	r19, Y+7	; 0x07
    2956:	21 15       	cp	r18, r1
    2958:	31 05       	cpc	r19, r1
    295a:	69 f0       	breq	.+26     	; 0x2976 <MDIO_GetPinValue+0x74>
    295c:	5c c0       	rjmp	.+184    	; 0x2a16 <MDIO_GetPinValue+0x114>
    295e:	4e 81       	ldd	r20, Y+6	; 0x06
    2960:	5f 81       	ldd	r21, Y+7	; 0x07
    2962:	42 30       	cpi	r20, 0x02	; 2
    2964:	51 05       	cpc	r21, r1
    2966:	79 f1       	breq	.+94     	; 0x29c6 <MDIO_GetPinValue+0xc4>
    2968:	8e 81       	ldd	r24, Y+6	; 0x06
    296a:	9f 81       	ldd	r25, Y+7	; 0x07
    296c:	83 30       	cpi	r24, 0x03	; 3
    296e:	91 05       	cpc	r25, r1
    2970:	09 f4       	brne	.+2      	; 0x2974 <MDIO_GetPinValue+0x72>
    2972:	3d c0       	rjmp	.+122    	; 0x29ee <MDIO_GetPinValue+0xec>
    2974:	50 c0       	rjmp	.+160    	; 0x2a16 <MDIO_GetPinValue+0x114>
		{
			case DIO_u8PORTA : * Copy_pu8Value = GET_BIT(PINA, Copy_u8Pin); break;
    2976:	e9 e3       	ldi	r30, 0x39	; 57
    2978:	f0 e0       	ldi	r31, 0x00	; 0
    297a:	80 81       	ld	r24, Z
    297c:	28 2f       	mov	r18, r24
    297e:	30 e0       	ldi	r19, 0x00	; 0
    2980:	8b 81       	ldd	r24, Y+3	; 0x03
    2982:	88 2f       	mov	r24, r24
    2984:	90 e0       	ldi	r25, 0x00	; 0
    2986:	a9 01       	movw	r20, r18
    2988:	02 c0       	rjmp	.+4      	; 0x298e <MDIO_GetPinValue+0x8c>
    298a:	55 95       	asr	r21
    298c:	47 95       	ror	r20
    298e:	8a 95       	dec	r24
    2990:	e2 f7       	brpl	.-8      	; 0x298a <MDIO_GetPinValue+0x88>
    2992:	ca 01       	movw	r24, r20
    2994:	81 70       	andi	r24, 0x01	; 1
    2996:	ec 81       	ldd	r30, Y+4	; 0x04
    2998:	fd 81       	ldd	r31, Y+5	; 0x05
    299a:	80 83       	st	Z, r24
    299c:	3f c0       	rjmp	.+126    	; 0x2a1c <MDIO_GetPinValue+0x11a>
			case DIO_u8PORTB : * Copy_pu8Value = GET_BIT(PINB, Copy_u8Pin); break;
    299e:	e6 e3       	ldi	r30, 0x36	; 54
    29a0:	f0 e0       	ldi	r31, 0x00	; 0
    29a2:	80 81       	ld	r24, Z
    29a4:	28 2f       	mov	r18, r24
    29a6:	30 e0       	ldi	r19, 0x00	; 0
    29a8:	8b 81       	ldd	r24, Y+3	; 0x03
    29aa:	88 2f       	mov	r24, r24
    29ac:	90 e0       	ldi	r25, 0x00	; 0
    29ae:	a9 01       	movw	r20, r18
    29b0:	02 c0       	rjmp	.+4      	; 0x29b6 <MDIO_GetPinValue+0xb4>
    29b2:	55 95       	asr	r21
    29b4:	47 95       	ror	r20
    29b6:	8a 95       	dec	r24
    29b8:	e2 f7       	brpl	.-8      	; 0x29b2 <MDIO_GetPinValue+0xb0>
    29ba:	ca 01       	movw	r24, r20
    29bc:	81 70       	andi	r24, 0x01	; 1
    29be:	ec 81       	ldd	r30, Y+4	; 0x04
    29c0:	fd 81       	ldd	r31, Y+5	; 0x05
    29c2:	80 83       	st	Z, r24
    29c4:	2b c0       	rjmp	.+86     	; 0x2a1c <MDIO_GetPinValue+0x11a>
			case DIO_u8PORTC : * Copy_pu8Value = GET_BIT(PINC, Copy_u8Pin); break;
    29c6:	e3 e3       	ldi	r30, 0x33	; 51
    29c8:	f0 e0       	ldi	r31, 0x00	; 0
    29ca:	80 81       	ld	r24, Z
    29cc:	28 2f       	mov	r18, r24
    29ce:	30 e0       	ldi	r19, 0x00	; 0
    29d0:	8b 81       	ldd	r24, Y+3	; 0x03
    29d2:	88 2f       	mov	r24, r24
    29d4:	90 e0       	ldi	r25, 0x00	; 0
    29d6:	a9 01       	movw	r20, r18
    29d8:	02 c0       	rjmp	.+4      	; 0x29de <MDIO_GetPinValue+0xdc>
    29da:	55 95       	asr	r21
    29dc:	47 95       	ror	r20
    29de:	8a 95       	dec	r24
    29e0:	e2 f7       	brpl	.-8      	; 0x29da <MDIO_GetPinValue+0xd8>
    29e2:	ca 01       	movw	r24, r20
    29e4:	81 70       	andi	r24, 0x01	; 1
    29e6:	ec 81       	ldd	r30, Y+4	; 0x04
    29e8:	fd 81       	ldd	r31, Y+5	; 0x05
    29ea:	80 83       	st	Z, r24
    29ec:	17 c0       	rjmp	.+46     	; 0x2a1c <MDIO_GetPinValue+0x11a>
			case DIO_u8PORTD : * Copy_pu8Value = GET_BIT(PIND, Copy_u8Pin); break;
    29ee:	e0 e3       	ldi	r30, 0x30	; 48
    29f0:	f0 e0       	ldi	r31, 0x00	; 0
    29f2:	80 81       	ld	r24, Z
    29f4:	28 2f       	mov	r18, r24
    29f6:	30 e0       	ldi	r19, 0x00	; 0
    29f8:	8b 81       	ldd	r24, Y+3	; 0x03
    29fa:	88 2f       	mov	r24, r24
    29fc:	90 e0       	ldi	r25, 0x00	; 0
    29fe:	a9 01       	movw	r20, r18
    2a00:	02 c0       	rjmp	.+4      	; 0x2a06 <MDIO_GetPinValue+0x104>
    2a02:	55 95       	asr	r21
    2a04:	47 95       	ror	r20
    2a06:	8a 95       	dec	r24
    2a08:	e2 f7       	brpl	.-8      	; 0x2a02 <MDIO_GetPinValue+0x100>
    2a0a:	ca 01       	movw	r24, r20
    2a0c:	81 70       	andi	r24, 0x01	; 1
    2a0e:	ec 81       	ldd	r30, Y+4	; 0x04
    2a10:	fd 81       	ldd	r31, Y+5	; 0x05
    2a12:	80 83       	st	Z, r24
    2a14:	03 c0       	rjmp	.+6      	; 0x2a1c <MDIO_GetPinValue+0x11a>
			default: Local_ErrorState = R_NOK; break;
    2a16:	19 82       	std	Y+1, r1	; 0x01
    2a18:	01 c0       	rjmp	.+2      	; 0x2a1c <MDIO_GetPinValue+0x11a>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2a1a:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2a1c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a1e:	27 96       	adiw	r28, 0x07	; 7
    2a20:	0f b6       	in	r0, 0x3f	; 63
    2a22:	f8 94       	cli
    2a24:	de bf       	out	0x3e, r29	; 62
    2a26:	0f be       	out	0x3f, r0	; 63
    2a28:	cd bf       	out	0x3d, r28	; 61
    2a2a:	cf 91       	pop	r28
    2a2c:	df 91       	pop	r29
    2a2e:	08 95       	ret

00002a30 <MDIO_GetPortValue>:
error_state_t	MDIO_GetPortValue (dio_u8port_t Copy_u8Port, u8* Copy_pu8Value)
{
    2a30:	df 93       	push	r29
    2a32:	cf 93       	push	r28
    2a34:	00 d0       	rcall	.+0      	; 0x2a36 <MDIO_GetPortValue+0x6>
    2a36:	00 d0       	rcall	.+0      	; 0x2a38 <MDIO_GetPortValue+0x8>
    2a38:	00 d0       	rcall	.+0      	; 0x2a3a <MDIO_GetPortValue+0xa>
    2a3a:	cd b7       	in	r28, 0x3d	; 61
    2a3c:	de b7       	in	r29, 0x3e	; 62
    2a3e:	8a 83       	std	Y+2, r24	; 0x02
    2a40:	7c 83       	std	Y+4, r23	; 0x04
    2a42:	6b 83       	std	Y+3, r22	; 0x03
	error_state_t Local_ErrorState = R_OK;
    2a44:	81 e0       	ldi	r24, 0x01	; 1
    2a46:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_pu8Value != NULL) && (Copy_u8Port <= DIO_u8PORTD))
    2a48:	8b 81       	ldd	r24, Y+3	; 0x03
    2a4a:	9c 81       	ldd	r25, Y+4	; 0x04
    2a4c:	00 97       	sbiw	r24, 0x00	; 0
    2a4e:	09 f4       	brne	.+2      	; 0x2a52 <MDIO_GetPortValue+0x22>
    2a50:	40 c0       	rjmp	.+128    	; 0x2ad2 <MDIO_GetPortValue+0xa2>
    2a52:	8a 81       	ldd	r24, Y+2	; 0x02
    2a54:	84 30       	cpi	r24, 0x04	; 4
    2a56:	e8 f5       	brcc	.+122    	; 0x2ad2 <MDIO_GetPortValue+0xa2>
	{
		switch (Copy_u8Port)
    2a58:	8a 81       	ldd	r24, Y+2	; 0x02
    2a5a:	28 2f       	mov	r18, r24
    2a5c:	30 e0       	ldi	r19, 0x00	; 0
    2a5e:	3e 83       	std	Y+6, r19	; 0x06
    2a60:	2d 83       	std	Y+5, r18	; 0x05
    2a62:	8d 81       	ldd	r24, Y+5	; 0x05
    2a64:	9e 81       	ldd	r25, Y+6	; 0x06
    2a66:	81 30       	cpi	r24, 0x01	; 1
    2a68:	91 05       	cpc	r25, r1
    2a6a:	e1 f0       	breq	.+56     	; 0x2aa4 <MDIO_GetPortValue+0x74>
    2a6c:	2d 81       	ldd	r18, Y+5	; 0x05
    2a6e:	3e 81       	ldd	r19, Y+6	; 0x06
    2a70:	22 30       	cpi	r18, 0x02	; 2
    2a72:	31 05       	cpc	r19, r1
    2a74:	2c f4       	brge	.+10     	; 0x2a80 <MDIO_GetPortValue+0x50>
    2a76:	8d 81       	ldd	r24, Y+5	; 0x05
    2a78:	9e 81       	ldd	r25, Y+6	; 0x06
    2a7a:	00 97       	sbiw	r24, 0x00	; 0
    2a7c:	61 f0       	breq	.+24     	; 0x2a96 <MDIO_GetPortValue+0x66>
    2a7e:	27 c0       	rjmp	.+78     	; 0x2ace <MDIO_GetPortValue+0x9e>
    2a80:	2d 81       	ldd	r18, Y+5	; 0x05
    2a82:	3e 81       	ldd	r19, Y+6	; 0x06
    2a84:	22 30       	cpi	r18, 0x02	; 2
    2a86:	31 05       	cpc	r19, r1
    2a88:	a1 f0       	breq	.+40     	; 0x2ab2 <MDIO_GetPortValue+0x82>
    2a8a:	8d 81       	ldd	r24, Y+5	; 0x05
    2a8c:	9e 81       	ldd	r25, Y+6	; 0x06
    2a8e:	83 30       	cpi	r24, 0x03	; 3
    2a90:	91 05       	cpc	r25, r1
    2a92:	b1 f0       	breq	.+44     	; 0x2ac0 <MDIO_GetPortValue+0x90>
    2a94:	1c c0       	rjmp	.+56     	; 0x2ace <MDIO_GetPortValue+0x9e>
		{
			case DIO_u8PORTA : * Copy_pu8Value = PINA; break;
    2a96:	e9 e3       	ldi	r30, 0x39	; 57
    2a98:	f0 e0       	ldi	r31, 0x00	; 0
    2a9a:	80 81       	ld	r24, Z
    2a9c:	eb 81       	ldd	r30, Y+3	; 0x03
    2a9e:	fc 81       	ldd	r31, Y+4	; 0x04
    2aa0:	80 83       	st	Z, r24
    2aa2:	18 c0       	rjmp	.+48     	; 0x2ad4 <MDIO_GetPortValue+0xa4>
			case DIO_u8PORTB : * Copy_pu8Value = PINB; break;
    2aa4:	e6 e3       	ldi	r30, 0x36	; 54
    2aa6:	f0 e0       	ldi	r31, 0x00	; 0
    2aa8:	80 81       	ld	r24, Z
    2aaa:	eb 81       	ldd	r30, Y+3	; 0x03
    2aac:	fc 81       	ldd	r31, Y+4	; 0x04
    2aae:	80 83       	st	Z, r24
    2ab0:	11 c0       	rjmp	.+34     	; 0x2ad4 <MDIO_GetPortValue+0xa4>
			case DIO_u8PORTC : * Copy_pu8Value = PINC; break;
    2ab2:	e3 e3       	ldi	r30, 0x33	; 51
    2ab4:	f0 e0       	ldi	r31, 0x00	; 0
    2ab6:	80 81       	ld	r24, Z
    2ab8:	eb 81       	ldd	r30, Y+3	; 0x03
    2aba:	fc 81       	ldd	r31, Y+4	; 0x04
    2abc:	80 83       	st	Z, r24
    2abe:	0a c0       	rjmp	.+20     	; 0x2ad4 <MDIO_GetPortValue+0xa4>
			case DIO_u8PORTD : * Copy_pu8Value = PIND; break;
    2ac0:	e0 e3       	ldi	r30, 0x30	; 48
    2ac2:	f0 e0       	ldi	r31, 0x00	; 0
    2ac4:	80 81       	ld	r24, Z
    2ac6:	eb 81       	ldd	r30, Y+3	; 0x03
    2ac8:	fc 81       	ldd	r31, Y+4	; 0x04
    2aca:	80 83       	st	Z, r24
    2acc:	03 c0       	rjmp	.+6      	; 0x2ad4 <MDIO_GetPortValue+0xa4>
			default: Local_ErrorState = R_NOK; break;
    2ace:	19 82       	std	Y+1, r1	; 0x01
    2ad0:	01 c0       	rjmp	.+2      	; 0x2ad4 <MDIO_GetPortValue+0xa4>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2ad2:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2ad4:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ad6:	26 96       	adiw	r28, 0x06	; 6
    2ad8:	0f b6       	in	r0, 0x3f	; 63
    2ada:	f8 94       	cli
    2adc:	de bf       	out	0x3e, r29	; 62
    2ade:	0f be       	out	0x3f, r0	; 63
    2ae0:	cd bf       	out	0x3d, r28	; 61
    2ae2:	cf 91       	pop	r28
    2ae4:	df 91       	pop	r29
    2ae6:	08 95       	ret

00002ae8 <MDIO_AndValueWithPort>:
error_state_t	MDIO_AndValueWithPort (dio_u8port_t Copy_u8Port, u8 Copy_u8Value, u8 *Copy_u8Result)
{
    2ae8:	df 93       	push	r29
    2aea:	cf 93       	push	r28
    2aec:	cd b7       	in	r28, 0x3d	; 61
    2aee:	de b7       	in	r29, 0x3e	; 62
    2af0:	27 97       	sbiw	r28, 0x07	; 7
    2af2:	0f b6       	in	r0, 0x3f	; 63
    2af4:	f8 94       	cli
    2af6:	de bf       	out	0x3e, r29	; 62
    2af8:	0f be       	out	0x3f, r0	; 63
    2afa:	cd bf       	out	0x3d, r28	; 61
    2afc:	8a 83       	std	Y+2, r24	; 0x02
    2afe:	6b 83       	std	Y+3, r22	; 0x03
    2b00:	5d 83       	std	Y+5, r21	; 0x05
    2b02:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    2b04:	81 e0       	ldi	r24, 0x01	; 1
    2b06:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_u8Result != NULL) && (Copy_u8Port <= DIO_u8PORTD))
    2b08:	8c 81       	ldd	r24, Y+4	; 0x04
    2b0a:	9d 81       	ldd	r25, Y+5	; 0x05
    2b0c:	00 97       	sbiw	r24, 0x00	; 0
    2b0e:	09 f4       	brne	.+2      	; 0x2b12 <MDIO_AndValueWithPort+0x2a>
    2b10:	49 c0       	rjmp	.+146    	; 0x2ba4 <MDIO_AndValueWithPort+0xbc>
    2b12:	8a 81       	ldd	r24, Y+2	; 0x02
    2b14:	84 30       	cpi	r24, 0x04	; 4
    2b16:	08 f0       	brcs	.+2      	; 0x2b1a <MDIO_AndValueWithPort+0x32>
    2b18:	45 c0       	rjmp	.+138    	; 0x2ba4 <MDIO_AndValueWithPort+0xbc>
	{
		switch (Copy_u8Port)
    2b1a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b1c:	28 2f       	mov	r18, r24
    2b1e:	30 e0       	ldi	r19, 0x00	; 0
    2b20:	3f 83       	std	Y+7, r19	; 0x07
    2b22:	2e 83       	std	Y+6, r18	; 0x06
    2b24:	8e 81       	ldd	r24, Y+6	; 0x06
    2b26:	9f 81       	ldd	r25, Y+7	; 0x07
    2b28:	81 30       	cpi	r24, 0x01	; 1
    2b2a:	91 05       	cpc	r25, r1
    2b2c:	f1 f0       	breq	.+60     	; 0x2b6a <MDIO_AndValueWithPort+0x82>
    2b2e:	2e 81       	ldd	r18, Y+6	; 0x06
    2b30:	3f 81       	ldd	r19, Y+7	; 0x07
    2b32:	22 30       	cpi	r18, 0x02	; 2
    2b34:	31 05       	cpc	r19, r1
    2b36:	2c f4       	brge	.+10     	; 0x2b42 <MDIO_AndValueWithPort+0x5a>
    2b38:	8e 81       	ldd	r24, Y+6	; 0x06
    2b3a:	9f 81       	ldd	r25, Y+7	; 0x07
    2b3c:	00 97       	sbiw	r24, 0x00	; 0
    2b3e:	61 f0       	breq	.+24     	; 0x2b58 <MDIO_AndValueWithPort+0x70>
    2b40:	2f c0       	rjmp	.+94     	; 0x2ba0 <MDIO_AndValueWithPort+0xb8>
    2b42:	2e 81       	ldd	r18, Y+6	; 0x06
    2b44:	3f 81       	ldd	r19, Y+7	; 0x07
    2b46:	22 30       	cpi	r18, 0x02	; 2
    2b48:	31 05       	cpc	r19, r1
    2b4a:	c1 f0       	breq	.+48     	; 0x2b7c <MDIO_AndValueWithPort+0x94>
    2b4c:	8e 81       	ldd	r24, Y+6	; 0x06
    2b4e:	9f 81       	ldd	r25, Y+7	; 0x07
    2b50:	83 30       	cpi	r24, 0x03	; 3
    2b52:	91 05       	cpc	r25, r1
    2b54:	e1 f0       	breq	.+56     	; 0x2b8e <MDIO_AndValueWithPort+0xa6>
    2b56:	24 c0       	rjmp	.+72     	; 0x2ba0 <MDIO_AndValueWithPort+0xb8>
		{
			case DIO_u8PORTA : * Copy_u8Result = PORTA & Copy_u8Value; break;
    2b58:	eb e3       	ldi	r30, 0x3B	; 59
    2b5a:	f0 e0       	ldi	r31, 0x00	; 0
    2b5c:	90 81       	ld	r25, Z
    2b5e:	8b 81       	ldd	r24, Y+3	; 0x03
    2b60:	89 23       	and	r24, r25
    2b62:	ec 81       	ldd	r30, Y+4	; 0x04
    2b64:	fd 81       	ldd	r31, Y+5	; 0x05
    2b66:	80 83       	st	Z, r24
    2b68:	1e c0       	rjmp	.+60     	; 0x2ba6 <MDIO_AndValueWithPort+0xbe>
			case DIO_u8PORTB : * Copy_u8Result = PORTB & Copy_u8Value; break;
    2b6a:	e8 e3       	ldi	r30, 0x38	; 56
    2b6c:	f0 e0       	ldi	r31, 0x00	; 0
    2b6e:	90 81       	ld	r25, Z
    2b70:	8b 81       	ldd	r24, Y+3	; 0x03
    2b72:	89 23       	and	r24, r25
    2b74:	ec 81       	ldd	r30, Y+4	; 0x04
    2b76:	fd 81       	ldd	r31, Y+5	; 0x05
    2b78:	80 83       	st	Z, r24
    2b7a:	15 c0       	rjmp	.+42     	; 0x2ba6 <MDIO_AndValueWithPort+0xbe>
			case DIO_u8PORTC : * Copy_u8Result = PORTC & Copy_u8Value; break;
    2b7c:	e5 e3       	ldi	r30, 0x35	; 53
    2b7e:	f0 e0       	ldi	r31, 0x00	; 0
    2b80:	90 81       	ld	r25, Z
    2b82:	8b 81       	ldd	r24, Y+3	; 0x03
    2b84:	89 23       	and	r24, r25
    2b86:	ec 81       	ldd	r30, Y+4	; 0x04
    2b88:	fd 81       	ldd	r31, Y+5	; 0x05
    2b8a:	80 83       	st	Z, r24
    2b8c:	0c c0       	rjmp	.+24     	; 0x2ba6 <MDIO_AndValueWithPort+0xbe>
			case DIO_u8PORTD : * Copy_u8Result = PORTD & Copy_u8Value; break;
    2b8e:	e2 e3       	ldi	r30, 0x32	; 50
    2b90:	f0 e0       	ldi	r31, 0x00	; 0
    2b92:	90 81       	ld	r25, Z
    2b94:	8b 81       	ldd	r24, Y+3	; 0x03
    2b96:	89 23       	and	r24, r25
    2b98:	ec 81       	ldd	r30, Y+4	; 0x04
    2b9a:	fd 81       	ldd	r31, Y+5	; 0x05
    2b9c:	80 83       	st	Z, r24
    2b9e:	03 c0       	rjmp	.+6      	; 0x2ba6 <MDIO_AndValueWithPort+0xbe>
			default: Local_ErrorState = R_NOK; break;
    2ba0:	19 82       	std	Y+1, r1	; 0x01
    2ba2:	01 c0       	rjmp	.+2      	; 0x2ba6 <MDIO_AndValueWithPort+0xbe>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2ba4:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2ba6:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ba8:	27 96       	adiw	r28, 0x07	; 7
    2baa:	0f b6       	in	r0, 0x3f	; 63
    2bac:	f8 94       	cli
    2bae:	de bf       	out	0x3e, r29	; 62
    2bb0:	0f be       	out	0x3f, r0	; 63
    2bb2:	cd bf       	out	0x3d, r28	; 61
    2bb4:	cf 91       	pop	r28
    2bb6:	df 91       	pop	r29
    2bb8:	08 95       	ret

00002bba <MDIO_TogglePinValue>:

error_state_t	MDIO_TogglePinValue (dio_u8port_t Copy_u8Port, dio_u8pin_t Copy_u8Pin)
{
    2bba:	df 93       	push	r29
    2bbc:	cf 93       	push	r28
    2bbe:	00 d0       	rcall	.+0      	; 0x2bc0 <MDIO_TogglePinValue+0x6>
    2bc0:	00 d0       	rcall	.+0      	; 0x2bc2 <MDIO_TogglePinValue+0x8>
    2bc2:	0f 92       	push	r0
    2bc4:	cd b7       	in	r28, 0x3d	; 61
    2bc6:	de b7       	in	r29, 0x3e	; 62
    2bc8:	8a 83       	std	Y+2, r24	; 0x02
    2bca:	6b 83       	std	Y+3, r22	; 0x03
	error_state_t Local_ErrorState = R_OK;
    2bcc:	81 e0       	ldi	r24, 0x01	; 1
    2bce:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_u8Port <= DIO_u8PORTD) && (Copy_u8Pin <= DIO_u8PIN7))
    2bd0:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd2:	84 30       	cpi	r24, 0x04	; 4
    2bd4:	08 f0       	brcs	.+2      	; 0x2bd8 <MDIO_TogglePinValue+0x1e>
    2bd6:	75 c0       	rjmp	.+234    	; 0x2cc2 <MDIO_TogglePinValue+0x108>
    2bd8:	8b 81       	ldd	r24, Y+3	; 0x03
    2bda:	88 30       	cpi	r24, 0x08	; 8
    2bdc:	08 f0       	brcs	.+2      	; 0x2be0 <MDIO_TogglePinValue+0x26>
    2bde:	71 c0       	rjmp	.+226    	; 0x2cc2 <MDIO_TogglePinValue+0x108>
	{
		switch (Copy_u8Port)
    2be0:	8a 81       	ldd	r24, Y+2	; 0x02
    2be2:	28 2f       	mov	r18, r24
    2be4:	30 e0       	ldi	r19, 0x00	; 0
    2be6:	3d 83       	std	Y+5, r19	; 0x05
    2be8:	2c 83       	std	Y+4, r18	; 0x04
    2bea:	8c 81       	ldd	r24, Y+4	; 0x04
    2bec:	9d 81       	ldd	r25, Y+5	; 0x05
    2bee:	81 30       	cpi	r24, 0x01	; 1
    2bf0:	91 05       	cpc	r25, r1
    2bf2:	49 f1       	breq	.+82     	; 0x2c46 <MDIO_TogglePinValue+0x8c>
    2bf4:	2c 81       	ldd	r18, Y+4	; 0x04
    2bf6:	3d 81       	ldd	r19, Y+5	; 0x05
    2bf8:	22 30       	cpi	r18, 0x02	; 2
    2bfa:	31 05       	cpc	r19, r1
    2bfc:	2c f4       	brge	.+10     	; 0x2c08 <MDIO_TogglePinValue+0x4e>
    2bfe:	8c 81       	ldd	r24, Y+4	; 0x04
    2c00:	9d 81       	ldd	r25, Y+5	; 0x05
    2c02:	00 97       	sbiw	r24, 0x00	; 0
    2c04:	61 f0       	breq	.+24     	; 0x2c1e <MDIO_TogglePinValue+0x64>
    2c06:	5b c0       	rjmp	.+182    	; 0x2cbe <MDIO_TogglePinValue+0x104>
    2c08:	2c 81       	ldd	r18, Y+4	; 0x04
    2c0a:	3d 81       	ldd	r19, Y+5	; 0x05
    2c0c:	22 30       	cpi	r18, 0x02	; 2
    2c0e:	31 05       	cpc	r19, r1
    2c10:	71 f1       	breq	.+92     	; 0x2c6e <MDIO_TogglePinValue+0xb4>
    2c12:	8c 81       	ldd	r24, Y+4	; 0x04
    2c14:	9d 81       	ldd	r25, Y+5	; 0x05
    2c16:	83 30       	cpi	r24, 0x03	; 3
    2c18:	91 05       	cpc	r25, r1
    2c1a:	e9 f1       	breq	.+122    	; 0x2c96 <MDIO_TogglePinValue+0xdc>
    2c1c:	50 c0       	rjmp	.+160    	; 0x2cbe <MDIO_TogglePinValue+0x104>
		{
			case DIO_u8PORTA : TOG_BIT(PORTA, Copy_u8Pin); break;
    2c1e:	ab e3       	ldi	r26, 0x3B	; 59
    2c20:	b0 e0       	ldi	r27, 0x00	; 0
    2c22:	eb e3       	ldi	r30, 0x3B	; 59
    2c24:	f0 e0       	ldi	r31, 0x00	; 0
    2c26:	80 81       	ld	r24, Z
    2c28:	48 2f       	mov	r20, r24
    2c2a:	8b 81       	ldd	r24, Y+3	; 0x03
    2c2c:	28 2f       	mov	r18, r24
    2c2e:	30 e0       	ldi	r19, 0x00	; 0
    2c30:	81 e0       	ldi	r24, 0x01	; 1
    2c32:	90 e0       	ldi	r25, 0x00	; 0
    2c34:	02 2e       	mov	r0, r18
    2c36:	02 c0       	rjmp	.+4      	; 0x2c3c <MDIO_TogglePinValue+0x82>
    2c38:	88 0f       	add	r24, r24
    2c3a:	99 1f       	adc	r25, r25
    2c3c:	0a 94       	dec	r0
    2c3e:	e2 f7       	brpl	.-8      	; 0x2c38 <MDIO_TogglePinValue+0x7e>
    2c40:	84 27       	eor	r24, r20
    2c42:	8c 93       	st	X, r24
    2c44:	3f c0       	rjmp	.+126    	; 0x2cc4 <MDIO_TogglePinValue+0x10a>
			case DIO_u8PORTB : TOG_BIT(PORTB, Copy_u8Pin); break;
    2c46:	a8 e3       	ldi	r26, 0x38	; 56
    2c48:	b0 e0       	ldi	r27, 0x00	; 0
    2c4a:	e8 e3       	ldi	r30, 0x38	; 56
    2c4c:	f0 e0       	ldi	r31, 0x00	; 0
    2c4e:	80 81       	ld	r24, Z
    2c50:	48 2f       	mov	r20, r24
    2c52:	8b 81       	ldd	r24, Y+3	; 0x03
    2c54:	28 2f       	mov	r18, r24
    2c56:	30 e0       	ldi	r19, 0x00	; 0
    2c58:	81 e0       	ldi	r24, 0x01	; 1
    2c5a:	90 e0       	ldi	r25, 0x00	; 0
    2c5c:	02 2e       	mov	r0, r18
    2c5e:	02 c0       	rjmp	.+4      	; 0x2c64 <MDIO_TogglePinValue+0xaa>
    2c60:	88 0f       	add	r24, r24
    2c62:	99 1f       	adc	r25, r25
    2c64:	0a 94       	dec	r0
    2c66:	e2 f7       	brpl	.-8      	; 0x2c60 <MDIO_TogglePinValue+0xa6>
    2c68:	84 27       	eor	r24, r20
    2c6a:	8c 93       	st	X, r24
    2c6c:	2b c0       	rjmp	.+86     	; 0x2cc4 <MDIO_TogglePinValue+0x10a>
			case DIO_u8PORTC : TOG_BIT(PORTC, Copy_u8Pin); break;
    2c6e:	a5 e3       	ldi	r26, 0x35	; 53
    2c70:	b0 e0       	ldi	r27, 0x00	; 0
    2c72:	e5 e3       	ldi	r30, 0x35	; 53
    2c74:	f0 e0       	ldi	r31, 0x00	; 0
    2c76:	80 81       	ld	r24, Z
    2c78:	48 2f       	mov	r20, r24
    2c7a:	8b 81       	ldd	r24, Y+3	; 0x03
    2c7c:	28 2f       	mov	r18, r24
    2c7e:	30 e0       	ldi	r19, 0x00	; 0
    2c80:	81 e0       	ldi	r24, 0x01	; 1
    2c82:	90 e0       	ldi	r25, 0x00	; 0
    2c84:	02 2e       	mov	r0, r18
    2c86:	02 c0       	rjmp	.+4      	; 0x2c8c <MDIO_TogglePinValue+0xd2>
    2c88:	88 0f       	add	r24, r24
    2c8a:	99 1f       	adc	r25, r25
    2c8c:	0a 94       	dec	r0
    2c8e:	e2 f7       	brpl	.-8      	; 0x2c88 <MDIO_TogglePinValue+0xce>
    2c90:	84 27       	eor	r24, r20
    2c92:	8c 93       	st	X, r24
    2c94:	17 c0       	rjmp	.+46     	; 0x2cc4 <MDIO_TogglePinValue+0x10a>
			case DIO_u8PORTD : TOG_BIT(PORTD, Copy_u8Pin); break;
    2c96:	a2 e3       	ldi	r26, 0x32	; 50
    2c98:	b0 e0       	ldi	r27, 0x00	; 0
    2c9a:	e2 e3       	ldi	r30, 0x32	; 50
    2c9c:	f0 e0       	ldi	r31, 0x00	; 0
    2c9e:	80 81       	ld	r24, Z
    2ca0:	48 2f       	mov	r20, r24
    2ca2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ca4:	28 2f       	mov	r18, r24
    2ca6:	30 e0       	ldi	r19, 0x00	; 0
    2ca8:	81 e0       	ldi	r24, 0x01	; 1
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	02 2e       	mov	r0, r18
    2cae:	02 c0       	rjmp	.+4      	; 0x2cb4 <MDIO_TogglePinValue+0xfa>
    2cb0:	88 0f       	add	r24, r24
    2cb2:	99 1f       	adc	r25, r25
    2cb4:	0a 94       	dec	r0
    2cb6:	e2 f7       	brpl	.-8      	; 0x2cb0 <MDIO_TogglePinValue+0xf6>
    2cb8:	84 27       	eor	r24, r20
    2cba:	8c 93       	st	X, r24
    2cbc:	03 c0       	rjmp	.+6      	; 0x2cc4 <MDIO_TogglePinValue+0x10a>
			default: Local_ErrorState = R_NOK; break;
    2cbe:	19 82       	std	Y+1, r1	; 0x01
    2cc0:	01 c0       	rjmp	.+2      	; 0x2cc4 <MDIO_TogglePinValue+0x10a>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2cc2:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2cc4:	89 81       	ldd	r24, Y+1	; 0x01
}
    2cc6:	0f 90       	pop	r0
    2cc8:	0f 90       	pop	r0
    2cca:	0f 90       	pop	r0
    2ccc:	0f 90       	pop	r0
    2cce:	0f 90       	pop	r0
    2cd0:	cf 91       	pop	r28
    2cd2:	df 91       	pop	r29
    2cd4:	08 95       	ret

00002cd6 <MADC_voidInit>:
/**************************** Function Implementation **************************/
/*******************************************************************************/

/***************************** ADC Initialization ******************************/
void MADC_voidInit(void)
{
    2cd6:	df 93       	push	r29
    2cd8:	cf 93       	push	r28
    2cda:	cd b7       	in	r28, 0x3d	; 61
    2cdc:	de b7       	in	r29, 0x3e	; 62
	/* 1. Select Voltage Reference */
	ADMUX &= ADC_VOLT_REF_SELEC_MASK;
    2cde:	a7 e2       	ldi	r26, 0x27	; 39
    2ce0:	b0 e0       	ldi	r27, 0x00	; 0
    2ce2:	e7 e2       	ldi	r30, 0x27	; 39
    2ce4:	f0 e0       	ldi	r31, 0x00	; 0
    2ce6:	80 81       	ld	r24, Z
    2ce8:	8f 73       	andi	r24, 0x3F	; 63
    2cea:	8c 93       	st	X, r24
	ADMUX |= ADC_VOLT_REF_SELEC;
    2cec:	a7 e2       	ldi	r26, 0x27	; 39
    2cee:	b0 e0       	ldi	r27, 0x00	; 0
    2cf0:	e7 e2       	ldi	r30, 0x27	; 39
    2cf2:	f0 e0       	ldi	r31, 0x00	; 0
    2cf4:	80 81       	ld	r24, Z
    2cf6:	80 64       	ori	r24, 0x40	; 64
    2cf8:	8c 93       	st	X, r24
	/* 2. Select ADC Adjust */
	ADMUX &= ADC_Data_Register_MASK;
    2cfa:	a7 e2       	ldi	r26, 0x27	; 39
    2cfc:	b0 e0       	ldi	r27, 0x00	; 0
    2cfe:	e7 e2       	ldi	r30, 0x27	; 39
    2d00:	f0 e0       	ldi	r31, 0x00	; 0
    2d02:	80 81       	ld	r24, Z
    2d04:	8f 7d       	andi	r24, 0xDF	; 223
    2d06:	8c 93       	st	X, r24
	ADMUX |= ADC_Data_Register;
    2d08:	a7 e2       	ldi	r26, 0x27	; 39
    2d0a:	b0 e0       	ldi	r27, 0x00	; 0
    2d0c:	e7 e2       	ldi	r30, 0x27	; 39
    2d0e:	f0 e0       	ldi	r31, 0x00	; 0
    2d10:	80 81       	ld	r24, Z
    2d12:	8c 93       	st	X, r24
	/* 3. Single Or Auto Trigger Conversion Mode */
	#if ADC_AUTO_TRIGGER_MODE == AUTO_TRIGGER_ENABLE
	/* Enable Auto Trigger */
	SET_BIT(ADCSRA, ADCSRA_ADATE);
    2d14:	a6 e2       	ldi	r26, 0x26	; 38
    2d16:	b0 e0       	ldi	r27, 0x00	; 0
    2d18:	e6 e2       	ldi	r30, 0x26	; 38
    2d1a:	f0 e0       	ldi	r31, 0x00	; 0
    2d1c:	80 81       	ld	r24, Z
    2d1e:	80 62       	ori	r24, 0x20	; 32
    2d20:	8c 93       	st	X, r24
	/* Select ADC Auto Trigger Source */
	SFIOR &= ADC_Auto_Trigger_Source_MASK;
    2d22:	a0 e5       	ldi	r26, 0x50	; 80
    2d24:	b0 e0       	ldi	r27, 0x00	; 0
    2d26:	e0 e5       	ldi	r30, 0x50	; 80
    2d28:	f0 e0       	ldi	r31, 0x00	; 0
    2d2a:	80 81       	ld	r24, Z
    2d2c:	8f 71       	andi	r24, 0x1F	; 31
    2d2e:	8c 93       	st	X, r24
	SFIOR |= ADC_Auto_Trigger_Source;
    2d30:	a0 e5       	ldi	r26, 0x50	; 80
    2d32:	b0 e0       	ldi	r27, 0x00	; 0
    2d34:	e0 e5       	ldi	r30, 0x50	; 80
    2d36:	f0 e0       	ldi	r31, 0x00	; 0
    2d38:	80 81       	ld	r24, Z
    2d3a:	8c 93       	st	X, r24
	#elif ADC_AUTO_TRIGGER_MODE == AUTO_TRIGGER_DISABLE
	CLR_BIT(ADCSRA, ADCSRA_ADATE);
	#endif
	/* 4. Prescaler Selection*/
	ADCSRA &= ADC_PRESC_MASK;
    2d3c:	a6 e2       	ldi	r26, 0x26	; 38
    2d3e:	b0 e0       	ldi	r27, 0x00	; 0
    2d40:	e6 e2       	ldi	r30, 0x26	; 38
    2d42:	f0 e0       	ldi	r31, 0x00	; 0
    2d44:	80 81       	ld	r24, Z
    2d46:	88 7f       	andi	r24, 0xF8	; 248
    2d48:	8c 93       	st	X, r24
	ADCSRA |= ADC_PRESC_SELEC;
    2d4a:	a6 e2       	ldi	r26, 0x26	; 38
    2d4c:	b0 e0       	ldi	r27, 0x00	; 0
    2d4e:	e6 e2       	ldi	r30, 0x26	; 38
    2d50:	f0 e0       	ldi	r31, 0x00	; 0
    2d52:	80 81       	ld	r24, Z
    2d54:	87 60       	ori	r24, 0x07	; 7
    2d56:	8c 93       	st	X, r24
	/* 5. Enable ADC*/
	SET_BIT(ADCSRA,ADCSRA_ADEN);
    2d58:	a6 e2       	ldi	r26, 0x26	; 38
    2d5a:	b0 e0       	ldi	r27, 0x00	; 0
    2d5c:	e6 e2       	ldi	r30, 0x26	; 38
    2d5e:	f0 e0       	ldi	r31, 0x00	; 0
    2d60:	80 81       	ld	r24, Z
    2d62:	80 68       	ori	r24, 0x80	; 128
    2d64:	8c 93       	st	X, r24
}
    2d66:	cf 91       	pop	r28
    2d68:	df 91       	pop	r29
    2d6a:	08 95       	ret

00002d6c <MADC_StartConversionSynch>:
/*************************** End ADC Initialization ****************************/

/********************* ADC Start Conversion Synch ******************************/
error_state_t MADC_StartConversionSynch(Channel_t Copy_Channel, u16 *Copy_pu16Reading)
{
    2d6c:	df 93       	push	r29
    2d6e:	cf 93       	push	r28
    2d70:	cd b7       	in	r28, 0x3d	; 61
    2d72:	de b7       	in	r29, 0x3e	; 62
    2d74:	28 97       	sbiw	r28, 0x08	; 8
    2d76:	0f b6       	in	r0, 0x3f	; 63
    2d78:	f8 94       	cli
    2d7a:	de bf       	out	0x3e, r29	; 62
    2d7c:	0f be       	out	0x3f, r0	; 63
    2d7e:	cd bf       	out	0x3d, r28	; 61
    2d80:	8e 83       	std	Y+6, r24	; 0x06
    2d82:	78 87       	std	Y+8, r23	; 0x08
    2d84:	6f 83       	std	Y+7, r22	; 0x07
	error_state_t Local_ErrorState = R_OK;
    2d86:	81 e0       	ldi	r24, 0x01	; 1
    2d88:	8d 83       	std	Y+5, r24	; 0x05
	u32 Local_u32TimeOutCounter = 0;
    2d8a:	19 82       	std	Y+1, r1	; 0x01
    2d8c:	1a 82       	std	Y+2, r1	; 0x02
    2d8e:	1b 82       	std	Y+3, r1	; 0x03
    2d90:	1c 82       	std	Y+4, r1	; 0x04
	
	if (ADC_u8BusyState == IDLE)
    2d92:	80 91 14 02 	lds	r24, 0x0214
    2d96:	88 23       	and	r24, r24
    2d98:	09 f0       	breq	.+2      	; 0x2d9c <MADC_StartConversionSynch+0x30>
    2d9a:	54 c0       	rjmp	.+168    	; 0x2e44 <MADC_StartConversionSynch+0xd8>
	{
		/* ADC Now Is Busy */
		ADC_u8BusyState = BUSY;
    2d9c:	81 e0       	ldi	r24, 0x01	; 1
    2d9e:	80 93 14 02 	sts	0x0214, r24
		/* Select Channel */
		ADMUX &= ADC_SELEC_CHANNEL_MASK; 	/* Clear the MUX bits in ADMUX register*/
    2da2:	a7 e2       	ldi	r26, 0x27	; 39
    2da4:	b0 e0       	ldi	r27, 0x00	; 0
    2da6:	e7 e2       	ldi	r30, 0x27	; 39
    2da8:	f0 e0       	ldi	r31, 0x00	; 0
    2daa:	80 81       	ld	r24, Z
    2dac:	80 7e       	andi	r24, 0xE0	; 224
    2dae:	8c 93       	st	X, r24
		ADMUX |= Copy_Channel;              /*Set the required channel into the MUX bits*/
    2db0:	a7 e2       	ldi	r26, 0x27	; 39
    2db2:	b0 e0       	ldi	r27, 0x00	; 0
    2db4:	e7 e2       	ldi	r30, 0x27	; 39
    2db6:	f0 e0       	ldi	r31, 0x00	; 0
    2db8:	90 81       	ld	r25, Z
    2dba:	8e 81       	ldd	r24, Y+6	; 0x06
    2dbc:	89 2b       	or	r24, r25
    2dbe:	8c 93       	st	X, r24
    2dc0:	0b c0       	rjmp	.+22     	; 0x2dd8 <MADC_StartConversionSynch+0x6c>

		 /* Polling (Busy Wait) until the conversion complete flag is set 
		   or counter reaching TimeOut value */
		 while ((GET_BIT(ADCSRA, ADCSRA_ADIF) == 0) && ( Local_u32TimeOutCounter != ADC_u32TIMEOUT))
		 {
			 Local_u32TimeOutCounter ++;
    2dc2:	89 81       	ldd	r24, Y+1	; 0x01
    2dc4:	9a 81       	ldd	r25, Y+2	; 0x02
    2dc6:	ab 81       	ldd	r26, Y+3	; 0x03
    2dc8:	bc 81       	ldd	r27, Y+4	; 0x04
    2dca:	01 96       	adiw	r24, 0x01	; 1
    2dcc:	a1 1d       	adc	r26, r1
    2dce:	b1 1d       	adc	r27, r1
    2dd0:	89 83       	std	Y+1, r24	; 0x01
    2dd2:	9a 83       	std	Y+2, r25	; 0x02
    2dd4:	ab 83       	std	Y+3, r26	; 0x03
    2dd6:	bc 83       	std	Y+4, r27	; 0x04
		SET_BIT(ADCSRA, ADCSRA_ADSC);
		#endif

		 /* Polling (Busy Wait) until the conversion complete flag is set 
		   or counter reaching TimeOut value */
		 while ((GET_BIT(ADCSRA, ADCSRA_ADIF) == 0) && ( Local_u32TimeOutCounter != ADC_u32TIMEOUT))
    2dd8:	e6 e2       	ldi	r30, 0x26	; 38
    2dda:	f0 e0       	ldi	r31, 0x00	; 0
    2ddc:	80 81       	ld	r24, Z
    2dde:	82 95       	swap	r24
    2de0:	8f 70       	andi	r24, 0x0F	; 15
    2de2:	88 2f       	mov	r24, r24
    2de4:	90 e0       	ldi	r25, 0x00	; 0
    2de6:	81 70       	andi	r24, 0x01	; 1
    2de8:	90 70       	andi	r25, 0x00	; 0
    2dea:	00 97       	sbiw	r24, 0x00	; 0
    2dec:	61 f4       	brne	.+24     	; 0x2e06 <MADC_StartConversionSynch+0x9a>
    2dee:	89 81       	ldd	r24, Y+1	; 0x01
    2df0:	9a 81       	ldd	r25, Y+2	; 0x02
    2df2:	ab 81       	ldd	r26, Y+3	; 0x03
    2df4:	bc 81       	ldd	r27, Y+4	; 0x04
    2df6:	80 35       	cpi	r24, 0x50	; 80
    2df8:	23 ec       	ldi	r18, 0xC3	; 195
    2dfa:	92 07       	cpc	r25, r18
    2dfc:	20 e0       	ldi	r18, 0x00	; 0
    2dfe:	a2 07       	cpc	r26, r18
    2e00:	20 e0       	ldi	r18, 0x00	; 0
    2e02:	b2 07       	cpc	r27, r18
    2e04:	f1 f6       	brne	.-68     	; 0x2dc2 <MADC_StartConversionSynch+0x56>
		 {
			 Local_u32TimeOutCounter ++;
		 } 
		 if (GET_BIT(ADCSRA, ADCSRA_ADIF) == 1)
    2e06:	e6 e2       	ldi	r30, 0x26	; 38
    2e08:	f0 e0       	ldi	r31, 0x00	; 0
    2e0a:	80 81       	ld	r24, Z
    2e0c:	82 95       	swap	r24
    2e0e:	8f 70       	andi	r24, 0x0F	; 15
    2e10:	88 2f       	mov	r24, r24
    2e12:	90 e0       	ldi	r25, 0x00	; 0
    2e14:	81 70       	andi	r24, 0x01	; 1
    2e16:	90 70       	andi	r25, 0x00	; 0
    2e18:	88 23       	and	r24, r24
    2e1a:	81 f0       	breq	.+32     	; 0x2e3c <MADC_StartConversionSynch+0xd0>
		 {
			 /* Loop is broken because flag is raised */
			 /* Clear conversion complete Flag */
			 SET_BIT(ADCSRA, ADCSRA_ADIF);
    2e1c:	a6 e2       	ldi	r26, 0x26	; 38
    2e1e:	b0 e0       	ldi	r27, 0x00	; 0
    2e20:	e6 e2       	ldi	r30, 0x26	; 38
    2e22:	f0 e0       	ldi	r31, 0x00	; 0
    2e24:	80 81       	ld	r24, Z
    2e26:	80 61       	ori	r24, 0x10	; 16
    2e28:	8c 93       	st	X, r24
			 
			 /* Return Value Of Conversion */
			 *Copy_pu16Reading = ADC;
    2e2a:	e4 e2       	ldi	r30, 0x24	; 36
    2e2c:	f0 e0       	ldi	r31, 0x00	; 0
    2e2e:	80 81       	ld	r24, Z
    2e30:	91 81       	ldd	r25, Z+1	; 0x01
    2e32:	ef 81       	ldd	r30, Y+7	; 0x07
    2e34:	f8 85       	ldd	r31, Y+8	; 0x08
    2e36:	91 83       	std	Z+1, r25	; 0x01
    2e38:	80 83       	st	Z, r24
    2e3a:	01 c0       	rjmp	.+2      	; 0x2e3e <MADC_StartConversionSynch+0xd2>
			 
		 } 
		 else
		 {
			 /* Loop is broken because the time out is reached */
			 Local_ErrorState = R_NOK; 
    2e3c:	1d 82       	std	Y+5, r1	; 0x05
		 }
		ADC_u8BusyState = IDLE;
    2e3e:	10 92 14 02 	sts	0x0214, r1
    2e42:	02 c0       	rjmp	.+4      	; 0x2e48 <MADC_StartConversionSynch+0xdc>
	}
	else
	{
		Local_ErrorState = BUSY_FUNC;
    2e44:	87 e0       	ldi	r24, 0x07	; 7
    2e46:	8d 83       	std	Y+5, r24	; 0x05
	}
	
	return Local_ErrorState;
    2e48:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2e4a:	28 96       	adiw	r28, 0x08	; 8
    2e4c:	0f b6       	in	r0, 0x3f	; 63
    2e4e:	f8 94       	cli
    2e50:	de bf       	out	0x3e, r29	; 62
    2e52:	0f be       	out	0x3f, r0	; 63
    2e54:	cd bf       	out	0x3d, r28	; 61
    2e56:	cf 91       	pop	r28
    2e58:	df 91       	pop	r29
    2e5a:	08 95       	ret

00002e5c <MADC_StartConversionAsynch>:
/******************** End ADC Start Conversion Synch ***************************/

/************************* ADC Start Conversion Asynch *************************/
error_state_t MADC_StartConversionAsynch(Channel_t Copy_Channel, u16 *Copy_pu16Reading, void(*Copy_pvNotificationFunc)(void))
{
    2e5c:	df 93       	push	r29
    2e5e:	cf 93       	push	r28
    2e60:	00 d0       	rcall	.+0      	; 0x2e62 <MADC_StartConversionAsynch+0x6>
    2e62:	00 d0       	rcall	.+0      	; 0x2e64 <MADC_StartConversionAsynch+0x8>
    2e64:	00 d0       	rcall	.+0      	; 0x2e66 <MADC_StartConversionAsynch+0xa>
    2e66:	cd b7       	in	r28, 0x3d	; 61
    2e68:	de b7       	in	r29, 0x3e	; 62
    2e6a:	8a 83       	std	Y+2, r24	; 0x02
    2e6c:	7c 83       	std	Y+4, r23	; 0x04
    2e6e:	6b 83       	std	Y+3, r22	; 0x03
    2e70:	5e 83       	std	Y+6, r21	; 0x06
    2e72:	4d 83       	std	Y+5, r20	; 0x05
	error_state_t Local_ErrorState = R_OK;
    2e74:	81 e0       	ldi	r24, 0x01	; 1
    2e76:	89 83       	std	Y+1, r24	; 0x01
	if(ADC_u8BusyState == IDLE)
    2e78:	80 91 14 02 	lds	r24, 0x0214
    2e7c:	88 23       	and	r24, r24
    2e7e:	51 f5       	brne	.+84     	; 0x2ed4 <MADC_StartConversionAsynch+0x78>
	{
		/* make ADC BUSY in order not  work until being idle  */
		ADC_u8BusyState = BUSY;
    2e80:	81 e0       	ldi	r24, 0x01	; 1
    2e82:	80 93 14 02 	sts	0x0214, r24
		
		/* Make ISR source single channel Asynchronous */
		ADC_u8ISRSourse = SINGLE_CHANNEL_ASYNCH;
    2e86:	10 92 1f 02 	sts	0x021F, r1
		
		/* Initialize the reading variable globally */
		ADC_pu16Reading = Copy_pu16Reading;
    2e8a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e8c:	9c 81       	ldd	r25, Y+4	; 0x04
    2e8e:	90 93 18 02 	sts	0x0218, r25
    2e92:	80 93 17 02 	sts	0x0217, r24
		
		/* Initialize The Callback Notification Function Globally*/
		ADC_pvCallBackNotificationFunc = Copy_pvNotificationFunc;
    2e96:	8d 81       	ldd	r24, Y+5	; 0x05
    2e98:	9e 81       	ldd	r25, Y+6	; 0x06
    2e9a:	90 93 16 02 	sts	0x0216, r25
    2e9e:	80 93 15 02 	sts	0x0215, r24
		
		/* Select Channel */
		ADMUX &= ADC_SELEC_CHANNEL_MASK; 	/* Clear the MUX bits in ADMUX register*/
    2ea2:	a7 e2       	ldi	r26, 0x27	; 39
    2ea4:	b0 e0       	ldi	r27, 0x00	; 0
    2ea6:	e7 e2       	ldi	r30, 0x27	; 39
    2ea8:	f0 e0       	ldi	r31, 0x00	; 0
    2eaa:	80 81       	ld	r24, Z
    2eac:	80 7e       	andi	r24, 0xE0	; 224
    2eae:	8c 93       	st	X, r24
		ADMUX |= Copy_Channel;              /*Set the required channel into the MUX bits*/
    2eb0:	a7 e2       	ldi	r26, 0x27	; 39
    2eb2:	b0 e0       	ldi	r27, 0x00	; 0
    2eb4:	e7 e2       	ldi	r30, 0x27	; 39
    2eb6:	f0 e0       	ldi	r31, 0x00	; 0
    2eb8:	90 81       	ld	r25, Z
    2eba:	8a 81       	ldd	r24, Y+2	; 0x02
    2ebc:	89 2b       	or	r24, r25
    2ebe:	8c 93       	st	X, r24
		#if ADC_AUTO_TRIGGER_MODE == AUTO_TRIGGER_DISABLE 
		/* Start Conversion */
		SET_BIT(ADCSRA, ADCSRA_ADSC);
		#endif		
			
		SET_BIT(ADCSRA, ADCSRA_ADSC);
    2ec0:	a6 e2       	ldi	r26, 0x26	; 38
    2ec2:	b0 e0       	ldi	r27, 0x00	; 0
    2ec4:	e6 e2       	ldi	r30, 0x26	; 38
    2ec6:	f0 e0       	ldi	r31, 0x00	; 0
    2ec8:	80 81       	ld	r24, Z
    2eca:	80 64       	ori	r24, 0x40	; 64
    2ecc:	8c 93       	st	X, r24

		/* Enable INT */
		MADC_voidInterruptEnable();
    2ece:	0e 94 d7 17 	call	0x2fae	; 0x2fae <MADC_voidInterruptEnable>
    2ed2:	02 c0       	rjmp	.+4      	; 0x2ed8 <MADC_StartConversionAsynch+0x7c>

	}
	else
	{
		Local_ErrorState = BUSY_FUNC;
    2ed4:	87 e0       	ldi	r24, 0x07	; 7
    2ed6:	89 83       	std	Y+1, r24	; 0x01
	}
	
	
	
	return Local_ErrorState;
    2ed8:	89 81       	ldd	r24, Y+1	; 0x01
}
    2eda:	26 96       	adiw	r28, 0x06	; 6
    2edc:	0f b6       	in	r0, 0x3f	; 63
    2ede:	f8 94       	cli
    2ee0:	de bf       	out	0x3e, r29	; 62
    2ee2:	0f be       	out	0x3f, r0	; 63
    2ee4:	cd bf       	out	0x3d, r28	; 61
    2ee6:	cf 91       	pop	r28
    2ee8:	df 91       	pop	r29
    2eea:	08 95       	ret

00002eec <MADC_StartChainConversionAsynch>:
/*********************** End ADC Start Conversion Asynch ***********************/

/********************** ADC Start Chain Conversion Asynch***********************/
error_state_t MADC_StartChainConversionAsynch(Chain_t *Copy_Chain)
{
    2eec:	df 93       	push	r29
    2eee:	cf 93       	push	r28
    2ef0:	00 d0       	rcall	.+0      	; 0x2ef2 <MADC_StartChainConversionAsynch+0x6>
    2ef2:	0f 92       	push	r0
    2ef4:	cd b7       	in	r28, 0x3d	; 61
    2ef6:	de b7       	in	r29, 0x3e	; 62
    2ef8:	9b 83       	std	Y+3, r25	; 0x03
    2efa:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    2efc:	81 e0       	ldi	r24, 0x01	; 1
    2efe:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_Chain == NULL)
    2f00:	8a 81       	ldd	r24, Y+2	; 0x02
    2f02:	9b 81       	ldd	r25, Y+3	; 0x03
    2f04:	00 97       	sbiw	r24, 0x00	; 0
    2f06:	19 f4       	brne	.+6      	; 0x2f0e <MADC_StartChainConversionAsynch+0x22>
	{
		Local_ErrorState = NULL_POINTER;
    2f08:	86 e0       	ldi	r24, 0x06	; 6
    2f0a:	89 83       	std	Y+1, r24	; 0x01
    2f0c:	49 c0       	rjmp	.+146    	; 0x2fa0 <MADC_StartChainConversionAsynch+0xb4>
	} 
	else
	{
		if(ADC_u8BusyState == IDLE)
    2f0e:	80 91 14 02 	lds	r24, 0x0214
    2f12:	88 23       	and	r24, r24
    2f14:	09 f0       	breq	.+2      	; 0x2f18 <MADC_StartChainConversionAsynch+0x2c>
    2f16:	42 c0       	rjmp	.+132    	; 0x2f9c <MADC_StartChainConversionAsynch+0xb0>
		{
			/* make ADC BUSY in order not  work until being idle  */
			ADC_u8BusyState = BUSY;
    2f18:	81 e0       	ldi	r24, 0x01	; 1
    2f1a:	80 93 14 02 	sts	0x0214, r24
			
			/* Make ISR source Chain channel Asynchronous */
			ADC_u8ISRSourse = CHAIN_ASYNCH;
    2f1e:	81 e0       	ldi	r24, 0x01	; 1
    2f20:	80 93 1f 02 	sts	0x021F, r24
			
			/* initialize Chain Channel array globally  */
			ADC_pu8ChainChannelArr = Copy_Chain->ADC_Channels;
    2f24:	ea 81       	ldd	r30, Y+2	; 0x02
    2f26:	fb 81       	ldd	r31, Y+3	; 0x03
    2f28:	82 81       	ldd	r24, Z+2	; 0x02
    2f2a:	93 81       	ldd	r25, Z+3	; 0x03
    2f2c:	90 93 1c 02 	sts	0x021C, r25
    2f30:	80 93 1b 02 	sts	0x021B, r24
			
			/* Initialize the reading variable globally */
			ADC_pu16ChainResultArr = Copy_Chain->Reading;
    2f34:	ea 81       	ldd	r30, Y+2	; 0x02
    2f36:	fb 81       	ldd	r31, Y+3	; 0x03
    2f38:	80 81       	ld	r24, Z
    2f3a:	91 81       	ldd	r25, Z+1	; 0x01
    2f3c:	90 93 1a 02 	sts	0x021A, r25
    2f40:	80 93 19 02 	sts	0x0219, r24
			
			/* initialize Chain Size globally */
			ADC_u8ChainSize = Copy_Chain->Size;
    2f44:	ea 81       	ldd	r30, Y+2	; 0x02
    2f46:	fb 81       	ldd	r31, Y+3	; 0x03
    2f48:	84 81       	ldd	r24, Z+4	; 0x04
    2f4a:	80 93 1d 02 	sts	0x021D, r24

			/* Initialize The Callback Notification Function Globally*/
			ADC_pvCallBackNotificationFunc = Copy_Chain->ADC_pvNotificationFunc;
    2f4e:	ea 81       	ldd	r30, Y+2	; 0x02
    2f50:	fb 81       	ldd	r31, Y+3	; 0x03
    2f52:	85 81       	ldd	r24, Z+5	; 0x05
    2f54:	96 81       	ldd	r25, Z+6	; 0x06
    2f56:	90 93 16 02 	sts	0x0216, r25
    2f5a:	80 93 15 02 	sts	0x0215, r24
			
			/* Initialize current conversion Index*/
			ADC_u8ChainConversionIndex = 0;
    2f5e:	10 92 1e 02 	sts	0x021E, r1
			
			/* Select Channel */
			ADMUX &= ADC_SELEC_CHANNEL_MASK; 	   /* Clear the MUX bits in ADMUX register*/
    2f62:	a7 e2       	ldi	r26, 0x27	; 39
    2f64:	b0 e0       	ldi	r27, 0x00	; 0
    2f66:	e7 e2       	ldi	r30, 0x27	; 39
    2f68:	f0 e0       	ldi	r31, 0x00	; 0
    2f6a:	80 81       	ld	r24, Z
    2f6c:	80 7e       	andi	r24, 0xE0	; 224
    2f6e:	8c 93       	st	X, r24
			ADMUX |= Copy_Chain->ADC_Channels[ADC_u8ChainConversionIndex];  /*Set the required channel into the MUX bits*/
    2f70:	a7 e2       	ldi	r26, 0x27	; 39
    2f72:	b0 e0       	ldi	r27, 0x00	; 0
    2f74:	e7 e2       	ldi	r30, 0x27	; 39
    2f76:	f0 e0       	ldi	r31, 0x00	; 0
    2f78:	40 81       	ld	r20, Z
    2f7a:	ea 81       	ldd	r30, Y+2	; 0x02
    2f7c:	fb 81       	ldd	r31, Y+3	; 0x03
    2f7e:	22 81       	ldd	r18, Z+2	; 0x02
    2f80:	33 81       	ldd	r19, Z+3	; 0x03
    2f82:	80 91 1e 02 	lds	r24, 0x021E
    2f86:	88 2f       	mov	r24, r24
    2f88:	90 e0       	ldi	r25, 0x00	; 0
    2f8a:	f9 01       	movw	r30, r18
    2f8c:	e8 0f       	add	r30, r24
    2f8e:	f9 1f       	adc	r31, r25
    2f90:	80 81       	ld	r24, Z
    2f92:	84 2b       	or	r24, r20
    2f94:	8c 93       	st	X, r24
			/* Start Conversion */
			SET_BIT(ADCSRA, ADCSRA_ADSC);
			#endif

			/* Enable INT */
			MADC_voidInterruptEnable();
    2f96:	0e 94 d7 17 	call	0x2fae	; 0x2fae <MADC_voidInterruptEnable>
    2f9a:	02 c0       	rjmp	.+4      	; 0x2fa0 <MADC_StartChainConversionAsynch+0xb4>
		}
		else
		{
			Local_ErrorState = BUSY_FUNC;
    2f9c:	87 e0       	ldi	r24, 0x07	; 7
    2f9e:	89 83       	std	Y+1, r24	; 0x01
		}
	}

	return Local_ErrorState;
    2fa0:	89 81       	ldd	r24, Y+1	; 0x01
}
    2fa2:	0f 90       	pop	r0
    2fa4:	0f 90       	pop	r0
    2fa6:	0f 90       	pop	r0
    2fa8:	cf 91       	pop	r28
    2faa:	df 91       	pop	r29
    2fac:	08 95       	ret

00002fae <MADC_voidInterruptEnable>:
/******************* End ADC Start Chain Conversion Asynch *********************/

/***************************** ADC Interrupt Enable ****************************/
void MADC_voidInterruptEnable(void)
{
    2fae:	df 93       	push	r29
    2fb0:	cf 93       	push	r28
    2fb2:	cd b7       	in	r28, 0x3d	; 61
    2fb4:	de b7       	in	r29, 0x3e	; 62
	/* Enable INT for ADC  */
	SET_BIT(ADCSRA,ADCSRA_ADIE);
    2fb6:	a6 e2       	ldi	r26, 0x26	; 38
    2fb8:	b0 e0       	ldi	r27, 0x00	; 0
    2fba:	e6 e2       	ldi	r30, 0x26	; 38
    2fbc:	f0 e0       	ldi	r31, 0x00	; 0
    2fbe:	80 81       	ld	r24, Z
    2fc0:	88 60       	ori	r24, 0x08	; 8
    2fc2:	8c 93       	st	X, r24
}
    2fc4:	cf 91       	pop	r28
    2fc6:	df 91       	pop	r29
    2fc8:	08 95       	ret

00002fca <MADC_voidInterruptDisable>:
/************************* End ADC Interrupt Enable ****************************/

/***************************** ADC Interrupt Disable ***************************/
void MADC_voidInterruptDisable(void)
{
    2fca:	df 93       	push	r29
    2fcc:	cf 93       	push	r28
    2fce:	cd b7       	in	r28, 0x3d	; 61
    2fd0:	de b7       	in	r29, 0x3e	; 62
	/* Disable INT for ADC  */
	CLR_BIT(ADCSRA,ADCSRA_ADIE);
    2fd2:	a6 e2       	ldi	r26, 0x26	; 38
    2fd4:	b0 e0       	ldi	r27, 0x00	; 0
    2fd6:	e6 e2       	ldi	r30, 0x26	; 38
    2fd8:	f0 e0       	ldi	r31, 0x00	; 0
    2fda:	80 81       	ld	r24, Z
    2fdc:	87 7f       	andi	r24, 0xF7	; 247
    2fde:	8c 93       	st	X, r24
}
    2fe0:	cf 91       	pop	r28
    2fe2:	df 91       	pop	r29
    2fe4:	08 95       	ret

00002fe6 <__vector_16>:



/************** ISR ***************/
ISR_(ADC_VECTOR)
{
    2fe6:	1f 92       	push	r1
    2fe8:	0f 92       	push	r0
    2fea:	0f b6       	in	r0, 0x3f	; 63
    2fec:	0f 92       	push	r0
    2fee:	11 24       	eor	r1, r1
    2ff0:	2f 93       	push	r18
    2ff2:	3f 93       	push	r19
    2ff4:	4f 93       	push	r20
    2ff6:	5f 93       	push	r21
    2ff8:	6f 93       	push	r22
    2ffa:	7f 93       	push	r23
    2ffc:	8f 93       	push	r24
    2ffe:	9f 93       	push	r25
    3000:	af 93       	push	r26
    3002:	bf 93       	push	r27
    3004:	ef 93       	push	r30
    3006:	ff 93       	push	r31
    3008:	df 93       	push	r29
    300a:	cf 93       	push	r28
    300c:	cd b7       	in	r28, 0x3d	; 61
    300e:	de b7       	in	r29, 0x3e	; 62
	if (ADC_u8ISRSourse == SINGLE_CHANNEL_ASYNCH)
    3010:	80 91 1f 02 	lds	r24, 0x021F
    3014:	88 23       	and	r24, r24
    3016:	91 f4       	brne	.+36     	; 0x303c <__vector_16+0x56>
	{		
		/* Read ADC Result */
		*ADC_pu16Reading = ADC;
    3018:	a0 91 17 02 	lds	r26, 0x0217
    301c:	b0 91 18 02 	lds	r27, 0x0218
    3020:	e4 e2       	ldi	r30, 0x24	; 36
    3022:	f0 e0       	ldi	r31, 0x00	; 0
    3024:	80 81       	ld	r24, Z
    3026:	91 81       	ldd	r25, Z+1	; 0x01
    3028:	8d 93       	st	X+, r24
    302a:	9c 93       	st	X, r25
		/* Make ADC state be IDLE because it finished*/
		ADC_u8BusyState = IDLE;
    302c:	10 92 14 02 	sts	0x0214, r1
		/* Invoke the callback notification function */
		ADC_pvCallBackNotificationFunc();
    3030:	e0 91 15 02 	lds	r30, 0x0215
    3034:	f0 91 16 02 	lds	r31, 0x0216
    3038:	09 95       	icall
    303a:	4f c0       	rjmp	.+158    	; 0x30da <__vector_16+0xf4>
		/* Disable ADC Conversion complete interrupt */
		//MADC_voidInterruptDisable();
		
	} 
	else if (ADC_u8ISRSourse == CHAIN_ASYNCH)
    303c:	80 91 1f 02 	lds	r24, 0x021F
    3040:	81 30       	cpi	r24, 0x01	; 1
    3042:	09 f0       	breq	.+2      	; 0x3046 <__vector_16+0x60>
    3044:	4a c0       	rjmp	.+148    	; 0x30da <__vector_16+0xf4>
	{
		/* Read ADC Result */
		 ADC_pu16Reading[ADC_u8ChainConversionIndex] = ADC;
    3046:	20 91 17 02 	lds	r18, 0x0217
    304a:	30 91 18 02 	lds	r19, 0x0218
    304e:	80 91 1e 02 	lds	r24, 0x021E
    3052:	88 2f       	mov	r24, r24
    3054:	90 e0       	ldi	r25, 0x00	; 0
    3056:	88 0f       	add	r24, r24
    3058:	99 1f       	adc	r25, r25
    305a:	d9 01       	movw	r26, r18
    305c:	a8 0f       	add	r26, r24
    305e:	b9 1f       	adc	r27, r25
    3060:	e4 e2       	ldi	r30, 0x24	; 36
    3062:	f0 e0       	ldi	r31, 0x00	; 0
    3064:	80 81       	ld	r24, Z
    3066:	91 81       	ldd	r25, Z+1	; 0x01
    3068:	11 96       	adiw	r26, 0x01	; 1
    306a:	9c 93       	st	X, r25
    306c:	8e 93       	st	-X, r24
		 /* Increment ADC Chain Conversion Index */
		 ADC_u8ChainConversionIndex ++;
    306e:	80 91 1e 02 	lds	r24, 0x021E
    3072:	8f 5f       	subi	r24, 0xFF	; 255
    3074:	80 93 1e 02 	sts	0x021E, r24
		
		/* check chain is finished or not */
		if (ADC_u8ChainConversionIndex == ADC_u8ChainSize)
    3078:	90 91 1e 02 	lds	r25, 0x021E
    307c:	80 91 1d 02 	lds	r24, 0x021D
    3080:	98 17       	cp	r25, r24
    3082:	51 f4       	brne	.+20     	; 0x3098 <__vector_16+0xb2>
		{
			/* Make ADC state be IDLE because it finished*/
			ADC_u8BusyState = IDLE;
    3084:	10 92 14 02 	sts	0x0214, r1
			
			/* Invoke the callback notification function */
			ADC_pvCallBackNotificationFunc();
    3088:	e0 91 15 02 	lds	r30, 0x0215
    308c:	f0 91 16 02 	lds	r31, 0x0216
    3090:	09 95       	icall
			
			/* Disable ADC Conversion complete interrupt */
			MADC_voidInterruptDisable();
    3092:	0e 94 e5 17 	call	0x2fca	; 0x2fca <MADC_voidInterruptDisable>
    3096:	21 c0       	rjmp	.+66     	; 0x30da <__vector_16+0xf4>
		} 
		else
		{
			/* Select Channel*/
			ADMUX &= ADC_SELEC_CHANNEL_MASK; 	                          /* Clear the MUX bits in ADMUX register*/
    3098:	a7 e2       	ldi	r26, 0x27	; 39
    309a:	b0 e0       	ldi	r27, 0x00	; 0
    309c:	e7 e2       	ldi	r30, 0x27	; 39
    309e:	f0 e0       	ldi	r31, 0x00	; 0
    30a0:	80 81       	ld	r24, Z
    30a2:	80 7e       	andi	r24, 0xE0	; 224
    30a4:	8c 93       	st	X, r24
			ADMUX |= ADC_pu8ChainChannelArr[ADC_u8ChainConversionIndex];  /*Set the required channel into the MUX bits*/
    30a6:	a7 e2       	ldi	r26, 0x27	; 39
    30a8:	b0 e0       	ldi	r27, 0x00	; 0
    30aa:	e7 e2       	ldi	r30, 0x27	; 39
    30ac:	f0 e0       	ldi	r31, 0x00	; 0
    30ae:	40 81       	ld	r20, Z
    30b0:	20 91 1b 02 	lds	r18, 0x021B
    30b4:	30 91 1c 02 	lds	r19, 0x021C
    30b8:	80 91 1e 02 	lds	r24, 0x021E
    30bc:	88 2f       	mov	r24, r24
    30be:	90 e0       	ldi	r25, 0x00	; 0
    30c0:	f9 01       	movw	r30, r18
    30c2:	e8 0f       	add	r30, r24
    30c4:	f9 1f       	adc	r31, r25
    30c6:	80 81       	ld	r24, Z
    30c8:	84 2b       	or	r24, r20
    30ca:	8c 93       	st	X, r24
			
			/* Start Conversion */
			SET_BIT(ADCSRA, ADCSRA_ADSC);
    30cc:	a6 e2       	ldi	r26, 0x26	; 38
    30ce:	b0 e0       	ldi	r27, 0x00	; 0
    30d0:	e6 e2       	ldi	r30, 0x26	; 38
    30d2:	f0 e0       	ldi	r31, 0x00	; 0
    30d4:	80 81       	ld	r24, Z
    30d6:	80 64       	ori	r24, 0x40	; 64
    30d8:	8c 93       	st	X, r24
		}
		
		
	}
	
}
    30da:	cf 91       	pop	r28
    30dc:	df 91       	pop	r29
    30de:	ff 91       	pop	r31
    30e0:	ef 91       	pop	r30
    30e2:	bf 91       	pop	r27
    30e4:	af 91       	pop	r26
    30e6:	9f 91       	pop	r25
    30e8:	8f 91       	pop	r24
    30ea:	7f 91       	pop	r23
    30ec:	6f 91       	pop	r22
    30ee:	5f 91       	pop	r21
    30f0:	4f 91       	pop	r20
    30f2:	3f 91       	pop	r19
    30f4:	2f 91       	pop	r18
    30f6:	0f 90       	pop	r0
    30f8:	0f be       	out	0x3f, r0	; 63
    30fa:	0f 90       	pop	r0
    30fc:	1f 90       	pop	r1
    30fe:	18 95       	reti

00003100 <HULTRASONIC_voidInit>:
static u16 u16_global_RissingValue = 0;
static u16 u16_global_FallingValue = 0;

/* Initialize the Ultrasonic sensor */
void HULTRASONIC_voidInit(void)
{
    3100:	df 93       	push	r29
    3102:	cf 93       	push	r28
    3104:	cd b7       	in	r28, 0x3d	; 61
    3106:	de b7       	in	r29, 0x3e	; 62
    // Set the trigger pin as an output and the echo pin as an input
    MDIO_SetPinDirection(TRIGGER_PORT, TRIGGER_PIN, DIO_u8PIN_OUTPUT);
    3108:	83 e0       	ldi	r24, 0x03	; 3
    310a:	67 e0       	ldi	r22, 0x07	; 7
    310c:	41 e0       	ldi	r20, 0x01	; 1
    310e:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
    MDIO_SetPinDirection(ECHO_PORT, ECHO_PIN, DIO_u8PIN_INPUT);
    3112:	83 e0       	ldi	r24, 0x03	; 3
    3114:	66 e0       	ldi	r22, 0x06	; 6
    3116:	40 e0       	ldi	r20, 0x00	; 0
    3118:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>

    // Clear the Input Capture Flag
    ICU_u8ClearInputCaptureFlag();
    311c:	0e 94 b6 0c 	call	0x196c	; 0x196c <ICU_u8ClearInputCaptureFlag>
}
    3120:	cf 91       	pop	r28
    3122:	df 91       	pop	r29
    3124:	08 95       	ret

00003126 <HULTRASONIC_voidTrigger>:

/* Trigger the Ultrasonic sensor to send a pulse */
void HULTRASONIC_voidTrigger(void)
{
    3126:	df 93       	push	r29
    3128:	cf 93       	push	r28
    312a:	cd b7       	in	r28, 0x3d	; 61
    312c:	de b7       	in	r29, 0x3e	; 62
    312e:	2e 97       	sbiw	r28, 0x0e	; 14
    3130:	0f b6       	in	r0, 0x3f	; 63
    3132:	f8 94       	cli
    3134:	de bf       	out	0x3e, r29	; 62
    3136:	0f be       	out	0x3f, r0	; 63
    3138:	cd bf       	out	0x3d, r28	; 61
    // Generate a pulse on the trigger pin
    MDIO_SetPinValue(TRIGGER_PORT, TRIGGER_PIN, DIO_u8PIN_HIGH);
    313a:	83 e0       	ldi	r24, 0x03	; 3
    313c:	67 e0       	ldi	r22, 0x07	; 7
    313e:	41 e0       	ldi	r20, 0x01	; 1
    3140:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    3144:	80 e0       	ldi	r24, 0x00	; 0
    3146:	90 e0       	ldi	r25, 0x00	; 0
    3148:	a8 e4       	ldi	r26, 0x48	; 72
    314a:	b2 e4       	ldi	r27, 0x42	; 66
    314c:	8b 87       	std	Y+11, r24	; 0x0b
    314e:	9c 87       	std	Y+12, r25	; 0x0c
    3150:	ad 87       	std	Y+13, r26	; 0x0d
    3152:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3154:	6b 85       	ldd	r22, Y+11	; 0x0b
    3156:	7c 85       	ldd	r23, Y+12	; 0x0c
    3158:	8d 85       	ldd	r24, Y+13	; 0x0d
    315a:	9e 85       	ldd	r25, Y+14	; 0x0e
    315c:	20 e0       	ldi	r18, 0x00	; 0
    315e:	30 e0       	ldi	r19, 0x00	; 0
    3160:	4a e7       	ldi	r20, 0x7A	; 122
    3162:	55 e4       	ldi	r21, 0x45	; 69
    3164:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3168:	dc 01       	movw	r26, r24
    316a:	cb 01       	movw	r24, r22
    316c:	8f 83       	std	Y+7, r24	; 0x07
    316e:	98 87       	std	Y+8, r25	; 0x08
    3170:	a9 87       	std	Y+9, r26	; 0x09
    3172:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3174:	6f 81       	ldd	r22, Y+7	; 0x07
    3176:	78 85       	ldd	r23, Y+8	; 0x08
    3178:	89 85       	ldd	r24, Y+9	; 0x09
    317a:	9a 85       	ldd	r25, Y+10	; 0x0a
    317c:	20 e0       	ldi	r18, 0x00	; 0
    317e:	30 e0       	ldi	r19, 0x00	; 0
    3180:	40 e8       	ldi	r20, 0x80	; 128
    3182:	5f e3       	ldi	r21, 0x3F	; 63
    3184:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3188:	88 23       	and	r24, r24
    318a:	2c f4       	brge	.+10     	; 0x3196 <HULTRASONIC_voidTrigger+0x70>
		__ticks = 1;
    318c:	81 e0       	ldi	r24, 0x01	; 1
    318e:	90 e0       	ldi	r25, 0x00	; 0
    3190:	9e 83       	std	Y+6, r25	; 0x06
    3192:	8d 83       	std	Y+5, r24	; 0x05
    3194:	3f c0       	rjmp	.+126    	; 0x3214 <HULTRASONIC_voidTrigger+0xee>
	else if (__tmp > 65535)
    3196:	6f 81       	ldd	r22, Y+7	; 0x07
    3198:	78 85       	ldd	r23, Y+8	; 0x08
    319a:	89 85       	ldd	r24, Y+9	; 0x09
    319c:	9a 85       	ldd	r25, Y+10	; 0x0a
    319e:	20 e0       	ldi	r18, 0x00	; 0
    31a0:	3f ef       	ldi	r19, 0xFF	; 255
    31a2:	4f e7       	ldi	r20, 0x7F	; 127
    31a4:	57 e4       	ldi	r21, 0x47	; 71
    31a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    31aa:	18 16       	cp	r1, r24
    31ac:	4c f5       	brge	.+82     	; 0x3200 <HULTRASONIC_voidTrigger+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31ae:	6b 85       	ldd	r22, Y+11	; 0x0b
    31b0:	7c 85       	ldd	r23, Y+12	; 0x0c
    31b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    31b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    31b6:	20 e0       	ldi	r18, 0x00	; 0
    31b8:	30 e0       	ldi	r19, 0x00	; 0
    31ba:	40 e2       	ldi	r20, 0x20	; 32
    31bc:	51 e4       	ldi	r21, 0x41	; 65
    31be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31c2:	dc 01       	movw	r26, r24
    31c4:	cb 01       	movw	r24, r22
    31c6:	bc 01       	movw	r22, r24
    31c8:	cd 01       	movw	r24, r26
    31ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31ce:	dc 01       	movw	r26, r24
    31d0:	cb 01       	movw	r24, r22
    31d2:	9e 83       	std	Y+6, r25	; 0x06
    31d4:	8d 83       	std	Y+5, r24	; 0x05
    31d6:	0f c0       	rjmp	.+30     	; 0x31f6 <HULTRASONIC_voidTrigger+0xd0>
    31d8:	80 e9       	ldi	r24, 0x90	; 144
    31da:	91 e0       	ldi	r25, 0x01	; 1
    31dc:	9c 83       	std	Y+4, r25	; 0x04
    31de:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    31e0:	8b 81       	ldd	r24, Y+3	; 0x03
    31e2:	9c 81       	ldd	r25, Y+4	; 0x04
    31e4:	01 97       	sbiw	r24, 0x01	; 1
    31e6:	f1 f7       	brne	.-4      	; 0x31e4 <HULTRASONIC_voidTrigger+0xbe>
    31e8:	9c 83       	std	Y+4, r25	; 0x04
    31ea:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    31ec:	8d 81       	ldd	r24, Y+5	; 0x05
    31ee:	9e 81       	ldd	r25, Y+6	; 0x06
    31f0:	01 97       	sbiw	r24, 0x01	; 1
    31f2:	9e 83       	std	Y+6, r25	; 0x06
    31f4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    31f6:	8d 81       	ldd	r24, Y+5	; 0x05
    31f8:	9e 81       	ldd	r25, Y+6	; 0x06
    31fa:	00 97       	sbiw	r24, 0x00	; 0
    31fc:	69 f7       	brne	.-38     	; 0x31d8 <HULTRASONIC_voidTrigger+0xb2>
    31fe:	14 c0       	rjmp	.+40     	; 0x3228 <HULTRASONIC_voidTrigger+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3200:	6f 81       	ldd	r22, Y+7	; 0x07
    3202:	78 85       	ldd	r23, Y+8	; 0x08
    3204:	89 85       	ldd	r24, Y+9	; 0x09
    3206:	9a 85       	ldd	r25, Y+10	; 0x0a
    3208:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    320c:	dc 01       	movw	r26, r24
    320e:	cb 01       	movw	r24, r22
    3210:	9e 83       	std	Y+6, r25	; 0x06
    3212:	8d 83       	std	Y+5, r24	; 0x05
    3214:	8d 81       	ldd	r24, Y+5	; 0x05
    3216:	9e 81       	ldd	r25, Y+6	; 0x06
    3218:	9a 83       	std	Y+2, r25	; 0x02
    321a:	89 83       	std	Y+1, r24	; 0x01
    321c:	89 81       	ldd	r24, Y+1	; 0x01
    321e:	9a 81       	ldd	r25, Y+2	; 0x02
    3220:	01 97       	sbiw	r24, 0x01	; 1
    3222:	f1 f7       	brne	.-4      	; 0x3220 <HULTRASONIC_voidTrigger+0xfa>
    3224:	9a 83       	std	Y+2, r25	; 0x02
    3226:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(50); // Delay for 50ms
    MDIO_SetPinValue(TRIGGER_PORT, TRIGGER_PIN, DIO_u8PIN_LOW);
    3228:	83 e0       	ldi	r24, 0x03	; 3
    322a:	67 e0       	ldi	r22, 0x07	; 7
    322c:	40 e0       	ldi	r20, 0x00	; 0
    322e:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
}
    3232:	2e 96       	adiw	r28, 0x0e	; 14
    3234:	0f b6       	in	r0, 0x3f	; 63
    3236:	f8 94       	cli
    3238:	de bf       	out	0x3e, r29	; 62
    323a:	0f be       	out	0x3f, r0	; 63
    323c:	cd bf       	out	0x3d, r28	; 61
    323e:	cf 91       	pop	r28
    3240:	df 91       	pop	r29
    3242:	08 95       	ret

00003244 <HULTRASONIC_voidRisingEdge>:

/* Handle the rising edge of the echo signal */
void HULTRASONIC_voidRisingEdge(void)
{
    3244:	df 93       	push	r29
    3246:	cf 93       	push	r28
    3248:	cd b7       	in	r28, 0x3d	; 61
    324a:	de b7       	in	r29, 0x3e	; 62
    // Configure for rising edge, no prescaler, and noise canceler
    ICU_u8SetTriggerEdge(ICU_RISING_EDGE);
    324c:	81 e0       	ldi	r24, 0x01	; 1
    324e:	0e 94 55 0c 	call	0x18aa	; 0x18aa <ICU_u8SetTriggerEdge>
    ICU_voidNoiseCanceler();
    3252:	0e 94 c4 0c 	call	0x1988	; 0x1988 <ICU_voidNoiseCanceler>
    MTIMER1_voidNoPrescaler();
    3256:	0e 94 57 0b 	call	0x16ae	; 0x16ae <MTIMER1_voidNoPrescaler>

    // Wait until the Input Capture Flag is set
    while (ICU_u8GetInputCaptureFlag() == 0);
    325a:	0e 94 a8 0c 	call	0x1950	; 0x1950 <ICU_u8GetInputCaptureFlag>
    325e:	88 23       	and	r24, r24
    3260:	e1 f3       	breq	.-8      	; 0x325a <HULTRASONIC_voidRisingEdge+0x16>
    u16_global_RissingValue = ICU_u16ReadInputCapture(); // Read the capture register
    3262:	0e 94 96 0c 	call	0x192c	; 0x192c <ICU_u16ReadInputCapture>
    3266:	90 93 21 02 	sts	0x0221, r25
    326a:	80 93 20 02 	sts	0x0220, r24
    ICU_u8ClearInputCaptureFlag();                       // Clear the Input Capture Flag
    326e:	0e 94 b6 0c 	call	0x196c	; 0x196c <ICU_u8ClearInputCaptureFlag>
}
    3272:	cf 91       	pop	r28
    3274:	df 91       	pop	r29
    3276:	08 95       	ret

00003278 <HULTRASONIC_voidFallingEdge>:

/* Handle the falling edge of the echo signal */
void HULTRASONIC_voidFallingEdge(void)
{
    3278:	df 93       	push	r29
    327a:	cf 93       	push	r28
    327c:	cd b7       	in	r28, 0x3d	; 61
    327e:	de b7       	in	r29, 0x3e	; 62
    // Configure for falling edge, no prescaler, and noise canceler
    ICU_u8SetTriggerEdge(ICU_FALLING_EDGE);
    3280:	80 e0       	ldi	r24, 0x00	; 0
    3282:	0e 94 55 0c 	call	0x18aa	; 0x18aa <ICU_u8SetTriggerEdge>
    ICU_voidNoiseCanceler();
    3286:	0e 94 c4 0c 	call	0x1988	; 0x1988 <ICU_voidNoiseCanceler>
    MTIMER1_voidNoPrescaler();
    328a:	0e 94 57 0b 	call	0x16ae	; 0x16ae <MTIMER1_voidNoPrescaler>

    // Wait until the Input Capture Flag is set
    while (ICU_u8GetInputCaptureFlag() == 0);
    328e:	0e 94 a8 0c 	call	0x1950	; 0x1950 <ICU_u8GetInputCaptureFlag>
    3292:	88 23       	and	r24, r24
    3294:	e1 f3       	breq	.-8      	; 0x328e <HULTRASONIC_voidFallingEdge+0x16>
    u16_global_FallingValue = ICU_u16ReadInputCapture(); // Read the capture register
    3296:	0e 94 96 0c 	call	0x192c	; 0x192c <ICU_u16ReadInputCapture>
    329a:	90 93 23 02 	sts	0x0223, r25
    329e:	80 93 22 02 	sts	0x0222, r24
    ICU_u8ClearInputCaptureFlag();                       // Clear the Input Capture Flag
    32a2:	0e 94 b6 0c 	call	0x196c	; 0x196c <ICU_u8ClearInputCaptureFlag>

    // Stop the timer
    MTIMER1_voidSetTimerValue(0);
    32a6:	80 e0       	ldi	r24, 0x00	; 0
    32a8:	90 e0       	ldi	r25, 0x00	; 0
    32aa:	0e 94 f6 0b 	call	0x17ec	; 0x17ec <MTIMER1_voidSetTimerValue>
    MTIMER1_enumStop();
    32ae:	0e 94 26 0b 	call	0x164c	; 0x164c <MTIMER1_enumStop>
}
    32b2:	cf 91       	pop	r28
    32b4:	df 91       	pop	r29
    32b6:	08 95       	ret

000032b8 <HULTRASONIC_u32Distance>:

/* Calculate and return the distance measured by the Ultrasonic sensor in centimeters */
u32 HULTRASONIC_u32Distance(void)
{
    32b8:	df 93       	push	r29
    32ba:	cf 93       	push	r28
    32bc:	cd b7       	in	r28, 0x3d	; 61
    32be:	de b7       	in	r29, 0x3e	; 62
    32c0:	28 97       	sbiw	r28, 0x08	; 8
    32c2:	0f b6       	in	r0, 0x3f	; 63
    32c4:	f8 94       	cli
    32c6:	de bf       	out	0x3e, r29	; 62
    32c8:	0f be       	out	0x3f, r0	; 63
    32ca:	cd bf       	out	0x3d, r28	; 61
    HULTRASONIC_voidRisingEdge();
    32cc:	0e 94 22 19 	call	0x3244	; 0x3244 <HULTRASONIC_voidRisingEdge>
    HULTRASONIC_voidFallingEdge();
    32d0:	0e 94 3c 19 	call	0x3278	; 0x3278 <HULTRASONIC_voidFallingEdge>

    // Calculate the time the echo signal was on
    u32 u32_local_TimeOn = u16_global_FallingValue - u16_global_RissingValue;
    32d4:	20 91 22 02 	lds	r18, 0x0222
    32d8:	30 91 23 02 	lds	r19, 0x0223
    32dc:	80 91 20 02 	lds	r24, 0x0220
    32e0:	90 91 21 02 	lds	r25, 0x0221
    32e4:	a9 01       	movw	r20, r18
    32e6:	48 1b       	sub	r20, r24
    32e8:	59 0b       	sbc	r21, r25
    32ea:	ca 01       	movw	r24, r20
    32ec:	cc 01       	movw	r24, r24
    32ee:	a0 e0       	ldi	r26, 0x00	; 0
    32f0:	b0 e0       	ldi	r27, 0x00	; 0
    32f2:	8d 83       	std	Y+5, r24	; 0x05
    32f4:	9e 83       	std	Y+6, r25	; 0x06
    32f6:	af 83       	std	Y+7, r26	; 0x07
    32f8:	b8 87       	std	Y+8, r27	; 0x08
    u32 u32_local_Distance = 0;
    32fa:	19 82       	std	Y+1, r1	; 0x01
    32fc:	1a 82       	std	Y+2, r1	; 0x02
    32fe:	1b 82       	std	Y+3, r1	; 0x03
    3300:	1c 82       	std	Y+4, r1	; 0x04

    // Calculate the distance based on the time and the speed of sound
    u32_local_Distance = ((u32_local_TimeOn * 34600) / (F_CPU * 2)); // Speed of sound is approximately 346 m/s
    3302:	8d 81       	ldd	r24, Y+5	; 0x05
    3304:	9e 81       	ldd	r25, Y+6	; 0x06
    3306:	af 81       	ldd	r26, Y+7	; 0x07
    3308:	b8 85       	ldd	r27, Y+8	; 0x08
    330a:	28 e2       	ldi	r18, 0x28	; 40
    330c:	37 e8       	ldi	r19, 0x87	; 135
    330e:	40 e0       	ldi	r20, 0x00	; 0
    3310:	50 e0       	ldi	r21, 0x00	; 0
    3312:	bc 01       	movw	r22, r24
    3314:	cd 01       	movw	r24, r26
    3316:	0e 94 9e 2c 	call	0x593c	; 0x593c <__mulsi3>
    331a:	dc 01       	movw	r26, r24
    331c:	cb 01       	movw	r24, r22
    331e:	20 e0       	ldi	r18, 0x00	; 0
    3320:	38 e4       	ldi	r19, 0x48	; 72
    3322:	48 ee       	ldi	r20, 0xE8	; 232
    3324:	51 e0       	ldi	r21, 0x01	; 1
    3326:	bc 01       	movw	r22, r24
    3328:	cd 01       	movw	r24, r26
    332a:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    332e:	da 01       	movw	r26, r20
    3330:	c9 01       	movw	r24, r18
    3332:	89 83       	std	Y+1, r24	; 0x01
    3334:	9a 83       	std	Y+2, r25	; 0x02
    3336:	ab 83       	std	Y+3, r26	; 0x03
    3338:	bc 83       	std	Y+4, r27	; 0x04

    return u32_local_Distance;
    333a:	89 81       	ldd	r24, Y+1	; 0x01
    333c:	9a 81       	ldd	r25, Y+2	; 0x02
    333e:	ab 81       	ldd	r26, Y+3	; 0x03
    3340:	bc 81       	ldd	r27, Y+4	; 0x04
}
    3342:	bc 01       	movw	r22, r24
    3344:	cd 01       	movw	r24, r26
    3346:	28 96       	adiw	r28, 0x08	; 8
    3348:	0f b6       	in	r0, 0x3f	; 63
    334a:	f8 94       	cli
    334c:	de bf       	out	0x3e, r29	; 62
    334e:	0f be       	out	0x3f, r0	; 63
    3350:	cd bf       	out	0x3d, r28	; 61
    3352:	cf 91       	pop	r28
    3354:	df 91       	pop	r29
    3356:	08 95       	ret

00003358 <HULTRASONIC_voidStop>:

/* Stop the Ultrasonic sensor (if needed) */
void HULTRASONIC_voidStop(void)
{
    3358:	df 93       	push	r29
    335a:	cf 93       	push	r28
    335c:	cd b7       	in	r28, 0x3d	; 61
    335e:	de b7       	in	r29, 0x3e	; 62
    // Implement the stop functionality if required
}
    3360:	cf 91       	pop	r28
    3362:	df 91       	pop	r29
    3364:	08 95       	ret

00003366 <HSSD_Init>:
#include "../HSSD/HSSD_interface.h"
#include "../HSSD/HSSD_config.h"
#include "../HSSD/HSSD_private.h"

error_state_t HSSD_Init(void)
{
    3366:	df 93       	push	r29
    3368:	cf 93       	push	r28
    336a:	0f 92       	push	r0
    336c:	cd b7       	in	r28, 0x3d	; 61
    336e:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = R_OK;
    3370:	81 e0       	ldi	r24, 0x01	; 1
    3372:	89 83       	std	Y+1, r24	; 0x01

	MDIO_SetPinDirection(SSD_DATA_PORT,DATA_PIN_A, DIO_u8PIN_OUTPUT);
    3374:	81 e0       	ldi	r24, 0x01	; 1
    3376:	60 e0       	ldi	r22, 0x00	; 0
    3378:	41 e0       	ldi	r20, 0x01	; 1
    337a:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_DATA_PORT,DATA_PIN_B, DIO_u8PIN_OUTPUT);
    337e:	81 e0       	ldi	r24, 0x01	; 1
    3380:	61 e0       	ldi	r22, 0x01	; 1
    3382:	41 e0       	ldi	r20, 0x01	; 1
    3384:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_DATA_PORT,DATA_PIN_C, DIO_u8PIN_OUTPUT);
    3388:	81 e0       	ldi	r24, 0x01	; 1
    338a:	62 e0       	ldi	r22, 0x02	; 2
    338c:	41 e0       	ldi	r20, 0x01	; 1
    338e:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_DATA_PORT,DATA_PIN_D, DIO_u8PIN_OUTPUT);
    3392:	81 e0       	ldi	r24, 0x01	; 1
    3394:	64 e0       	ldi	r22, 0x04	; 4
    3396:	41 e0       	ldi	r20, 0x01	; 1
    3398:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>

	MDIO_SetPinDirection(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_OUTPUT);
    339c:	80 e0       	ldi	r24, 0x00	; 0
    339e:	63 e0       	ldi	r22, 0x03	; 3
    33a0:	41 e0       	ldi	r20, 0x01	; 1
    33a2:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_OUTPUT);
    33a6:	80 e0       	ldi	r24, 0x00	; 0
    33a8:	62 e0       	ldi	r22, 0x02	; 2
    33aa:	41 e0       	ldi	r20, 0x01	; 1
    33ac:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_OUTPUT);
    33b0:	81 e0       	ldi	r24, 0x01	; 1
    33b2:	65 e0       	ldi	r22, 0x05	; 5
    33b4:	41 e0       	ldi	r20, 0x01	; 1
    33b6:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_OUTPUT);
    33ba:	81 e0       	ldi	r24, 0x01	; 1
    33bc:	66 e0       	ldi	r22, 0x06	; 6
    33be:	41 e0       	ldi	r20, 0x01	; 1
    33c0:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>


	return Local_ErrorState;
    33c4:	89 81       	ldd	r24, Y+1	; 0x01
}
    33c6:	0f 90       	pop	r0
    33c8:	cf 91       	pop	r28
    33ca:	df 91       	pop	r29
    33cc:	08 95       	ret

000033ce <HSSD_WriteData>:
error_state_t HSSD_WriteData(u8 Copy_u8Num)
{
    33ce:	df 93       	push	r29
    33d0:	cf 93       	push	r28
    33d2:	00 d0       	rcall	.+0      	; 0x33d4 <HSSD_WriteData+0x6>
    33d4:	cd b7       	in	r28, 0x3d	; 61
    33d6:	de b7       	in	r29, 0x3e	; 62
    33d8:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    33da:	81 e0       	ldi	r24, 0x01	; 1
    33dc:	89 83       	std	Y+1, r24	; 0x01

	MDIO_SetPinValue(SSD_DATA_PORT,DATA_PIN_A,GET_BIT(Copy_u8Num,PIN_0));
    33de:	8a 81       	ldd	r24, Y+2	; 0x02
    33e0:	98 2f       	mov	r25, r24
    33e2:	91 70       	andi	r25, 0x01	; 1
    33e4:	81 e0       	ldi	r24, 0x01	; 1
    33e6:	60 e0       	ldi	r22, 0x00	; 0
    33e8:	49 2f       	mov	r20, r25
    33ea:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(SSD_DATA_PORT,DATA_PIN_B,GET_BIT(Copy_u8Num,PIN_1));
    33ee:	8a 81       	ldd	r24, Y+2	; 0x02
    33f0:	86 95       	lsr	r24
    33f2:	98 2f       	mov	r25, r24
    33f4:	91 70       	andi	r25, 0x01	; 1
    33f6:	81 e0       	ldi	r24, 0x01	; 1
    33f8:	61 e0       	ldi	r22, 0x01	; 1
    33fa:	49 2f       	mov	r20, r25
    33fc:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(SSD_DATA_PORT,DATA_PIN_C,GET_BIT(Copy_u8Num,PIN_2));
    3400:	8a 81       	ldd	r24, Y+2	; 0x02
    3402:	86 95       	lsr	r24
    3404:	86 95       	lsr	r24
    3406:	98 2f       	mov	r25, r24
    3408:	91 70       	andi	r25, 0x01	; 1
    340a:	81 e0       	ldi	r24, 0x01	; 1
    340c:	62 e0       	ldi	r22, 0x02	; 2
    340e:	49 2f       	mov	r20, r25
    3410:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(SSD_DATA_PORT,DATA_PIN_D,GET_BIT(Copy_u8Num,PIN_3));
    3414:	8a 81       	ldd	r24, Y+2	; 0x02
    3416:	86 95       	lsr	r24
    3418:	86 95       	lsr	r24
    341a:	86 95       	lsr	r24
    341c:	98 2f       	mov	r25, r24
    341e:	91 70       	andi	r25, 0x01	; 1
    3420:	81 e0       	ldi	r24, 0x01	; 1
    3422:	64 e0       	ldi	r22, 0x04	; 4
    3424:	49 2f       	mov	r20, r25
    3426:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>

	return Local_ErrorState;
    342a:	89 81       	ldd	r24, Y+1	; 0x01

}
    342c:	0f 90       	pop	r0
    342e:	0f 90       	pop	r0
    3430:	cf 91       	pop	r28
    3432:	df 91       	pop	r29
    3434:	08 95       	ret

00003436 <HSSD_DisplayBlink>:

error_state_t HSSD_DisplayBlink(u32 Copy_u8Num)
{
    3436:	0f 93       	push	r16
    3438:	1f 93       	push	r17
    343a:	df 93       	push	r29
    343c:	cf 93       	push	r28
    343e:	cd b7       	in	r28, 0x3d	; 61
    3440:	de b7       	in	r29, 0x3e	; 62
    3442:	c2 54       	subi	r28, 0x42	; 66
    3444:	d0 40       	sbci	r29, 0x00	; 0
    3446:	0f b6       	in	r0, 0x3f	; 63
    3448:	f8 94       	cli
    344a:	de bf       	out	0x3e, r29	; 62
    344c:	0f be       	out	0x3f, r0	; 63
    344e:	cd bf       	out	0x3d, r28	; 61
    3450:	fe 01       	movw	r30, r28
    3452:	ff 96       	adiw	r30, 0x3f	; 63
    3454:	60 83       	st	Z, r22
    3456:	71 83       	std	Z+1, r23	; 0x01
    3458:	82 83       	std	Z+2, r24	; 0x02
    345a:	93 83       	std	Z+3, r25	; 0x03
	error_state_t Local_ErrorState = R_OK;
    345c:	81 e0       	ldi	r24, 0x01	; 1
    345e:	8e af       	std	Y+62, r24	; 0x3e
	// there other way to use array instead
	//u8 copy_u8Digit [4];

	u8 Local_u8Ones = Copy_u8Num%10;
    3460:	fe 01       	movw	r30, r28
    3462:	ff 96       	adiw	r30, 0x3f	; 63
    3464:	80 81       	ld	r24, Z
    3466:	91 81       	ldd	r25, Z+1	; 0x01
    3468:	a2 81       	ldd	r26, Z+2	; 0x02
    346a:	b3 81       	ldd	r27, Z+3	; 0x03
    346c:	2a e0       	ldi	r18, 0x0A	; 10
    346e:	30 e0       	ldi	r19, 0x00	; 0
    3470:	40 e0       	ldi	r20, 0x00	; 0
    3472:	50 e0       	ldi	r21, 0x00	; 0
    3474:	bc 01       	movw	r22, r24
    3476:	cd 01       	movw	r24, r26
    3478:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    347c:	dc 01       	movw	r26, r24
    347e:	cb 01       	movw	r24, r22
    3480:	8d af       	std	Y+61, r24	; 0x3d
	Copy_u8Num/=10;
    3482:	8e 01       	movw	r16, r28
    3484:	01 5c       	subi	r16, 0xC1	; 193
    3486:	1f 4f       	sbci	r17, 0xFF	; 255
    3488:	fe 01       	movw	r30, r28
    348a:	ff 96       	adiw	r30, 0x3f	; 63
    348c:	80 81       	ld	r24, Z
    348e:	91 81       	ldd	r25, Z+1	; 0x01
    3490:	a2 81       	ldd	r26, Z+2	; 0x02
    3492:	b3 81       	ldd	r27, Z+3	; 0x03
    3494:	2a e0       	ldi	r18, 0x0A	; 10
    3496:	30 e0       	ldi	r19, 0x00	; 0
    3498:	40 e0       	ldi	r20, 0x00	; 0
    349a:	50 e0       	ldi	r21, 0x00	; 0
    349c:	bc 01       	movw	r22, r24
    349e:	cd 01       	movw	r24, r26
    34a0:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    34a4:	da 01       	movw	r26, r20
    34a6:	c9 01       	movw	r24, r18
    34a8:	f8 01       	movw	r30, r16
    34aa:	80 83       	st	Z, r24
    34ac:	91 83       	std	Z+1, r25	; 0x01
    34ae:	a2 83       	std	Z+2, r26	; 0x02
    34b0:	b3 83       	std	Z+3, r27	; 0x03
	u8 Local_u8Tens = Copy_u8Num%10;
    34b2:	fe 01       	movw	r30, r28
    34b4:	ff 96       	adiw	r30, 0x3f	; 63
    34b6:	80 81       	ld	r24, Z
    34b8:	91 81       	ldd	r25, Z+1	; 0x01
    34ba:	a2 81       	ldd	r26, Z+2	; 0x02
    34bc:	b3 81       	ldd	r27, Z+3	; 0x03
    34be:	2a e0       	ldi	r18, 0x0A	; 10
    34c0:	30 e0       	ldi	r19, 0x00	; 0
    34c2:	40 e0       	ldi	r20, 0x00	; 0
    34c4:	50 e0       	ldi	r21, 0x00	; 0
    34c6:	bc 01       	movw	r22, r24
    34c8:	cd 01       	movw	r24, r26
    34ca:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    34ce:	dc 01       	movw	r26, r24
    34d0:	cb 01       	movw	r24, r22
    34d2:	8c af       	std	Y+60, r24	; 0x3c
	Copy_u8Num/=10;
    34d4:	8e 01       	movw	r16, r28
    34d6:	01 5c       	subi	r16, 0xC1	; 193
    34d8:	1f 4f       	sbci	r17, 0xFF	; 255
    34da:	fe 01       	movw	r30, r28
    34dc:	ff 96       	adiw	r30, 0x3f	; 63
    34de:	80 81       	ld	r24, Z
    34e0:	91 81       	ldd	r25, Z+1	; 0x01
    34e2:	a2 81       	ldd	r26, Z+2	; 0x02
    34e4:	b3 81       	ldd	r27, Z+3	; 0x03
    34e6:	2a e0       	ldi	r18, 0x0A	; 10
    34e8:	30 e0       	ldi	r19, 0x00	; 0
    34ea:	40 e0       	ldi	r20, 0x00	; 0
    34ec:	50 e0       	ldi	r21, 0x00	; 0
    34ee:	bc 01       	movw	r22, r24
    34f0:	cd 01       	movw	r24, r26
    34f2:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    34f6:	da 01       	movw	r26, r20
    34f8:	c9 01       	movw	r24, r18
    34fa:	f8 01       	movw	r30, r16
    34fc:	80 83       	st	Z, r24
    34fe:	91 83       	std	Z+1, r25	; 0x01
    3500:	a2 83       	std	Z+2, r26	; 0x02
    3502:	b3 83       	std	Z+3, r27	; 0x03
	u8 Local_u8Hundred = Copy_u8Num%10;
    3504:	fe 01       	movw	r30, r28
    3506:	ff 96       	adiw	r30, 0x3f	; 63
    3508:	80 81       	ld	r24, Z
    350a:	91 81       	ldd	r25, Z+1	; 0x01
    350c:	a2 81       	ldd	r26, Z+2	; 0x02
    350e:	b3 81       	ldd	r27, Z+3	; 0x03
    3510:	2a e0       	ldi	r18, 0x0A	; 10
    3512:	30 e0       	ldi	r19, 0x00	; 0
    3514:	40 e0       	ldi	r20, 0x00	; 0
    3516:	50 e0       	ldi	r21, 0x00	; 0
    3518:	bc 01       	movw	r22, r24
    351a:	cd 01       	movw	r24, r26
    351c:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    3520:	dc 01       	movw	r26, r24
    3522:	cb 01       	movw	r24, r22
    3524:	8b af       	std	Y+59, r24	; 0x3b
	Copy_u8Num/=10;
    3526:	8e 01       	movw	r16, r28
    3528:	01 5c       	subi	r16, 0xC1	; 193
    352a:	1f 4f       	sbci	r17, 0xFF	; 255
    352c:	fe 01       	movw	r30, r28
    352e:	ff 96       	adiw	r30, 0x3f	; 63
    3530:	80 81       	ld	r24, Z
    3532:	91 81       	ldd	r25, Z+1	; 0x01
    3534:	a2 81       	ldd	r26, Z+2	; 0x02
    3536:	b3 81       	ldd	r27, Z+3	; 0x03
    3538:	2a e0       	ldi	r18, 0x0A	; 10
    353a:	30 e0       	ldi	r19, 0x00	; 0
    353c:	40 e0       	ldi	r20, 0x00	; 0
    353e:	50 e0       	ldi	r21, 0x00	; 0
    3540:	bc 01       	movw	r22, r24
    3542:	cd 01       	movw	r24, r26
    3544:	0e 94 dc 2c 	call	0x59b8	; 0x59b8 <__udivmodsi4>
    3548:	da 01       	movw	r26, r20
    354a:	c9 01       	movw	r24, r18
    354c:	f8 01       	movw	r30, r16
    354e:	80 83       	st	Z, r24
    3550:	91 83       	std	Z+1, r25	; 0x01
    3552:	a2 83       	std	Z+2, r26	; 0x02
    3554:	b3 83       	std	Z+3, r27	; 0x03
	u8 Local_u8Thousand = Copy_u8Num;
    3556:	fe 01       	movw	r30, r28
    3558:	ff 96       	adiw	r30, 0x3f	; 63
    355a:	80 81       	ld	r24, Z
    355c:	8a af       	std	Y+58, r24	; 0x3a

	u8 Local_u8BlinkCounter = 0;
    355e:	19 ae       	std	Y+57, r1	; 0x39
	for (Local_u8BlinkCounter = 0; Local_u8BlinkCounter<60; Local_u8BlinkCounter++)
    3560:	19 ae       	std	Y+57, r1	; 0x39
    3562:	3b c2       	rjmp	.+1142   	; 0x39da <HSSD_DisplayBlink+0x5a4>
	{
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_LOW);
    3564:	80 e0       	ldi	r24, 0x00	; 0
    3566:	63 e0       	ldi	r22, 0x03	; 3
    3568:	40 e0       	ldi	r20, 0x00	; 0
    356a:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_HIGH);
    356e:	80 e0       	ldi	r24, 0x00	; 0
    3570:	62 e0       	ldi	r22, 0x02	; 2
    3572:	41 e0       	ldi	r20, 0x01	; 1
    3574:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
    3578:	81 e0       	ldi	r24, 0x01	; 1
    357a:	65 e0       	ldi	r22, 0x05	; 5
    357c:	41 e0       	ldi	r20, 0x01	; 1
    357e:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
    3582:	81 e0       	ldi	r24, 0x01	; 1
    3584:	66 e0       	ldi	r22, 0x06	; 6
    3586:	41 e0       	ldi	r20, 0x01	; 1
    3588:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		HSSD_WriteData(Local_u8Ones);
    358c:	8d ad       	ldd	r24, Y+61	; 0x3d
    358e:	0e 94 e7 19 	call	0x33ce	; 0x33ce <HSSD_WriteData>
    3592:	80 e0       	ldi	r24, 0x00	; 0
    3594:	90 e0       	ldi	r25, 0x00	; 0
    3596:	a0 ea       	ldi	r26, 0xA0	; 160
    3598:	b0 e4       	ldi	r27, 0x40	; 64
    359a:	8d ab       	std	Y+53, r24	; 0x35
    359c:	9e ab       	std	Y+54, r25	; 0x36
    359e:	af ab       	std	Y+55, r26	; 0x37
    35a0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    35a2:	6d a9       	ldd	r22, Y+53	; 0x35
    35a4:	7e a9       	ldd	r23, Y+54	; 0x36
    35a6:	8f a9       	ldd	r24, Y+55	; 0x37
    35a8:	98 ad       	ldd	r25, Y+56	; 0x38
    35aa:	20 e0       	ldi	r18, 0x00	; 0
    35ac:	30 e0       	ldi	r19, 0x00	; 0
    35ae:	4a e7       	ldi	r20, 0x7A	; 122
    35b0:	55 e4       	ldi	r21, 0x45	; 69
    35b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35b6:	dc 01       	movw	r26, r24
    35b8:	cb 01       	movw	r24, r22
    35ba:	89 ab       	std	Y+49, r24	; 0x31
    35bc:	9a ab       	std	Y+50, r25	; 0x32
    35be:	ab ab       	std	Y+51, r26	; 0x33
    35c0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    35c2:	69 a9       	ldd	r22, Y+49	; 0x31
    35c4:	7a a9       	ldd	r23, Y+50	; 0x32
    35c6:	8b a9       	ldd	r24, Y+51	; 0x33
    35c8:	9c a9       	ldd	r25, Y+52	; 0x34
    35ca:	20 e0       	ldi	r18, 0x00	; 0
    35cc:	30 e0       	ldi	r19, 0x00	; 0
    35ce:	40 e8       	ldi	r20, 0x80	; 128
    35d0:	5f e3       	ldi	r21, 0x3F	; 63
    35d2:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    35d6:	88 23       	and	r24, r24
    35d8:	2c f4       	brge	.+10     	; 0x35e4 <HSSD_DisplayBlink+0x1ae>
		__ticks = 1;
    35da:	81 e0       	ldi	r24, 0x01	; 1
    35dc:	90 e0       	ldi	r25, 0x00	; 0
    35de:	98 ab       	std	Y+48, r25	; 0x30
    35e0:	8f a7       	std	Y+47, r24	; 0x2f
    35e2:	3f c0       	rjmp	.+126    	; 0x3662 <HSSD_DisplayBlink+0x22c>
	else if (__tmp > 65535)
    35e4:	69 a9       	ldd	r22, Y+49	; 0x31
    35e6:	7a a9       	ldd	r23, Y+50	; 0x32
    35e8:	8b a9       	ldd	r24, Y+51	; 0x33
    35ea:	9c a9       	ldd	r25, Y+52	; 0x34
    35ec:	20 e0       	ldi	r18, 0x00	; 0
    35ee:	3f ef       	ldi	r19, 0xFF	; 255
    35f0:	4f e7       	ldi	r20, 0x7F	; 127
    35f2:	57 e4       	ldi	r21, 0x47	; 71
    35f4:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    35f8:	18 16       	cp	r1, r24
    35fa:	4c f5       	brge	.+82     	; 0x364e <HSSD_DisplayBlink+0x218>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35fc:	6d a9       	ldd	r22, Y+53	; 0x35
    35fe:	7e a9       	ldd	r23, Y+54	; 0x36
    3600:	8f a9       	ldd	r24, Y+55	; 0x37
    3602:	98 ad       	ldd	r25, Y+56	; 0x38
    3604:	20 e0       	ldi	r18, 0x00	; 0
    3606:	30 e0       	ldi	r19, 0x00	; 0
    3608:	40 e2       	ldi	r20, 0x20	; 32
    360a:	51 e4       	ldi	r21, 0x41	; 65
    360c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3610:	dc 01       	movw	r26, r24
    3612:	cb 01       	movw	r24, r22
    3614:	bc 01       	movw	r22, r24
    3616:	cd 01       	movw	r24, r26
    3618:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    361c:	dc 01       	movw	r26, r24
    361e:	cb 01       	movw	r24, r22
    3620:	98 ab       	std	Y+48, r25	; 0x30
    3622:	8f a7       	std	Y+47, r24	; 0x2f
    3624:	0f c0       	rjmp	.+30     	; 0x3644 <HSSD_DisplayBlink+0x20e>
    3626:	80 e9       	ldi	r24, 0x90	; 144
    3628:	91 e0       	ldi	r25, 0x01	; 1
    362a:	9e a7       	std	Y+46, r25	; 0x2e
    362c:	8d a7       	std	Y+45, r24	; 0x2d
    362e:	8d a5       	ldd	r24, Y+45	; 0x2d
    3630:	9e a5       	ldd	r25, Y+46	; 0x2e
    3632:	01 97       	sbiw	r24, 0x01	; 1
    3634:	f1 f7       	brne	.-4      	; 0x3632 <HSSD_DisplayBlink+0x1fc>
    3636:	9e a7       	std	Y+46, r25	; 0x2e
    3638:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    363a:	8f a5       	ldd	r24, Y+47	; 0x2f
    363c:	98 a9       	ldd	r25, Y+48	; 0x30
    363e:	01 97       	sbiw	r24, 0x01	; 1
    3640:	98 ab       	std	Y+48, r25	; 0x30
    3642:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3644:	8f a5       	ldd	r24, Y+47	; 0x2f
    3646:	98 a9       	ldd	r25, Y+48	; 0x30
    3648:	00 97       	sbiw	r24, 0x00	; 0
    364a:	69 f7       	brne	.-38     	; 0x3626 <HSSD_DisplayBlink+0x1f0>
    364c:	14 c0       	rjmp	.+40     	; 0x3676 <HSSD_DisplayBlink+0x240>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    364e:	69 a9       	ldd	r22, Y+49	; 0x31
    3650:	7a a9       	ldd	r23, Y+50	; 0x32
    3652:	8b a9       	ldd	r24, Y+51	; 0x33
    3654:	9c a9       	ldd	r25, Y+52	; 0x34
    3656:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    365a:	dc 01       	movw	r26, r24
    365c:	cb 01       	movw	r24, r22
    365e:	98 ab       	std	Y+48, r25	; 0x30
    3660:	8f a7       	std	Y+47, r24	; 0x2f
    3662:	8f a5       	ldd	r24, Y+47	; 0x2f
    3664:	98 a9       	ldd	r25, Y+48	; 0x30
    3666:	9c a7       	std	Y+44, r25	; 0x2c
    3668:	8b a7       	std	Y+43, r24	; 0x2b
    366a:	8b a5       	ldd	r24, Y+43	; 0x2b
    366c:	9c a5       	ldd	r25, Y+44	; 0x2c
    366e:	01 97       	sbiw	r24, 0x01	; 1
    3670:	f1 f7       	brne	.-4      	; 0x366e <HSSD_DisplayBlink+0x238>
    3672:	9c a7       	std	Y+44, r25	; 0x2c
    3674:	8b a7       	std	Y+43, r24	; 0x2b

		_delay_ms(5);

		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_HIGH);
    3676:	80 e0       	ldi	r24, 0x00	; 0
    3678:	63 e0       	ldi	r22, 0x03	; 3
    367a:	41 e0       	ldi	r20, 0x01	; 1
    367c:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_LOW);
    3680:	80 e0       	ldi	r24, 0x00	; 0
    3682:	62 e0       	ldi	r22, 0x02	; 2
    3684:	40 e0       	ldi	r20, 0x00	; 0
    3686:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
    368a:	81 e0       	ldi	r24, 0x01	; 1
    368c:	65 e0       	ldi	r22, 0x05	; 5
    368e:	41 e0       	ldi	r20, 0x01	; 1
    3690:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
    3694:	81 e0       	ldi	r24, 0x01	; 1
    3696:	66 e0       	ldi	r22, 0x06	; 6
    3698:	41 e0       	ldi	r20, 0x01	; 1
    369a:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		HSSD_WriteData(Local_u8Tens);
    369e:	8c ad       	ldd	r24, Y+60	; 0x3c
    36a0:	0e 94 e7 19 	call	0x33ce	; 0x33ce <HSSD_WriteData>
    36a4:	80 e0       	ldi	r24, 0x00	; 0
    36a6:	90 e0       	ldi	r25, 0x00	; 0
    36a8:	a0 ea       	ldi	r26, 0xA0	; 160
    36aa:	b0 e4       	ldi	r27, 0x40	; 64
    36ac:	8f a3       	std	Y+39, r24	; 0x27
    36ae:	98 a7       	std	Y+40, r25	; 0x28
    36b0:	a9 a7       	std	Y+41, r26	; 0x29
    36b2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36b4:	6f a1       	ldd	r22, Y+39	; 0x27
    36b6:	78 a5       	ldd	r23, Y+40	; 0x28
    36b8:	89 a5       	ldd	r24, Y+41	; 0x29
    36ba:	9a a5       	ldd	r25, Y+42	; 0x2a
    36bc:	20 e0       	ldi	r18, 0x00	; 0
    36be:	30 e0       	ldi	r19, 0x00	; 0
    36c0:	4a e7       	ldi	r20, 0x7A	; 122
    36c2:	55 e4       	ldi	r21, 0x45	; 69
    36c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36c8:	dc 01       	movw	r26, r24
    36ca:	cb 01       	movw	r24, r22
    36cc:	8b a3       	std	Y+35, r24	; 0x23
    36ce:	9c a3       	std	Y+36, r25	; 0x24
    36d0:	ad a3       	std	Y+37, r26	; 0x25
    36d2:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    36d4:	6b a1       	ldd	r22, Y+35	; 0x23
    36d6:	7c a1       	ldd	r23, Y+36	; 0x24
    36d8:	8d a1       	ldd	r24, Y+37	; 0x25
    36da:	9e a1       	ldd	r25, Y+38	; 0x26
    36dc:	20 e0       	ldi	r18, 0x00	; 0
    36de:	30 e0       	ldi	r19, 0x00	; 0
    36e0:	40 e8       	ldi	r20, 0x80	; 128
    36e2:	5f e3       	ldi	r21, 0x3F	; 63
    36e4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    36e8:	88 23       	and	r24, r24
    36ea:	2c f4       	brge	.+10     	; 0x36f6 <HSSD_DisplayBlink+0x2c0>
		__ticks = 1;
    36ec:	81 e0       	ldi	r24, 0x01	; 1
    36ee:	90 e0       	ldi	r25, 0x00	; 0
    36f0:	9a a3       	std	Y+34, r25	; 0x22
    36f2:	89 a3       	std	Y+33, r24	; 0x21
    36f4:	3f c0       	rjmp	.+126    	; 0x3774 <HSSD_DisplayBlink+0x33e>
	else if (__tmp > 65535)
    36f6:	6b a1       	ldd	r22, Y+35	; 0x23
    36f8:	7c a1       	ldd	r23, Y+36	; 0x24
    36fa:	8d a1       	ldd	r24, Y+37	; 0x25
    36fc:	9e a1       	ldd	r25, Y+38	; 0x26
    36fe:	20 e0       	ldi	r18, 0x00	; 0
    3700:	3f ef       	ldi	r19, 0xFF	; 255
    3702:	4f e7       	ldi	r20, 0x7F	; 127
    3704:	57 e4       	ldi	r21, 0x47	; 71
    3706:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    370a:	18 16       	cp	r1, r24
    370c:	4c f5       	brge	.+82     	; 0x3760 <HSSD_DisplayBlink+0x32a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    370e:	6f a1       	ldd	r22, Y+39	; 0x27
    3710:	78 a5       	ldd	r23, Y+40	; 0x28
    3712:	89 a5       	ldd	r24, Y+41	; 0x29
    3714:	9a a5       	ldd	r25, Y+42	; 0x2a
    3716:	20 e0       	ldi	r18, 0x00	; 0
    3718:	30 e0       	ldi	r19, 0x00	; 0
    371a:	40 e2       	ldi	r20, 0x20	; 32
    371c:	51 e4       	ldi	r21, 0x41	; 65
    371e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3722:	dc 01       	movw	r26, r24
    3724:	cb 01       	movw	r24, r22
    3726:	bc 01       	movw	r22, r24
    3728:	cd 01       	movw	r24, r26
    372a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    372e:	dc 01       	movw	r26, r24
    3730:	cb 01       	movw	r24, r22
    3732:	9a a3       	std	Y+34, r25	; 0x22
    3734:	89 a3       	std	Y+33, r24	; 0x21
    3736:	0f c0       	rjmp	.+30     	; 0x3756 <HSSD_DisplayBlink+0x320>
    3738:	80 e9       	ldi	r24, 0x90	; 144
    373a:	91 e0       	ldi	r25, 0x01	; 1
    373c:	98 a3       	std	Y+32, r25	; 0x20
    373e:	8f 8f       	std	Y+31, r24	; 0x1f
    3740:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3742:	98 a1       	ldd	r25, Y+32	; 0x20
    3744:	01 97       	sbiw	r24, 0x01	; 1
    3746:	f1 f7       	brne	.-4      	; 0x3744 <HSSD_DisplayBlink+0x30e>
    3748:	98 a3       	std	Y+32, r25	; 0x20
    374a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    374c:	89 a1       	ldd	r24, Y+33	; 0x21
    374e:	9a a1       	ldd	r25, Y+34	; 0x22
    3750:	01 97       	sbiw	r24, 0x01	; 1
    3752:	9a a3       	std	Y+34, r25	; 0x22
    3754:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3756:	89 a1       	ldd	r24, Y+33	; 0x21
    3758:	9a a1       	ldd	r25, Y+34	; 0x22
    375a:	00 97       	sbiw	r24, 0x00	; 0
    375c:	69 f7       	brne	.-38     	; 0x3738 <HSSD_DisplayBlink+0x302>
    375e:	14 c0       	rjmp	.+40     	; 0x3788 <HSSD_DisplayBlink+0x352>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3760:	6b a1       	ldd	r22, Y+35	; 0x23
    3762:	7c a1       	ldd	r23, Y+36	; 0x24
    3764:	8d a1       	ldd	r24, Y+37	; 0x25
    3766:	9e a1       	ldd	r25, Y+38	; 0x26
    3768:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    376c:	dc 01       	movw	r26, r24
    376e:	cb 01       	movw	r24, r22
    3770:	9a a3       	std	Y+34, r25	; 0x22
    3772:	89 a3       	std	Y+33, r24	; 0x21
    3774:	89 a1       	ldd	r24, Y+33	; 0x21
    3776:	9a a1       	ldd	r25, Y+34	; 0x22
    3778:	9e 8f       	std	Y+30, r25	; 0x1e
    377a:	8d 8f       	std	Y+29, r24	; 0x1d
    377c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    377e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3780:	01 97       	sbiw	r24, 0x01	; 1
    3782:	f1 f7       	brne	.-4      	; 0x3780 <HSSD_DisplayBlink+0x34a>
    3784:	9e 8f       	std	Y+30, r25	; 0x1e
    3786:	8d 8f       	std	Y+29, r24	; 0x1d

		_delay_ms(5);

		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_HIGH);
    3788:	80 e0       	ldi	r24, 0x00	; 0
    378a:	63 e0       	ldi	r22, 0x03	; 3
    378c:	41 e0       	ldi	r20, 0x01	; 1
    378e:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_HIGH);
    3792:	80 e0       	ldi	r24, 0x00	; 0
    3794:	62 e0       	ldi	r22, 0x02	; 2
    3796:	41 e0       	ldi	r20, 0x01	; 1
    3798:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_LOW);
    379c:	81 e0       	ldi	r24, 0x01	; 1
    379e:	65 e0       	ldi	r22, 0x05	; 5
    37a0:	40 e0       	ldi	r20, 0x00	; 0
    37a2:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
    37a6:	81 e0       	ldi	r24, 0x01	; 1
    37a8:	66 e0       	ldi	r22, 0x06	; 6
    37aa:	41 e0       	ldi	r20, 0x01	; 1
    37ac:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		HSSD_WriteData(Local_u8Hundred);
    37b0:	8b ad       	ldd	r24, Y+59	; 0x3b
    37b2:	0e 94 e7 19 	call	0x33ce	; 0x33ce <HSSD_WriteData>
    37b6:	80 e0       	ldi	r24, 0x00	; 0
    37b8:	90 e0       	ldi	r25, 0x00	; 0
    37ba:	a0 ea       	ldi	r26, 0xA0	; 160
    37bc:	b0 e4       	ldi	r27, 0x40	; 64
    37be:	89 8f       	std	Y+25, r24	; 0x19
    37c0:	9a 8f       	std	Y+26, r25	; 0x1a
    37c2:	ab 8f       	std	Y+27, r26	; 0x1b
    37c4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    37c6:	69 8d       	ldd	r22, Y+25	; 0x19
    37c8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    37ca:	8b 8d       	ldd	r24, Y+27	; 0x1b
    37cc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    37ce:	20 e0       	ldi	r18, 0x00	; 0
    37d0:	30 e0       	ldi	r19, 0x00	; 0
    37d2:	4a e7       	ldi	r20, 0x7A	; 122
    37d4:	55 e4       	ldi	r21, 0x45	; 69
    37d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37da:	dc 01       	movw	r26, r24
    37dc:	cb 01       	movw	r24, r22
    37de:	8d 8b       	std	Y+21, r24	; 0x15
    37e0:	9e 8b       	std	Y+22, r25	; 0x16
    37e2:	af 8b       	std	Y+23, r26	; 0x17
    37e4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    37e6:	6d 89       	ldd	r22, Y+21	; 0x15
    37e8:	7e 89       	ldd	r23, Y+22	; 0x16
    37ea:	8f 89       	ldd	r24, Y+23	; 0x17
    37ec:	98 8d       	ldd	r25, Y+24	; 0x18
    37ee:	20 e0       	ldi	r18, 0x00	; 0
    37f0:	30 e0       	ldi	r19, 0x00	; 0
    37f2:	40 e8       	ldi	r20, 0x80	; 128
    37f4:	5f e3       	ldi	r21, 0x3F	; 63
    37f6:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    37fa:	88 23       	and	r24, r24
    37fc:	2c f4       	brge	.+10     	; 0x3808 <HSSD_DisplayBlink+0x3d2>
		__ticks = 1;
    37fe:	81 e0       	ldi	r24, 0x01	; 1
    3800:	90 e0       	ldi	r25, 0x00	; 0
    3802:	9c 8b       	std	Y+20, r25	; 0x14
    3804:	8b 8b       	std	Y+19, r24	; 0x13
    3806:	3f c0       	rjmp	.+126    	; 0x3886 <HSSD_DisplayBlink+0x450>
	else if (__tmp > 65535)
    3808:	6d 89       	ldd	r22, Y+21	; 0x15
    380a:	7e 89       	ldd	r23, Y+22	; 0x16
    380c:	8f 89       	ldd	r24, Y+23	; 0x17
    380e:	98 8d       	ldd	r25, Y+24	; 0x18
    3810:	20 e0       	ldi	r18, 0x00	; 0
    3812:	3f ef       	ldi	r19, 0xFF	; 255
    3814:	4f e7       	ldi	r20, 0x7F	; 127
    3816:	57 e4       	ldi	r21, 0x47	; 71
    3818:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    381c:	18 16       	cp	r1, r24
    381e:	4c f5       	brge	.+82     	; 0x3872 <HSSD_DisplayBlink+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3820:	69 8d       	ldd	r22, Y+25	; 0x19
    3822:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3824:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3826:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3828:	20 e0       	ldi	r18, 0x00	; 0
    382a:	30 e0       	ldi	r19, 0x00	; 0
    382c:	40 e2       	ldi	r20, 0x20	; 32
    382e:	51 e4       	ldi	r21, 0x41	; 65
    3830:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3834:	dc 01       	movw	r26, r24
    3836:	cb 01       	movw	r24, r22
    3838:	bc 01       	movw	r22, r24
    383a:	cd 01       	movw	r24, r26
    383c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3840:	dc 01       	movw	r26, r24
    3842:	cb 01       	movw	r24, r22
    3844:	9c 8b       	std	Y+20, r25	; 0x14
    3846:	8b 8b       	std	Y+19, r24	; 0x13
    3848:	0f c0       	rjmp	.+30     	; 0x3868 <HSSD_DisplayBlink+0x432>
    384a:	80 e9       	ldi	r24, 0x90	; 144
    384c:	91 e0       	ldi	r25, 0x01	; 1
    384e:	9a 8b       	std	Y+18, r25	; 0x12
    3850:	89 8b       	std	Y+17, r24	; 0x11
    3852:	89 89       	ldd	r24, Y+17	; 0x11
    3854:	9a 89       	ldd	r25, Y+18	; 0x12
    3856:	01 97       	sbiw	r24, 0x01	; 1
    3858:	f1 f7       	brne	.-4      	; 0x3856 <HSSD_DisplayBlink+0x420>
    385a:	9a 8b       	std	Y+18, r25	; 0x12
    385c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    385e:	8b 89       	ldd	r24, Y+19	; 0x13
    3860:	9c 89       	ldd	r25, Y+20	; 0x14
    3862:	01 97       	sbiw	r24, 0x01	; 1
    3864:	9c 8b       	std	Y+20, r25	; 0x14
    3866:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3868:	8b 89       	ldd	r24, Y+19	; 0x13
    386a:	9c 89       	ldd	r25, Y+20	; 0x14
    386c:	00 97       	sbiw	r24, 0x00	; 0
    386e:	69 f7       	brne	.-38     	; 0x384a <HSSD_DisplayBlink+0x414>
    3870:	14 c0       	rjmp	.+40     	; 0x389a <HSSD_DisplayBlink+0x464>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3872:	6d 89       	ldd	r22, Y+21	; 0x15
    3874:	7e 89       	ldd	r23, Y+22	; 0x16
    3876:	8f 89       	ldd	r24, Y+23	; 0x17
    3878:	98 8d       	ldd	r25, Y+24	; 0x18
    387a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    387e:	dc 01       	movw	r26, r24
    3880:	cb 01       	movw	r24, r22
    3882:	9c 8b       	std	Y+20, r25	; 0x14
    3884:	8b 8b       	std	Y+19, r24	; 0x13
    3886:	8b 89       	ldd	r24, Y+19	; 0x13
    3888:	9c 89       	ldd	r25, Y+20	; 0x14
    388a:	98 8b       	std	Y+16, r25	; 0x10
    388c:	8f 87       	std	Y+15, r24	; 0x0f
    388e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3890:	98 89       	ldd	r25, Y+16	; 0x10
    3892:	01 97       	sbiw	r24, 0x01	; 1
    3894:	f1 f7       	brne	.-4      	; 0x3892 <HSSD_DisplayBlink+0x45c>
    3896:	98 8b       	std	Y+16, r25	; 0x10
    3898:	8f 87       	std	Y+15, r24	; 0x0f
		
		_delay_ms(5);
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_HIGH);
    389a:	80 e0       	ldi	r24, 0x00	; 0
    389c:	63 e0       	ldi	r22, 0x03	; 3
    389e:	41 e0       	ldi	r20, 0x01	; 1
    38a0:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_HIGH);
    38a4:	80 e0       	ldi	r24, 0x00	; 0
    38a6:	62 e0       	ldi	r22, 0x02	; 2
    38a8:	41 e0       	ldi	r20, 0x01	; 1
    38aa:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
    38ae:	81 e0       	ldi	r24, 0x01	; 1
    38b0:	65 e0       	ldi	r22, 0x05	; 5
    38b2:	41 e0       	ldi	r20, 0x01	; 1
    38b4:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_LOW);
    38b8:	81 e0       	ldi	r24, 0x01	; 1
    38ba:	66 e0       	ldi	r22, 0x06	; 6
    38bc:	40 e0       	ldi	r20, 0x00	; 0
    38be:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		HSSD_WriteData(Local_u8Thousand);
    38c2:	8a ad       	ldd	r24, Y+58	; 0x3a
    38c4:	0e 94 e7 19 	call	0x33ce	; 0x33ce <HSSD_WriteData>
    38c8:	80 e0       	ldi	r24, 0x00	; 0
    38ca:	90 e0       	ldi	r25, 0x00	; 0
    38cc:	a0 ea       	ldi	r26, 0xA0	; 160
    38ce:	b0 e4       	ldi	r27, 0x40	; 64
    38d0:	8b 87       	std	Y+11, r24	; 0x0b
    38d2:	9c 87       	std	Y+12, r25	; 0x0c
    38d4:	ad 87       	std	Y+13, r26	; 0x0d
    38d6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    38d8:	6b 85       	ldd	r22, Y+11	; 0x0b
    38da:	7c 85       	ldd	r23, Y+12	; 0x0c
    38dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    38de:	9e 85       	ldd	r25, Y+14	; 0x0e
    38e0:	20 e0       	ldi	r18, 0x00	; 0
    38e2:	30 e0       	ldi	r19, 0x00	; 0
    38e4:	4a e7       	ldi	r20, 0x7A	; 122
    38e6:	55 e4       	ldi	r21, 0x45	; 69
    38e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38ec:	dc 01       	movw	r26, r24
    38ee:	cb 01       	movw	r24, r22
    38f0:	8f 83       	std	Y+7, r24	; 0x07
    38f2:	98 87       	std	Y+8, r25	; 0x08
    38f4:	a9 87       	std	Y+9, r26	; 0x09
    38f6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    38f8:	6f 81       	ldd	r22, Y+7	; 0x07
    38fa:	78 85       	ldd	r23, Y+8	; 0x08
    38fc:	89 85       	ldd	r24, Y+9	; 0x09
    38fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    3900:	20 e0       	ldi	r18, 0x00	; 0
    3902:	30 e0       	ldi	r19, 0x00	; 0
    3904:	40 e8       	ldi	r20, 0x80	; 128
    3906:	5f e3       	ldi	r21, 0x3F	; 63
    3908:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    390c:	88 23       	and	r24, r24
    390e:	2c f4       	brge	.+10     	; 0x391a <HSSD_DisplayBlink+0x4e4>
		__ticks = 1;
    3910:	81 e0       	ldi	r24, 0x01	; 1
    3912:	90 e0       	ldi	r25, 0x00	; 0
    3914:	9e 83       	std	Y+6, r25	; 0x06
    3916:	8d 83       	std	Y+5, r24	; 0x05
    3918:	3f c0       	rjmp	.+126    	; 0x3998 <HSSD_DisplayBlink+0x562>
	else if (__tmp > 65535)
    391a:	6f 81       	ldd	r22, Y+7	; 0x07
    391c:	78 85       	ldd	r23, Y+8	; 0x08
    391e:	89 85       	ldd	r24, Y+9	; 0x09
    3920:	9a 85       	ldd	r25, Y+10	; 0x0a
    3922:	20 e0       	ldi	r18, 0x00	; 0
    3924:	3f ef       	ldi	r19, 0xFF	; 255
    3926:	4f e7       	ldi	r20, 0x7F	; 127
    3928:	57 e4       	ldi	r21, 0x47	; 71
    392a:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    392e:	18 16       	cp	r1, r24
    3930:	4c f5       	brge	.+82     	; 0x3984 <HSSD_DisplayBlink+0x54e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3932:	6b 85       	ldd	r22, Y+11	; 0x0b
    3934:	7c 85       	ldd	r23, Y+12	; 0x0c
    3936:	8d 85       	ldd	r24, Y+13	; 0x0d
    3938:	9e 85       	ldd	r25, Y+14	; 0x0e
    393a:	20 e0       	ldi	r18, 0x00	; 0
    393c:	30 e0       	ldi	r19, 0x00	; 0
    393e:	40 e2       	ldi	r20, 0x20	; 32
    3940:	51 e4       	ldi	r21, 0x41	; 65
    3942:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3946:	dc 01       	movw	r26, r24
    3948:	cb 01       	movw	r24, r22
    394a:	bc 01       	movw	r22, r24
    394c:	cd 01       	movw	r24, r26
    394e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3952:	dc 01       	movw	r26, r24
    3954:	cb 01       	movw	r24, r22
    3956:	9e 83       	std	Y+6, r25	; 0x06
    3958:	8d 83       	std	Y+5, r24	; 0x05
    395a:	0f c0       	rjmp	.+30     	; 0x397a <HSSD_DisplayBlink+0x544>
    395c:	80 e9       	ldi	r24, 0x90	; 144
    395e:	91 e0       	ldi	r25, 0x01	; 1
    3960:	9c 83       	std	Y+4, r25	; 0x04
    3962:	8b 83       	std	Y+3, r24	; 0x03
    3964:	8b 81       	ldd	r24, Y+3	; 0x03
    3966:	9c 81       	ldd	r25, Y+4	; 0x04
    3968:	01 97       	sbiw	r24, 0x01	; 1
    396a:	f1 f7       	brne	.-4      	; 0x3968 <HSSD_DisplayBlink+0x532>
    396c:	9c 83       	std	Y+4, r25	; 0x04
    396e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3970:	8d 81       	ldd	r24, Y+5	; 0x05
    3972:	9e 81       	ldd	r25, Y+6	; 0x06
    3974:	01 97       	sbiw	r24, 0x01	; 1
    3976:	9e 83       	std	Y+6, r25	; 0x06
    3978:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    397a:	8d 81       	ldd	r24, Y+5	; 0x05
    397c:	9e 81       	ldd	r25, Y+6	; 0x06
    397e:	00 97       	sbiw	r24, 0x00	; 0
    3980:	69 f7       	brne	.-38     	; 0x395c <HSSD_DisplayBlink+0x526>
    3982:	14 c0       	rjmp	.+40     	; 0x39ac <HSSD_DisplayBlink+0x576>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3984:	6f 81       	ldd	r22, Y+7	; 0x07
    3986:	78 85       	ldd	r23, Y+8	; 0x08
    3988:	89 85       	ldd	r24, Y+9	; 0x09
    398a:	9a 85       	ldd	r25, Y+10	; 0x0a
    398c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3990:	dc 01       	movw	r26, r24
    3992:	cb 01       	movw	r24, r22
    3994:	9e 83       	std	Y+6, r25	; 0x06
    3996:	8d 83       	std	Y+5, r24	; 0x05
    3998:	8d 81       	ldd	r24, Y+5	; 0x05
    399a:	9e 81       	ldd	r25, Y+6	; 0x06
    399c:	9a 83       	std	Y+2, r25	; 0x02
    399e:	89 83       	std	Y+1, r24	; 0x01
    39a0:	89 81       	ldd	r24, Y+1	; 0x01
    39a2:	9a 81       	ldd	r25, Y+2	; 0x02
    39a4:	01 97       	sbiw	r24, 0x01	; 1
    39a6:	f1 f7       	brne	.-4      	; 0x39a4 <HSSD_DisplayBlink+0x56e>
    39a8:	9a 83       	std	Y+2, r25	; 0x02
    39aa:	89 83       	std	Y+1, r24	; 0x01
		
		_delay_ms(5);
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_HIGH);
    39ac:	80 e0       	ldi	r24, 0x00	; 0
    39ae:	63 e0       	ldi	r22, 0x03	; 3
    39b0:	41 e0       	ldi	r20, 0x01	; 1
    39b2:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_HIGH);
    39b6:	80 e0       	ldi	r24, 0x00	; 0
    39b8:	62 e0       	ldi	r22, 0x02	; 2
    39ba:	41 e0       	ldi	r20, 0x01	; 1
    39bc:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
    39c0:	81 e0       	ldi	r24, 0x01	; 1
    39c2:	65 e0       	ldi	r22, 0x05	; 5
    39c4:	41 e0       	ldi	r20, 0x01	; 1
    39c6:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
    39ca:	81 e0       	ldi	r24, 0x01	; 1
    39cc:	66 e0       	ldi	r22, 0x06	; 6
    39ce:	41 e0       	ldi	r20, 0x01	; 1
    39d0:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	u8 Local_u8Hundred = Copy_u8Num%10;
	Copy_u8Num/=10;
	u8 Local_u8Thousand = Copy_u8Num;

	u8 Local_u8BlinkCounter = 0;
	for (Local_u8BlinkCounter = 0; Local_u8BlinkCounter<60; Local_u8BlinkCounter++)
    39d4:	89 ad       	ldd	r24, Y+57	; 0x39
    39d6:	8f 5f       	subi	r24, 0xFF	; 255
    39d8:	89 af       	std	Y+57, r24	; 0x39
    39da:	89 ad       	ldd	r24, Y+57	; 0x39
    39dc:	8c 33       	cpi	r24, 0x3C	; 60
    39de:	08 f4       	brcc	.+2      	; 0x39e2 <HSSD_DisplayBlink+0x5ac>
    39e0:	c1 cd       	rjmp	.-1150   	; 0x3564 <HSSD_DisplayBlink+0x12e>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
		
	}
	
	return Local_ErrorState;
    39e2:	8e ad       	ldd	r24, Y+62	; 0x3e
}
    39e4:	ce 5b       	subi	r28, 0xBE	; 190
    39e6:	df 4f       	sbci	r29, 0xFF	; 255
    39e8:	0f b6       	in	r0, 0x3f	; 63
    39ea:	f8 94       	cli
    39ec:	de bf       	out	0x3e, r29	; 62
    39ee:	0f be       	out	0x3f, r0	; 63
    39f0:	cd bf       	out	0x3d, r28	; 61
    39f2:	cf 91       	pop	r28
    39f4:	df 91       	pop	r29
    39f6:	1f 91       	pop	r17
    39f8:	0f 91       	pop	r16
    39fa:	08 95       	ret

000039fc <HRTC_voidInit>:


// Function prototypes for RTC operations

// Initialize the RTC
void HRTC_voidInit(void){
    39fc:	df 93       	push	r29
    39fe:	cf 93       	push	r28
    3a00:	cd b7       	in	r28, 0x3d	; 61
    3a02:	de b7       	in	r29, 0x3e	; 62
	// Initialize TWI with the required speed 100kHz:
	TWI_Init(_100KBPS);
    3a04:	81 e0       	ldi	r24, 0x01	; 1
    3a06:	0e 94 80 09 	call	0x1300	; 0x1300 <TWI_Init>

}
    3a0a:	cf 91       	pop	r28
    3a0c:	df 91       	pop	r29
    3a0e:	08 95       	ret

00003a10 <HRTC_voidSetTime>:

// Set the time on the RTC
TWI_ErrStatus HRTC_voidSetTime(u8 hours, u8 minutes, u8 seconds, u8 am_pm_24){
    3a10:	df 93       	push	r29
    3a12:	cf 93       	push	r28
    3a14:	cd b7       	in	r28, 0x3d	; 61
    3a16:	de b7       	in	r29, 0x3e	; 62
    3a18:	28 97       	sbiw	r28, 0x08	; 8
    3a1a:	0f b6       	in	r0, 0x3f	; 63
    3a1c:	f8 94       	cli
    3a1e:	de bf       	out	0x3e, r29	; 62
    3a20:	0f be       	out	0x3f, r0	; 63
    3a22:	cd bf       	out	0x3d, r28	; 61
    3a24:	8c 83       	std	Y+4, r24	; 0x04
    3a26:	6d 83       	std	Y+5, r22	; 0x05
    3a28:	4e 83       	std	Y+6, r20	; 0x06
    3a2a:	2f 83       	std	Y+7, r18	; 0x07
	TWI_ErrStatus Local_ErrorState = NoError;
    3a2c:	1b 82       	std	Y+3, r1	; 0x03
	u8 Local_u8Hour = 0;
    3a2e:	1a 82       	std	Y+2, r1	; 0x02
	u8 temp;
	//step 1 : send Start
	TWI_SendStart();
    3a30:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

	//step 2 : check status if not Start Success return false
	TWI_GetStatus(&Local_ErrorState);
    3a34:	ce 01       	movw	r24, r28
    3a36:	03 96       	adiw	r24, 0x03	; 3
    3a38:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != START_ACK)
    3a3c:	8b 81       	ldd	r24, Y+3	; 0x03
    3a3e:	88 30       	cpi	r24, 0x08	; 8
    3a40:	29 f0       	breq	.+10     	; 0x3a4c <HRTC_voidSetTime+0x3c>
	{
		Local_ErrorState = StartConditionErr;
    3a42:	81 e0       	ldi	r24, 0x01	; 1
    3a44:	8b 83       	std	Y+3, r24	; 0x03
		return Local_ErrorState;
    3a46:	8b 81       	ldd	r24, Y+3	; 0x03
    3a48:	88 87       	std	Y+8, r24	; 0x08
    3a4a:	7d c0       	rjmp	.+250    	; 0x3b46 <HRTC_voidSetTime+0x136>
	}
	//step 3 : send address 1101000  + W
	TWI_SendByte(RTC_SLA_ADDRESS_W);
    3a4c:	80 ed       	ldi	r24, 0xD0	; 208
    3a4e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 4 : check status TWI_MT_SLA_W_ACK
	TWI_GetStatus(&Local_ErrorState);
    3a52:	ce 01       	movw	r24, r28
    3a54:	03 96       	adiw	r24, 0x03	; 3
    3a56:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != SLAVE_ADD_AND_WR_ACK)
    3a5a:	8b 81       	ldd	r24, Y+3	; 0x03
    3a5c:	88 31       	cpi	r24, 0x18	; 24
    3a5e:	29 f0       	breq	.+10     	; 0x3a6a <HRTC_voidSetTime+0x5a>
	{
		Local_ErrorState = SlaveAddressWithWriteErr;
    3a60:	83 e0       	ldi	r24, 0x03	; 3
    3a62:	8b 83       	std	Y+3, r24	; 0x03
		return Local_ErrorState;
    3a64:	8b 81       	ldd	r24, Y+3	; 0x03
    3a66:	88 87       	std	Y+8, r24	; 0x08
    3a68:	6e c0       	rjmp	.+220    	; 0x3b46 <HRTC_voidSetTime+0x136>
	}
	//step 5 : send Time Address
	TWI_SendByte((u8)RTC_TIME_ADDRESS);
    3a6a:	80 e0       	ldi	r24, 0x00	; 0
    3a6c:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 6 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3a70:	ce 01       	movw	r24, r28
    3a72:	03 96       	adiw	r24, 0x03	; 3
    3a74:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3a78:	8b 81       	ldd	r24, Y+3	; 0x03
    3a7a:	88 32       	cpi	r24, 0x28	; 40
    3a7c:	29 f0       	breq	.+10     	; 0x3a88 <HRTC_voidSetTime+0x78>
	{
		Local_ErrorState = MasterWriteByteErr;
    3a7e:	85 e0       	ldi	r24, 0x05	; 5
    3a80:	8b 83       	std	Y+3, r24	; 0x03
		return Local_ErrorState;
    3a82:	8b 81       	ldd	r24, Y+3	; 0x03
    3a84:	88 87       	std	Y+8, r24	; 0x08
    3a86:	5f c0       	rjmp	.+190    	; 0x3b46 <HRTC_voidSetTime+0x136>
	}

	//step 7 : send Time -----> seconds
	TWI_SendByte(DEC_TO_BCD(seconds));
    3a88:	8e 81       	ldd	r24, Y+6	; 0x06
    3a8a:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3a8e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 8 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3a92:	ce 01       	movw	r24, r28
    3a94:	03 96       	adiw	r24, 0x03	; 3
    3a96:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3a9a:	8b 81       	ldd	r24, Y+3	; 0x03
    3a9c:	88 32       	cpi	r24, 0x28	; 40
    3a9e:	29 f0       	breq	.+10     	; 0x3aaa <HRTC_voidSetTime+0x9a>
	{
		Local_ErrorState = MasterWriteByteErr;
    3aa0:	85 e0       	ldi	r24, 0x05	; 5
    3aa2:	8b 83       	std	Y+3, r24	; 0x03
		return Local_ErrorState;
    3aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    3aa6:	88 87       	std	Y+8, r24	; 0x08
    3aa8:	4e c0       	rjmp	.+156    	; 0x3b46 <HRTC_voidSetTime+0x136>
	}

	//step 8 : send Time -----> minutes
	TWI_SendByte(DEC_TO_BCD(minutes));
    3aaa:	8d 81       	ldd	r24, Y+5	; 0x05
    3aac:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3ab0:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 9 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3ab4:	ce 01       	movw	r24, r28
    3ab6:	03 96       	adiw	r24, 0x03	; 3
    3ab8:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3abc:	8b 81       	ldd	r24, Y+3	; 0x03
    3abe:	88 32       	cpi	r24, 0x28	; 40
    3ac0:	29 f0       	breq	.+10     	; 0x3acc <HRTC_voidSetTime+0xbc>
	{
		Local_ErrorState = MasterWriteByteErr;
    3ac2:	85 e0       	ldi	r24, 0x05	; 5
    3ac4:	8b 83       	std	Y+3, r24	; 0x03
		return Local_ErrorState;
    3ac6:	8b 81       	ldd	r24, Y+3	; 0x03
    3ac8:	88 87       	std	Y+8, r24	; 0x08
    3aca:	3d c0       	rjmp	.+122    	; 0x3b46 <HRTC_voidSetTime+0x136>
	}

	//step 10 : send Time -----> hours
	if (am_pm_24 == AM){
    3acc:	8f 81       	ldd	r24, Y+7	; 0x07
    3ace:	88 23       	and	r24, r24
    3ad0:	61 f4       	brne	.+24     	; 0x3aea <HRTC_voidSetTime+0xda>
		Local_u8Hour = RTC_AM_MASK;
    3ad2:	80 e4       	ldi	r24, 0x40	; 64
    3ad4:	8a 83       	std	Y+2, r24	; 0x02
		temp = DEC_TO_BCD(hours);
    3ad6:	8c 81       	ldd	r24, Y+4	; 0x04
    3ad8:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3adc:	89 83       	std	Y+1, r24	; 0x01
		TWI_SendByte(Local_u8Hour | temp);
    3ade:	9a 81       	ldd	r25, Y+2	; 0x02
    3ae0:	89 81       	ldd	r24, Y+1	; 0x01
    3ae2:	89 2b       	or	r24, r25
    3ae4:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    3ae8:	1e c0       	rjmp	.+60     	; 0x3b26 <HRTC_voidSetTime+0x116>

	} else if (am_pm_24 == PM) {
    3aea:	8f 81       	ldd	r24, Y+7	; 0x07
    3aec:	81 30       	cpi	r24, 0x01	; 1
    3aee:	61 f4       	brne	.+24     	; 0x3b08 <HRTC_voidSetTime+0xf8>
		Local_u8Hour = RTC_PM_MASK;
    3af0:	80 e6       	ldi	r24, 0x60	; 96
    3af2:	8a 83       	std	Y+2, r24	; 0x02
		temp = DEC_TO_BCD(hours);
    3af4:	8c 81       	ldd	r24, Y+4	; 0x04
    3af6:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3afa:	89 83       	std	Y+1, r24	; 0x01
		TWI_SendByte(Local_u8Hour | temp);
    3afc:	9a 81       	ldd	r25, Y+2	; 0x02
    3afe:	89 81       	ldd	r24, Y+1	; 0x01
    3b00:	89 2b       	or	r24, r25
    3b02:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    3b06:	0f c0       	rjmp	.+30     	; 0x3b26 <HRTC_voidSetTime+0x116>

	} else if(am_pm_24 == _24_Hours){
    3b08:	8f 81       	ldd	r24, Y+7	; 0x07
    3b0a:	82 30       	cpi	r24, 0x02	; 2
    3b0c:	61 f4       	brne	.+24     	; 0x3b26 <HRTC_voidSetTime+0x116>
		Local_u8Hour = RTC_24_MASK;
    3b0e:	1a 82       	std	Y+2, r1	; 0x02
		temp = DEC_TO_BCD(hours);
    3b10:	8c 81       	ldd	r24, Y+4	; 0x04
    3b12:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3b16:	89 83       	std	Y+1, r24	; 0x01
		TWI_SendByte(DEC_TO_BCD(Local_u8Hour | temp));
    3b18:	9a 81       	ldd	r25, Y+2	; 0x02
    3b1a:	89 81       	ldd	r24, Y+1	; 0x01
    3b1c:	89 2b       	or	r24, r25
    3b1e:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3b22:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	}


	//step 11 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3b26:	ce 01       	movw	r24, r28
    3b28:	03 96       	adiw	r24, 0x03	; 3
    3b2a:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3b2e:	8b 81       	ldd	r24, Y+3	; 0x03
    3b30:	88 32       	cpi	r24, 0x28	; 40
    3b32:	29 f0       	breq	.+10     	; 0x3b3e <HRTC_voidSetTime+0x12e>
	{
		Local_ErrorState = MasterWriteByteErr;
    3b34:	85 e0       	ldi	r24, 0x05	; 5
    3b36:	8b 83       	std	Y+3, r24	; 0x03
		return Local_ErrorState;
    3b38:	8b 81       	ldd	r24, Y+3	; 0x03
    3b3a:	88 87       	std	Y+8, r24	; 0x08
    3b3c:	04 c0       	rjmp	.+8      	; 0x3b46 <HRTC_voidSetTime+0x136>
	}

	//step 12 : send Stop
	TWI_SendStop();
    3b3e:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>
	return Local_ErrorState;
    3b42:	8b 81       	ldd	r24, Y+3	; 0x03
    3b44:	88 87       	std	Y+8, r24	; 0x08
    3b46:	88 85       	ldd	r24, Y+8	; 0x08
}
    3b48:	28 96       	adiw	r28, 0x08	; 8
    3b4a:	0f b6       	in	r0, 0x3f	; 63
    3b4c:	f8 94       	cli
    3b4e:	de bf       	out	0x3e, r29	; 62
    3b50:	0f be       	out	0x3f, r0	; 63
    3b52:	cd bf       	out	0x3d, r28	; 61
    3b54:	cf 91       	pop	r28
    3b56:	df 91       	pop	r29
    3b58:	08 95       	ret

00003b5a <HRTC_voidGetTime>:

// Get the current time from the RTC
TWI_ErrStatus HRTC_voidGetTime(u8* hours, u8* minutes, u8* seconds, u8* am_pm){
    3b5a:	df 93       	push	r29
    3b5c:	cf 93       	push	r28
    3b5e:	cd b7       	in	r28, 0x3d	; 61
    3b60:	de b7       	in	r29, 0x3e	; 62
    3b62:	2a 97       	sbiw	r28, 0x0a	; 10
    3b64:	0f b6       	in	r0, 0x3f	; 63
    3b66:	f8 94       	cli
    3b68:	de bf       	out	0x3e, r29	; 62
    3b6a:	0f be       	out	0x3f, r0	; 63
    3b6c:	cd bf       	out	0x3d, r28	; 61
    3b6e:	9b 83       	std	Y+3, r25	; 0x03
    3b70:	8a 83       	std	Y+2, r24	; 0x02
    3b72:	7d 83       	std	Y+5, r23	; 0x05
    3b74:	6c 83       	std	Y+4, r22	; 0x04
    3b76:	5f 83       	std	Y+7, r21	; 0x07
    3b78:	4e 83       	std	Y+6, r20	; 0x06
    3b7a:	39 87       	std	Y+9, r19	; 0x09
    3b7c:	28 87       	std	Y+8, r18	; 0x08
	TWI_ErrStatus Local_ErrorState = NoError;
    3b7e:	19 82       	std	Y+1, r1	; 0x01
	//step 1 : send Start
	TWI_SendStart();
    3b80:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>
	//step 2 : check status if not Start Success return false
	TWI_GetStatus(&Local_ErrorState);
    3b84:	ce 01       	movw	r24, r28
    3b86:	01 96       	adiw	r24, 0x01	; 1
    3b88:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != START_ACK)
    3b8c:	89 81       	ldd	r24, Y+1	; 0x01
    3b8e:	88 30       	cpi	r24, 0x08	; 8
    3b90:	29 f0       	breq	.+10     	; 0x3b9c <HRTC_voidGetTime+0x42>
	{
		Local_ErrorState = StartConditionErr;
    3b92:	81 e0       	ldi	r24, 0x01	; 1
    3b94:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3b96:	89 81       	ldd	r24, Y+1	; 0x01
    3b98:	8a 87       	std	Y+10, r24	; 0x0a
    3b9a:	9f c0       	rjmp	.+318    	; 0x3cda <HRTC_voidGetTime+0x180>
	}

	//step 3 : send address 1101000  + W
	TWI_SendByte(RTC_SLA_ADDRESS_W);
    3b9c:	80 ed       	ldi	r24, 0xD0	; 208
    3b9e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 4 : check status TWI_MT_SLA_W_ACK
	TWI_GetStatus(&Local_ErrorState);
    3ba2:	ce 01       	movw	r24, r28
    3ba4:	01 96       	adiw	r24, 0x01	; 1
    3ba6:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != SLAVE_ADD_AND_WR_ACK)
    3baa:	89 81       	ldd	r24, Y+1	; 0x01
    3bac:	88 31       	cpi	r24, 0x18	; 24
    3bae:	29 f0       	breq	.+10     	; 0x3bba <HRTC_voidGetTime+0x60>
	{
		Local_ErrorState = SlaveAddressWithWriteErr;
    3bb0:	83 e0       	ldi	r24, 0x03	; 3
    3bb2:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3bb4:	89 81       	ldd	r24, Y+1	; 0x01
    3bb6:	8a 87       	std	Y+10, r24	; 0x0a
    3bb8:	90 c0       	rjmp	.+288    	; 0x3cda <HRTC_voidGetTime+0x180>
	}
	//step 5 : send Data Address
	TWI_SendByte((u8)RTC_TIME_ADDRESS);
    3bba:	80 e0       	ldi	r24, 0x00	; 0
    3bbc:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
	//step 6 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3bc0:	ce 01       	movw	r24, r28
    3bc2:	01 96       	adiw	r24, 0x01	; 1
    3bc4:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3bc8:	89 81       	ldd	r24, Y+1	; 0x01
    3bca:	88 32       	cpi	r24, 0x28	; 40
    3bcc:	29 f0       	breq	.+10     	; 0x3bd8 <HRTC_voidGetTime+0x7e>
	{
		Local_ErrorState = MasterWriteByteErr;
    3bce:	85 e0       	ldi	r24, 0x05	; 5
    3bd0:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3bd2:	89 81       	ldd	r24, Y+1	; 0x01
    3bd4:	8a 87       	std	Y+10, r24	; 0x0a
    3bd6:	81 c0       	rjmp	.+258    	; 0x3cda <HRTC_voidGetTime+0x180>
	}

	//step 7 : send Repeated Start
	TWI_SendStart();
    3bd8:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>
	//step 8 : check status
	TWI_GetStatus(&Local_ErrorState);
    3bdc:	ce 01       	movw	r24, r28
    3bde:	01 96       	adiw	r24, 0x01	; 1
    3be0:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != REP_START_ACK)
    3be4:	89 81       	ldd	r24, Y+1	; 0x01
    3be6:	80 31       	cpi	r24, 0x10	; 16
    3be8:	29 f0       	breq	.+10     	; 0x3bf4 <HRTC_voidGetTime+0x9a>
	{
		Local_ErrorState = RepeatedStartErr;
    3bea:	82 e0       	ldi	r24, 0x02	; 2
    3bec:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3bee:	89 81       	ldd	r24, Y+1	; 0x01
    3bf0:	8a 87       	std	Y+10, r24	; 0x0a
    3bf2:	73 c0       	rjmp	.+230    	; 0x3cda <HRTC_voidGetTime+0x180>
	}

	//step 9 : send address 1101000  + R
	TWI_SendByte(RTC_SLA_ADDRESS_R);
    3bf4:	81 ed       	ldi	r24, 0xD1	; 209
    3bf6:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 10 : check status TWI_MT_SLA_W_ACK
	TWI_GetStatus(&Local_ErrorState);
    3bfa:	ce 01       	movw	r24, r28
    3bfc:	01 96       	adiw	r24, 0x01	; 1
    3bfe:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != SLAVE_ADD_AND_RD_ACK)
    3c02:	89 81       	ldd	r24, Y+1	; 0x01
    3c04:	80 34       	cpi	r24, 0x40	; 64
    3c06:	29 f0       	breq	.+10     	; 0x3c12 <HRTC_voidGetTime+0xb8>
	{
		Local_ErrorState = SlaveAddressWithWriteErr;
    3c08:	83 e0       	ldi	r24, 0x03	; 3
    3c0a:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3c0c:	89 81       	ldd	r24, Y+1	; 0x01
    3c0e:	8a 87       	std	Y+10, r24	; 0x0a
    3c10:	64 c0       	rjmp	.+200    	; 0x3cda <HRTC_voidGetTime+0x180>
	}


	//step 11 : Get Time -----> second
	TWI_ReceiveByteWithACK(seconds);
    3c12:	8e 81       	ldd	r24, Y+6	; 0x06
    3c14:	9f 81       	ldd	r25, Y+7	; 0x07
    3c16:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
	*seconds = BCD_TO_DEC(*seconds);
    3c1a:	ee 81       	ldd	r30, Y+6	; 0x06
    3c1c:	ff 81       	ldd	r31, Y+7	; 0x07
    3c1e:	80 81       	ld	r24, Z
    3c20:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <BCD_TO_DEC>
    3c24:	ee 81       	ldd	r30, Y+6	; 0x06
    3c26:	ff 81       	ldd	r31, Y+7	; 0x07
    3c28:	80 83       	st	Z, r24
	//step 11 : Get Time -----> minute
	TWI_ReceiveByteWithACK(minutes);
    3c2a:	8c 81       	ldd	r24, Y+4	; 0x04
    3c2c:	9d 81       	ldd	r25, Y+5	; 0x05
    3c2e:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
	*minutes = BCD_TO_DEC(*minutes);
    3c32:	ec 81       	ldd	r30, Y+4	; 0x04
    3c34:	fd 81       	ldd	r31, Y+5	; 0x05
    3c36:	80 81       	ld	r24, Z
    3c38:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <BCD_TO_DEC>
    3c3c:	ec 81       	ldd	r30, Y+4	; 0x04
    3c3e:	fd 81       	ldd	r31, Y+5	; 0x05
    3c40:	80 83       	st	Z, r24
	//step 11 : Get Time -----> hour

	TWI_ReceiveByteWithNACK(hours);
    3c42:	8a 81       	ldd	r24, Y+2	; 0x02
    3c44:	9b 81       	ldd	r25, Y+3	; 0x03
    3c46:	0e 94 f6 09 	call	0x13ec	; 0x13ec <TWI_ReceiveByteWithNACK>
	* am_pm =*hours & 0xF0;
    3c4a:	ea 81       	ldd	r30, Y+2	; 0x02
    3c4c:	fb 81       	ldd	r31, Y+3	; 0x03
    3c4e:	80 81       	ld	r24, Z
    3c50:	80 7f       	andi	r24, 0xF0	; 240
    3c52:	e8 85       	ldd	r30, Y+8	; 0x08
    3c54:	f9 85       	ldd	r31, Y+9	; 0x09
    3c56:	80 83       	st	Z, r24
	if (* am_pm == RTC_AM_MASK ){
    3c58:	e8 85       	ldd	r30, Y+8	; 0x08
    3c5a:	f9 85       	ldd	r31, Y+9	; 0x09
    3c5c:	80 81       	ld	r24, Z
    3c5e:	80 34       	cpi	r24, 0x40	; 64
    3c60:	99 f4       	brne	.+38     	; 0x3c88 <HRTC_voidGetTime+0x12e>
		* am_pm = AM;
    3c62:	e8 85       	ldd	r30, Y+8	; 0x08
    3c64:	f9 85       	ldd	r31, Y+9	; 0x09
    3c66:	10 82       	st	Z, r1
		*hours &= 0x0F;
    3c68:	ea 81       	ldd	r30, Y+2	; 0x02
    3c6a:	fb 81       	ldd	r31, Y+3	; 0x03
    3c6c:	80 81       	ld	r24, Z
    3c6e:	8f 70       	andi	r24, 0x0F	; 15
    3c70:	ea 81       	ldd	r30, Y+2	; 0x02
    3c72:	fb 81       	ldd	r31, Y+3	; 0x03
    3c74:	80 83       	st	Z, r24
		*hours = BCD_TO_DEC(*hours);
    3c76:	ea 81       	ldd	r30, Y+2	; 0x02
    3c78:	fb 81       	ldd	r31, Y+3	; 0x03
    3c7a:	80 81       	ld	r24, Z
    3c7c:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <BCD_TO_DEC>
    3c80:	ea 81       	ldd	r30, Y+2	; 0x02
    3c82:	fb 81       	ldd	r31, Y+3	; 0x03
    3c84:	80 83       	st	Z, r24
    3c86:	25 c0       	rjmp	.+74     	; 0x3cd2 <HRTC_voidGetTime+0x178>
	} else if (* am_pm == RTC_PM_MASK) {
    3c88:	e8 85       	ldd	r30, Y+8	; 0x08
    3c8a:	f9 85       	ldd	r31, Y+9	; 0x09
    3c8c:	80 81       	ld	r24, Z
    3c8e:	80 36       	cpi	r24, 0x60	; 96
    3c90:	a1 f4       	brne	.+40     	; 0x3cba <HRTC_voidGetTime+0x160>
		* am_pm = PM;
    3c92:	e8 85       	ldd	r30, Y+8	; 0x08
    3c94:	f9 85       	ldd	r31, Y+9	; 0x09
    3c96:	81 e0       	ldi	r24, 0x01	; 1
    3c98:	80 83       	st	Z, r24
		*hours &= 0x0F;
    3c9a:	ea 81       	ldd	r30, Y+2	; 0x02
    3c9c:	fb 81       	ldd	r31, Y+3	; 0x03
    3c9e:	80 81       	ld	r24, Z
    3ca0:	8f 70       	andi	r24, 0x0F	; 15
    3ca2:	ea 81       	ldd	r30, Y+2	; 0x02
    3ca4:	fb 81       	ldd	r31, Y+3	; 0x03
    3ca6:	80 83       	st	Z, r24
		*hours = BCD_TO_DEC(*hours);
    3ca8:	ea 81       	ldd	r30, Y+2	; 0x02
    3caa:	fb 81       	ldd	r31, Y+3	; 0x03
    3cac:	80 81       	ld	r24, Z
    3cae:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <BCD_TO_DEC>
    3cb2:	ea 81       	ldd	r30, Y+2	; 0x02
    3cb4:	fb 81       	ldd	r31, Y+3	; 0x03
    3cb6:	80 83       	st	Z, r24
    3cb8:	0c c0       	rjmp	.+24     	; 0x3cd2 <HRTC_voidGetTime+0x178>
	} else{
		* am_pm = _24_Hours;
    3cba:	e8 85       	ldd	r30, Y+8	; 0x08
    3cbc:	f9 85       	ldd	r31, Y+9	; 0x09
    3cbe:	82 e0       	ldi	r24, 0x02	; 2
    3cc0:	80 83       	st	Z, r24
		*hours = BCD_TO_DEC(*hours);
    3cc2:	ea 81       	ldd	r30, Y+2	; 0x02
    3cc4:	fb 81       	ldd	r31, Y+3	; 0x03
    3cc6:	80 81       	ld	r24, Z
    3cc8:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <BCD_TO_DEC>
    3ccc:	ea 81       	ldd	r30, Y+2	; 0x02
    3cce:	fb 81       	ldd	r31, Y+3	; 0x03
    3cd0:	80 83       	st	Z, r24
	}

	//step 12 : send Stop
	TWI_SendStop();
    3cd2:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>

	return Local_ErrorState;
    3cd6:	89 81       	ldd	r24, Y+1	; 0x01
    3cd8:	8a 87       	std	Y+10, r24	; 0x0a
    3cda:	8a 85       	ldd	r24, Y+10	; 0x0a
}
    3cdc:	2a 96       	adiw	r28, 0x0a	; 10
    3cde:	0f b6       	in	r0, 0x3f	; 63
    3ce0:	f8 94       	cli
    3ce2:	de bf       	out	0x3e, r29	; 62
    3ce4:	0f be       	out	0x3f, r0	; 63
    3ce6:	cd bf       	out	0x3d, r28	; 61
    3ce8:	cf 91       	pop	r28
    3cea:	df 91       	pop	r29
    3cec:	08 95       	ret

00003cee <HRTC_voidSetDate>:

// Set the date on the RTC
TWI_ErrStatus HRTC_voidSetDate(u16 year, u8 month, u8 day){
    3cee:	df 93       	push	r29
    3cf0:	cf 93       	push	r28
    3cf2:	00 d0       	rcall	.+0      	; 0x3cf4 <HRTC_voidSetDate+0x6>
    3cf4:	00 d0       	rcall	.+0      	; 0x3cf6 <HRTC_voidSetDate+0x8>
    3cf6:	00 d0       	rcall	.+0      	; 0x3cf8 <HRTC_voidSetDate+0xa>
    3cf8:	cd b7       	in	r28, 0x3d	; 61
    3cfa:	de b7       	in	r29, 0x3e	; 62
    3cfc:	9b 83       	std	Y+3, r25	; 0x03
    3cfe:	8a 83       	std	Y+2, r24	; 0x02
    3d00:	6c 83       	std	Y+4, r22	; 0x04
    3d02:	4d 83       	std	Y+5, r20	; 0x05
	TWI_ErrStatus Local_ErrorState = NoError;
    3d04:	19 82       	std	Y+1, r1	; 0x01
	//step 1 : send Start
	TWI_SendStart();
    3d06:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

	//step 2 : check status if not Start Success return false
	TWI_GetStatus(&Local_ErrorState);
    3d0a:	ce 01       	movw	r24, r28
    3d0c:	01 96       	adiw	r24, 0x01	; 1
    3d0e:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != START_ACK)
    3d12:	89 81       	ldd	r24, Y+1	; 0x01
    3d14:	88 30       	cpi	r24, 0x08	; 8
    3d16:	29 f0       	breq	.+10     	; 0x3d22 <HRTC_voidSetDate+0x34>
	{
		Local_ErrorState = StartConditionErr;
    3d18:	81 e0       	ldi	r24, 0x01	; 1
    3d1a:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3d1c:	89 81       	ldd	r24, Y+1	; 0x01
    3d1e:	8e 83       	std	Y+6, r24	; 0x06
    3d20:	55 c0       	rjmp	.+170    	; 0x3dcc <HRTC_voidSetDate+0xde>
	}
	//step 3 : send address 1101000  + W
	TWI_SendByte(RTC_SLA_ADDRESS_W);
    3d22:	80 ed       	ldi	r24, 0xD0	; 208
    3d24:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 4 : check status TWI_MT_SLA_W_ACK
	TWI_GetStatus(&Local_ErrorState);
    3d28:	ce 01       	movw	r24, r28
    3d2a:	01 96       	adiw	r24, 0x01	; 1
    3d2c:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != SLAVE_ADD_AND_WR_ACK)
    3d30:	89 81       	ldd	r24, Y+1	; 0x01
    3d32:	88 31       	cpi	r24, 0x18	; 24
    3d34:	29 f0       	breq	.+10     	; 0x3d40 <HRTC_voidSetDate+0x52>
	{
		Local_ErrorState = SlaveAddressWithWriteErr;
    3d36:	83 e0       	ldi	r24, 0x03	; 3
    3d38:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3d3a:	89 81       	ldd	r24, Y+1	; 0x01
    3d3c:	8e 83       	std	Y+6, r24	; 0x06
    3d3e:	46 c0       	rjmp	.+140    	; 0x3dcc <HRTC_voidSetDate+0xde>
	}
	//step 5 : send Data Address
	TWI_SendByte((u8)RTC_DATE_ADDRESS);
    3d40:	84 e0       	ldi	r24, 0x04	; 4
    3d42:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
	//step 6 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3d46:	ce 01       	movw	r24, r28
    3d48:	01 96       	adiw	r24, 0x01	; 1
    3d4a:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3d4e:	89 81       	ldd	r24, Y+1	; 0x01
    3d50:	88 32       	cpi	r24, 0x28	; 40
    3d52:	29 f0       	breq	.+10     	; 0x3d5e <HRTC_voidSetDate+0x70>
	{
		Local_ErrorState = MasterWriteByteErr;
    3d54:	85 e0       	ldi	r24, 0x05	; 5
    3d56:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3d58:	89 81       	ldd	r24, Y+1	; 0x01
    3d5a:	8e 83       	std	Y+6, r24	; 0x06
    3d5c:	37 c0       	rjmp	.+110    	; 0x3dcc <HRTC_voidSetDate+0xde>
	}

	//step 7 : send Date -----> Day
	TWI_SendByte(DEC_TO_BCD(day));
    3d5e:	8d 81       	ldd	r24, Y+5	; 0x05
    3d60:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3d64:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 8 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3d68:	ce 01       	movw	r24, r28
    3d6a:	01 96       	adiw	r24, 0x01	; 1
    3d6c:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3d70:	89 81       	ldd	r24, Y+1	; 0x01
    3d72:	88 32       	cpi	r24, 0x28	; 40
    3d74:	29 f0       	breq	.+10     	; 0x3d80 <HRTC_voidSetDate+0x92>
	{
		Local_ErrorState = MasterWriteByteErr;
    3d76:	85 e0       	ldi	r24, 0x05	; 5
    3d78:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3d7a:	89 81       	ldd	r24, Y+1	; 0x01
    3d7c:	8e 83       	std	Y+6, r24	; 0x06
    3d7e:	26 c0       	rjmp	.+76     	; 0x3dcc <HRTC_voidSetDate+0xde>
	}

	//step 8 : send Time -----> month
	TWI_SendByte(DEC_TO_BCD(month));
    3d80:	8c 81       	ldd	r24, Y+4	; 0x04
    3d82:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3d86:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 9 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3d8a:	ce 01       	movw	r24, r28
    3d8c:	01 96       	adiw	r24, 0x01	; 1
    3d8e:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3d92:	89 81       	ldd	r24, Y+1	; 0x01
    3d94:	88 32       	cpi	r24, 0x28	; 40
    3d96:	29 f0       	breq	.+10     	; 0x3da2 <HRTC_voidSetDate+0xb4>
	{
		Local_ErrorState = MasterWriteByteErr;
    3d98:	85 e0       	ldi	r24, 0x05	; 5
    3d9a:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3d9c:	89 81       	ldd	r24, Y+1	; 0x01
    3d9e:	8e 83       	std	Y+6, r24	; 0x06
    3da0:	15 c0       	rjmp	.+42     	; 0x3dcc <HRTC_voidSetDate+0xde>
	}

	//step 10 : send Time -----> year

	TWI_SendByte(DEC_TO_BCD(year));
    3da2:	8a 81       	ldd	r24, Y+2	; 0x02
    3da4:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <DEC_TO_BCD>
    3da8:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 11 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3dac:	ce 01       	movw	r24, r28
    3dae:	01 96       	adiw	r24, 0x01	; 1
    3db0:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3db4:	89 81       	ldd	r24, Y+1	; 0x01
    3db6:	88 32       	cpi	r24, 0x28	; 40
    3db8:	29 f0       	breq	.+10     	; 0x3dc4 <HRTC_voidSetDate+0xd6>
	{
		Local_ErrorState = MasterWriteByteErr;
    3dba:	85 e0       	ldi	r24, 0x05	; 5
    3dbc:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3dbe:	89 81       	ldd	r24, Y+1	; 0x01
    3dc0:	8e 83       	std	Y+6, r24	; 0x06
    3dc2:	04 c0       	rjmp	.+8      	; 0x3dcc <HRTC_voidSetDate+0xde>
	}

	//step 12 : send Stop
	TWI_SendStop();
    3dc4:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>
	return Local_ErrorState;
    3dc8:	89 81       	ldd	r24, Y+1	; 0x01
    3dca:	8e 83       	std	Y+6, r24	; 0x06
    3dcc:	8e 81       	ldd	r24, Y+6	; 0x06


}
    3dce:	26 96       	adiw	r28, 0x06	; 6
    3dd0:	0f b6       	in	r0, 0x3f	; 63
    3dd2:	f8 94       	cli
    3dd4:	de bf       	out	0x3e, r29	; 62
    3dd6:	0f be       	out	0x3f, r0	; 63
    3dd8:	cd bf       	out	0x3d, r28	; 61
    3dda:	cf 91       	pop	r28
    3ddc:	df 91       	pop	r29
    3dde:	08 95       	ret

00003de0 <HRTC_voidGetDate>:

// Get the current date from the RTC
TWI_ErrStatus HRTC_voidGetDate(u8* year, u8* month, u8* day){
    3de0:	df 93       	push	r29
    3de2:	cf 93       	push	r28
    3de4:	cd b7       	in	r28, 0x3d	; 61
    3de6:	de b7       	in	r29, 0x3e	; 62
    3de8:	28 97       	sbiw	r28, 0x08	; 8
    3dea:	0f b6       	in	r0, 0x3f	; 63
    3dec:	f8 94       	cli
    3dee:	de bf       	out	0x3e, r29	; 62
    3df0:	0f be       	out	0x3f, r0	; 63
    3df2:	cd bf       	out	0x3d, r28	; 61
    3df4:	9b 83       	std	Y+3, r25	; 0x03
    3df6:	8a 83       	std	Y+2, r24	; 0x02
    3df8:	7d 83       	std	Y+5, r23	; 0x05
    3dfa:	6c 83       	std	Y+4, r22	; 0x04
    3dfc:	5f 83       	std	Y+7, r21	; 0x07
    3dfe:	4e 83       	std	Y+6, r20	; 0x06
	TWI_ErrStatus Local_ErrorState = NoError;
    3e00:	19 82       	std	Y+1, r1	; 0x01

	//step 1 : send Start
	TWI_SendStart();
    3e02:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

	//step 2 : check status if not Start Success return false
	TWI_GetStatus(&Local_ErrorState);
    3e06:	ce 01       	movw	r24, r28
    3e08:	01 96       	adiw	r24, 0x01	; 1
    3e0a:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != START_ACK)
    3e0e:	89 81       	ldd	r24, Y+1	; 0x01
    3e10:	88 30       	cpi	r24, 0x08	; 8
    3e12:	29 f0       	breq	.+10     	; 0x3e1e <HRTC_voidGetDate+0x3e>
	{
		Local_ErrorState = StartConditionErr;
    3e14:	81 e0       	ldi	r24, 0x01	; 1
    3e16:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3e18:	89 81       	ldd	r24, Y+1	; 0x01
    3e1a:	88 87       	std	Y+8, r24	; 0x08
    3e1c:	63 c0       	rjmp	.+198    	; 0x3ee4 <HRTC_voidGetDate+0x104>
	}

	//step 3 : send address 1101000  + W
	TWI_SendByte(RTC_SLA_ADDRESS_W);
    3e1e:	80 ed       	ldi	r24, 0xD0	; 208
    3e20:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 4 : check status TWI_MT_SLA_W_ACK
	TWI_GetStatus(&Local_ErrorState);
    3e24:	ce 01       	movw	r24, r28
    3e26:	01 96       	adiw	r24, 0x01	; 1
    3e28:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != SLAVE_ADD_AND_WR_ACK)
    3e2c:	89 81       	ldd	r24, Y+1	; 0x01
    3e2e:	88 31       	cpi	r24, 0x18	; 24
    3e30:	29 f0       	breq	.+10     	; 0x3e3c <HRTC_voidGetDate+0x5c>
	{
		Local_ErrorState = SlaveAddressWithWriteErr;
    3e32:	83 e0       	ldi	r24, 0x03	; 3
    3e34:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3e36:	89 81       	ldd	r24, Y+1	; 0x01
    3e38:	88 87       	std	Y+8, r24	; 0x08
    3e3a:	54 c0       	rjmp	.+168    	; 0x3ee4 <HRTC_voidGetDate+0x104>
	}

	//step 5 : send Data Address
	TWI_SendByte((u8)RTC_DATE_ADDRESS);
    3e3c:	84 e0       	ldi	r24, 0x04	; 4
    3e3e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
	//step 6 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_ErrorState);
    3e42:	ce 01       	movw	r24, r28
    3e44:	01 96       	adiw	r24, 0x01	; 1
    3e46:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != MSTR_WR_BYTE_ACK)
    3e4a:	89 81       	ldd	r24, Y+1	; 0x01
    3e4c:	88 32       	cpi	r24, 0x28	; 40
    3e4e:	29 f0       	breq	.+10     	; 0x3e5a <HRTC_voidGetDate+0x7a>
	{
		Local_ErrorState = MasterWriteByteErr;
    3e50:	85 e0       	ldi	r24, 0x05	; 5
    3e52:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3e54:	89 81       	ldd	r24, Y+1	; 0x01
    3e56:	88 87       	std	Y+8, r24	; 0x08
    3e58:	45 c0       	rjmp	.+138    	; 0x3ee4 <HRTC_voidGetDate+0x104>
	}

	//step 7 : send Repeated Start
	TWI_SendStart();
    3e5a:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>
	//step 8 : check status
	TWI_GetStatus(&Local_ErrorState);
    3e5e:	ce 01       	movw	r24, r28
    3e60:	01 96       	adiw	r24, 0x01	; 1
    3e62:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != REP_START_ACK)
    3e66:	89 81       	ldd	r24, Y+1	; 0x01
    3e68:	80 31       	cpi	r24, 0x10	; 16
    3e6a:	29 f0       	breq	.+10     	; 0x3e76 <HRTC_voidGetDate+0x96>
	{
		Local_ErrorState = RepeatedStartErr;
    3e6c:	82 e0       	ldi	r24, 0x02	; 2
    3e6e:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3e70:	89 81       	ldd	r24, Y+1	; 0x01
    3e72:	88 87       	std	Y+8, r24	; 0x08
    3e74:	37 c0       	rjmp	.+110    	; 0x3ee4 <HRTC_voidGetDate+0x104>
	}


	//step 9 : send address 1101000  + R
	TWI_SendByte(RTC_SLA_ADDRESS_R);
    3e76:	81 ed       	ldi	r24, 0xD1	; 209
    3e78:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 10 : check status TWI_MT_SLA_W_ACK
	TWI_GetStatus(&Local_ErrorState);
    3e7c:	ce 01       	movw	r24, r28
    3e7e:	01 96       	adiw	r24, 0x01	; 1
    3e80:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_ErrorState != SLAVE_ADD_AND_RD_ACK)
    3e84:	89 81       	ldd	r24, Y+1	; 0x01
    3e86:	80 34       	cpi	r24, 0x40	; 64
    3e88:	29 f0       	breq	.+10     	; 0x3e94 <HRTC_voidGetDate+0xb4>
	{
		Local_ErrorState = SlaveAddressWithWriteErr;
    3e8a:	83 e0       	ldi	r24, 0x03	; 3
    3e8c:	89 83       	std	Y+1, r24	; 0x01
		return Local_ErrorState;
    3e8e:	89 81       	ldd	r24, Y+1	; 0x01
    3e90:	88 87       	std	Y+8, r24	; 0x08
    3e92:	28 c0       	rjmp	.+80     	; 0x3ee4 <HRTC_voidGetDate+0x104>
	}

	//step 11 : Get Date -----> day
	TWI_ReceiveByteWithACK(day);
    3e94:	8e 81       	ldd	r24, Y+6	; 0x06
    3e96:	9f 81       	ldd	r25, Y+7	; 0x07
    3e98:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
	*day = BCD_TO_DEC(*day);
    3e9c:	ee 81       	ldd	r30, Y+6	; 0x06
    3e9e:	ff 81       	ldd	r31, Y+7	; 0x07
    3ea0:	80 81       	ld	r24, Z
    3ea2:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <BCD_TO_DEC>
    3ea6:	ee 81       	ldd	r30, Y+6	; 0x06
    3ea8:	ff 81       	ldd	r31, Y+7	; 0x07
    3eaa:	80 83       	st	Z, r24
	//step 11 : Get Date -----> month
	TWI_ReceiveByteWithACK(month);
    3eac:	8c 81       	ldd	r24, Y+4	; 0x04
    3eae:	9d 81       	ldd	r25, Y+5	; 0x05
    3eb0:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
	*month = BCD_TO_DEC(*month);
    3eb4:	ec 81       	ldd	r30, Y+4	; 0x04
    3eb6:	fd 81       	ldd	r31, Y+5	; 0x05
    3eb8:	80 81       	ld	r24, Z
    3eba:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <BCD_TO_DEC>
    3ebe:	ec 81       	ldd	r30, Y+4	; 0x04
    3ec0:	fd 81       	ldd	r31, Y+5	; 0x05
    3ec2:	80 83       	st	Z, r24
	//step 11 : Get Date -----> year
	TWI_ReceiveByteWithNACK(year);
    3ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    3ec6:	9b 81       	ldd	r25, Y+3	; 0x03
    3ec8:	0e 94 f6 09 	call	0x13ec	; 0x13ec <TWI_ReceiveByteWithNACK>
	*year = BCD_TO_DEC(*year);
    3ecc:	ea 81       	ldd	r30, Y+2	; 0x02
    3ece:	fb 81       	ldd	r31, Y+3	; 0x03
    3ed0:	80 81       	ld	r24, Z
    3ed2:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <BCD_TO_DEC>
    3ed6:	ea 81       	ldd	r30, Y+2	; 0x02
    3ed8:	fb 81       	ldd	r31, Y+3	; 0x03
    3eda:	80 83       	st	Z, r24

	//step 12 : send Stop
	TWI_SendStop();
    3edc:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>
	return Local_ErrorState;
    3ee0:	89 81       	ldd	r24, Y+1	; 0x01
    3ee2:	88 87       	std	Y+8, r24	; 0x08
    3ee4:	88 85       	ldd	r24, Y+8	; 0x08

}
    3ee6:	28 96       	adiw	r28, 0x08	; 8
    3ee8:	0f b6       	in	r0, 0x3f	; 63
    3eea:	f8 94       	cli
    3eec:	de bf       	out	0x3e, r29	; 62
    3eee:	0f be       	out	0x3f, r0	; 63
    3ef0:	cd bf       	out	0x3d, r28	; 61
    3ef2:	cf 91       	pop	r28
    3ef4:	df 91       	pop	r29
    3ef6:	08 95       	ret

00003ef8 <DEC_TO_BCD>:


// Convert a decimal number to BCD format
u8 DEC_TO_BCD(u8 decimal) {
    3ef8:	df 93       	push	r29
    3efa:	cf 93       	push	r28
    3efc:	00 d0       	rcall	.+0      	; 0x3efe <DEC_TO_BCD+0x6>
    3efe:	00 d0       	rcall	.+0      	; 0x3f00 <DEC_TO_BCD+0x8>
    3f00:	cd b7       	in	r28, 0x3d	; 61
    3f02:	de b7       	in	r29, 0x3e	; 62
    3f04:	8c 83       	std	Y+4, r24	; 0x04
	u8 tens = decimal / 10;
    3f06:	8c 81       	ldd	r24, Y+4	; 0x04
    3f08:	9a e0       	ldi	r25, 0x0A	; 10
    3f0a:	69 2f       	mov	r22, r25
    3f0c:	0e 94 bd 2c 	call	0x597a	; 0x597a <__udivmodqi4>
    3f10:	8b 83       	std	Y+3, r24	; 0x03
	u8 ones = decimal % 10;
    3f12:	8c 81       	ldd	r24, Y+4	; 0x04
    3f14:	9a e0       	ldi	r25, 0x0A	; 10
    3f16:	69 2f       	mov	r22, r25
    3f18:	0e 94 bd 2c 	call	0x597a	; 0x597a <__udivmodqi4>
    3f1c:	89 2f       	mov	r24, r25
    3f1e:	8a 83       	std	Y+2, r24	; 0x02

	// Combine the tens and ones digits into a BCD byte
	u8 bcd = (tens << 4) | ones;
    3f20:	8b 81       	ldd	r24, Y+3	; 0x03
    3f22:	88 2f       	mov	r24, r24
    3f24:	90 e0       	ldi	r25, 0x00	; 0
    3f26:	82 95       	swap	r24
    3f28:	92 95       	swap	r25
    3f2a:	90 7f       	andi	r25, 0xF0	; 240
    3f2c:	98 27       	eor	r25, r24
    3f2e:	80 7f       	andi	r24, 0xF0	; 240
    3f30:	98 27       	eor	r25, r24
    3f32:	98 2f       	mov	r25, r24
    3f34:	8a 81       	ldd	r24, Y+2	; 0x02
    3f36:	89 2b       	or	r24, r25
    3f38:	89 83       	std	Y+1, r24	; 0x01

	return bcd;
    3f3a:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f3c:	0f 90       	pop	r0
    3f3e:	0f 90       	pop	r0
    3f40:	0f 90       	pop	r0
    3f42:	0f 90       	pop	r0
    3f44:	cf 91       	pop	r28
    3f46:	df 91       	pop	r29
    3f48:	08 95       	ret

00003f4a <BCD_TO_DEC>:


// Convert a BCD value to decimal
u8 BCD_TO_DEC(u8 bcd) {
    3f4a:	df 93       	push	r29
    3f4c:	cf 93       	push	r28
    3f4e:	00 d0       	rcall	.+0      	; 0x3f50 <BCD_TO_DEC+0x6>
    3f50:	0f 92       	push	r0
    3f52:	cd b7       	in	r28, 0x3d	; 61
    3f54:	de b7       	in	r29, 0x3e	; 62
    3f56:	8b 83       	std	Y+3, r24	; 0x03
	u8 tens = (bcd >> 4) & 0x0F; // Extract the tens digit
    3f58:	8b 81       	ldd	r24, Y+3	; 0x03
    3f5a:	82 95       	swap	r24
    3f5c:	8f 70       	andi	r24, 0x0F	; 15
    3f5e:	8a 83       	std	Y+2, r24	; 0x02
	u8 ones = bcd & 0x0F;        // Extract the ones digit
    3f60:	8b 81       	ldd	r24, Y+3	; 0x03
    3f62:	8f 70       	andi	r24, 0x0F	; 15
    3f64:	89 83       	std	Y+1, r24	; 0x01

	return (tens * 10) + ones;        // Convert and return the decimal value
    3f66:	8a 81       	ldd	r24, Y+2	; 0x02
    3f68:	88 2f       	mov	r24, r24
    3f6a:	90 e0       	ldi	r25, 0x00	; 0
    3f6c:	9c 01       	movw	r18, r24
    3f6e:	22 0f       	add	r18, r18
    3f70:	33 1f       	adc	r19, r19
    3f72:	c9 01       	movw	r24, r18
    3f74:	88 0f       	add	r24, r24
    3f76:	99 1f       	adc	r25, r25
    3f78:	88 0f       	add	r24, r24
    3f7a:	99 1f       	adc	r25, r25
    3f7c:	82 0f       	add	r24, r18
    3f7e:	93 1f       	adc	r25, r19
    3f80:	98 2f       	mov	r25, r24
    3f82:	89 81       	ldd	r24, Y+1	; 0x01
    3f84:	89 0f       	add	r24, r25
}
    3f86:	0f 90       	pop	r0
    3f88:	0f 90       	pop	r0
    3f8a:	0f 90       	pop	r0
    3f8c:	cf 91       	pop	r28
    3f8e:	df 91       	pop	r29
    3f90:	08 95       	ret

00003f92 <PB_voidInit>:
#include "HPB_private.h"
#include "HPB_config.h"
#include "HPB_interface.h"

void PB_voidInit(const PB_t* ptr_PB)
{
    3f92:	df 93       	push	r29
    3f94:	cf 93       	push	r28
    3f96:	00 d0       	rcall	.+0      	; 0x3f98 <PB_voidInit+0x6>
    3f98:	cd b7       	in	r28, 0x3d	; 61
    3f9a:	de b7       	in	r29, 0x3e	; 62
    3f9c:	9a 83       	std	Y+2, r25	; 0x02
    3f9e:	89 83       	std	Y+1, r24	; 0x01
	MDIO_SetPinDirection(ptr_PB->PB_port, ptr_PB->PB_Pin, DIO_u8PIN_INPUT);
    3fa0:	e9 81       	ldd	r30, Y+1	; 0x01
    3fa2:	fa 81       	ldd	r31, Y+2	; 0x02
    3fa4:	80 81       	ld	r24, Z
    3fa6:	e9 81       	ldd	r30, Y+1	; 0x01
    3fa8:	fa 81       	ldd	r31, Y+2	; 0x02
    3faa:	91 81       	ldd	r25, Z+1	; 0x01
    3fac:	69 2f       	mov	r22, r25
    3fae:	40 e0       	ldi	r20, 0x00	; 0
    3fb0:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>


}
    3fb4:	0f 90       	pop	r0
    3fb6:	0f 90       	pop	r0
    3fb8:	cf 91       	pop	r28
    3fba:	df 91       	pop	r29
    3fbc:	08 95       	ret

00003fbe <PB_voidReadState>:
	}

}
#endif
void PB_voidReadState(const PB_t* ptr_PB, State_t* pstate)
{
    3fbe:	df 93       	push	r29
    3fc0:	cf 93       	push	r28
    3fc2:	cd b7       	in	r28, 0x3d	; 61
    3fc4:	de b7       	in	r29, 0x3e	; 62
    3fc6:	63 97       	sbiw	r28, 0x13	; 19
    3fc8:	0f b6       	in	r0, 0x3f	; 63
    3fca:	f8 94       	cli
    3fcc:	de bf       	out	0x3e, r29	; 62
    3fce:	0f be       	out	0x3f, r0	; 63
    3fd0:	cd bf       	out	0x3d, r28	; 61
    3fd2:	99 8b       	std	Y+17, r25	; 0x11
    3fd4:	88 8b       	std	Y+16, r24	; 0x10
    3fd6:	7b 8b       	std	Y+19, r23	; 0x13
    3fd8:	6a 8b       	std	Y+18, r22	; 0x12
	static State_t copy_u8state = NOT_PRESSED;

	u8 copy_u8PinVal;
	MDIO_GetPinValue(ptr_PB->PB_port, ptr_PB->PB_Pin, &copy_u8PinVal);
    3fda:	e8 89       	ldd	r30, Y+16	; 0x10
    3fdc:	f9 89       	ldd	r31, Y+17	; 0x11
    3fde:	80 81       	ld	r24, Z
    3fe0:	e8 89       	ldd	r30, Y+16	; 0x10
    3fe2:	f9 89       	ldd	r31, Y+17	; 0x11
    3fe4:	91 81       	ldd	r25, Z+1	; 0x01
    3fe6:	9e 01       	movw	r18, r28
    3fe8:	21 5f       	subi	r18, 0xF1	; 241
    3fea:	3f 4f       	sbci	r19, 0xFF	; 255
    3fec:	69 2f       	mov	r22, r25
    3fee:	a9 01       	movw	r20, r18
    3ff0:	0e 94 81 14 	call	0x2902	; 0x2902 <MDIO_GetPinValue>

	if(copy_u8PinVal == ptr_PB->PB_mode)   // in this case the button is pressed
    3ff4:	e8 89       	ldd	r30, Y+16	; 0x10
    3ff6:	f9 89       	ldd	r31, Y+17	; 0x11
    3ff8:	92 81       	ldd	r25, Z+2	; 0x02
    3ffa:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ffc:	98 17       	cp	r25, r24
    3ffe:	09 f0       	breq	.+2      	; 0x4002 <PB_voidReadState+0x44>
    4000:	9f c0       	rjmp	.+318    	; 0x4140 <PB_voidReadState+0x182>
    4002:	80 e0       	ldi	r24, 0x00	; 0
    4004:	90 e0       	ldi	r25, 0x00	; 0
    4006:	a0 ea       	ldi	r26, 0xA0	; 160
    4008:	b1 e4       	ldi	r27, 0x41	; 65
    400a:	8b 87       	std	Y+11, r24	; 0x0b
    400c:	9c 87       	std	Y+12, r25	; 0x0c
    400e:	ad 87       	std	Y+13, r26	; 0x0d
    4010:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4012:	6b 85       	ldd	r22, Y+11	; 0x0b
    4014:	7c 85       	ldd	r23, Y+12	; 0x0c
    4016:	8d 85       	ldd	r24, Y+13	; 0x0d
    4018:	9e 85       	ldd	r25, Y+14	; 0x0e
    401a:	20 e0       	ldi	r18, 0x00	; 0
    401c:	30 e0       	ldi	r19, 0x00	; 0
    401e:	4a e7       	ldi	r20, 0x7A	; 122
    4020:	55 e4       	ldi	r21, 0x45	; 69
    4022:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4026:	dc 01       	movw	r26, r24
    4028:	cb 01       	movw	r24, r22
    402a:	8f 83       	std	Y+7, r24	; 0x07
    402c:	98 87       	std	Y+8, r25	; 0x08
    402e:	a9 87       	std	Y+9, r26	; 0x09
    4030:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4032:	6f 81       	ldd	r22, Y+7	; 0x07
    4034:	78 85       	ldd	r23, Y+8	; 0x08
    4036:	89 85       	ldd	r24, Y+9	; 0x09
    4038:	9a 85       	ldd	r25, Y+10	; 0x0a
    403a:	20 e0       	ldi	r18, 0x00	; 0
    403c:	30 e0       	ldi	r19, 0x00	; 0
    403e:	40 e8       	ldi	r20, 0x80	; 128
    4040:	5f e3       	ldi	r21, 0x3F	; 63
    4042:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    4046:	88 23       	and	r24, r24
    4048:	2c f4       	brge	.+10     	; 0x4054 <PB_voidReadState+0x96>
		__ticks = 1;
    404a:	81 e0       	ldi	r24, 0x01	; 1
    404c:	90 e0       	ldi	r25, 0x00	; 0
    404e:	9e 83       	std	Y+6, r25	; 0x06
    4050:	8d 83       	std	Y+5, r24	; 0x05
    4052:	3f c0       	rjmp	.+126    	; 0x40d2 <PB_voidReadState+0x114>
	else if (__tmp > 65535)
    4054:	6f 81       	ldd	r22, Y+7	; 0x07
    4056:	78 85       	ldd	r23, Y+8	; 0x08
    4058:	89 85       	ldd	r24, Y+9	; 0x09
    405a:	9a 85       	ldd	r25, Y+10	; 0x0a
    405c:	20 e0       	ldi	r18, 0x00	; 0
    405e:	3f ef       	ldi	r19, 0xFF	; 255
    4060:	4f e7       	ldi	r20, 0x7F	; 127
    4062:	57 e4       	ldi	r21, 0x47	; 71
    4064:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4068:	18 16       	cp	r1, r24
    406a:	4c f5       	brge	.+82     	; 0x40be <PB_voidReadState+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    406c:	6b 85       	ldd	r22, Y+11	; 0x0b
    406e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4070:	8d 85       	ldd	r24, Y+13	; 0x0d
    4072:	9e 85       	ldd	r25, Y+14	; 0x0e
    4074:	20 e0       	ldi	r18, 0x00	; 0
    4076:	30 e0       	ldi	r19, 0x00	; 0
    4078:	40 e2       	ldi	r20, 0x20	; 32
    407a:	51 e4       	ldi	r21, 0x41	; 65
    407c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4080:	dc 01       	movw	r26, r24
    4082:	cb 01       	movw	r24, r22
    4084:	bc 01       	movw	r22, r24
    4086:	cd 01       	movw	r24, r26
    4088:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    408c:	dc 01       	movw	r26, r24
    408e:	cb 01       	movw	r24, r22
    4090:	9e 83       	std	Y+6, r25	; 0x06
    4092:	8d 83       	std	Y+5, r24	; 0x05
    4094:	0f c0       	rjmp	.+30     	; 0x40b4 <PB_voidReadState+0xf6>
    4096:	80 e9       	ldi	r24, 0x90	; 144
    4098:	91 e0       	ldi	r25, 0x01	; 1
    409a:	9c 83       	std	Y+4, r25	; 0x04
    409c:	8b 83       	std	Y+3, r24	; 0x03
    409e:	8b 81       	ldd	r24, Y+3	; 0x03
    40a0:	9c 81       	ldd	r25, Y+4	; 0x04
    40a2:	01 97       	sbiw	r24, 0x01	; 1
    40a4:	f1 f7       	brne	.-4      	; 0x40a2 <PB_voidReadState+0xe4>
    40a6:	9c 83       	std	Y+4, r25	; 0x04
    40a8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    40aa:	8d 81       	ldd	r24, Y+5	; 0x05
    40ac:	9e 81       	ldd	r25, Y+6	; 0x06
    40ae:	01 97       	sbiw	r24, 0x01	; 1
    40b0:	9e 83       	std	Y+6, r25	; 0x06
    40b2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40b4:	8d 81       	ldd	r24, Y+5	; 0x05
    40b6:	9e 81       	ldd	r25, Y+6	; 0x06
    40b8:	00 97       	sbiw	r24, 0x00	; 0
    40ba:	69 f7       	brne	.-38     	; 0x4096 <PB_voidReadState+0xd8>
    40bc:	14 c0       	rjmp	.+40     	; 0x40e6 <PB_voidReadState+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40be:	6f 81       	ldd	r22, Y+7	; 0x07
    40c0:	78 85       	ldd	r23, Y+8	; 0x08
    40c2:	89 85       	ldd	r24, Y+9	; 0x09
    40c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    40c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40ca:	dc 01       	movw	r26, r24
    40cc:	cb 01       	movw	r24, r22
    40ce:	9e 83       	std	Y+6, r25	; 0x06
    40d0:	8d 83       	std	Y+5, r24	; 0x05
    40d2:	8d 81       	ldd	r24, Y+5	; 0x05
    40d4:	9e 81       	ldd	r25, Y+6	; 0x06
    40d6:	9a 83       	std	Y+2, r25	; 0x02
    40d8:	89 83       	std	Y+1, r24	; 0x01
    40da:	89 81       	ldd	r24, Y+1	; 0x01
    40dc:	9a 81       	ldd	r25, Y+2	; 0x02
    40de:	01 97       	sbiw	r24, 0x01	; 1
    40e0:	f1 f7       	brne	.-4      	; 0x40de <PB_voidReadState+0x120>
    40e2:	9a 83       	std	Y+2, r25	; 0x02
    40e4:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(20);
		MDIO_GetPinValue(ptr_PB->PB_port, ptr_PB->PB_Pin, &copy_u8PinVal);
    40e6:	e8 89       	ldd	r30, Y+16	; 0x10
    40e8:	f9 89       	ldd	r31, Y+17	; 0x11
    40ea:	80 81       	ld	r24, Z
    40ec:	e8 89       	ldd	r30, Y+16	; 0x10
    40ee:	f9 89       	ldd	r31, Y+17	; 0x11
    40f0:	91 81       	ldd	r25, Z+1	; 0x01
    40f2:	9e 01       	movw	r18, r28
    40f4:	21 5f       	subi	r18, 0xF1	; 241
    40f6:	3f 4f       	sbci	r19, 0xFF	; 255
    40f8:	69 2f       	mov	r22, r25
    40fa:	a9 01       	movw	r20, r18
    40fc:	0e 94 81 14 	call	0x2902	; 0x2902 <MDIO_GetPinValue>
		if(copy_u8PinVal == ptr_PB->PB_mode)
    4100:	e8 89       	ldd	r30, Y+16	; 0x10
    4102:	f9 89       	ldd	r31, Y+17	; 0x11
    4104:	92 81       	ldd	r25, Z+2	; 0x02
    4106:	8f 85       	ldd	r24, Y+15	; 0x0f
    4108:	98 17       	cp	r25, r24
    410a:	a1 f4       	brne	.+40     	; 0x4134 <PB_voidReadState+0x176>
		{
			// check button previous state
			if(copy_u8state == NOT_PRESSED) // 1st press
    410c:	80 91 24 02 	lds	r24, 0x0224
    4110:	88 23       	and	r24, r24
    4112:	41 f4       	brne	.+16     	; 0x4124 <PB_voidReadState+0x166>
			{
				copy_u8state = PRESSED;
    4114:	81 e0       	ldi	r24, 0x01	; 1
    4116:	80 93 24 02 	sts	0x0224, r24
				* pstate = PRESSED;
    411a:	ea 89       	ldd	r30, Y+18	; 0x12
    411c:	fb 89       	ldd	r31, Y+19	; 0x13
    411e:	81 e0       	ldi	r24, 0x01	; 1
    4120:	80 83       	st	Z, r24
    4122:	13 c0       	rjmp	.+38     	; 0x414a <PB_voidReadState+0x18c>

			}
			else if(copy_u8state == PRESSED)// trapped (long press)
    4124:	80 91 24 02 	lds	r24, 0x0224
    4128:	81 30       	cpi	r24, 0x01	; 1
    412a:	79 f4       	brne	.+30     	; 0x414a <PB_voidReadState+0x18c>
			{
				* pstate = NOT_PRESSED;
    412c:	ea 89       	ldd	r30, Y+18	; 0x12
    412e:	fb 89       	ldd	r31, Y+19	; 0x13
    4130:	10 82       	st	Z, r1
    4132:	0b c0       	rjmp	.+22     	; 0x414a <PB_voidReadState+0x18c>
			{
				//nothing
			}
		}// 2nd read after delay
		else {//Noise
			* pstate = NOT_PRESSED;
    4134:	ea 89       	ldd	r30, Y+18	; 0x12
    4136:	fb 89       	ldd	r31, Y+19	; 0x13
    4138:	10 82       	st	Z, r1
			copy_u8state = NOT_PRESSED;
    413a:	10 92 24 02 	sts	0x0224, r1
    413e:	05 c0       	rjmp	.+10     	; 0x414a <PB_voidReadState+0x18c>
		}

	}// 1st read befor delay
	else
	{
		* pstate = NOT_PRESSED;
    4140:	ea 89       	ldd	r30, Y+18	; 0x12
    4142:	fb 89       	ldd	r31, Y+19	; 0x13
    4144:	10 82       	st	Z, r1
		copy_u8state = NOT_PRESSED;
    4146:	10 92 24 02 	sts	0x0224, r1
	}

}
    414a:	63 96       	adiw	r28, 0x13	; 19
    414c:	0f b6       	in	r0, 0x3f	; 63
    414e:	f8 94       	cli
    4150:	de bf       	out	0x3e, r29	; 62
    4152:	0f be       	out	0x3f, r0	; 63
    4154:	cd bf       	out	0x3d, r28	; 61
    4156:	cf 91       	pop	r28
    4158:	df 91       	pop	r29
    415a:	08 95       	ret

0000415c <HLED_voidInit>:
#include "HLED_private.h"
#include "HLED_config.h"
#include "HLED_interface.h"

void HLED_voidInit(Led_t copy_ledId)
{
    415c:	df 93       	push	r29
    415e:	cf 93       	push	r28
    4160:	00 d0       	rcall	.+0      	; 0x4162 <HLED_voidInit+0x6>
    4162:	0f 92       	push	r0
    4164:	cd b7       	in	r28, 0x3d	; 61
    4166:	de b7       	in	r29, 0x3e	; 62
    4168:	89 83       	std	Y+1, r24	; 0x01

	switch(copy_ledId){
    416a:	89 81       	ldd	r24, Y+1	; 0x01
    416c:	28 2f       	mov	r18, r24
    416e:	30 e0       	ldi	r19, 0x00	; 0
    4170:	3b 83       	std	Y+3, r19	; 0x03
    4172:	2a 83       	std	Y+2, r18	; 0x02
    4174:	8a 81       	ldd	r24, Y+2	; 0x02
    4176:	9b 81       	ldd	r25, Y+3	; 0x03
    4178:	81 30       	cpi	r24, 0x01	; 1
    417a:	91 05       	cpc	r25, r1
    417c:	d9 f0       	breq	.+54     	; 0x41b4 <HLED_voidInit+0x58>
    417e:	2a 81       	ldd	r18, Y+2	; 0x02
    4180:	3b 81       	ldd	r19, Y+3	; 0x03
    4182:	22 30       	cpi	r18, 0x02	; 2
    4184:	31 05       	cpc	r19, r1
    4186:	2c f4       	brge	.+10     	; 0x4192 <HLED_voidInit+0x36>
    4188:	8a 81       	ldd	r24, Y+2	; 0x02
    418a:	9b 81       	ldd	r25, Y+3	; 0x03
    418c:	00 97       	sbiw	r24, 0x00	; 0
    418e:	61 f0       	breq	.+24     	; 0x41a8 <HLED_voidInit+0x4c>
    4190:	22 c0       	rjmp	.+68     	; 0x41d6 <HLED_voidInit+0x7a>
    4192:	2a 81       	ldd	r18, Y+2	; 0x02
    4194:	3b 81       	ldd	r19, Y+3	; 0x03
    4196:	22 30       	cpi	r18, 0x02	; 2
    4198:	31 05       	cpc	r19, r1
    419a:	91 f0       	breq	.+36     	; 0x41c0 <HLED_voidInit+0x64>
    419c:	8a 81       	ldd	r24, Y+2	; 0x02
    419e:	9b 81       	ldd	r25, Y+3	; 0x03
    41a0:	83 30       	cpi	r24, 0x03	; 3
    41a2:	91 05       	cpc	r25, r1
    41a4:	99 f0       	breq	.+38     	; 0x41cc <HLED_voidInit+0x70>
    41a6:	17 c0       	rjmp	.+46     	; 0x41d6 <HLED_voidInit+0x7a>
	case LED_YELLOW:
		MDIO_SetPinDirection (LED_YELLOW_PORT, LED_YELLOW_PIN, DIO_u8PIN_OUTPUT);
    41a8:	80 e0       	ldi	r24, 0x00	; 0
    41aa:	66 e0       	ldi	r22, 0x06	; 6
    41ac:	41 e0       	ldi	r20, 0x01	; 1
    41ae:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
    41b2:	11 c0       	rjmp	.+34     	; 0x41d6 <HLED_voidInit+0x7a>
		break;
	case LED_GREEN:
		MDIO_SetPinDirection (LED_GREEN_PORT, LED_GREEN_PIN, DIO_u8PIN_OUTPUT);
    41b4:	80 e0       	ldi	r24, 0x00	; 0
    41b6:	64 e0       	ldi	r22, 0x04	; 4
    41b8:	41 e0       	ldi	r20, 0x01	; 1
    41ba:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
    41be:	0b c0       	rjmp	.+22     	; 0x41d6 <HLED_voidInit+0x7a>
		break;
	case LED_RED:
		MDIO_SetPinDirection (LED_RED_PORT, LED_RED_PIN, DIO_u8PIN_OUTPUT);
    41c0:	81 e0       	ldi	r24, 0x01	; 1
    41c2:	67 e0       	ldi	r22, 0x07	; 7
    41c4:	41 e0       	ldi	r20, 0x01	; 1
    41c6:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
    41ca:	05 c0       	rjmp	.+10     	; 0x41d6 <HLED_voidInit+0x7a>

		break;
	case LED_BLUE:
		MDIO_SetPinDirection (LED_BLUE_PORT, LED_BLUE_PIN, DIO_u8PIN_OUTPUT);
    41cc:	80 e0       	ldi	r24, 0x00	; 0
    41ce:	65 e0       	ldi	r22, 0x05	; 5
    41d0:	41 e0       	ldi	r20, 0x01	; 1
    41d2:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>


	}


}
    41d6:	0f 90       	pop	r0
    41d8:	0f 90       	pop	r0
    41da:	0f 90       	pop	r0
    41dc:	cf 91       	pop	r28
    41de:	df 91       	pop	r29
    41e0:	08 95       	ret

000041e2 <HLED_voidTurnOn>:
void HLED_voidTurnOn(Led_t copy_ledId)
{
    41e2:	df 93       	push	r29
    41e4:	cf 93       	push	r28
    41e6:	00 d0       	rcall	.+0      	; 0x41e8 <HLED_voidTurnOn+0x6>
    41e8:	0f 92       	push	r0
    41ea:	cd b7       	in	r28, 0x3d	; 61
    41ec:	de b7       	in	r29, 0x3e	; 62
    41ee:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_ledId){
    41f0:	89 81       	ldd	r24, Y+1	; 0x01
    41f2:	28 2f       	mov	r18, r24
    41f4:	30 e0       	ldi	r19, 0x00	; 0
    41f6:	3b 83       	std	Y+3, r19	; 0x03
    41f8:	2a 83       	std	Y+2, r18	; 0x02
    41fa:	8a 81       	ldd	r24, Y+2	; 0x02
    41fc:	9b 81       	ldd	r25, Y+3	; 0x03
    41fe:	81 30       	cpi	r24, 0x01	; 1
    4200:	91 05       	cpc	r25, r1
    4202:	d9 f0       	breq	.+54     	; 0x423a <HLED_voidTurnOn+0x58>
    4204:	2a 81       	ldd	r18, Y+2	; 0x02
    4206:	3b 81       	ldd	r19, Y+3	; 0x03
    4208:	22 30       	cpi	r18, 0x02	; 2
    420a:	31 05       	cpc	r19, r1
    420c:	2c f4       	brge	.+10     	; 0x4218 <HLED_voidTurnOn+0x36>
    420e:	8a 81       	ldd	r24, Y+2	; 0x02
    4210:	9b 81       	ldd	r25, Y+3	; 0x03
    4212:	00 97       	sbiw	r24, 0x00	; 0
    4214:	61 f0       	breq	.+24     	; 0x422e <HLED_voidTurnOn+0x4c>
    4216:	22 c0       	rjmp	.+68     	; 0x425c <HLED_voidTurnOn+0x7a>
    4218:	2a 81       	ldd	r18, Y+2	; 0x02
    421a:	3b 81       	ldd	r19, Y+3	; 0x03
    421c:	22 30       	cpi	r18, 0x02	; 2
    421e:	31 05       	cpc	r19, r1
    4220:	91 f0       	breq	.+36     	; 0x4246 <HLED_voidTurnOn+0x64>
    4222:	8a 81       	ldd	r24, Y+2	; 0x02
    4224:	9b 81       	ldd	r25, Y+3	; 0x03
    4226:	83 30       	cpi	r24, 0x03	; 3
    4228:	91 05       	cpc	r25, r1
    422a:	99 f0       	breq	.+38     	; 0x4252 <HLED_voidTurnOn+0x70>
    422c:	17 c0       	rjmp	.+46     	; 0x425c <HLED_voidTurnOn+0x7a>
		case LED_YELLOW:
#if LED_YELLOW_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_YELLOW_PORT, LED_YELLOW_PIN, DIO_u8PIN_HIGH);
    422e:	80 e0       	ldi	r24, 0x00	; 0
    4230:	66 e0       	ldi	r22, 0x06	; 6
    4232:	41 e0       	ldi	r20, 0x01	; 1
    4234:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    4238:	11 c0       	rjmp	.+34     	; 0x425c <HLED_voidTurnOn+0x7a>
#endif
			break;

		case LED_GREEN:
#if LED_GREEN_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_GREEN_PORT, LED_GREEN_PIN, DIO_u8PIN_HIGH);
    423a:	80 e0       	ldi	r24, 0x00	; 0
    423c:	64 e0       	ldi	r22, 0x04	; 4
    423e:	41 e0       	ldi	r20, 0x01	; 1
    4240:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    4244:	0b c0       	rjmp	.+22     	; 0x425c <HLED_voidTurnOn+0x7a>
#endif
			break;

		case LED_RED:
#if LED_RED_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_RED_PORT, LED_RED_PIN, DIO_u8PIN_HIGH);
    4246:	81 e0       	ldi	r24, 0x01	; 1
    4248:	67 e0       	ldi	r22, 0x07	; 7
    424a:	41 e0       	ldi	r20, 0x01	; 1
    424c:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    4250:	05 c0       	rjmp	.+10     	; 0x425c <HLED_voidTurnOn+0x7a>

#endif
			break;
		case LED_BLUE:
#if LED_BLUE_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_BLUE_PORT, LED_BLUE_PIN, DIO_u8PIN_HIGH);
    4252:	80 e0       	ldi	r24, 0x00	; 0
    4254:	65 e0       	ldi	r22, 0x05	; 5
    4256:	41 e0       	ldi	r20, 0x01	; 1
    4258:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
			break;

	}


}
    425c:	0f 90       	pop	r0
    425e:	0f 90       	pop	r0
    4260:	0f 90       	pop	r0
    4262:	cf 91       	pop	r28
    4264:	df 91       	pop	r29
    4266:	08 95       	ret

00004268 <HLED_voidTurnOff>:
void HLED_voidTurnOff(Led_t copy_ledId)
{
    4268:	df 93       	push	r29
    426a:	cf 93       	push	r28
    426c:	00 d0       	rcall	.+0      	; 0x426e <HLED_voidTurnOff+0x6>
    426e:	0f 92       	push	r0
    4270:	cd b7       	in	r28, 0x3d	; 61
    4272:	de b7       	in	r29, 0x3e	; 62
    4274:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_ledId){
    4276:	89 81       	ldd	r24, Y+1	; 0x01
    4278:	28 2f       	mov	r18, r24
    427a:	30 e0       	ldi	r19, 0x00	; 0
    427c:	3b 83       	std	Y+3, r19	; 0x03
    427e:	2a 83       	std	Y+2, r18	; 0x02
    4280:	8a 81       	ldd	r24, Y+2	; 0x02
    4282:	9b 81       	ldd	r25, Y+3	; 0x03
    4284:	81 30       	cpi	r24, 0x01	; 1
    4286:	91 05       	cpc	r25, r1
    4288:	d9 f0       	breq	.+54     	; 0x42c0 <HLED_voidTurnOff+0x58>
    428a:	2a 81       	ldd	r18, Y+2	; 0x02
    428c:	3b 81       	ldd	r19, Y+3	; 0x03
    428e:	22 30       	cpi	r18, 0x02	; 2
    4290:	31 05       	cpc	r19, r1
    4292:	2c f4       	brge	.+10     	; 0x429e <HLED_voidTurnOff+0x36>
    4294:	8a 81       	ldd	r24, Y+2	; 0x02
    4296:	9b 81       	ldd	r25, Y+3	; 0x03
    4298:	00 97       	sbiw	r24, 0x00	; 0
    429a:	61 f0       	breq	.+24     	; 0x42b4 <HLED_voidTurnOff+0x4c>
    429c:	22 c0       	rjmp	.+68     	; 0x42e2 <HLED_voidTurnOff+0x7a>
    429e:	2a 81       	ldd	r18, Y+2	; 0x02
    42a0:	3b 81       	ldd	r19, Y+3	; 0x03
    42a2:	22 30       	cpi	r18, 0x02	; 2
    42a4:	31 05       	cpc	r19, r1
    42a6:	91 f0       	breq	.+36     	; 0x42cc <HLED_voidTurnOff+0x64>
    42a8:	8a 81       	ldd	r24, Y+2	; 0x02
    42aa:	9b 81       	ldd	r25, Y+3	; 0x03
    42ac:	83 30       	cpi	r24, 0x03	; 3
    42ae:	91 05       	cpc	r25, r1
    42b0:	99 f0       	breq	.+38     	; 0x42d8 <HLED_voidTurnOff+0x70>
    42b2:	17 c0       	rjmp	.+46     	; 0x42e2 <HLED_voidTurnOff+0x7a>
		case LED_YELLOW:
#if LED_YELLOW_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_YELLOW_PORT, LED_YELLOW_PIN, DIO_u8PIN_LOW);
    42b4:	80 e0       	ldi	r24, 0x00	; 0
    42b6:	66 e0       	ldi	r22, 0x06	; 6
    42b8:	40 e0       	ldi	r20, 0x00	; 0
    42ba:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    42be:	11 c0       	rjmp	.+34     	; 0x42e2 <HLED_voidTurnOff+0x7a>
#endif
			break;

		case LED_GREEN:
#if LED_GREEN_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_GREEN_PORT, LED_GREEN_PIN, DIO_u8PIN_LOW);
    42c0:	80 e0       	ldi	r24, 0x00	; 0
    42c2:	64 e0       	ldi	r22, 0x04	; 4
    42c4:	40 e0       	ldi	r20, 0x00	; 0
    42c6:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    42ca:	0b c0       	rjmp	.+22     	; 0x42e2 <HLED_voidTurnOff+0x7a>
#endif
			break;

		case LED_RED:
#if LED_RED_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_RED_PORT, LED_RED_PIN, DIO_u8PIN_LOW);
    42cc:	81 e0       	ldi	r24, 0x01	; 1
    42ce:	67 e0       	ldi	r22, 0x07	; 7
    42d0:	40 e0       	ldi	r20, 0x00	; 0
    42d2:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    42d6:	05 c0       	rjmp	.+10     	; 0x42e2 <HLED_voidTurnOff+0x7a>

#endif
			break;
		case LED_BLUE:
#if LED_BLUE_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_BLUE_PORT, LED_BLUE_PIN, DIO_u8PIN_LOW);
    42d8:	80 e0       	ldi	r24, 0x00	; 0
    42da:	65 e0       	ldi	r22, 0x05	; 5
    42dc:	40 e0       	ldi	r20, 0x00	; 0
    42de:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
#endif
			break;

	}

}
    42e2:	0f 90       	pop	r0
    42e4:	0f 90       	pop	r0
    42e6:	0f 90       	pop	r0
    42e8:	cf 91       	pop	r28
    42ea:	df 91       	pop	r29
    42ec:	08 95       	ret

000042ee <HLED_voidToggle>:
void HLED_voidToggle(Led_t copy_ledId)
{
    42ee:	df 93       	push	r29
    42f0:	cf 93       	push	r28
    42f2:	00 d0       	rcall	.+0      	; 0x42f4 <HLED_voidToggle+0x6>
    42f4:	0f 92       	push	r0
    42f6:	cd b7       	in	r28, 0x3d	; 61
    42f8:	de b7       	in	r29, 0x3e	; 62
    42fa:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_ledId){
    42fc:	89 81       	ldd	r24, Y+1	; 0x01
    42fe:	28 2f       	mov	r18, r24
    4300:	30 e0       	ldi	r19, 0x00	; 0
    4302:	3b 83       	std	Y+3, r19	; 0x03
    4304:	2a 83       	std	Y+2, r18	; 0x02
    4306:	8a 81       	ldd	r24, Y+2	; 0x02
    4308:	9b 81       	ldd	r25, Y+3	; 0x03
    430a:	81 30       	cpi	r24, 0x01	; 1
    430c:	91 05       	cpc	r25, r1
    430e:	d1 f0       	breq	.+52     	; 0x4344 <HLED_voidToggle+0x56>
    4310:	2a 81       	ldd	r18, Y+2	; 0x02
    4312:	3b 81       	ldd	r19, Y+3	; 0x03
    4314:	22 30       	cpi	r18, 0x02	; 2
    4316:	31 05       	cpc	r19, r1
    4318:	2c f4       	brge	.+10     	; 0x4324 <HLED_voidToggle+0x36>
    431a:	8a 81       	ldd	r24, Y+2	; 0x02
    431c:	9b 81       	ldd	r25, Y+3	; 0x03
    431e:	00 97       	sbiw	r24, 0x00	; 0
    4320:	61 f0       	breq	.+24     	; 0x433a <HLED_voidToggle+0x4c>
    4322:	1e c0       	rjmp	.+60     	; 0x4360 <HLED_voidToggle+0x72>
    4324:	2a 81       	ldd	r18, Y+2	; 0x02
    4326:	3b 81       	ldd	r19, Y+3	; 0x03
    4328:	22 30       	cpi	r18, 0x02	; 2
    432a:	31 05       	cpc	r19, r1
    432c:	81 f0       	breq	.+32     	; 0x434e <HLED_voidToggle+0x60>
    432e:	8a 81       	ldd	r24, Y+2	; 0x02
    4330:	9b 81       	ldd	r25, Y+3	; 0x03
    4332:	83 30       	cpi	r24, 0x03	; 3
    4334:	91 05       	cpc	r25, r1
    4336:	81 f0       	breq	.+32     	; 0x4358 <HLED_voidToggle+0x6a>
    4338:	13 c0       	rjmp	.+38     	; 0x4360 <HLED_voidToggle+0x72>
		case LED_YELLOW:
#if LED_YELLOW_DIR == LED_DIR_FORWARD
			MDIO_TogglePinValue (LED_YELLOW_PORT, LED_YELLOW_PIN);
    433a:	80 e0       	ldi	r24, 0x00	; 0
    433c:	66 e0       	ldi	r22, 0x06	; 6
    433e:	0e 94 dd 15 	call	0x2bba	; 0x2bba <MDIO_TogglePinValue>
    4342:	0e c0       	rjmp	.+28     	; 0x4360 <HLED_voidToggle+0x72>
#endif
			break;

		case LED_GREEN:
#if LED_GREEN_DIR == LED_DIR_FORWARD
			MDIO_TogglePinValue (LED_GREEN_PORT, LED_GREEN_PIN);
    4344:	80 e0       	ldi	r24, 0x00	; 0
    4346:	64 e0       	ldi	r22, 0x04	; 4
    4348:	0e 94 dd 15 	call	0x2bba	; 0x2bba <MDIO_TogglePinValue>
    434c:	09 c0       	rjmp	.+18     	; 0x4360 <HLED_voidToggle+0x72>
#endif
			break;

		case LED_RED:
#if LED_RED_DIR == LED_DIR_FORWARD
			MDIO_TogglePinValue (LED_RED_PORT, LED_RED_PIN);
    434e:	81 e0       	ldi	r24, 0x01	; 1
    4350:	67 e0       	ldi	r22, 0x07	; 7
    4352:	0e 94 dd 15 	call	0x2bba	; 0x2bba <MDIO_TogglePinValue>
    4356:	04 c0       	rjmp	.+8      	; 0x4360 <HLED_voidToggle+0x72>

#endif
			break;
		case LED_BLUE:
#if LED_BLUE_DIR == LED_DIR_FORWARD
			MDIO_TogglePinValue (LED_BLUE_PORT, LED_BLUE_PIN);
    4358:	80 e0       	ldi	r24, 0x00	; 0
    435a:	65 e0       	ldi	r22, 0x05	; 5
    435c:	0e 94 dd 15 	call	0x2bba	; 0x2bba <MDIO_TogglePinValue>
#endif
			break;

	}

}
    4360:	0f 90       	pop	r0
    4362:	0f 90       	pop	r0
    4364:	0f 90       	pop	r0
    4366:	cf 91       	pop	r28
    4368:	df 91       	pop	r29
    436a:	08 95       	ret

0000436c <HKPD_voidInit>:
#include "KEYPAD_private.h"

u8 KPD_u8ArrayValue[ROW_NUM][COL_NUM] = KP_MODE;

void HKPD_voidInit(void)
{
    436c:	df 93       	push	r29
    436e:	cf 93       	push	r28
    4370:	cd b7       	in	r28, 0x3d	; 61
    4372:	de b7       	in	r29, 0x3e	; 62
	//column input
	MDIO_SetPinDirection(KEYPAD_C0_PORT, KEYPAD_C0_PIN, DIO_u8PIN_INPUT);
    4374:	83 e0       	ldi	r24, 0x03	; 3
    4376:	67 e0       	ldi	r22, 0x07	; 7
    4378:	40 e0       	ldi	r20, 0x00	; 0
    437a:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_C1_PORT, KEYPAD_C0_PIN, DIO_u8PIN_INPUT);
    437e:	83 e0       	ldi	r24, 0x03	; 3
    4380:	67 e0       	ldi	r22, 0x07	; 7
    4382:	40 e0       	ldi	r20, 0x00	; 0
    4384:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_C2_PORT, KEYPAD_C0_PIN, DIO_u8PIN_INPUT);
    4388:	83 e0       	ldi	r24, 0x03	; 3
    438a:	67 e0       	ldi	r22, 0x07	; 7
    438c:	40 e0       	ldi	r20, 0x00	; 0
    438e:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_C3_PORT, KEYPAD_C0_PIN, DIO_u8PIN_INPUT);
    4392:	83 e0       	ldi	r24, 0x03	; 3
    4394:	67 e0       	ldi	r22, 0x07	; 7
    4396:	40 e0       	ldi	r20, 0x00	; 0
    4398:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>

	MDIO_SetPinValue(KEYPAD_C0_PORT, KEYPAD_C0_PIN, DIO_u8PIN_HIGH);
    439c:	83 e0       	ldi	r24, 0x03	; 3
    439e:	67 e0       	ldi	r22, 0x07	; 7
    43a0:	41 e0       	ldi	r20, 0x01	; 1
    43a2:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(KEYPAD_C1_PORT, KEYPAD_C0_PIN, DIO_u8PIN_HIGH);
    43a6:	83 e0       	ldi	r24, 0x03	; 3
    43a8:	67 e0       	ldi	r22, 0x07	; 7
    43aa:	41 e0       	ldi	r20, 0x01	; 1
    43ac:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(KEYPAD_C2_PORT, KEYPAD_C0_PIN, DIO_u8PIN_HIGH);
    43b0:	83 e0       	ldi	r24, 0x03	; 3
    43b2:	67 e0       	ldi	r22, 0x07	; 7
    43b4:	41 e0       	ldi	r20, 0x01	; 1
    43b6:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(KEYPAD_C3_PORT, KEYPAD_C0_PIN, DIO_u8PIN_HIGH);
    43ba:	83 e0       	ldi	r24, 0x03	; 3
    43bc:	67 e0       	ldi	r22, 0x07	; 7
    43be:	41 e0       	ldi	r20, 0x01	; 1
    43c0:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>

	//row output
	MDIO_SetPinDirection(KEYPAD_R0_PORT, KEYPAD_R0_PIN, DIO_u8PIN_OUTPUT);
    43c4:	82 e0       	ldi	r24, 0x02	; 2
    43c6:	65 e0       	ldi	r22, 0x05	; 5
    43c8:	41 e0       	ldi	r20, 0x01	; 1
    43ca:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_R1_PORT, KEYPAD_R1_PIN, DIO_u8PIN_OUTPUT);
    43ce:	82 e0       	ldi	r24, 0x02	; 2
    43d0:	64 e0       	ldi	r22, 0x04	; 4
    43d2:	41 e0       	ldi	r20, 0x01	; 1
    43d4:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_R2_PORT, KEYPAD_R2_PIN, DIO_u8PIN_OUTPUT);
    43d8:	82 e0       	ldi	r24, 0x02	; 2
    43da:	63 e0       	ldi	r22, 0x03	; 3
    43dc:	41 e0       	ldi	r20, 0x01	; 1
    43de:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_R3_PORT, KEYPAD_R3_PIN, DIO_u8PIN_OUTPUT);
    43e2:	82 e0       	ldi	r24, 0x02	; 2
    43e4:	62 e0       	ldi	r22, 0x02	; 2
    43e6:	41 e0       	ldi	r20, 0x01	; 1
    43e8:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>


}
    43ec:	cf 91       	pop	r28
    43ee:	df 91       	pop	r29
    43f0:	08 95       	ret

000043f2 <HKPD_u8GetPressedKey>:

void HKPD_u8GetPressedKey(u8 * pPressedKey)
{
    43f2:	df 93       	push	r29
    43f4:	cf 93       	push	r28
    43f6:	cd b7       	in	r28, 0x3d	; 61
    43f8:	de b7       	in	r29, 0x3e	; 62
    43fa:	63 97       	sbiw	r28, 0x13	; 19
    43fc:	0f b6       	in	r0, 0x3f	; 63
    43fe:	f8 94       	cli
    4400:	de bf       	out	0x3e, r29	; 62
    4402:	0f be       	out	0x3f, r0	; 63
    4404:	cd bf       	out	0x3d, r28	; 61
    4406:	9b 8b       	std	Y+19, r25	; 0x13
    4408:	8a 8b       	std	Y+18, r24	; 0x12
	* pPressedKey = KPD_NO_PRESSED_KEY;
    440a:	ea 89       	ldd	r30, Y+18	; 0x12
    440c:	fb 89       	ldd	r31, Y+19	; 0x13
    440e:	8f ef       	ldi	r24, 0xFF	; 255
    4410:	80 83       	st	Z, r24
	//u8 copy_u8stateflag =
	u8 Local_u8ColCounter = COL_INIT;
    4412:	18 8a       	std	Y+16, r1	; 0x10
	u8 Local_u8RowCounter = ROW_INIT;
    4414:	1f 86       	std	Y+15, r1	; 0x0f

	u8 Local_u8PinValue = 1;
    4416:	81 e0       	ldi	r24, 0x01	; 1
    4418:	89 8b       	std	Y+17, r24	; 0x11

	do
	{

		for (Local_u8RowCounter = ROW_INIT; Local_u8RowCounter <= ROW_NUM; Local_u8RowCounter++)
    441a:	1f 86       	std	Y+15, r1	; 0x0f
    441c:	05 c1       	rjmp	.+522    	; 0x4628 <HKPD_u8GetPressedKey+0x236>
		{
			/* Activate current Row*/
			MDIO_SetPinValue(Row_Port_Arr[Local_u8RowCounter], Row_Pin_Arr[Local_u8RowCounter], DIO_u8PIN_LOW);
    441e:	8f 85       	ldd	r24, Y+15	; 0x0f
    4420:	88 2f       	mov	r24, r24
    4422:	90 e0       	ldi	r25, 0x00	; 0
    4424:	fc 01       	movw	r30, r24
    4426:	e0 56       	subi	r30, 0x60	; 96
    4428:	fe 4f       	sbci	r31, 0xFE	; 254
    442a:	20 81       	ld	r18, Z
    442c:	8f 85       	ldd	r24, Y+15	; 0x0f
    442e:	88 2f       	mov	r24, r24
    4430:	90 e0       	ldi	r25, 0x00	; 0
    4432:	fc 01       	movw	r30, r24
    4434:	ec 55       	subi	r30, 0x5C	; 92
    4436:	fe 4f       	sbci	r31, 0xFE	; 254
    4438:	90 81       	ld	r25, Z
    443a:	82 2f       	mov	r24, r18
    443c:	69 2f       	mov	r22, r25
    443e:	40 e0       	ldi	r20, 0x00	; 0
    4440:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>

			for (Local_u8ColCounter = COL_INIT; Local_u8ColCounter <= COL_NUM; Local_u8ColCounter++)
    4444:	18 8a       	std	Y+16, r1	; 0x10
    4446:	d6 c0       	rjmp	.+428    	; 0x45f4 <HKPD_u8GetPressedKey+0x202>
			{
				/* Read Current Column */
				MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
    4448:	88 89       	ldd	r24, Y+16	; 0x10
    444a:	88 2f       	mov	r24, r24
    444c:	90 e0       	ldi	r25, 0x00	; 0
    444e:	fc 01       	movw	r30, r24
    4450:	e8 55       	subi	r30, 0x58	; 88
    4452:	fe 4f       	sbci	r31, 0xFE	; 254
    4454:	40 81       	ld	r20, Z
    4456:	88 89       	ldd	r24, Y+16	; 0x10
    4458:	88 2f       	mov	r24, r24
    445a:	90 e0       	ldi	r25, 0x00	; 0
    445c:	fc 01       	movw	r30, r24
    445e:	e4 55       	subi	r30, 0x54	; 84
    4460:	fe 4f       	sbci	r31, 0xFE	; 254
    4462:	90 81       	ld	r25, Z
    4464:	9e 01       	movw	r18, r28
    4466:	2f 5e       	subi	r18, 0xEF	; 239
    4468:	3f 4f       	sbci	r19, 0xFF	; 255
    446a:	84 2f       	mov	r24, r20
    446c:	69 2f       	mov	r22, r25
    446e:	a9 01       	movw	r20, r18
    4470:	0e 94 81 14 	call	0x2902	; 0x2902 <MDIO_GetPinValue>
				if (DIO_u8PIN_LOW == Local_u8PinValue)
    4474:	89 89       	ldd	r24, Y+17	; 0x11
    4476:	88 23       	and	r24, r24
    4478:	09 f0       	breq	.+2      	; 0x447c <HKPD_u8GetPressedKey+0x8a>
    447a:	b9 c0       	rjmp	.+370    	; 0x45ee <HKPD_u8GetPressedKey+0x1fc>
    447c:	80 e0       	ldi	r24, 0x00	; 0
    447e:	90 e0       	ldi	r25, 0x00	; 0
    4480:	a8 ec       	ldi	r26, 0xC8	; 200
    4482:	b1 e4       	ldi	r27, 0x41	; 65
    4484:	8b 87       	std	Y+11, r24	; 0x0b
    4486:	9c 87       	std	Y+12, r25	; 0x0c
    4488:	ad 87       	std	Y+13, r26	; 0x0d
    448a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    448c:	6b 85       	ldd	r22, Y+11	; 0x0b
    448e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4490:	8d 85       	ldd	r24, Y+13	; 0x0d
    4492:	9e 85       	ldd	r25, Y+14	; 0x0e
    4494:	20 e0       	ldi	r18, 0x00	; 0
    4496:	30 e0       	ldi	r19, 0x00	; 0
    4498:	4a e7       	ldi	r20, 0x7A	; 122
    449a:	55 e4       	ldi	r21, 0x45	; 69
    449c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    44a0:	dc 01       	movw	r26, r24
    44a2:	cb 01       	movw	r24, r22
    44a4:	8f 83       	std	Y+7, r24	; 0x07
    44a6:	98 87       	std	Y+8, r25	; 0x08
    44a8:	a9 87       	std	Y+9, r26	; 0x09
    44aa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    44ac:	6f 81       	ldd	r22, Y+7	; 0x07
    44ae:	78 85       	ldd	r23, Y+8	; 0x08
    44b0:	89 85       	ldd	r24, Y+9	; 0x09
    44b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    44b4:	20 e0       	ldi	r18, 0x00	; 0
    44b6:	30 e0       	ldi	r19, 0x00	; 0
    44b8:	40 e8       	ldi	r20, 0x80	; 128
    44ba:	5f e3       	ldi	r21, 0x3F	; 63
    44bc:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    44c0:	88 23       	and	r24, r24
    44c2:	2c f4       	brge	.+10     	; 0x44ce <HKPD_u8GetPressedKey+0xdc>
		__ticks = 1;
    44c4:	81 e0       	ldi	r24, 0x01	; 1
    44c6:	90 e0       	ldi	r25, 0x00	; 0
    44c8:	9e 83       	std	Y+6, r25	; 0x06
    44ca:	8d 83       	std	Y+5, r24	; 0x05
    44cc:	3f c0       	rjmp	.+126    	; 0x454c <HKPD_u8GetPressedKey+0x15a>
	else if (__tmp > 65535)
    44ce:	6f 81       	ldd	r22, Y+7	; 0x07
    44d0:	78 85       	ldd	r23, Y+8	; 0x08
    44d2:	89 85       	ldd	r24, Y+9	; 0x09
    44d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    44d6:	20 e0       	ldi	r18, 0x00	; 0
    44d8:	3f ef       	ldi	r19, 0xFF	; 255
    44da:	4f e7       	ldi	r20, 0x7F	; 127
    44dc:	57 e4       	ldi	r21, 0x47	; 71
    44de:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    44e2:	18 16       	cp	r1, r24
    44e4:	4c f5       	brge	.+82     	; 0x4538 <HKPD_u8GetPressedKey+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    44e6:	6b 85       	ldd	r22, Y+11	; 0x0b
    44e8:	7c 85       	ldd	r23, Y+12	; 0x0c
    44ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    44ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    44ee:	20 e0       	ldi	r18, 0x00	; 0
    44f0:	30 e0       	ldi	r19, 0x00	; 0
    44f2:	40 e2       	ldi	r20, 0x20	; 32
    44f4:	51 e4       	ldi	r21, 0x41	; 65
    44f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    44fa:	dc 01       	movw	r26, r24
    44fc:	cb 01       	movw	r24, r22
    44fe:	bc 01       	movw	r22, r24
    4500:	cd 01       	movw	r24, r26
    4502:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4506:	dc 01       	movw	r26, r24
    4508:	cb 01       	movw	r24, r22
    450a:	9e 83       	std	Y+6, r25	; 0x06
    450c:	8d 83       	std	Y+5, r24	; 0x05
    450e:	0f c0       	rjmp	.+30     	; 0x452e <HKPD_u8GetPressedKey+0x13c>
    4510:	80 e9       	ldi	r24, 0x90	; 144
    4512:	91 e0       	ldi	r25, 0x01	; 1
    4514:	9c 83       	std	Y+4, r25	; 0x04
    4516:	8b 83       	std	Y+3, r24	; 0x03
    4518:	8b 81       	ldd	r24, Y+3	; 0x03
    451a:	9c 81       	ldd	r25, Y+4	; 0x04
    451c:	01 97       	sbiw	r24, 0x01	; 1
    451e:	f1 f7       	brne	.-4      	; 0x451c <HKPD_u8GetPressedKey+0x12a>
    4520:	9c 83       	std	Y+4, r25	; 0x04
    4522:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4524:	8d 81       	ldd	r24, Y+5	; 0x05
    4526:	9e 81       	ldd	r25, Y+6	; 0x06
    4528:	01 97       	sbiw	r24, 0x01	; 1
    452a:	9e 83       	std	Y+6, r25	; 0x06
    452c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    452e:	8d 81       	ldd	r24, Y+5	; 0x05
    4530:	9e 81       	ldd	r25, Y+6	; 0x06
    4532:	00 97       	sbiw	r24, 0x00	; 0
    4534:	69 f7       	brne	.-38     	; 0x4510 <HKPD_u8GetPressedKey+0x11e>
    4536:	14 c0       	rjmp	.+40     	; 0x4560 <HKPD_u8GetPressedKey+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4538:	6f 81       	ldd	r22, Y+7	; 0x07
    453a:	78 85       	ldd	r23, Y+8	; 0x08
    453c:	89 85       	ldd	r24, Y+9	; 0x09
    453e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4540:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4544:	dc 01       	movw	r26, r24
    4546:	cb 01       	movw	r24, r22
    4548:	9e 83       	std	Y+6, r25	; 0x06
    454a:	8d 83       	std	Y+5, r24	; 0x05
    454c:	8d 81       	ldd	r24, Y+5	; 0x05
    454e:	9e 81       	ldd	r25, Y+6	; 0x06
    4550:	9a 83       	std	Y+2, r25	; 0x02
    4552:	89 83       	std	Y+1, r24	; 0x01
    4554:	89 81       	ldd	r24, Y+1	; 0x01
    4556:	9a 81       	ldd	r25, Y+2	; 0x02
    4558:	01 97       	sbiw	r24, 0x01	; 1
    455a:	f1 f7       	brne	.-4      	; 0x4558 <HKPD_u8GetPressedKey+0x166>
    455c:	9a 83       	std	Y+2, r25	; 0x02
    455e:	89 83       	std	Y+1, r24	; 0x01
				{
					/* Delay To Prevent Bouncing */
					_delay_ms(25);
					MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
    4560:	88 89       	ldd	r24, Y+16	; 0x10
    4562:	88 2f       	mov	r24, r24
    4564:	90 e0       	ldi	r25, 0x00	; 0
    4566:	fc 01       	movw	r30, r24
    4568:	e8 55       	subi	r30, 0x58	; 88
    456a:	fe 4f       	sbci	r31, 0xFE	; 254
    456c:	40 81       	ld	r20, Z
    456e:	88 89       	ldd	r24, Y+16	; 0x10
    4570:	88 2f       	mov	r24, r24
    4572:	90 e0       	ldi	r25, 0x00	; 0
    4574:	fc 01       	movw	r30, r24
    4576:	e4 55       	subi	r30, 0x54	; 84
    4578:	fe 4f       	sbci	r31, 0xFE	; 254
    457a:	90 81       	ld	r25, Z
    457c:	9e 01       	movw	r18, r28
    457e:	2f 5e       	subi	r18, 0xEF	; 239
    4580:	3f 4f       	sbci	r19, 0xFF	; 255
    4582:	84 2f       	mov	r24, r20
    4584:	69 2f       	mov	r22, r25
    4586:	a9 01       	movw	r20, r18
    4588:	0e 94 81 14 	call	0x2902	; 0x2902 <MDIO_GetPinValue>
					if (DIO_u8PIN_LOW == Local_u8PinValue )
    458c:	89 89       	ldd	r24, Y+17	; 0x11
    458e:	88 23       	and	r24, r24
    4590:	71 f5       	brne	.+92     	; 0x45ee <HKPD_u8GetPressedKey+0x1fc>
    4592:	16 c0       	rjmp	.+44     	; 0x45c0 <HKPD_u8GetPressedKey+0x1ce>
					{
						/* Polling (busy waiting ) until the key is released */
						while(DIO_u8PIN_LOW == Local_u8PinValue )
						{
							MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
    4594:	88 89       	ldd	r24, Y+16	; 0x10
    4596:	88 2f       	mov	r24, r24
    4598:	90 e0       	ldi	r25, 0x00	; 0
    459a:	fc 01       	movw	r30, r24
    459c:	e8 55       	subi	r30, 0x58	; 88
    459e:	fe 4f       	sbci	r31, 0xFE	; 254
    45a0:	40 81       	ld	r20, Z
    45a2:	88 89       	ldd	r24, Y+16	; 0x10
    45a4:	88 2f       	mov	r24, r24
    45a6:	90 e0       	ldi	r25, 0x00	; 0
    45a8:	fc 01       	movw	r30, r24
    45aa:	e4 55       	subi	r30, 0x54	; 84
    45ac:	fe 4f       	sbci	r31, 0xFE	; 254
    45ae:	90 81       	ld	r25, Z
    45b0:	9e 01       	movw	r18, r28
    45b2:	2f 5e       	subi	r18, 0xEF	; 239
    45b4:	3f 4f       	sbci	r19, 0xFF	; 255
    45b6:	84 2f       	mov	r24, r20
    45b8:	69 2f       	mov	r22, r25
    45ba:	a9 01       	movw	r20, r18
    45bc:	0e 94 81 14 	call	0x2902	; 0x2902 <MDIO_GetPinValue>
					_delay_ms(25);
					MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
					if (DIO_u8PIN_LOW == Local_u8PinValue )
					{
						/* Polling (busy waiting ) until the key is released */
						while(DIO_u8PIN_LOW == Local_u8PinValue )
    45c0:	89 89       	ldd	r24, Y+17	; 0x11
    45c2:	88 23       	and	r24, r24
    45c4:	39 f3       	breq	.-50     	; 0x4594 <HKPD_u8GetPressedKey+0x1a2>
						{
							MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
						}

						* pPressedKey = KPD_u8ArrayValue [Local_u8RowCounter][Local_u8ColCounter];
    45c6:	8f 85       	ldd	r24, Y+15	; 0x0f
    45c8:	48 2f       	mov	r20, r24
    45ca:	50 e0       	ldi	r21, 0x00	; 0
    45cc:	88 89       	ldd	r24, Y+16	; 0x10
    45ce:	28 2f       	mov	r18, r24
    45d0:	30 e0       	ldi	r19, 0x00	; 0
    45d2:	ca 01       	movw	r24, r20
    45d4:	88 0f       	add	r24, r24
    45d6:	99 1f       	adc	r25, r25
    45d8:	88 0f       	add	r24, r24
    45da:	99 1f       	adc	r25, r25
    45dc:	82 0f       	add	r24, r18
    45de:	93 1f       	adc	r25, r19
    45e0:	fc 01       	movw	r30, r24
    45e2:	e0 55       	subi	r30, 0x50	; 80
    45e4:	fe 4f       	sbci	r31, 0xFE	; 254
    45e6:	80 81       	ld	r24, Z
    45e8:	ea 89       	ldd	r30, Y+18	; 0x12
    45ea:	fb 89       	ldd	r31, Y+19	; 0x13
    45ec:	80 83       	st	Z, r24
		for (Local_u8RowCounter = ROW_INIT; Local_u8RowCounter <= ROW_NUM; Local_u8RowCounter++)
		{
			/* Activate current Row*/
			MDIO_SetPinValue(Row_Port_Arr[Local_u8RowCounter], Row_Pin_Arr[Local_u8RowCounter], DIO_u8PIN_LOW);

			for (Local_u8ColCounter = COL_INIT; Local_u8ColCounter <= COL_NUM; Local_u8ColCounter++)
    45ee:	88 89       	ldd	r24, Y+16	; 0x10
    45f0:	8f 5f       	subi	r24, 0xFF	; 255
    45f2:	88 8b       	std	Y+16, r24	; 0x10
    45f4:	88 89       	ldd	r24, Y+16	; 0x10
    45f6:	85 30       	cpi	r24, 0x05	; 5
    45f8:	08 f4       	brcc	.+2      	; 0x45fc <HKPD_u8GetPressedKey+0x20a>
    45fa:	26 cf       	rjmp	.-436    	; 0x4448 <HKPD_u8GetPressedKey+0x56>
						* pPressedKey = KPD_u8ArrayValue [Local_u8RowCounter][Local_u8ColCounter];
					}
				}
			}
			/* Deactivate current Row*/
			MDIO_SetPinValue(Row_Port_Arr[Local_u8RowCounter], Row_Pin_Arr[Local_u8RowCounter], DIO_u8PIN_HIGH);
    45fc:	8f 85       	ldd	r24, Y+15	; 0x0f
    45fe:	88 2f       	mov	r24, r24
    4600:	90 e0       	ldi	r25, 0x00	; 0
    4602:	fc 01       	movw	r30, r24
    4604:	e0 56       	subi	r30, 0x60	; 96
    4606:	fe 4f       	sbci	r31, 0xFE	; 254
    4608:	20 81       	ld	r18, Z
    460a:	8f 85       	ldd	r24, Y+15	; 0x0f
    460c:	88 2f       	mov	r24, r24
    460e:	90 e0       	ldi	r25, 0x00	; 0
    4610:	fc 01       	movw	r30, r24
    4612:	ec 55       	subi	r30, 0x5C	; 92
    4614:	fe 4f       	sbci	r31, 0xFE	; 254
    4616:	90 81       	ld	r25, Z
    4618:	82 2f       	mov	r24, r18
    461a:	69 2f       	mov	r22, r25
    461c:	41 e0       	ldi	r20, 0x01	; 1
    461e:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	u8 Local_u8PinValue = 1;

	do
	{

		for (Local_u8RowCounter = ROW_INIT; Local_u8RowCounter <= ROW_NUM; Local_u8RowCounter++)
    4622:	8f 85       	ldd	r24, Y+15	; 0x0f
    4624:	8f 5f       	subi	r24, 0xFF	; 255
    4626:	8f 87       	std	Y+15, r24	; 0x0f
    4628:	8f 85       	ldd	r24, Y+15	; 0x0f
    462a:	85 30       	cpi	r24, 0x05	; 5
    462c:	08 f4       	brcc	.+2      	; 0x4630 <HKPD_u8GetPressedKey+0x23e>
    462e:	f7 ce       	rjmp	.-530    	; 0x441e <HKPD_u8GetPressedKey+0x2c>
			}
			/* Deactivate current Row*/
			MDIO_SetPinValue(Row_Port_Arr[Local_u8RowCounter], Row_Pin_Arr[Local_u8RowCounter], DIO_u8PIN_HIGH);
		}

	} while (KPD_NO_PRESSED_KEY == * pPressedKey);
    4630:	ea 89       	ldd	r30, Y+18	; 0x12
    4632:	fb 89       	ldd	r31, Y+19	; 0x13
    4634:	80 81       	ld	r24, Z
    4636:	8f 3f       	cpi	r24, 0xFF	; 255
    4638:	09 f4       	brne	.+2      	; 0x463c <HKPD_u8GetPressedKey+0x24a>
    463a:	ef ce       	rjmp	.-546    	; 0x441a <HKPD_u8GetPressedKey+0x28>
}
    463c:	63 96       	adiw	r28, 0x13	; 19
    463e:	0f b6       	in	r0, 0x3f	; 63
    4640:	f8 94       	cli
    4642:	de bf       	out	0x3e, r29	; 62
    4644:	0f be       	out	0x3f, r0	; 63
    4646:	cd bf       	out	0x3d, r28	; 61
    4648:	cf 91       	pop	r28
    464a:	df 91       	pop	r29
    464c:	08 95       	ret

0000464e <EEPROM_Init>:
/*for debug */
#include "../HCLCD/CLCD_interface.h"
#include <util/delay.h>

// Function to initialize the EEPROM
void EEPROM_Init(void){
    464e:	df 93       	push	r29
    4650:	cf 93       	push	r28
    4652:	cd b7       	in	r28, 0x3d	; 61
    4654:	de b7       	in	r29, 0x3e	; 62
	TWI_Init(_100KBPS);
    4656:	81 e0       	ldi	r24, 0x01	; 1
    4658:	0e 94 80 09 	call	0x1300	; 0x1300 <TWI_Init>

}
    465c:	cf 91       	pop	r28
    465e:	df 91       	pop	r29
    4660:	08 95       	ret

00004662 <EEPROM_WriteByte>:
TWI_ErrStatus EEPROM_WriteByte(u16 Copy_u16ByteAddress, u8 Copy_u8ByteData){
    4662:	df 93       	push	r29
    4664:	cf 93       	push	r28
    4666:	00 d0       	rcall	.+0      	; 0x4668 <EEPROM_WriteByte+0x6>
    4668:	00 d0       	rcall	.+0      	; 0x466a <EEPROM_WriteByte+0x8>
    466a:	0f 92       	push	r0
    466c:	cd b7       	in	r28, 0x3d	; 61
    466e:	de b7       	in	r29, 0x3e	; 62
    4670:	9b 83       	std	Y+3, r25	; 0x03
    4672:	8a 83       	std	Y+2, r24	; 0x02
    4674:	6c 83       	std	Y+4, r22	; 0x04
	TWI_ErrStatus Local_u8Status = 0;
    4676:	19 82       	std	Y+1, r1	; 0x01

	//step 1 : send Start
	TWI_SendStart();
    4678:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>
	//step 2 : check status if not Start Success return false
	TWI_GetStatus(&Local_u8Status);
    467c:	ce 01       	movw	r24, r28
    467e:	01 96       	adiw	r24, 0x01	; 1
    4680:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != START_ACK)
    4684:	89 81       	ldd	r24, Y+1	; 0x01
    4686:	88 30       	cpi	r24, 0x08	; 8
    4688:	29 f0       	breq	.+10     	; 0x4694 <EEPROM_WriteByte+0x32>
	{
		Local_u8Status = StartConditionErr;
    468a:	81 e0       	ldi	r24, 0x01	; 1
    468c:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    468e:	89 81       	ldd	r24, Y+1	; 0x01
    4690:	8d 83       	std	Y+5, r24	; 0x05
    4692:	35 c0       	rjmp	.+106    	; 0x46fe <EEPROM_WriteByte+0x9c>
	}
	//step 3 : send address 1010 + E A9 A8 + W
	TWI_SendByte(((EEPROM_SLA_4_MSB )| (Copy_u16ByteAddress>>8)) & (EEPROM_SLA_W ));
    4694:	8a 81       	ldd	r24, Y+2	; 0x02
    4696:	9b 81       	ldd	r25, Y+3	; 0x03
    4698:	89 2f       	mov	r24, r25
    469a:	99 27       	eor	r25, r25
    469c:	8e 75       	andi	r24, 0x5E	; 94
    469e:	80 6a       	ori	r24, 0xA0	; 160
    46a0:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
	//step 4 : check status TWI_MT_SLA_W_ACK
	TWI_GetStatus(&Local_u8Status);
    46a4:	ce 01       	movw	r24, r28
    46a6:	01 96       	adiw	r24, 0x01	; 1
    46a8:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != SLAVE_ADD_AND_WR_ACK)
    46ac:	89 81       	ldd	r24, Y+1	; 0x01
    46ae:	88 31       	cpi	r24, 0x18	; 24
    46b0:	29 f0       	breq	.+10     	; 0x46bc <EEPROM_WriteByte+0x5a>
	{
		Local_u8Status = SlaveAddressWithWriteErr;
    46b2:	83 e0       	ldi	r24, 0x03	; 3
    46b4:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    46b6:	89 81       	ldd	r24, Y+1	; 0x01
    46b8:	8d 83       	std	Y+5, r24	; 0x05
    46ba:	21 c0       	rjmp	.+66     	; 0x46fe <EEPROM_WriteByte+0x9c>
	}
	//step 5 : send rest of Byte address as data A7 .....A0
	TWI_SendByte((u8)Copy_u16ByteAddress);
    46bc:	8a 81       	ldd	r24, Y+2	; 0x02
    46be:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
	//step 6 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_u8Status);
    46c2:	ce 01       	movw	r24, r28
    46c4:	01 96       	adiw	r24, 0x01	; 1
    46c6:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != MSTR_WR_BYTE_ACK)
    46ca:	89 81       	ldd	r24, Y+1	; 0x01
    46cc:	88 32       	cpi	r24, 0x28	; 40
    46ce:	29 f0       	breq	.+10     	; 0x46da <EEPROM_WriteByte+0x78>
	{
		Local_u8Status = MasterWriteByteErr;
    46d0:	85 e0       	ldi	r24, 0x05	; 5
    46d2:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    46d4:	89 81       	ldd	r24, Y+1	; 0x01
    46d6:	8d 83       	std	Y+5, r24	; 0x05
    46d8:	12 c0       	rjmp	.+36     	; 0x46fe <EEPROM_WriteByte+0x9c>
	}
	//step 7 : send Byte to be written
	TWI_SendByte((u8)Copy_u8ByteData);
    46da:	8c 81       	ldd	r24, Y+4	; 0x04
    46dc:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 8 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_u8Status);
    46e0:	ce 01       	movw	r24, r28
    46e2:	01 96       	adiw	r24, 0x01	; 1
    46e4:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != MSTR_WR_BYTE_ACK)
    46e8:	89 81       	ldd	r24, Y+1	; 0x01
    46ea:	88 32       	cpi	r24, 0x28	; 40
    46ec:	29 f0       	breq	.+10     	; 0x46f8 <EEPROM_WriteByte+0x96>
	{
		Local_u8Status = MasterWriteByteErr;
    46ee:	85 e0       	ldi	r24, 0x05	; 5
    46f0:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    46f2:	89 81       	ldd	r24, Y+1	; 0x01
    46f4:	8d 83       	std	Y+5, r24	; 0x05
    46f6:	03 c0       	rjmp	.+6      	; 0x46fe <EEPROM_WriteByte+0x9c>
	}
	//step 9 : send stop
	TWI_SendStop();
    46f8:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>

	return NoError;
    46fc:	1d 82       	std	Y+5, r1	; 0x05
    46fe:	8d 81       	ldd	r24, Y+5	; 0x05
}
    4700:	0f 90       	pop	r0
    4702:	0f 90       	pop	r0
    4704:	0f 90       	pop	r0
    4706:	0f 90       	pop	r0
    4708:	0f 90       	pop	r0
    470a:	cf 91       	pop	r28
    470c:	df 91       	pop	r29
    470e:	08 95       	ret

00004710 <EEPROM_ReadByte>:
TWI_ErrStatus EEPROM_ReadByte(u16 Copy_u16ByteAddress, u8 *Copy_u8ByteData){
    4710:	df 93       	push	r29
    4712:	cf 93       	push	r28
    4714:	00 d0       	rcall	.+0      	; 0x4716 <EEPROM_ReadByte+0x6>
    4716:	00 d0       	rcall	.+0      	; 0x4718 <EEPROM_ReadByte+0x8>
    4718:	00 d0       	rcall	.+0      	; 0x471a <EEPROM_ReadByte+0xa>
    471a:	cd b7       	in	r28, 0x3d	; 61
    471c:	de b7       	in	r29, 0x3e	; 62
    471e:	9b 83       	std	Y+3, r25	; 0x03
    4720:	8a 83       	std	Y+2, r24	; 0x02
    4722:	7d 83       	std	Y+5, r23	; 0x05
    4724:	6c 83       	std	Y+4, r22	; 0x04

	TWI_ErrStatus Local_u8Status = 0;
    4726:	19 82       	std	Y+1, r1	; 0x01

	//step 1 : send Start
	TWI_SendStart();
    4728:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

	//step 2 : check status if not Start Success return false
	TWI_GetStatus(&Local_u8Status);
    472c:	ce 01       	movw	r24, r28
    472e:	01 96       	adiw	r24, 0x01	; 1
    4730:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != START_ACK)
    4734:	89 81       	ldd	r24, Y+1	; 0x01
    4736:	88 30       	cpi	r24, 0x08	; 8
    4738:	29 f0       	breq	.+10     	; 0x4744 <EEPROM_ReadByte+0x34>
	{
		Local_u8Status = StartConditionErr;
    473a:	81 e0       	ldi	r24, 0x01	; 1
    473c:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    473e:	89 81       	ldd	r24, Y+1	; 0x01
    4740:	8e 83       	std	Y+6, r24	; 0x06
    4742:	57 c0       	rjmp	.+174    	; 0x47f2 <EEPROM_ReadByte+0xe2>
	}

	//step 3 : send address 1010 + E A9 A8 + W
	TWI_SendByte(((EEPROM_SLA_4_MSB )| (Copy_u16ByteAddress>>8)) & (EEPROM_SLA_W ));
    4744:	8a 81       	ldd	r24, Y+2	; 0x02
    4746:	9b 81       	ldd	r25, Y+3	; 0x03
    4748:	89 2f       	mov	r24, r25
    474a:	99 27       	eor	r25, r25
    474c:	8e 75       	andi	r24, 0x5E	; 94
    474e:	80 6a       	ori	r24, 0xA0	; 160
    4750:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 4 : check status TWI_MT_SLA_W_ACK
	TWI_GetStatus(&Local_u8Status);
    4754:	ce 01       	movw	r24, r28
    4756:	01 96       	adiw	r24, 0x01	; 1
    4758:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != SLAVE_ADD_AND_WR_ACK)
    475c:	89 81       	ldd	r24, Y+1	; 0x01
    475e:	88 31       	cpi	r24, 0x18	; 24
    4760:	29 f0       	breq	.+10     	; 0x476c <EEPROM_ReadByte+0x5c>
	{
		Local_u8Status = SlaveAddressWithWriteErr;
    4762:	83 e0       	ldi	r24, 0x03	; 3
    4764:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    4766:	89 81       	ldd	r24, Y+1	; 0x01
    4768:	8e 83       	std	Y+6, r24	; 0x06
    476a:	43 c0       	rjmp	.+134    	; 0x47f2 <EEPROM_ReadByte+0xe2>
	}

	//step 5 : send rest of Byte address as data A7 .....A0
	TWI_SendByte((u8)Copy_u16ByteAddress);
    476c:	8a 81       	ldd	r24, Y+2	; 0x02
    476e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 6 : check status TWI_MT_DATA_ACK
	TWI_GetStatus(&Local_u8Status);
    4772:	ce 01       	movw	r24, r28
    4774:	01 96       	adiw	r24, 0x01	; 1
    4776:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != MSTR_WR_BYTE_ACK)
    477a:	89 81       	ldd	r24, Y+1	; 0x01
    477c:	88 32       	cpi	r24, 0x28	; 40
    477e:	29 f0       	breq	.+10     	; 0x478a <EEPROM_ReadByte+0x7a>
	{
		Local_u8Status = MasterWriteByteErr;
    4780:	85 e0       	ldi	r24, 0x05	; 5
    4782:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    4784:	89 81       	ldd	r24, Y+1	; 0x01
    4786:	8e 83       	std	Y+6, r24	; 0x06
    4788:	34 c0       	rjmp	.+104    	; 0x47f2 <EEPROM_ReadByte+0xe2>
	}

	//step 7 : send Repeated Start
	TWI_SendStart();
    478a:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

	//step 8 : check status
	TWI_GetStatus(&Local_u8Status);
    478e:	ce 01       	movw	r24, r28
    4790:	01 96       	adiw	r24, 0x01	; 1
    4792:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != REP_START_ACK)
    4796:	89 81       	ldd	r24, Y+1	; 0x01
    4798:	80 31       	cpi	r24, 0x10	; 16
    479a:	29 f0       	breq	.+10     	; 0x47a6 <EEPROM_ReadByte+0x96>
	{
		Local_u8Status = RepeatedStartErr;
    479c:	82 e0       	ldi	r24, 0x02	; 2
    479e:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    47a0:	89 81       	ldd	r24, Y+1	; 0x01
    47a2:	8e 83       	std	Y+6, r24	; 0x06
    47a4:	26 c0       	rjmp	.+76     	; 0x47f2 <EEPROM_ReadByte+0xe2>
	}

	//step 9 : send address 1010 + 000 + R
	TWI_SendByte(((EEPROM_SLA_4_MSB )| (Copy_u16ByteAddress>>8)) | (EEPROM_SLA_R ));
    47a6:	8a 81       	ldd	r24, Y+2	; 0x02
    47a8:	9b 81       	ldd	r25, Y+3	; 0x03
    47aa:	89 2f       	mov	r24, r25
    47ac:	99 27       	eor	r25, r25
    47ae:	81 6a       	ori	r24, 0xA1	; 161
    47b0:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

	//step 10 : check status TWI_MR_SLA_R_ACK
	TWI_GetStatus(&Local_u8Status);
    47b4:	ce 01       	movw	r24, r28
    47b6:	01 96       	adiw	r24, 0x01	; 1
    47b8:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != SLAVE_ADD_AND_RD_ACK)
    47bc:	89 81       	ldd	r24, Y+1	; 0x01
    47be:	80 34       	cpi	r24, 0x40	; 64
    47c0:	29 f0       	breq	.+10     	; 0x47cc <EEPROM_ReadByte+0xbc>
	{
		Local_u8Status = SlaveAddressWithReadErr;
    47c2:	84 e0       	ldi	r24, 0x04	; 4
    47c4:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    47c6:	89 81       	ldd	r24, Y+1	; 0x01
    47c8:	8e 83       	std	Y+6, r24	; 0x06
    47ca:	13 c0       	rjmp	.+38     	; 0x47f2 <EEPROM_ReadByte+0xe2>
	}

	//step 11 : read data
	TWI_ReceiveByteWithACK(Copy_u8ByteData);
    47cc:	8c 81       	ldd	r24, Y+4	; 0x04
    47ce:	9d 81       	ldd	r25, Y+5	; 0x05
    47d0:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>

	//step 12 : check status TWI_MR_DATA_ACK
	TWI_GetStatus(&Local_u8Status);
    47d4:	ce 01       	movw	r24, r28
    47d6:	01 96       	adiw	r24, 0x01	; 1
    47d8:	0e 94 11 0a 	call	0x1422	; 0x1422 <TWI_GetStatus>
	if(Local_u8Status != MSTR_RD_BYTE_WITH_ACK)
    47dc:	89 81       	ldd	r24, Y+1	; 0x01
    47de:	80 35       	cpi	r24, 0x50	; 80
    47e0:	29 f0       	breq	.+10     	; 0x47ec <EEPROM_ReadByte+0xdc>
	{
		Local_u8Status = MasterReadByteWithAckErr;
    47e2:	86 e0       	ldi	r24, 0x06	; 6
    47e4:	89 83       	std	Y+1, r24	; 0x01
		return Local_u8Status;
    47e6:	89 81       	ldd	r24, Y+1	; 0x01
    47e8:	8e 83       	std	Y+6, r24	; 0x06
    47ea:	03 c0       	rjmp	.+6      	; 0x47f2 <EEPROM_ReadByte+0xe2>
	}

	//step 13 : send Stop
	TWI_SendStop();
    47ec:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>

	return NoError;
    47f0:	1e 82       	std	Y+6, r1	; 0x06
    47f2:	8e 81       	ldd	r24, Y+6	; 0x06


}
    47f4:	26 96       	adiw	r28, 0x06	; 6
    47f6:	0f b6       	in	r0, 0x3f	; 63
    47f8:	f8 94       	cli
    47fa:	de bf       	out	0x3e, r29	; 62
    47fc:	0f be       	out	0x3f, r0	; 63
    47fe:	cd bf       	out	0x3d, r28	; 61
    4800:	cf 91       	pop	r28
    4802:	df 91       	pop	r29
    4804:	08 95       	ret

00004806 <HDCMOTOR_voidInit>:
#include "HDCMOTOR_config.h"
#include "HDCMOTOR_interface.h"


error_state_t HDCMOTOR_voidInit(void)
{
    4806:	df 93       	push	r29
    4808:	cf 93       	push	r28
    480a:	0f 92       	push	r0
    480c:	cd b7       	in	r28, 0x3d	; 61
    480e:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    4810:	88 e0       	ldi	r24, 0x08	; 8
    4812:	89 83       	std	Y+1, r24	; 0x01
	// init PWM0
	MPWM0_enumInit();
    4814:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <MPWM0_enumInit>

	// set motor pin direction as output
	MDIO_SetPinDirection(DCMOTOR_PWM_PORT, DCMOTOR_PWM_PIN, DIO_u8PIN_OUTPUT);
    4818:	81 e0       	ldi	r24, 0x01	; 1
    481a:	63 e0       	ldi	r22, 0x03	; 3
    481c:	41 e0       	ldi	r20, 0x01	; 1
    481e:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(DCMOTOR_DIR_PORT, DCMOTOR_DIR_PIN, DIO_u8PIN_OUTPUT);
    4822:	81 e0       	ldi	r24, 0x01	; 1
    4824:	65 e0       	ldi	r22, 0x05	; 5
    4826:	41 e0       	ldi	r20, 0x01	; 1
    4828:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(DCMOTOR_EN_PORT, DCMOTOR_EN_PIN, DIO_u8PIN_OUTPUT);
    482c:	81 e0       	ldi	r24, 0x01	; 1
    482e:	66 e0       	ldi	r22, 0x06	; 6
    4830:	41 e0       	ldi	r20, 0x01	; 1
    4832:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>

	return Local_u8ErrorState;
    4836:	89 81       	ldd	r24, Y+1	; 0x01

}
    4838:	0f 90       	pop	r0
    483a:	cf 91       	pop	r28
    483c:	df 91       	pop	r29
    483e:	08 95       	ret

00004840 <HDCMOTOR_voidSetDirection>:

error_state_t HDCMOTOR_voidSetDirection(u8 Copy_u8MotorDirection)
{
    4840:	df 93       	push	r29
    4842:	cf 93       	push	r28
    4844:	00 d0       	rcall	.+0      	; 0x4846 <HDCMOTOR_voidSetDirection+0x6>
    4846:	cd b7       	in	r28, 0x3d	; 61
    4848:	de b7       	in	r29, 0x3e	; 62
    484a:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    484c:	88 e0       	ldi	r24, 0x08	; 8
    484e:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8MotorDirection == HDCMOTOR_CW){
    4850:	8a 81       	ldd	r24, Y+2	; 0x02
    4852:	81 30       	cpi	r24, 0x01	; 1
    4854:	31 f4       	brne	.+12     	; 0x4862 <HDCMOTOR_voidSetDirection+0x22>
		MDIO_SetPinValue(DCMOTOR_DIR_PORT, DCMOTOR_DIR_PIN, DIO_u8PIN_HIGH);
    4856:	81 e0       	ldi	r24, 0x01	; 1
    4858:	65 e0       	ldi	r22, 0x05	; 5
    485a:	41 e0       	ldi	r20, 0x01	; 1
    485c:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    4860:	08 c0       	rjmp	.+16     	; 0x4872 <HDCMOTOR_voidSetDirection+0x32>

	} else if (Copy_u8MotorDirection == HDCMOTOR_CCW) {
    4862:	8a 81       	ldd	r24, Y+2	; 0x02
    4864:	82 30       	cpi	r24, 0x02	; 2
    4866:	29 f4       	brne	.+10     	; 0x4872 <HDCMOTOR_voidSetDirection+0x32>
		MDIO_SetPinValue(DCMOTOR_DIR_PORT, DCMOTOR_DIR_PIN, DIO_u8PIN_LOW);
    4868:	81 e0       	ldi	r24, 0x01	; 1
    486a:	65 e0       	ldi	r22, 0x05	; 5
    486c:	40 e0       	ldi	r20, 0x00	; 0
    486e:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>

	} else {
		// No thing
	}

	return Local_u8ErrorState;
    4872:	89 81       	ldd	r24, Y+1	; 0x01

}
    4874:	0f 90       	pop	r0
    4876:	0f 90       	pop	r0
    4878:	cf 91       	pop	r28
    487a:	df 91       	pop	r29
    487c:	08 95       	ret

0000487e <HDCMOTOR_voidSetSpeed>:
error_state_t HDCMOTOR_voidSetSpeed(u8 Copy_u8DutyCycle)
{
    487e:	df 93       	push	r29
    4880:	cf 93       	push	r28
    4882:	00 d0       	rcall	.+0      	; 0x4884 <HDCMOTOR_voidSetSpeed+0x6>
    4884:	cd b7       	in	r28, 0x3d	; 61
    4886:	de b7       	in	r29, 0x3e	; 62
    4888:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    488a:	88 e0       	ldi	r24, 0x08	; 8
    488c:	89 83       	std	Y+1, r24	; 0x01

	MPWM0_enumSetDutyCycle(Copy_u8DutyCycle);
    488e:	8a 81       	ldd	r24, Y+2	; 0x02
    4890:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <MPWM0_enumSetDutyCycle>

	return Local_u8ErrorState;
    4894:	89 81       	ldd	r24, Y+1	; 0x01
}
    4896:	0f 90       	pop	r0
    4898:	0f 90       	pop	r0
    489a:	cf 91       	pop	r28
    489c:	df 91       	pop	r29
    489e:	08 95       	ret

000048a0 <HDCMOTOR_voidStart>:

error_state_t HDCMOTOR_voidStart(void)
{
    48a0:	df 93       	push	r29
    48a2:	cf 93       	push	r28
    48a4:	0f 92       	push	r0
    48a6:	cd b7       	in	r28, 0x3d	; 61
    48a8:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    48aa:	88 e0       	ldi	r24, 0x08	; 8
    48ac:	89 83       	std	Y+1, r24	; 0x01

	MPWM0_enumStart();
    48ae:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <MPWM0_enumStart>

	return Local_u8ErrorState;
    48b2:	89 81       	ldd	r24, Y+1	; 0x01
}
    48b4:	0f 90       	pop	r0
    48b6:	cf 91       	pop	r28
    48b8:	df 91       	pop	r29
    48ba:	08 95       	ret

000048bc <HDCMOTOR_voidStop>:

error_state_t HDCMOTOR_voidStop(void)
{
    48bc:	df 93       	push	r29
    48be:	cf 93       	push	r28
    48c0:	0f 92       	push	r0
    48c2:	cd b7       	in	r28, 0x3d	; 61
    48c4:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    48c6:	88 e0       	ldi	r24, 0x08	; 8
    48c8:	89 83       	std	Y+1, r24	; 0x01
	MPWM0_enumSetDutyCycle(0);
    48ca:	80 e0       	ldi	r24, 0x00	; 0
    48cc:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <MPWM0_enumSetDutyCycle>
	MDIO_SetPinValue(1, 3, DIO_u8PIN_LOW);
    48d0:	81 e0       	ldi	r24, 0x01	; 1
    48d2:	63 e0       	ldi	r22, 0x03	; 3
    48d4:	40 e0       	ldi	r20, 0x00	; 0
    48d6:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>

	MPWM0_enumStop();
    48da:	0e 94 67 0f 	call	0x1ece	; 0x1ece <MPWM0_enumStop>
	//MDIO_SetPinValue(DCMOTOR_EN_PORT, DCMOTOR_EN_PIN, DIO_u8PIN_HIGH);

	return Local_u8ErrorState;
    48de:	89 81       	ldd	r24, Y+1	; 0x01
}
    48e0:	0f 90       	pop	r0
    48e2:	cf 91       	pop	r28
    48e4:	df 91       	pop	r29
    48e6:	08 95       	ret

000048e8 <HDCMOTOR_MoveCW>:

error_state_t HDCMOTOR_MoveCW(u8 Copy_u8DutyCycle)
{
    48e8:	df 93       	push	r29
    48ea:	cf 93       	push	r28
    48ec:	00 d0       	rcall	.+0      	; 0x48ee <HDCMOTOR_MoveCW+0x6>
    48ee:	cd b7       	in	r28, 0x3d	; 61
    48f0:	de b7       	in	r29, 0x3e	; 62
    48f2:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    48f4:	88 e0       	ldi	r24, 0x08	; 8
    48f6:	89 83       	std	Y+1, r24	; 0x01

	HDCMOTOR_voidSetDirection(HDCMOTOR_CW);
    48f8:	81 e0       	ldi	r24, 0x01	; 1
    48fa:	0e 94 20 24 	call	0x4840	; 0x4840 <HDCMOTOR_voidSetDirection>
	HDCMOTOR_voidSetSpeed(Copy_u8DutyCycle);
    48fe:	8a 81       	ldd	r24, Y+2	; 0x02
    4900:	0e 94 3f 24 	call	0x487e	; 0x487e <HDCMOTOR_voidSetSpeed>
	HDCMOTOR_voidStart();
    4904:	0e 94 50 24 	call	0x48a0	; 0x48a0 <HDCMOTOR_voidStart>

	return Local_u8ErrorState;
    4908:	89 81       	ldd	r24, Y+1	; 0x01

}
    490a:	0f 90       	pop	r0
    490c:	0f 90       	pop	r0
    490e:	cf 91       	pop	r28
    4910:	df 91       	pop	r29
    4912:	08 95       	ret

00004914 <HDCMOTOR_MoveCCW>:

error_state_t HDCMOTOR_MoveCCW(u8 Copy_u8DutyCycle)
{
    4914:	df 93       	push	r29
    4916:	cf 93       	push	r28
    4918:	00 d0       	rcall	.+0      	; 0x491a <HDCMOTOR_MoveCCW+0x6>
    491a:	cd b7       	in	r28, 0x3d	; 61
    491c:	de b7       	in	r29, 0x3e	; 62
    491e:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    4920:	88 e0       	ldi	r24, 0x08	; 8
    4922:	89 83       	std	Y+1, r24	; 0x01

	HDCMOTOR_voidSetDirection(HDCMOTOR_CW);
    4924:	81 e0       	ldi	r24, 0x01	; 1
    4926:	0e 94 20 24 	call	0x4840	; 0x4840 <HDCMOTOR_voidSetDirection>
	HDCMOTOR_voidSetSpeed(Copy_u8DutyCycle);
    492a:	8a 81       	ldd	r24, Y+2	; 0x02
    492c:	0e 94 3f 24 	call	0x487e	; 0x487e <HDCMOTOR_voidSetSpeed>
	HDCMOTOR_voidStart();
    4930:	0e 94 50 24 	call	0x48a0	; 0x48a0 <HDCMOTOR_voidStart>

	return Local_u8ErrorState;
    4934:	89 81       	ldd	r24, Y+1	; 0x01

}
    4936:	0f 90       	pop	r0
    4938:	0f 90       	pop	r0
    493a:	cf 91       	pop	r28
    493c:	df 91       	pop	r29
    493e:	08 95       	ret

00004940 <HCLCD_SendCommand>:
u8 Local_u8SetPositionY = Y_INITIAL_POSITION;



error_state_t HCLCD_SendCommand(u8 Copy_u8Command)
{
    4940:	df 93       	push	r29
    4942:	cf 93       	push	r28
    4944:	00 d0       	rcall	.+0      	; 0x4946 <HCLCD_SendCommand+0x6>
    4946:	cd b7       	in	r28, 0x3d	; 61
    4948:	de b7       	in	r29, 0x3e	; 62
    494a:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    494c:	81 e0       	ldi	r24, 0x01	; 1
    494e:	89 83       	std	Y+1, r24	; 0x01

	/* CLR RS Pin To Send Command */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_RS_PIN, DIO_u8PIN_LOW);
    4950:	80 e0       	ldi	r24, 0x00	; 0
    4952:	63 e0       	ldi	r22, 0x03	; 3
    4954:	40 e0       	ldi	r20, 0x00	; 0
    4956:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	/* CLR RW Pin To Select Write Mode */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_RW_PIN, DIO_u8PIN_LOW);
    495a:	80 e0       	ldi	r24, 0x00	; 0
    495c:	60 e0       	ldi	r22, 0x00	; 0
    495e:	40 e0       	ldi	r20, 0x00	; 0
    4960:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	/* Send Command To Data Pin */
	H_LCD_void_latchByte(Copy_u8Command);
    4964:	8a 81       	ldd	r24, Y+2	; 0x02
    4966:	0e 94 d6 27 	call	0x4fac	; 0x4fac <H_LCD_void_latchByte>

	return Local_ErrorState;
    496a:	89 81       	ldd	r24, Y+1	; 0x01
}
    496c:	0f 90       	pop	r0
    496e:	0f 90       	pop	r0
    4970:	cf 91       	pop	r28
    4972:	df 91       	pop	r29
    4974:	08 95       	ret

00004976 <HCLCD_SendData>:



error_state_t HCLCD_SendData(u8 Copy_u8Data)
{
    4976:	df 93       	push	r29
    4978:	cf 93       	push	r28
    497a:	00 d0       	rcall	.+0      	; 0x497c <HCLCD_SendData+0x6>
    497c:	cd b7       	in	r28, 0x3d	; 61
    497e:	de b7       	in	r29, 0x3e	; 62
    4980:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    4982:	81 e0       	ldi	r24, 0x01	; 1
    4984:	89 83       	std	Y+1, r24	; 0x01
	if(specialCharacter  == OFF)
    4986:	80 91 25 02 	lds	r24, 0x0225
    498a:	88 23       	and	r24, r24
    498c:	11 f4       	brne	.+4      	; 0x4992 <HCLCD_SendData+0x1c>
	{
		CLCD_CurrentPosition();
    498e:	0e 94 b2 27 	call	0x4f64	; 0x4f64 <CLCD_CurrentPosition>
	}

	/* SET RS Pin To Send Data */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_RS_PIN, DIO_u8PIN_HIGH);
    4992:	80 e0       	ldi	r24, 0x00	; 0
    4994:	63 e0       	ldi	r22, 0x03	; 3
    4996:	41 e0       	ldi	r20, 0x01	; 1
    4998:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	/* CLR RW Pin To Select Write Mode */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_RW_PIN, DIO_u8PIN_LOW);
    499c:	80 e0       	ldi	r24, 0x00	; 0
    499e:	60 e0       	ldi	r22, 0x00	; 0
    49a0:	40 e0       	ldi	r20, 0x00	; 0
    49a2:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	/* Send Data To Data Pin */
	H_LCD_void_latchByte(Copy_u8Data);
    49a6:	8a 81       	ldd	r24, Y+2	; 0x02
    49a8:	0e 94 d6 27 	call	0x4fac	; 0x4fac <H_LCD_void_latchByte>

	return Local_ErrorState;
    49ac:	89 81       	ldd	r24, Y+1	; 0x01
}
    49ae:	0f 90       	pop	r0
    49b0:	0f 90       	pop	r0
    49b2:	cf 91       	pop	r28
    49b4:	df 91       	pop	r29
    49b6:	08 95       	ret

000049b8 <HCLCD_Init>:
error_state_t HCLCD_Init(void)
{
    49b8:	df 93       	push	r29
    49ba:	cf 93       	push	r28
    49bc:	cd b7       	in	r28, 0x3d	; 61
    49be:	de b7       	in	r29, 0x3e	; 62
    49c0:	2f 97       	sbiw	r28, 0x0f	; 15
    49c2:	0f b6       	in	r0, 0x3f	; 63
    49c4:	f8 94       	cli
    49c6:	de bf       	out	0x3e, r29	; 62
    49c8:	0f be       	out	0x3f, r0	; 63
    49ca:	cd bf       	out	0x3d, r28	; 61
	error_state_t Local_ErrorState = R_OK;
    49cc:	81 e0       	ldi	r24, 0x01	; 1
    49ce:	8f 87       	std	Y+15, r24	; 0x0f

	/* Initialize Data pins as output pin */
	MDIO_SetPinDirection(CLCD_DATA_PORT, CLCD_DATA_4_PIN0, DIO_u8PIN_OUTPUT);
    49d0:	81 e0       	ldi	r24, 0x01	; 1
    49d2:	60 e0       	ldi	r22, 0x00	; 0
    49d4:	41 e0       	ldi	r20, 0x01	; 1
    49d6:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(CLCD_DATA_PORT, CLCD_DATA_4_PIN1, DIO_u8PIN_OUTPUT);
    49da:	81 e0       	ldi	r24, 0x01	; 1
    49dc:	61 e0       	ldi	r22, 0x01	; 1
    49de:	41 e0       	ldi	r20, 0x01	; 1
    49e0:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(CLCD_DATA_PORT, CLCD_DATA_4_PIN2, DIO_u8PIN_OUTPUT);
    49e4:	81 e0       	ldi	r24, 0x01	; 1
    49e6:	62 e0       	ldi	r22, 0x02	; 2
    49e8:	41 e0       	ldi	r20, 0x01	; 1
    49ea:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(CLCD_DATA_PORT, CLCD_DATA_4_PIN3, DIO_u8PIN_OUTPUT);
    49ee:	81 e0       	ldi	r24, 0x01	; 1
    49f0:	64 e0       	ldi	r22, 0x04	; 4
    49f2:	41 e0       	ldi	r20, 0x01	; 1
    49f4:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	/* Initialize Control pins as output pin */
	MDIO_SetPinDirection(CLCD_CTRL_PORT, CLCD_RS_PIN, DIO_u8PIN_OUTPUT);
    49f8:	80 e0       	ldi	r24, 0x00	; 0
    49fa:	63 e0       	ldi	r22, 0x03	; 3
    49fc:	41 e0       	ldi	r20, 0x01	; 1
    49fe:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
	MDIO_SetPinDirection(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_OUTPUT);
    4a02:	80 e0       	ldi	r24, 0x00	; 0
    4a04:	62 e0       	ldi	r22, 0x02	; 2
    4a06:	41 e0       	ldi	r20, 0x01	; 1
    4a08:	0e 94 cb 11 	call	0x2396	; 0x2396 <MDIO_SetPinDirection>
    4a0c:	80 e0       	ldi	r24, 0x00	; 0
    4a0e:	90 e0       	ldi	r25, 0x00	; 0
    4a10:	a0 e2       	ldi	r26, 0x20	; 32
    4a12:	b2 e4       	ldi	r27, 0x42	; 66
    4a14:	8b 87       	std	Y+11, r24	; 0x0b
    4a16:	9c 87       	std	Y+12, r25	; 0x0c
    4a18:	ad 87       	std	Y+13, r26	; 0x0d
    4a1a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a1c:	6b 85       	ldd	r22, Y+11	; 0x0b
    4a1e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4a20:	8d 85       	ldd	r24, Y+13	; 0x0d
    4a22:	9e 85       	ldd	r25, Y+14	; 0x0e
    4a24:	20 e0       	ldi	r18, 0x00	; 0
    4a26:	30 e0       	ldi	r19, 0x00	; 0
    4a28:	4a e7       	ldi	r20, 0x7A	; 122
    4a2a:	55 e4       	ldi	r21, 0x45	; 69
    4a2c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a30:	dc 01       	movw	r26, r24
    4a32:	cb 01       	movw	r24, r22
    4a34:	8f 83       	std	Y+7, r24	; 0x07
    4a36:	98 87       	std	Y+8, r25	; 0x08
    4a38:	a9 87       	std	Y+9, r26	; 0x09
    4a3a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4a3c:	6f 81       	ldd	r22, Y+7	; 0x07
    4a3e:	78 85       	ldd	r23, Y+8	; 0x08
    4a40:	89 85       	ldd	r24, Y+9	; 0x09
    4a42:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a44:	20 e0       	ldi	r18, 0x00	; 0
    4a46:	30 e0       	ldi	r19, 0x00	; 0
    4a48:	40 e8       	ldi	r20, 0x80	; 128
    4a4a:	5f e3       	ldi	r21, 0x3F	; 63
    4a4c:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    4a50:	88 23       	and	r24, r24
    4a52:	2c f4       	brge	.+10     	; 0x4a5e <HCLCD_Init+0xa6>
		__ticks = 1;
    4a54:	81 e0       	ldi	r24, 0x01	; 1
    4a56:	90 e0       	ldi	r25, 0x00	; 0
    4a58:	9e 83       	std	Y+6, r25	; 0x06
    4a5a:	8d 83       	std	Y+5, r24	; 0x05
    4a5c:	3f c0       	rjmp	.+126    	; 0x4adc <HCLCD_Init+0x124>
	else if (__tmp > 65535)
    4a5e:	6f 81       	ldd	r22, Y+7	; 0x07
    4a60:	78 85       	ldd	r23, Y+8	; 0x08
    4a62:	89 85       	ldd	r24, Y+9	; 0x09
    4a64:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a66:	20 e0       	ldi	r18, 0x00	; 0
    4a68:	3f ef       	ldi	r19, 0xFF	; 255
    4a6a:	4f e7       	ldi	r20, 0x7F	; 127
    4a6c:	57 e4       	ldi	r21, 0x47	; 71
    4a6e:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4a72:	18 16       	cp	r1, r24
    4a74:	4c f5       	brge	.+82     	; 0x4ac8 <HCLCD_Init+0x110>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4a76:	6b 85       	ldd	r22, Y+11	; 0x0b
    4a78:	7c 85       	ldd	r23, Y+12	; 0x0c
    4a7a:	8d 85       	ldd	r24, Y+13	; 0x0d
    4a7c:	9e 85       	ldd	r25, Y+14	; 0x0e
    4a7e:	20 e0       	ldi	r18, 0x00	; 0
    4a80:	30 e0       	ldi	r19, 0x00	; 0
    4a82:	40 e2       	ldi	r20, 0x20	; 32
    4a84:	51 e4       	ldi	r21, 0x41	; 65
    4a86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a8a:	dc 01       	movw	r26, r24
    4a8c:	cb 01       	movw	r24, r22
    4a8e:	bc 01       	movw	r22, r24
    4a90:	cd 01       	movw	r24, r26
    4a92:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4a96:	dc 01       	movw	r26, r24
    4a98:	cb 01       	movw	r24, r22
    4a9a:	9e 83       	std	Y+6, r25	; 0x06
    4a9c:	8d 83       	std	Y+5, r24	; 0x05
    4a9e:	0f c0       	rjmp	.+30     	; 0x4abe <HCLCD_Init+0x106>
    4aa0:	80 e9       	ldi	r24, 0x90	; 144
    4aa2:	91 e0       	ldi	r25, 0x01	; 1
    4aa4:	9c 83       	std	Y+4, r25	; 0x04
    4aa6:	8b 83       	std	Y+3, r24	; 0x03
    4aa8:	8b 81       	ldd	r24, Y+3	; 0x03
    4aaa:	9c 81       	ldd	r25, Y+4	; 0x04
    4aac:	01 97       	sbiw	r24, 0x01	; 1
    4aae:	f1 f7       	brne	.-4      	; 0x4aac <HCLCD_Init+0xf4>
    4ab0:	9c 83       	std	Y+4, r25	; 0x04
    4ab2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4ab4:	8d 81       	ldd	r24, Y+5	; 0x05
    4ab6:	9e 81       	ldd	r25, Y+6	; 0x06
    4ab8:	01 97       	sbiw	r24, 0x01	; 1
    4aba:	9e 83       	std	Y+6, r25	; 0x06
    4abc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4abe:	8d 81       	ldd	r24, Y+5	; 0x05
    4ac0:	9e 81       	ldd	r25, Y+6	; 0x06
    4ac2:	00 97       	sbiw	r24, 0x00	; 0
    4ac4:	69 f7       	brne	.-38     	; 0x4aa0 <HCLCD_Init+0xe8>
    4ac6:	14 c0       	rjmp	.+40     	; 0x4af0 <HCLCD_Init+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4ac8:	6f 81       	ldd	r22, Y+7	; 0x07
    4aca:	78 85       	ldd	r23, Y+8	; 0x08
    4acc:	89 85       	ldd	r24, Y+9	; 0x09
    4ace:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ad0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4ad4:	dc 01       	movw	r26, r24
    4ad6:	cb 01       	movw	r24, r22
    4ad8:	9e 83       	std	Y+6, r25	; 0x06
    4ada:	8d 83       	std	Y+5, r24	; 0x05
    4adc:	8d 81       	ldd	r24, Y+5	; 0x05
    4ade:	9e 81       	ldd	r25, Y+6	; 0x06
    4ae0:	9a 83       	std	Y+2, r25	; 0x02
    4ae2:	89 83       	std	Y+1, r24	; 0x01
    4ae4:	89 81       	ldd	r24, Y+1	; 0x01
    4ae6:	9a 81       	ldd	r25, Y+2	; 0x02
    4ae8:	01 97       	sbiw	r24, 0x01	; 1
    4aea:	f1 f7       	brne	.-4      	; 0x4ae8 <HCLCD_Init+0x130>
    4aec:	9a 83       	std	Y+2, r25	; 0x02
    4aee:	89 83       	std	Y+1, r24	; 0x01
	/* Wait more than 30ms */
	_delay_ms(40);

#if CLCD_MODE == _4_BIT_MODE
	/* Function set command : 2 lines , 5*8 font size */
	HCLCD_SendCommand(CLCD_SELECT_4_BIT_COMMAND_1);
    4af0:	83 e3       	ldi	r24, 0x33	; 51
    4af2:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>
	HCLCD_SendCommand(CLCD_SELECT_4_BIT_COMMAND_2);
    4af6:	82 e3       	ldi	r24, 0x32	; 50
    4af8:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>
	HCLCD_SendCommand(CLCD_SELECT_4_BIT_COMMAND_3);   /* 0bNFXXXXXX  --> N: no of lines F: font size*/
    4afc:	88 e2       	ldi	r24, 0x28	; 40
    4afe:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>

	/*Display on off control : disable enable , disable cursor , no blink cursor*/
	HCLCD_SendCommand(CLCD_DISPLAY_ON_CURSOR_OFF);
    4b02:	8c e0       	ldi	r24, 0x0C	; 12
    4b04:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>
	HCLCD_SendCommand(CLCD_RETURN_HOME);
    4b08:	82 e0       	ldi	r24, 0x02	; 2
    4b0a:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>

	HCLCD_SendCommand(CLCD_DISPLAY_LEFT_TO_RIGHT);
    4b0e:	86 e0       	ldi	r24, 0x06	; 6
    4b10:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>

	/* Clear display */
	HCLCD_SendCommand(CLCD_DISPLAY_CLEAR);
    4b14:	81 e0       	ldi	r24, 0x01	; 1
    4b16:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>

#else
#warning  Select Correct Mode !!!
#endif

	return Local_ErrorState;
    4b1a:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    4b1c:	2f 96       	adiw	r28, 0x0f	; 15
    4b1e:	0f b6       	in	r0, 0x3f	; 63
    4b20:	f8 94       	cli
    4b22:	de bf       	out	0x3e, r29	; 62
    4b24:	0f be       	out	0x3f, r0	; 63
    4b26:	cd bf       	out	0x3d, r28	; 61
    4b28:	cf 91       	pop	r28
    4b2a:	df 91       	pop	r29
    4b2c:	08 95       	ret

00004b2e <HCLCD_Clear>:

error_state_t HCLCD_Clear(void)
{
    4b2e:	df 93       	push	r29
    4b30:	cf 93       	push	r28
    4b32:	0f 92       	push	r0
    4b34:	cd b7       	in	r28, 0x3d	; 61
    4b36:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = R_OK;
    4b38:	81 e0       	ldi	r24, 0x01	; 1
    4b3a:	89 83       	std	Y+1, r24	; 0x01
	/* Clear display */
	HCLCD_SendCommand(CLCD_DISPLAY_CLEAR); /* 1 or 0x01 or 0b00000001*/
    4b3c:	81 e0       	ldi	r24, 0x01	; 1
    4b3e:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>
	return Local_ErrorState;
    4b42:	89 81       	ldd	r24, Y+1	; 0x01
}
    4b44:	0f 90       	pop	r0
    4b46:	cf 91       	pop	r28
    4b48:	df 91       	pop	r29
    4b4a:	08 95       	ret

00004b4c <HCLCD_SendString>:

error_state_t HCLCD_SendString(const char *Copy_pu8String)
{
    4b4c:	df 93       	push	r29
    4b4e:	cf 93       	push	r28
    4b50:	00 d0       	rcall	.+0      	; 0x4b52 <HCLCD_SendString+0x6>
    4b52:	00 d0       	rcall	.+0      	; 0x4b54 <HCLCD_SendString+0x8>
    4b54:	cd b7       	in	r28, 0x3d	; 61
    4b56:	de b7       	in	r29, 0x3e	; 62
    4b58:	9c 83       	std	Y+4, r25	; 0x04
    4b5a:	8b 83       	std	Y+3, r24	; 0x03
	error_state_t Local_ErrorState = R_OK;
    4b5c:	81 e0       	ldi	r24, 0x01	; 1
    4b5e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_Counter = 0;
    4b60:	19 82       	std	Y+1, r1	; 0x01
    4b62:	0e c0       	rjmp	.+28     	; 0x4b80 <HCLCD_SendString+0x34>
	while (Copy_pu8String[Local_Counter] != NULL )
	{
		HCLCD_SendData(Copy_pu8String[Local_Counter]);
    4b64:	89 81       	ldd	r24, Y+1	; 0x01
    4b66:	28 2f       	mov	r18, r24
    4b68:	30 e0       	ldi	r19, 0x00	; 0
    4b6a:	8b 81       	ldd	r24, Y+3	; 0x03
    4b6c:	9c 81       	ldd	r25, Y+4	; 0x04
    4b6e:	fc 01       	movw	r30, r24
    4b70:	e2 0f       	add	r30, r18
    4b72:	f3 1f       	adc	r31, r19
    4b74:	80 81       	ld	r24, Z
    4b76:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
		Local_Counter ++;
    4b7a:	89 81       	ldd	r24, Y+1	; 0x01
    4b7c:	8f 5f       	subi	r24, 0xFF	; 255
    4b7e:	89 83       	std	Y+1, r24	; 0x01

error_state_t HCLCD_SendString(const char *Copy_pu8String)
{
	error_state_t Local_ErrorState = R_OK;
	u8 Local_Counter = 0;
	while (Copy_pu8String[Local_Counter] != NULL )
    4b80:	89 81       	ldd	r24, Y+1	; 0x01
    4b82:	28 2f       	mov	r18, r24
    4b84:	30 e0       	ldi	r19, 0x00	; 0
    4b86:	8b 81       	ldd	r24, Y+3	; 0x03
    4b88:	9c 81       	ldd	r25, Y+4	; 0x04
    4b8a:	fc 01       	movw	r30, r24
    4b8c:	e2 0f       	add	r30, r18
    4b8e:	f3 1f       	adc	r31, r19
    4b90:	80 81       	ld	r24, Z
    4b92:	88 23       	and	r24, r24
    4b94:	39 f7       	brne	.-50     	; 0x4b64 <HCLCD_SendString+0x18>
	{
		HCLCD_SendData(Copy_pu8String[Local_Counter]);
		Local_Counter ++;
	}

	return Local_ErrorState;
    4b96:	8a 81       	ldd	r24, Y+2	; 0x02
}
    4b98:	0f 90       	pop	r0
    4b9a:	0f 90       	pop	r0
    4b9c:	0f 90       	pop	r0
    4b9e:	0f 90       	pop	r0
    4ba0:	cf 91       	pop	r28
    4ba2:	df 91       	pop	r29
    4ba4:	08 95       	ret

00004ba6 <HCLCD_SendNumber>:

error_state_t HCLCD_SendNumber(f32 Copy_u32Number)
{
    4ba6:	0f 93       	push	r16
    4ba8:	1f 93       	push	r17
    4baa:	df 93       	push	r29
    4bac:	cf 93       	push	r28
    4bae:	cd b7       	in	r28, 0x3d	; 61
    4bb0:	de b7       	in	r29, 0x3e	; 62
    4bb2:	6e 97       	sbiw	r28, 0x1e	; 30
    4bb4:	0f b6       	in	r0, 0x3f	; 63
    4bb6:	f8 94       	cli
    4bb8:	de bf       	out	0x3e, r29	; 62
    4bba:	0f be       	out	0x3f, r0	; 63
    4bbc:	cd bf       	out	0x3d, r28	; 61
    4bbe:	6b 8f       	std	Y+27, r22	; 0x1b
    4bc0:	7c 8f       	std	Y+28, r23	; 0x1c
    4bc2:	8d 8f       	std	Y+29, r24	; 0x1d
    4bc4:	9e 8f       	std	Y+30, r25	; 0x1e
	error_state_t Local_ErrorState = R_OK;
    4bc6:	81 e0       	ldi	r24, 0x01	; 1
    4bc8:	8e 83       	std	Y+6, r24	; 0x06

	s32 Local_s32Number = Copy_u32Number;
    4bca:	6b 8d       	ldd	r22, Y+27	; 0x1b
    4bcc:	7c 8d       	ldd	r23, Y+28	; 0x1c
    4bce:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4bd0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4bd2:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
    4bd6:	dc 01       	movw	r26, r24
    4bd8:	cb 01       	movw	r24, r22
    4bda:	8a 83       	std	Y+2, r24	; 0x02
    4bdc:	9b 83       	std	Y+3, r25	; 0x03
    4bde:	ac 83       	std	Y+4, r26	; 0x04
    4be0:	bd 83       	std	Y+5, r27	; 0x05

	if(Local_s32Number == 0)
    4be2:	8a 81       	ldd	r24, Y+2	; 0x02
    4be4:	9b 81       	ldd	r25, Y+3	; 0x03
    4be6:	ac 81       	ldd	r26, Y+4	; 0x04
    4be8:	bd 81       	ldd	r27, Y+5	; 0x05
    4bea:	00 97       	sbiw	r24, 0x00	; 0
    4bec:	a1 05       	cpc	r26, r1
    4bee:	b1 05       	cpc	r27, r1
    4bf0:	21 f4       	brne	.+8      	; 0x4bfa <HCLCD_SendNumber+0x54>
	{
		HCLCD_SendData('0');
    4bf2:	80 e3       	ldi	r24, 0x30	; 48
    4bf4:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
    4bf8:	18 c0       	rjmp	.+48     	; 0x4c2a <HCLCD_SendNumber+0x84>
	}
	else if (Local_s32Number <0)
    4bfa:	8a 81       	ldd	r24, Y+2	; 0x02
    4bfc:	9b 81       	ldd	r25, Y+3	; 0x03
    4bfe:	ac 81       	ldd	r26, Y+4	; 0x04
    4c00:	bd 81       	ldd	r27, Y+5	; 0x05
    4c02:	bb 23       	and	r27, r27
    4c04:	94 f4       	brge	.+36     	; 0x4c2a <HCLCD_SendNumber+0x84>
	{
		HCLCD_SendData('-');
    4c06:	8d e2       	ldi	r24, 0x2D	; 45
    4c08:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
		Local_s32Number = Local_s32Number *(-1);
    4c0c:	8a 81       	ldd	r24, Y+2	; 0x02
    4c0e:	9b 81       	ldd	r25, Y+3	; 0x03
    4c10:	ac 81       	ldd	r26, Y+4	; 0x04
    4c12:	bd 81       	ldd	r27, Y+5	; 0x05
    4c14:	b0 95       	com	r27
    4c16:	a0 95       	com	r26
    4c18:	90 95       	com	r25
    4c1a:	81 95       	neg	r24
    4c1c:	9f 4f       	sbci	r25, 0xFF	; 255
    4c1e:	af 4f       	sbci	r26, 0xFF	; 255
    4c20:	bf 4f       	sbci	r27, 0xFF	; 255
    4c22:	8a 83       	std	Y+2, r24	; 0x02
    4c24:	9b 83       	std	Y+3, r25	; 0x03
    4c26:	ac 83       	std	Y+4, r26	; 0x04
    4c28:	bd 83       	std	Y+5, r27	; 0x05

	}
	u8 Local_u8Array[20]={0};
    4c2a:	84 e1       	ldi	r24, 0x14	; 20
    4c2c:	fe 01       	movw	r30, r28
    4c2e:	37 96       	adiw	r30, 0x07	; 7
    4c30:	df 01       	movw	r26, r30
    4c32:	98 2f       	mov	r25, r24
    4c34:	1d 92       	st	X+, r1
    4c36:	9a 95       	dec	r25
    4c38:	e9 f7       	brne	.-6      	; 0x4c34 <HCLCD_SendNumber+0x8e>
	s8 local_s8Counter =0;
    4c3a:	19 82       	std	Y+1, r1	; 0x01
    4c3c:	2f c0       	rjmp	.+94     	; 0x4c9c <HCLCD_SendNumber+0xf6>
	while (Local_s32Number != 0)
	{
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
    4c3e:	89 81       	ldd	r24, Y+1	; 0x01
    4c40:	08 2f       	mov	r16, r24
    4c42:	11 27       	eor	r17, r17
    4c44:	07 fd       	sbrc	r16, 7
    4c46:	10 95       	com	r17
    4c48:	8a 81       	ldd	r24, Y+2	; 0x02
    4c4a:	9b 81       	ldd	r25, Y+3	; 0x03
    4c4c:	ac 81       	ldd	r26, Y+4	; 0x04
    4c4e:	bd 81       	ldd	r27, Y+5	; 0x05
    4c50:	2a e0       	ldi	r18, 0x0A	; 10
    4c52:	30 e0       	ldi	r19, 0x00	; 0
    4c54:	40 e0       	ldi	r20, 0x00	; 0
    4c56:	50 e0       	ldi	r21, 0x00	; 0
    4c58:	bc 01       	movw	r22, r24
    4c5a:	cd 01       	movw	r24, r26
    4c5c:	0e 94 fe 2c 	call	0x59fc	; 0x59fc <__divmodsi4>
    4c60:	dc 01       	movw	r26, r24
    4c62:	cb 01       	movw	r24, r22
    4c64:	28 2f       	mov	r18, r24
    4c66:	ce 01       	movw	r24, r28
    4c68:	07 96       	adiw	r24, 0x07	; 7
    4c6a:	fc 01       	movw	r30, r24
    4c6c:	e0 0f       	add	r30, r16
    4c6e:	f1 1f       	adc	r31, r17
    4c70:	20 83       	st	Z, r18
		Local_s32Number/=10;
    4c72:	8a 81       	ldd	r24, Y+2	; 0x02
    4c74:	9b 81       	ldd	r25, Y+3	; 0x03
    4c76:	ac 81       	ldd	r26, Y+4	; 0x04
    4c78:	bd 81       	ldd	r27, Y+5	; 0x05
    4c7a:	2a e0       	ldi	r18, 0x0A	; 10
    4c7c:	30 e0       	ldi	r19, 0x00	; 0
    4c7e:	40 e0       	ldi	r20, 0x00	; 0
    4c80:	50 e0       	ldi	r21, 0x00	; 0
    4c82:	bc 01       	movw	r22, r24
    4c84:	cd 01       	movw	r24, r26
    4c86:	0e 94 fe 2c 	call	0x59fc	; 0x59fc <__divmodsi4>
    4c8a:	da 01       	movw	r26, r20
    4c8c:	c9 01       	movw	r24, r18
    4c8e:	8a 83       	std	Y+2, r24	; 0x02
    4c90:	9b 83       	std	Y+3, r25	; 0x03
    4c92:	ac 83       	std	Y+4, r26	; 0x04
    4c94:	bd 83       	std	Y+5, r27	; 0x05
		local_s8Counter++;
    4c96:	89 81       	ldd	r24, Y+1	; 0x01
    4c98:	8f 5f       	subi	r24, 0xFF	; 255
    4c9a:	89 83       	std	Y+1, r24	; 0x01
		Local_s32Number = Local_s32Number *(-1);

	}
	u8 Local_u8Array[20]={0};
	s8 local_s8Counter =0;
	while (Local_s32Number != 0)
    4c9c:	8a 81       	ldd	r24, Y+2	; 0x02
    4c9e:	9b 81       	ldd	r25, Y+3	; 0x03
    4ca0:	ac 81       	ldd	r26, Y+4	; 0x04
    4ca2:	bd 81       	ldd	r27, Y+5	; 0x05
    4ca4:	00 97       	sbiw	r24, 0x00	; 0
    4ca6:	a1 05       	cpc	r26, r1
    4ca8:	b1 05       	cpc	r27, r1
    4caa:	49 f6       	brne	.-110    	; 0x4c3e <HCLCD_SendNumber+0x98>
	{
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
		Local_s32Number/=10;
		local_s8Counter++;
	}
	local_s8Counter--;
    4cac:	89 81       	ldd	r24, Y+1	; 0x01
    4cae:	81 50       	subi	r24, 0x01	; 1
    4cb0:	89 83       	std	Y+1, r24	; 0x01
    4cb2:	11 c0       	rjmp	.+34     	; 0x4cd6 <HCLCD_SendNumber+0x130>
	while (local_s8Counter>=0)
	{
		HCLCD_SendData(Local_u8Array[local_s8Counter]+'0');
    4cb4:	89 81       	ldd	r24, Y+1	; 0x01
    4cb6:	28 2f       	mov	r18, r24
    4cb8:	33 27       	eor	r19, r19
    4cba:	27 fd       	sbrc	r18, 7
    4cbc:	30 95       	com	r19
    4cbe:	ce 01       	movw	r24, r28
    4cc0:	07 96       	adiw	r24, 0x07	; 7
    4cc2:	fc 01       	movw	r30, r24
    4cc4:	e2 0f       	add	r30, r18
    4cc6:	f3 1f       	adc	r31, r19
    4cc8:	80 81       	ld	r24, Z
    4cca:	80 5d       	subi	r24, 0xD0	; 208
    4ccc:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
		local_s8Counter--;
    4cd0:	89 81       	ldd	r24, Y+1	; 0x01
    4cd2:	81 50       	subi	r24, 0x01	; 1
    4cd4:	89 83       	std	Y+1, r24	; 0x01
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
		Local_s32Number/=10;
		local_s8Counter++;
	}
	local_s8Counter--;
	while (local_s8Counter>=0)
    4cd6:	89 81       	ldd	r24, Y+1	; 0x01
    4cd8:	88 23       	and	r24, r24
    4cda:	64 f7       	brge	.-40     	; 0x4cb4 <HCLCD_SendNumber+0x10e>
	{
		HCLCD_SendData(Local_u8Array[local_s8Counter]+'0');
		local_s8Counter--;
	}
	return Local_ErrorState;
    4cdc:	8e 81       	ldd	r24, Y+6	; 0x06
}
    4cde:	6e 96       	adiw	r28, 0x1e	; 30
    4ce0:	0f b6       	in	r0, 0x3f	; 63
    4ce2:	f8 94       	cli
    4ce4:	de bf       	out	0x3e, r29	; 62
    4ce6:	0f be       	out	0x3f, r0	; 63
    4ce8:	cd bf       	out	0x3d, r28	; 61
    4cea:	cf 91       	pop	r28
    4cec:	df 91       	pop	r29
    4cee:	1f 91       	pop	r17
    4cf0:	0f 91       	pop	r16
    4cf2:	08 95       	ret

00004cf4 <HCLCD_voidWriteFloatNumber>:

void HCLCD_voidWriteFloatNumber(f32 Copy_f32FloatNumber )
{
    4cf4:	df 93       	push	r29
    4cf6:	cf 93       	push	r28
    4cf8:	cd b7       	in	r28, 0x3d	; 61
    4cfa:	de b7       	in	r29, 0x3e	; 62
    4cfc:	28 97       	sbiw	r28, 0x08	; 8
    4cfe:	0f b6       	in	r0, 0x3f	; 63
    4d00:	f8 94       	cli
    4d02:	de bf       	out	0x3e, r29	; 62
    4d04:	0f be       	out	0x3f, r0	; 63
    4d06:	cd bf       	out	0x3d, r28	; 61
    4d08:	6d 83       	std	Y+5, r22	; 0x05
    4d0a:	7e 83       	std	Y+6, r23	; 0x06
    4d0c:	8f 83       	std	Y+7, r24	; 0x07
    4d0e:	98 87       	std	Y+8, r25	; 0x08

	if(Copy_f32FloatNumber == 0)
    4d10:	6d 81       	ldd	r22, Y+5	; 0x05
    4d12:	7e 81       	ldd	r23, Y+6	; 0x06
    4d14:	8f 81       	ldd	r24, Y+7	; 0x07
    4d16:	98 85       	ldd	r25, Y+8	; 0x08
    4d18:	20 e0       	ldi	r18, 0x00	; 0
    4d1a:	30 e0       	ldi	r19, 0x00	; 0
    4d1c:	40 e0       	ldi	r20, 0x00	; 0
    4d1e:	50 e0       	ldi	r21, 0x00	; 0
    4d20:	0e 94 c5 03 	call	0x78a	; 0x78a <__eqsf2>
    4d24:	88 23       	and	r24, r24
    4d26:	39 f4       	brne	.+14     	; 0x4d36 <HCLCD_voidWriteFloatNumber+0x42>
	{
		HCLCD_SendNumber(0);
    4d28:	60 e0       	ldi	r22, 0x00	; 0
    4d2a:	70 e0       	ldi	r23, 0x00	; 0
    4d2c:	80 e0       	ldi	r24, 0x00	; 0
    4d2e:	90 e0       	ldi	r25, 0x00	; 0
    4d30:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>
    4d34:	89 c0       	rjmp	.+274    	; 0x4e48 <HCLCD_voidWriteFloatNumber+0x154>
	}

	else
	{
		s32 Local_s32DecemalNum=Copy_f32FloatNumber;
    4d36:	6d 81       	ldd	r22, Y+5	; 0x05
    4d38:	7e 81       	ldd	r23, Y+6	; 0x06
    4d3a:	8f 81       	ldd	r24, Y+7	; 0x07
    4d3c:	98 85       	ldd	r25, Y+8	; 0x08
    4d3e:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
    4d42:	dc 01       	movw	r26, r24
    4d44:	cb 01       	movw	r24, r22
    4d46:	89 83       	std	Y+1, r24	; 0x01
    4d48:	9a 83       	std	Y+2, r25	; 0x02
    4d4a:	ab 83       	std	Y+3, r26	; 0x03
    4d4c:	bc 83       	std	Y+4, r27	; 0x04
		HCLCD_SendNumber(Local_s32DecemalNum);
    4d4e:	69 81       	ldd	r22, Y+1	; 0x01
    4d50:	7a 81       	ldd	r23, Y+2	; 0x02
    4d52:	8b 81       	ldd	r24, Y+3	; 0x03
    4d54:	9c 81       	ldd	r25, Y+4	; 0x04
    4d56:	0e 94 85 04 	call	0x90a	; 0x90a <__floatsisf>
    4d5a:	dc 01       	movw	r26, r24
    4d5c:	cb 01       	movw	r24, r22
    4d5e:	bc 01       	movw	r22, r24
    4d60:	cd 01       	movw	r24, r26
    4d62:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>

		Copy_f32FloatNumber = Copy_f32FloatNumber -Local_s32DecemalNum;
    4d66:	69 81       	ldd	r22, Y+1	; 0x01
    4d68:	7a 81       	ldd	r23, Y+2	; 0x02
    4d6a:	8b 81       	ldd	r24, Y+3	; 0x03
    4d6c:	9c 81       	ldd	r25, Y+4	; 0x04
    4d6e:	0e 94 85 04 	call	0x90a	; 0x90a <__floatsisf>
    4d72:	9b 01       	movw	r18, r22
    4d74:	ac 01       	movw	r20, r24
    4d76:	6d 81       	ldd	r22, Y+5	; 0x05
    4d78:	7e 81       	ldd	r23, Y+6	; 0x06
    4d7a:	8f 81       	ldd	r24, Y+7	; 0x07
    4d7c:	98 85       	ldd	r25, Y+8	; 0x08
    4d7e:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    4d82:	dc 01       	movw	r26, r24
    4d84:	cb 01       	movw	r24, r22
    4d86:	8d 83       	std	Y+5, r24	; 0x05
    4d88:	9e 83       	std	Y+6, r25	; 0x06
    4d8a:	af 83       	std	Y+7, r26	; 0x07
    4d8c:	b8 87       	std	Y+8, r27	; 0x08
		if (Copy_f32FloatNumber>0)
    4d8e:	6d 81       	ldd	r22, Y+5	; 0x05
    4d90:	7e 81       	ldd	r23, Y+6	; 0x06
    4d92:	8f 81       	ldd	r24, Y+7	; 0x07
    4d94:	98 85       	ldd	r25, Y+8	; 0x08
    4d96:	20 e0       	ldi	r18, 0x00	; 0
    4d98:	30 e0       	ldi	r19, 0x00	; 0
    4d9a:	40 e0       	ldi	r20, 0x00	; 0
    4d9c:	50 e0       	ldi	r21, 0x00	; 0
    4d9e:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4da2:	18 16       	cp	r1, r24
    4da4:	0c f0       	brlt	.+2      	; 0x4da8 <HCLCD_voidWriteFloatNumber+0xb4>
    4da6:	50 c0       	rjmp	.+160    	; 0x4e48 <HCLCD_voidWriteFloatNumber+0x154>
		{
			HCLCD_SendData('.');
    4da8:	8e e2       	ldi	r24, 0x2E	; 46
    4daa:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
			Copy_f32FloatNumber*=100000;
    4dae:	6d 81       	ldd	r22, Y+5	; 0x05
    4db0:	7e 81       	ldd	r23, Y+6	; 0x06
    4db2:	8f 81       	ldd	r24, Y+7	; 0x07
    4db4:	98 85       	ldd	r25, Y+8	; 0x08
    4db6:	20 e0       	ldi	r18, 0x00	; 0
    4db8:	30 e5       	ldi	r19, 0x50	; 80
    4dba:	43 ec       	ldi	r20, 0xC3	; 195
    4dbc:	57 e4       	ldi	r21, 0x47	; 71
    4dbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4dc2:	dc 01       	movw	r26, r24
    4dc4:	cb 01       	movw	r24, r22
    4dc6:	8d 83       	std	Y+5, r24	; 0x05
    4dc8:	9e 83       	std	Y+6, r25	; 0x06
    4dca:	af 83       	std	Y+7, r26	; 0x07
    4dcc:	b8 87       	std	Y+8, r27	; 0x08
			Local_s32DecemalNum = Copy_f32FloatNumber;
    4dce:	6d 81       	ldd	r22, Y+5	; 0x05
    4dd0:	7e 81       	ldd	r23, Y+6	; 0x06
    4dd2:	8f 81       	ldd	r24, Y+7	; 0x07
    4dd4:	98 85       	ldd	r25, Y+8	; 0x08
    4dd6:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
    4dda:	dc 01       	movw	r26, r24
    4ddc:	cb 01       	movw	r24, r22
    4dde:	89 83       	std	Y+1, r24	; 0x01
    4de0:	9a 83       	std	Y+2, r25	; 0x02
    4de2:	ab 83       	std	Y+3, r26	; 0x03
    4de4:	bc 83       	std	Y+4, r27	; 0x04
    4de6:	12 c0       	rjmp	.+36     	; 0x4e0c <HCLCD_voidWriteFloatNumber+0x118>

			while (Local_s32DecemalNum%10 == 0)
			{
				Local_s32DecemalNum/=10;
    4de8:	89 81       	ldd	r24, Y+1	; 0x01
    4dea:	9a 81       	ldd	r25, Y+2	; 0x02
    4dec:	ab 81       	ldd	r26, Y+3	; 0x03
    4dee:	bc 81       	ldd	r27, Y+4	; 0x04
    4df0:	2a e0       	ldi	r18, 0x0A	; 10
    4df2:	30 e0       	ldi	r19, 0x00	; 0
    4df4:	40 e0       	ldi	r20, 0x00	; 0
    4df6:	50 e0       	ldi	r21, 0x00	; 0
    4df8:	bc 01       	movw	r22, r24
    4dfa:	cd 01       	movw	r24, r26
    4dfc:	0e 94 fe 2c 	call	0x59fc	; 0x59fc <__divmodsi4>
    4e00:	da 01       	movw	r26, r20
    4e02:	c9 01       	movw	r24, r18
    4e04:	89 83       	std	Y+1, r24	; 0x01
    4e06:	9a 83       	std	Y+2, r25	; 0x02
    4e08:	ab 83       	std	Y+3, r26	; 0x03
    4e0a:	bc 83       	std	Y+4, r27	; 0x04
		{
			HCLCD_SendData('.');
			Copy_f32FloatNumber*=100000;
			Local_s32DecemalNum = Copy_f32FloatNumber;

			while (Local_s32DecemalNum%10 == 0)
    4e0c:	89 81       	ldd	r24, Y+1	; 0x01
    4e0e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e10:	ab 81       	ldd	r26, Y+3	; 0x03
    4e12:	bc 81       	ldd	r27, Y+4	; 0x04
    4e14:	2a e0       	ldi	r18, 0x0A	; 10
    4e16:	30 e0       	ldi	r19, 0x00	; 0
    4e18:	40 e0       	ldi	r20, 0x00	; 0
    4e1a:	50 e0       	ldi	r21, 0x00	; 0
    4e1c:	bc 01       	movw	r22, r24
    4e1e:	cd 01       	movw	r24, r26
    4e20:	0e 94 fe 2c 	call	0x59fc	; 0x59fc <__divmodsi4>
    4e24:	dc 01       	movw	r26, r24
    4e26:	cb 01       	movw	r24, r22
    4e28:	00 97       	sbiw	r24, 0x00	; 0
    4e2a:	a1 05       	cpc	r26, r1
    4e2c:	b1 05       	cpc	r27, r1
    4e2e:	e1 f2       	breq	.-72     	; 0x4de8 <HCLCD_voidWriteFloatNumber+0xf4>
			{
				Local_s32DecemalNum/=10;
			}
			HCLCD_SendNumber(Local_s32DecemalNum);
    4e30:	69 81       	ldd	r22, Y+1	; 0x01
    4e32:	7a 81       	ldd	r23, Y+2	; 0x02
    4e34:	8b 81       	ldd	r24, Y+3	; 0x03
    4e36:	9c 81       	ldd	r25, Y+4	; 0x04
    4e38:	0e 94 85 04 	call	0x90a	; 0x90a <__floatsisf>
    4e3c:	dc 01       	movw	r26, r24
    4e3e:	cb 01       	movw	r24, r22
    4e40:	bc 01       	movw	r22, r24
    4e42:	cd 01       	movw	r24, r26
    4e44:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>
		//else
		//{
		//	Local_s32DecemalNum /=100;
		//}
	}
}
    4e48:	28 96       	adiw	r28, 0x08	; 8
    4e4a:	0f b6       	in	r0, 0x3f	; 63
    4e4c:	f8 94       	cli
    4e4e:	de bf       	out	0x3e, r29	; 62
    4e50:	0f be       	out	0x3f, r0	; 63
    4e52:	cd bf       	out	0x3d, r28	; 61
    4e54:	cf 91       	pop	r28
    4e56:	df 91       	pop	r29
    4e58:	08 95       	ret

00004e5a <HCLCD_WriteSpecialCharacter>:
    HCLCD_GoToXY(row, col);
    HCLCD_SendNumber(value);
}****/

error_state_t HCLCD_WriteSpecialCharacter(u8* Copy_pu8Pattern, u8 Copy_u8PatternNumber, u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    4e5a:	df 93       	push	r29
    4e5c:	cf 93       	push	r28
    4e5e:	cd b7       	in	r28, 0x3d	; 61
    4e60:	de b7       	in	r29, 0x3e	; 62
    4e62:	28 97       	sbiw	r28, 0x08	; 8
    4e64:	0f b6       	in	r0, 0x3f	; 63
    4e66:	f8 94       	cli
    4e68:	de bf       	out	0x3e, r29	; 62
    4e6a:	0f be       	out	0x3f, r0	; 63
    4e6c:	cd bf       	out	0x3d, r28	; 61
    4e6e:	9d 83       	std	Y+5, r25	; 0x05
    4e70:	8c 83       	std	Y+4, r24	; 0x04
    4e72:	6e 83       	std	Y+6, r22	; 0x06
    4e74:	4f 83       	std	Y+7, r20	; 0x07
    4e76:	28 87       	std	Y+8, r18	; 0x08
	error_state_t Local_ErrorState = R_OK;
    4e78:	81 e0       	ldi	r24, 0x01	; 1
    4e7a:	8b 83       	std	Y+3, r24	; 0x03
	specialCharacter  = ON;
    4e7c:	81 e0       	ldi	r24, 0x01	; 1
    4e7e:	80 93 25 02 	sts	0x0225, r24

	u8 Local_u8CGRAMAddress= 0;
    4e82:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8Iterator =0;
    4e84:	19 82       	std	Y+1, r1	; 0x01

	/* Calculate the CGRAM address whose each block is 8 bytes */
	Local_u8CGRAMAddress =Copy_u8PatternNumber*8;
    4e86:	8e 81       	ldd	r24, Y+6	; 0x06
    4e88:	88 2f       	mov	r24, r24
    4e8a:	90 e0       	ldi	r25, 0x00	; 0
    4e8c:	88 0f       	add	r24, r24
    4e8e:	99 1f       	adc	r25, r25
    4e90:	88 0f       	add	r24, r24
    4e92:	99 1f       	adc	r25, r25
    4e94:	88 0f       	add	r24, r24
    4e96:	99 1f       	adc	r25, r25
    4e98:	8a 83       	std	Y+2, r24	; 0x02

	/* Send CGRAM Address command to LCD, with setting bit 6, clearing bit 7*/
	HCLCD_SendCommand(Local_u8CGRAMAddress+64);
    4e9a:	8a 81       	ldd	r24, Y+2	; 0x02
    4e9c:	80 5c       	subi	r24, 0xC0	; 192
    4e9e:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>

	/* Write the pattern into CGRAM */

	for (Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    4ea2:	19 82       	std	Y+1, r1	; 0x01
    4ea4:	0e c0       	rjmp	.+28     	; 0x4ec2 <HCLCD_WriteSpecialCharacter+0x68>
	{
		HCLCD_SendData(Copy_pu8Pattern[Local_u8Iterator]);
    4ea6:	89 81       	ldd	r24, Y+1	; 0x01
    4ea8:	28 2f       	mov	r18, r24
    4eaa:	30 e0       	ldi	r19, 0x00	; 0
    4eac:	8c 81       	ldd	r24, Y+4	; 0x04
    4eae:	9d 81       	ldd	r25, Y+5	; 0x05
    4eb0:	fc 01       	movw	r30, r24
    4eb2:	e2 0f       	add	r30, r18
    4eb4:	f3 1f       	adc	r31, r19
    4eb6:	80 81       	ld	r24, Z
    4eb8:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
	/* Send CGRAM Address command to LCD, with setting bit 6, clearing bit 7*/
	HCLCD_SendCommand(Local_u8CGRAMAddress+64);

	/* Write the pattern into CGRAM */

	for (Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    4ebc:	89 81       	ldd	r24, Y+1	; 0x01
    4ebe:	8f 5f       	subi	r24, 0xFF	; 255
    4ec0:	89 83       	std	Y+1, r24	; 0x01
    4ec2:	89 81       	ldd	r24, Y+1	; 0x01
    4ec4:	88 30       	cpi	r24, 0x08	; 8
    4ec6:	78 f3       	brcs	.-34     	; 0x4ea6 <HCLCD_WriteSpecialCharacter+0x4c>
	{
		HCLCD_SendData(Copy_pu8Pattern[Local_u8Iterator]);
	}

	/* go back to the DDRAM to display the Pattern*/
	HCLCD_GoToXY(Copy_u8XPos,Copy_u8YPos);
    4ec8:	8f 81       	ldd	r24, Y+7	; 0x07
    4eca:	68 85       	ldd	r22, Y+8	; 0x08
    4ecc:	0e 94 77 27 	call	0x4eee	; 0x4eee <HCLCD_GoToXY>
	/* Display the pattern written in the CGRAM*/
	HCLCD_SendData(Copy_u8PatternNumber);
    4ed0:	8e 81       	ldd	r24, Y+6	; 0x06
    4ed2:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
	specialCharacter  = OFF;
    4ed6:	10 92 25 02 	sts	0x0225, r1

	return Local_ErrorState;
    4eda:	8b 81       	ldd	r24, Y+3	; 0x03

}
    4edc:	28 96       	adiw	r28, 0x08	; 8
    4ede:	0f b6       	in	r0, 0x3f	; 63
    4ee0:	f8 94       	cli
    4ee2:	de bf       	out	0x3e, r29	; 62
    4ee4:	0f be       	out	0x3f, r0	; 63
    4ee6:	cd bf       	out	0x3d, r28	; 61
    4ee8:	cf 91       	pop	r28
    4eea:	df 91       	pop	r29
    4eec:	08 95       	ret

00004eee <HCLCD_GoToXY>:
	return Local_ErrorState;

}*/

error_state_t HCLCD_GoToXY(u8 Copy_u8Xpos, u8 Copy_u8Ypos)
{
    4eee:	df 93       	push	r29
    4ef0:	cf 93       	push	r28
    4ef2:	cd b7       	in	r28, 0x3d	; 61
    4ef4:	de b7       	in	r29, 0x3e	; 62
    4ef6:	28 97       	sbiw	r28, 0x08	; 8
    4ef8:	0f b6       	in	r0, 0x3f	; 63
    4efa:	f8 94       	cli
    4efc:	de bf       	out	0x3e, r29	; 62
    4efe:	0f be       	out	0x3f, r0	; 63
    4f00:	cd bf       	out	0x3d, r28	; 61
    4f02:	8f 83       	std	Y+7, r24	; 0x07
    4f04:	68 87       	std	Y+8, r22	; 0x08
	error_state_t Local_ErrorState = R_OK;
    4f06:	81 e0       	ldi	r24, 0x01	; 1
    4f08:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Address = 0;
    4f0a:	19 82       	std	Y+1, r1	; 0x01
	Local_u8SetPositionY = Copy_u8Ypos;
    4f0c:	88 85       	ldd	r24, Y+8	; 0x08
    4f0e:	80 93 27 02 	sts	0x0227, r24
	Local_u8SetPositionX = Copy_u8Xpos;
    4f12:	8f 81       	ldd	r24, Y+7	; 0x07
    4f14:	80 93 26 02 	sts	0x0226, r24

	// Array to store row addresses
	u8 RowAddresses[] = {CLCD_ROW_ADDRESS_0, CLCD_ROW_ADDRESS_1, CLCD_ROW_ADDRESS_2, CLCD_ROW_ADDRESS_3};
    4f18:	1b 82       	std	Y+3, r1	; 0x03
    4f1a:	80 e4       	ldi	r24, 0x40	; 64
    4f1c:	8c 83       	std	Y+4, r24	; 0x04
    4f1e:	84 e1       	ldi	r24, 0x14	; 20
    4f20:	8d 83       	std	Y+5, r24	; 0x05
    4f22:	84 e5       	ldi	r24, 0x54	; 84
    4f24:	8e 83       	std	Y+6, r24	; 0x06

	// Check if Copy_u8Xpos is within a valid range (0-3)
	if (Copy_u8Xpos <= CLCD_ROW_NUM)
    4f26:	8f 81       	ldd	r24, Y+7	; 0x07
    4f28:	84 30       	cpi	r24, 0x04	; 4
    4f2a:	88 f4       	brcc	.+34     	; 0x4f4e <HCLCD_GoToXY+0x60>
	{
		// Calculate the LCD address based on row and column
		Local_u8Address = RowAddresses[Copy_u8Xpos] + Copy_u8Ypos;
    4f2c:	8f 81       	ldd	r24, Y+7	; 0x07
    4f2e:	28 2f       	mov	r18, r24
    4f30:	30 e0       	ldi	r19, 0x00	; 0
    4f32:	ce 01       	movw	r24, r28
    4f34:	03 96       	adiw	r24, 0x03	; 3
    4f36:	fc 01       	movw	r30, r24
    4f38:	e2 0f       	add	r30, r18
    4f3a:	f3 1f       	adc	r31, r19
    4f3c:	90 81       	ld	r25, Z
    4f3e:	88 85       	ldd	r24, Y+8	; 0x08
    4f40:	89 0f       	add	r24, r25
    4f42:	89 83       	std	Y+1, r24	; 0x01

		// Set the cursor position on the LCD
		HCLCD_SendCommand(Local_u8Address | CLCD_CURSOR_POSITION_CMD); // Add 0x80 to set the cursor position command
    4f44:	89 81       	ldd	r24, Y+1	; 0x01
    4f46:	80 68       	ori	r24, 0x80	; 128
    4f48:	0e 94 a0 24 	call	0x4940	; 0x4940 <HCLCD_SendCommand>
    4f4c:	01 c0       	rjmp	.+2      	; 0x4f50 <HCLCD_GoToXY+0x62>
	}
	else
	{
		// Invalid row value, set an error state
		Local_ErrorState = R_NOK;
    4f4e:	1a 82       	std	Y+2, r1	; 0x02
	}

	return Local_ErrorState;
    4f50:	8a 81       	ldd	r24, Y+2	; 0x02
}
    4f52:	28 96       	adiw	r28, 0x08	; 8
    4f54:	0f b6       	in	r0, 0x3f	; 63
    4f56:	f8 94       	cli
    4f58:	de bf       	out	0x3e, r29	; 62
    4f5a:	0f be       	out	0x3f, r0	; 63
    4f5c:	cd bf       	out	0x3d, r28	; 61
    4f5e:	cf 91       	pop	r28
    4f60:	df 91       	pop	r29
    4f62:	08 95       	ret

00004f64 <CLCD_CurrentPosition>:


/********************* Static Functions *************************/

static void CLCD_CurrentPosition(void)
{
    4f64:	df 93       	push	r29
    4f66:	cf 93       	push	r28
    4f68:	cd b7       	in	r28, 0x3d	; 61
    4f6a:	de b7       	in	r29, 0x3e	; 62
	if(Local_u8SetPositionY>CLCD_COL_NUM)
    4f6c:	80 91 27 02 	lds	r24, 0x0227
    4f70:	84 31       	cpi	r24, 0x14	; 20
    4f72:	a0 f0       	brcs	.+40     	; 0x4f9c <CLCD_CurrentPosition+0x38>
	{
		Local_u8SetPositionX++;
    4f74:	80 91 26 02 	lds	r24, 0x0226
    4f78:	8f 5f       	subi	r24, 0xFF	; 255
    4f7a:	80 93 26 02 	sts	0x0226, r24
		if(Local_u8SetPositionX>CLCD_ROW_NUM)
    4f7e:	80 91 26 02 	lds	r24, 0x0226
    4f82:	84 30       	cpi	r24, 0x04	; 4
    4f84:	10 f0       	brcs	.+4      	; 0x4f8a <CLCD_CurrentPosition+0x26>
		{
			Local_u8SetPositionX = X_INITIAL_POSITION;
    4f86:	10 92 26 02 	sts	0x0226, r1
		}
		Local_u8SetPositionY = Y_INITIAL_POSITION;
    4f8a:	10 92 27 02 	sts	0x0227, r1
		HCLCD_GoToXY(Local_u8SetPositionX,Local_u8SetPositionY);
    4f8e:	80 91 26 02 	lds	r24, 0x0226
    4f92:	90 91 27 02 	lds	r25, 0x0227
    4f96:	69 2f       	mov	r22, r25
    4f98:	0e 94 77 27 	call	0x4eee	; 0x4eee <HCLCD_GoToXY>
	}
	Local_u8SetPositionY++;
    4f9c:	80 91 27 02 	lds	r24, 0x0227
    4fa0:	8f 5f       	subi	r24, 0xFF	; 255
    4fa2:	80 93 27 02 	sts	0x0227, r24
}
    4fa6:	cf 91       	pop	r28
    4fa8:	df 91       	pop	r29
    4faa:	08 95       	ret

00004fac <H_LCD_void_latchByte>:


static void H_LCD_void_latchByte(u8 copy_u8Byte)
{
    4fac:	df 93       	push	r29
    4fae:	cf 93       	push	r28
    4fb0:	cd b7       	in	r28, 0x3d	; 61
    4fb2:	de b7       	in	r29, 0x3e	; 62
    4fb4:	e9 97       	sbiw	r28, 0x39	; 57
    4fb6:	0f b6       	in	r0, 0x3f	; 63
    4fb8:	f8 94       	cli
    4fba:	de bf       	out	0x3e, r29	; 62
    4fbc:	0f be       	out	0x3f, r0	; 63
    4fbe:	cd bf       	out	0x3d, r28	; 61
    4fc0:	89 af       	std	Y+57, r24	; 0x39
#if CLCD_MODE == _4_BIT_MODE
	/* Send Command To Data Pin */
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN0, GET_BIT(copy_u8Byte,4));
    4fc2:	89 ad       	ldd	r24, Y+57	; 0x39
    4fc4:	82 95       	swap	r24
    4fc6:	8f 70       	andi	r24, 0x0F	; 15
    4fc8:	98 2f       	mov	r25, r24
    4fca:	91 70       	andi	r25, 0x01	; 1
    4fcc:	81 e0       	ldi	r24, 0x01	; 1
    4fce:	60 e0       	ldi	r22, 0x00	; 0
    4fd0:	49 2f       	mov	r20, r25
    4fd2:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN1, GET_BIT(copy_u8Byte,5));
    4fd6:	89 ad       	ldd	r24, Y+57	; 0x39
    4fd8:	82 95       	swap	r24
    4fda:	86 95       	lsr	r24
    4fdc:	87 70       	andi	r24, 0x07	; 7
    4fde:	98 2f       	mov	r25, r24
    4fe0:	91 70       	andi	r25, 0x01	; 1
    4fe2:	81 e0       	ldi	r24, 0x01	; 1
    4fe4:	61 e0       	ldi	r22, 0x01	; 1
    4fe6:	49 2f       	mov	r20, r25
    4fe8:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN2, GET_BIT(copy_u8Byte,6));
    4fec:	89 ad       	ldd	r24, Y+57	; 0x39
    4fee:	82 95       	swap	r24
    4ff0:	86 95       	lsr	r24
    4ff2:	86 95       	lsr	r24
    4ff4:	83 70       	andi	r24, 0x03	; 3
    4ff6:	98 2f       	mov	r25, r24
    4ff8:	91 70       	andi	r25, 0x01	; 1
    4ffa:	81 e0       	ldi	r24, 0x01	; 1
    4ffc:	62 e0       	ldi	r22, 0x02	; 2
    4ffe:	49 2f       	mov	r20, r25
    5000:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN3, GET_BIT(copy_u8Byte,7));
    5004:	89 ad       	ldd	r24, Y+57	; 0x39
    5006:	98 2f       	mov	r25, r24
    5008:	99 1f       	adc	r25, r25
    500a:	99 27       	eor	r25, r25
    500c:	99 1f       	adc	r25, r25
    500e:	81 e0       	ldi	r24, 0x01	; 1
    5010:	64 e0       	ldi	r22, 0x04	; 4
    5012:	49 2f       	mov	r20, r25
    5014:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>


	/* Enable CLCD */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_HIGH);
    5018:	80 e0       	ldi	r24, 0x00	; 0
    501a:	62 e0       	ldi	r22, 0x02	; 2
    501c:	41 e0       	ldi	r20, 0x01	; 1
    501e:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    5022:	80 e0       	ldi	r24, 0x00	; 0
    5024:	90 e0       	ldi	r25, 0x00	; 0
    5026:	a0 e0       	ldi	r26, 0x00	; 0
    5028:	b0 e4       	ldi	r27, 0x40	; 64
    502a:	8d ab       	std	Y+53, r24	; 0x35
    502c:	9e ab       	std	Y+54, r25	; 0x36
    502e:	af ab       	std	Y+55, r26	; 0x37
    5030:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5032:	6d a9       	ldd	r22, Y+53	; 0x35
    5034:	7e a9       	ldd	r23, Y+54	; 0x36
    5036:	8f a9       	ldd	r24, Y+55	; 0x37
    5038:	98 ad       	ldd	r25, Y+56	; 0x38
    503a:	20 e0       	ldi	r18, 0x00	; 0
    503c:	30 e0       	ldi	r19, 0x00	; 0
    503e:	4a e7       	ldi	r20, 0x7A	; 122
    5040:	55 e4       	ldi	r21, 0x45	; 69
    5042:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5046:	dc 01       	movw	r26, r24
    5048:	cb 01       	movw	r24, r22
    504a:	89 ab       	std	Y+49, r24	; 0x31
    504c:	9a ab       	std	Y+50, r25	; 0x32
    504e:	ab ab       	std	Y+51, r26	; 0x33
    5050:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    5052:	69 a9       	ldd	r22, Y+49	; 0x31
    5054:	7a a9       	ldd	r23, Y+50	; 0x32
    5056:	8b a9       	ldd	r24, Y+51	; 0x33
    5058:	9c a9       	ldd	r25, Y+52	; 0x34
    505a:	20 e0       	ldi	r18, 0x00	; 0
    505c:	30 e0       	ldi	r19, 0x00	; 0
    505e:	40 e8       	ldi	r20, 0x80	; 128
    5060:	5f e3       	ldi	r21, 0x3F	; 63
    5062:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    5066:	88 23       	and	r24, r24
    5068:	2c f4       	brge	.+10     	; 0x5074 <H_LCD_void_latchByte+0xc8>
		__ticks = 1;
    506a:	81 e0       	ldi	r24, 0x01	; 1
    506c:	90 e0       	ldi	r25, 0x00	; 0
    506e:	98 ab       	std	Y+48, r25	; 0x30
    5070:	8f a7       	std	Y+47, r24	; 0x2f
    5072:	3f c0       	rjmp	.+126    	; 0x50f2 <H_LCD_void_latchByte+0x146>
	else if (__tmp > 65535)
    5074:	69 a9       	ldd	r22, Y+49	; 0x31
    5076:	7a a9       	ldd	r23, Y+50	; 0x32
    5078:	8b a9       	ldd	r24, Y+51	; 0x33
    507a:	9c a9       	ldd	r25, Y+52	; 0x34
    507c:	20 e0       	ldi	r18, 0x00	; 0
    507e:	3f ef       	ldi	r19, 0xFF	; 255
    5080:	4f e7       	ldi	r20, 0x7F	; 127
    5082:	57 e4       	ldi	r21, 0x47	; 71
    5084:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    5088:	18 16       	cp	r1, r24
    508a:	4c f5       	brge	.+82     	; 0x50de <H_LCD_void_latchByte+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    508c:	6d a9       	ldd	r22, Y+53	; 0x35
    508e:	7e a9       	ldd	r23, Y+54	; 0x36
    5090:	8f a9       	ldd	r24, Y+55	; 0x37
    5092:	98 ad       	ldd	r25, Y+56	; 0x38
    5094:	20 e0       	ldi	r18, 0x00	; 0
    5096:	30 e0       	ldi	r19, 0x00	; 0
    5098:	40 e2       	ldi	r20, 0x20	; 32
    509a:	51 e4       	ldi	r21, 0x41	; 65
    509c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    50a0:	dc 01       	movw	r26, r24
    50a2:	cb 01       	movw	r24, r22
    50a4:	bc 01       	movw	r22, r24
    50a6:	cd 01       	movw	r24, r26
    50a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    50ac:	dc 01       	movw	r26, r24
    50ae:	cb 01       	movw	r24, r22
    50b0:	98 ab       	std	Y+48, r25	; 0x30
    50b2:	8f a7       	std	Y+47, r24	; 0x2f
    50b4:	0f c0       	rjmp	.+30     	; 0x50d4 <H_LCD_void_latchByte+0x128>
    50b6:	80 e9       	ldi	r24, 0x90	; 144
    50b8:	91 e0       	ldi	r25, 0x01	; 1
    50ba:	9e a7       	std	Y+46, r25	; 0x2e
    50bc:	8d a7       	std	Y+45, r24	; 0x2d
    50be:	8d a5       	ldd	r24, Y+45	; 0x2d
    50c0:	9e a5       	ldd	r25, Y+46	; 0x2e
    50c2:	01 97       	sbiw	r24, 0x01	; 1
    50c4:	f1 f7       	brne	.-4      	; 0x50c2 <H_LCD_void_latchByte+0x116>
    50c6:	9e a7       	std	Y+46, r25	; 0x2e
    50c8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    50ca:	8f a5       	ldd	r24, Y+47	; 0x2f
    50cc:	98 a9       	ldd	r25, Y+48	; 0x30
    50ce:	01 97       	sbiw	r24, 0x01	; 1
    50d0:	98 ab       	std	Y+48, r25	; 0x30
    50d2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    50d4:	8f a5       	ldd	r24, Y+47	; 0x2f
    50d6:	98 a9       	ldd	r25, Y+48	; 0x30
    50d8:	00 97       	sbiw	r24, 0x00	; 0
    50da:	69 f7       	brne	.-38     	; 0x50b6 <H_LCD_void_latchByte+0x10a>
    50dc:	14 c0       	rjmp	.+40     	; 0x5106 <H_LCD_void_latchByte+0x15a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    50de:	69 a9       	ldd	r22, Y+49	; 0x31
    50e0:	7a a9       	ldd	r23, Y+50	; 0x32
    50e2:	8b a9       	ldd	r24, Y+51	; 0x33
    50e4:	9c a9       	ldd	r25, Y+52	; 0x34
    50e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    50ea:	dc 01       	movw	r26, r24
    50ec:	cb 01       	movw	r24, r22
    50ee:	98 ab       	std	Y+48, r25	; 0x30
    50f0:	8f a7       	std	Y+47, r24	; 0x2f
    50f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    50f4:	98 a9       	ldd	r25, Y+48	; 0x30
    50f6:	9c a7       	std	Y+44, r25	; 0x2c
    50f8:	8b a7       	std	Y+43, r24	; 0x2b
    50fa:	8b a5       	ldd	r24, Y+43	; 0x2b
    50fc:	9c a5       	ldd	r25, Y+44	; 0x2c
    50fe:	01 97       	sbiw	r24, 0x01	; 1
    5100:	f1 f7       	brne	.-4      	; 0x50fe <H_LCD_void_latchByte+0x152>
    5102:	9c a7       	std	Y+44, r25	; 0x2c
    5104:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	/* Disable CLCD */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_LOW);
    5106:	80 e0       	ldi	r24, 0x00	; 0
    5108:	62 e0       	ldi	r22, 0x02	; 2
    510a:	40 e0       	ldi	r20, 0x00	; 0
    510c:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    5110:	80 e0       	ldi	r24, 0x00	; 0
    5112:	90 e0       	ldi	r25, 0x00	; 0
    5114:	a0 ea       	ldi	r26, 0xA0	; 160
    5116:	b0 e4       	ldi	r27, 0x40	; 64
    5118:	8f a3       	std	Y+39, r24	; 0x27
    511a:	98 a7       	std	Y+40, r25	; 0x28
    511c:	a9 a7       	std	Y+41, r26	; 0x29
    511e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5120:	6f a1       	ldd	r22, Y+39	; 0x27
    5122:	78 a5       	ldd	r23, Y+40	; 0x28
    5124:	89 a5       	ldd	r24, Y+41	; 0x29
    5126:	9a a5       	ldd	r25, Y+42	; 0x2a
    5128:	20 e0       	ldi	r18, 0x00	; 0
    512a:	30 e0       	ldi	r19, 0x00	; 0
    512c:	4a e7       	ldi	r20, 0x7A	; 122
    512e:	55 e4       	ldi	r21, 0x45	; 69
    5130:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5134:	dc 01       	movw	r26, r24
    5136:	cb 01       	movw	r24, r22
    5138:	8b a3       	std	Y+35, r24	; 0x23
    513a:	9c a3       	std	Y+36, r25	; 0x24
    513c:	ad a3       	std	Y+37, r26	; 0x25
    513e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    5140:	6b a1       	ldd	r22, Y+35	; 0x23
    5142:	7c a1       	ldd	r23, Y+36	; 0x24
    5144:	8d a1       	ldd	r24, Y+37	; 0x25
    5146:	9e a1       	ldd	r25, Y+38	; 0x26
    5148:	20 e0       	ldi	r18, 0x00	; 0
    514a:	30 e0       	ldi	r19, 0x00	; 0
    514c:	40 e8       	ldi	r20, 0x80	; 128
    514e:	5f e3       	ldi	r21, 0x3F	; 63
    5150:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    5154:	88 23       	and	r24, r24
    5156:	2c f4       	brge	.+10     	; 0x5162 <H_LCD_void_latchByte+0x1b6>
		__ticks = 1;
    5158:	81 e0       	ldi	r24, 0x01	; 1
    515a:	90 e0       	ldi	r25, 0x00	; 0
    515c:	9a a3       	std	Y+34, r25	; 0x22
    515e:	89 a3       	std	Y+33, r24	; 0x21
    5160:	3f c0       	rjmp	.+126    	; 0x51e0 <H_LCD_void_latchByte+0x234>
	else if (__tmp > 65535)
    5162:	6b a1       	ldd	r22, Y+35	; 0x23
    5164:	7c a1       	ldd	r23, Y+36	; 0x24
    5166:	8d a1       	ldd	r24, Y+37	; 0x25
    5168:	9e a1       	ldd	r25, Y+38	; 0x26
    516a:	20 e0       	ldi	r18, 0x00	; 0
    516c:	3f ef       	ldi	r19, 0xFF	; 255
    516e:	4f e7       	ldi	r20, 0x7F	; 127
    5170:	57 e4       	ldi	r21, 0x47	; 71
    5172:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    5176:	18 16       	cp	r1, r24
    5178:	4c f5       	brge	.+82     	; 0x51cc <H_LCD_void_latchByte+0x220>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    517a:	6f a1       	ldd	r22, Y+39	; 0x27
    517c:	78 a5       	ldd	r23, Y+40	; 0x28
    517e:	89 a5       	ldd	r24, Y+41	; 0x29
    5180:	9a a5       	ldd	r25, Y+42	; 0x2a
    5182:	20 e0       	ldi	r18, 0x00	; 0
    5184:	30 e0       	ldi	r19, 0x00	; 0
    5186:	40 e2       	ldi	r20, 0x20	; 32
    5188:	51 e4       	ldi	r21, 0x41	; 65
    518a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    518e:	dc 01       	movw	r26, r24
    5190:	cb 01       	movw	r24, r22
    5192:	bc 01       	movw	r22, r24
    5194:	cd 01       	movw	r24, r26
    5196:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    519a:	dc 01       	movw	r26, r24
    519c:	cb 01       	movw	r24, r22
    519e:	9a a3       	std	Y+34, r25	; 0x22
    51a0:	89 a3       	std	Y+33, r24	; 0x21
    51a2:	0f c0       	rjmp	.+30     	; 0x51c2 <H_LCD_void_latchByte+0x216>
    51a4:	80 e9       	ldi	r24, 0x90	; 144
    51a6:	91 e0       	ldi	r25, 0x01	; 1
    51a8:	98 a3       	std	Y+32, r25	; 0x20
    51aa:	8f 8f       	std	Y+31, r24	; 0x1f
    51ac:	8f 8d       	ldd	r24, Y+31	; 0x1f
    51ae:	98 a1       	ldd	r25, Y+32	; 0x20
    51b0:	01 97       	sbiw	r24, 0x01	; 1
    51b2:	f1 f7       	brne	.-4      	; 0x51b0 <H_LCD_void_latchByte+0x204>
    51b4:	98 a3       	std	Y+32, r25	; 0x20
    51b6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    51b8:	89 a1       	ldd	r24, Y+33	; 0x21
    51ba:	9a a1       	ldd	r25, Y+34	; 0x22
    51bc:	01 97       	sbiw	r24, 0x01	; 1
    51be:	9a a3       	std	Y+34, r25	; 0x22
    51c0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    51c2:	89 a1       	ldd	r24, Y+33	; 0x21
    51c4:	9a a1       	ldd	r25, Y+34	; 0x22
    51c6:	00 97       	sbiw	r24, 0x00	; 0
    51c8:	69 f7       	brne	.-38     	; 0x51a4 <H_LCD_void_latchByte+0x1f8>
    51ca:	14 c0       	rjmp	.+40     	; 0x51f4 <H_LCD_void_latchByte+0x248>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    51cc:	6b a1       	ldd	r22, Y+35	; 0x23
    51ce:	7c a1       	ldd	r23, Y+36	; 0x24
    51d0:	8d a1       	ldd	r24, Y+37	; 0x25
    51d2:	9e a1       	ldd	r25, Y+38	; 0x26
    51d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    51d8:	dc 01       	movw	r26, r24
    51da:	cb 01       	movw	r24, r22
    51dc:	9a a3       	std	Y+34, r25	; 0x22
    51de:	89 a3       	std	Y+33, r24	; 0x21
    51e0:	89 a1       	ldd	r24, Y+33	; 0x21
    51e2:	9a a1       	ldd	r25, Y+34	; 0x22
    51e4:	9e 8f       	std	Y+30, r25	; 0x1e
    51e6:	8d 8f       	std	Y+29, r24	; 0x1d
    51e8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    51ea:	9e 8d       	ldd	r25, Y+30	; 0x1e
    51ec:	01 97       	sbiw	r24, 0x01	; 1
    51ee:	f1 f7       	brne	.-4      	; 0x51ec <H_LCD_void_latchByte+0x240>
    51f0:	9e 8f       	std	Y+30, r25	; 0x1e
    51f2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN0, GET_BIT(copy_u8Byte,0));
    51f4:	89 ad       	ldd	r24, Y+57	; 0x39
    51f6:	98 2f       	mov	r25, r24
    51f8:	91 70       	andi	r25, 0x01	; 1
    51fa:	81 e0       	ldi	r24, 0x01	; 1
    51fc:	60 e0       	ldi	r22, 0x00	; 0
    51fe:	49 2f       	mov	r20, r25
    5200:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN1, GET_BIT(copy_u8Byte,1));
    5204:	89 ad       	ldd	r24, Y+57	; 0x39
    5206:	86 95       	lsr	r24
    5208:	98 2f       	mov	r25, r24
    520a:	91 70       	andi	r25, 0x01	; 1
    520c:	81 e0       	ldi	r24, 0x01	; 1
    520e:	61 e0       	ldi	r22, 0x01	; 1
    5210:	49 2f       	mov	r20, r25
    5212:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN2, GET_BIT(copy_u8Byte,2));
    5216:	89 ad       	ldd	r24, Y+57	; 0x39
    5218:	86 95       	lsr	r24
    521a:	86 95       	lsr	r24
    521c:	98 2f       	mov	r25, r24
    521e:	91 70       	andi	r25, 0x01	; 1
    5220:	81 e0       	ldi	r24, 0x01	; 1
    5222:	62 e0       	ldi	r22, 0x02	; 2
    5224:	49 2f       	mov	r20, r25
    5226:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN3, GET_BIT(copy_u8Byte,3));
    522a:	89 ad       	ldd	r24, Y+57	; 0x39
    522c:	86 95       	lsr	r24
    522e:	86 95       	lsr	r24
    5230:	86 95       	lsr	r24
    5232:	98 2f       	mov	r25, r24
    5234:	91 70       	andi	r25, 0x01	; 1
    5236:	81 e0       	ldi	r24, 0x01	; 1
    5238:	64 e0       	ldi	r22, 0x04	; 4
    523a:	49 2f       	mov	r20, r25
    523c:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
	/* Enable CLCD */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_HIGH);
    5240:	80 e0       	ldi	r24, 0x00	; 0
    5242:	62 e0       	ldi	r22, 0x02	; 2
    5244:	41 e0       	ldi	r20, 0x01	; 1
    5246:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    524a:	80 e0       	ldi	r24, 0x00	; 0
    524c:	90 e0       	ldi	r25, 0x00	; 0
    524e:	a0 e0       	ldi	r26, 0x00	; 0
    5250:	b0 e4       	ldi	r27, 0x40	; 64
    5252:	89 8f       	std	Y+25, r24	; 0x19
    5254:	9a 8f       	std	Y+26, r25	; 0x1a
    5256:	ab 8f       	std	Y+27, r26	; 0x1b
    5258:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    525a:	69 8d       	ldd	r22, Y+25	; 0x19
    525c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    525e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5260:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5262:	20 e0       	ldi	r18, 0x00	; 0
    5264:	30 e0       	ldi	r19, 0x00	; 0
    5266:	4a e7       	ldi	r20, 0x7A	; 122
    5268:	55 e4       	ldi	r21, 0x45	; 69
    526a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    526e:	dc 01       	movw	r26, r24
    5270:	cb 01       	movw	r24, r22
    5272:	8d 8b       	std	Y+21, r24	; 0x15
    5274:	9e 8b       	std	Y+22, r25	; 0x16
    5276:	af 8b       	std	Y+23, r26	; 0x17
    5278:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    527a:	6d 89       	ldd	r22, Y+21	; 0x15
    527c:	7e 89       	ldd	r23, Y+22	; 0x16
    527e:	8f 89       	ldd	r24, Y+23	; 0x17
    5280:	98 8d       	ldd	r25, Y+24	; 0x18
    5282:	20 e0       	ldi	r18, 0x00	; 0
    5284:	30 e0       	ldi	r19, 0x00	; 0
    5286:	40 e8       	ldi	r20, 0x80	; 128
    5288:	5f e3       	ldi	r21, 0x3F	; 63
    528a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    528e:	88 23       	and	r24, r24
    5290:	2c f4       	brge	.+10     	; 0x529c <H_LCD_void_latchByte+0x2f0>
		__ticks = 1;
    5292:	81 e0       	ldi	r24, 0x01	; 1
    5294:	90 e0       	ldi	r25, 0x00	; 0
    5296:	9c 8b       	std	Y+20, r25	; 0x14
    5298:	8b 8b       	std	Y+19, r24	; 0x13
    529a:	3f c0       	rjmp	.+126    	; 0x531a <H_LCD_void_latchByte+0x36e>
	else if (__tmp > 65535)
    529c:	6d 89       	ldd	r22, Y+21	; 0x15
    529e:	7e 89       	ldd	r23, Y+22	; 0x16
    52a0:	8f 89       	ldd	r24, Y+23	; 0x17
    52a2:	98 8d       	ldd	r25, Y+24	; 0x18
    52a4:	20 e0       	ldi	r18, 0x00	; 0
    52a6:	3f ef       	ldi	r19, 0xFF	; 255
    52a8:	4f e7       	ldi	r20, 0x7F	; 127
    52aa:	57 e4       	ldi	r21, 0x47	; 71
    52ac:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    52b0:	18 16       	cp	r1, r24
    52b2:	4c f5       	brge	.+82     	; 0x5306 <H_LCD_void_latchByte+0x35a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    52b4:	69 8d       	ldd	r22, Y+25	; 0x19
    52b6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    52b8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    52ba:	9c 8d       	ldd	r25, Y+28	; 0x1c
    52bc:	20 e0       	ldi	r18, 0x00	; 0
    52be:	30 e0       	ldi	r19, 0x00	; 0
    52c0:	40 e2       	ldi	r20, 0x20	; 32
    52c2:	51 e4       	ldi	r21, 0x41	; 65
    52c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    52c8:	dc 01       	movw	r26, r24
    52ca:	cb 01       	movw	r24, r22
    52cc:	bc 01       	movw	r22, r24
    52ce:	cd 01       	movw	r24, r26
    52d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    52d4:	dc 01       	movw	r26, r24
    52d6:	cb 01       	movw	r24, r22
    52d8:	9c 8b       	std	Y+20, r25	; 0x14
    52da:	8b 8b       	std	Y+19, r24	; 0x13
    52dc:	0f c0       	rjmp	.+30     	; 0x52fc <H_LCD_void_latchByte+0x350>
    52de:	80 e9       	ldi	r24, 0x90	; 144
    52e0:	91 e0       	ldi	r25, 0x01	; 1
    52e2:	9a 8b       	std	Y+18, r25	; 0x12
    52e4:	89 8b       	std	Y+17, r24	; 0x11
    52e6:	89 89       	ldd	r24, Y+17	; 0x11
    52e8:	9a 89       	ldd	r25, Y+18	; 0x12
    52ea:	01 97       	sbiw	r24, 0x01	; 1
    52ec:	f1 f7       	brne	.-4      	; 0x52ea <H_LCD_void_latchByte+0x33e>
    52ee:	9a 8b       	std	Y+18, r25	; 0x12
    52f0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    52f2:	8b 89       	ldd	r24, Y+19	; 0x13
    52f4:	9c 89       	ldd	r25, Y+20	; 0x14
    52f6:	01 97       	sbiw	r24, 0x01	; 1
    52f8:	9c 8b       	std	Y+20, r25	; 0x14
    52fa:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    52fc:	8b 89       	ldd	r24, Y+19	; 0x13
    52fe:	9c 89       	ldd	r25, Y+20	; 0x14
    5300:	00 97       	sbiw	r24, 0x00	; 0
    5302:	69 f7       	brne	.-38     	; 0x52de <H_LCD_void_latchByte+0x332>
    5304:	14 c0       	rjmp	.+40     	; 0x532e <H_LCD_void_latchByte+0x382>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5306:	6d 89       	ldd	r22, Y+21	; 0x15
    5308:	7e 89       	ldd	r23, Y+22	; 0x16
    530a:	8f 89       	ldd	r24, Y+23	; 0x17
    530c:	98 8d       	ldd	r25, Y+24	; 0x18
    530e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5312:	dc 01       	movw	r26, r24
    5314:	cb 01       	movw	r24, r22
    5316:	9c 8b       	std	Y+20, r25	; 0x14
    5318:	8b 8b       	std	Y+19, r24	; 0x13
    531a:	8b 89       	ldd	r24, Y+19	; 0x13
    531c:	9c 89       	ldd	r25, Y+20	; 0x14
    531e:	98 8b       	std	Y+16, r25	; 0x10
    5320:	8f 87       	std	Y+15, r24	; 0x0f
    5322:	8f 85       	ldd	r24, Y+15	; 0x0f
    5324:	98 89       	ldd	r25, Y+16	; 0x10
    5326:	01 97       	sbiw	r24, 0x01	; 1
    5328:	f1 f7       	brne	.-4      	; 0x5326 <H_LCD_void_latchByte+0x37a>
    532a:	98 8b       	std	Y+16, r25	; 0x10
    532c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	/* Disable CLCD */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_LOW);
    532e:	80 e0       	ldi	r24, 0x00	; 0
    5330:	62 e0       	ldi	r22, 0x02	; 2
    5332:	40 e0       	ldi	r20, 0x00	; 0
    5334:	0e 94 27 13 	call	0x264e	; 0x264e <MDIO_SetPinValue>
    5338:	80 e0       	ldi	r24, 0x00	; 0
    533a:	90 e0       	ldi	r25, 0x00	; 0
    533c:	a0 ea       	ldi	r26, 0xA0	; 160
    533e:	b0 e4       	ldi	r27, 0x40	; 64
    5340:	8b 87       	std	Y+11, r24	; 0x0b
    5342:	9c 87       	std	Y+12, r25	; 0x0c
    5344:	ad 87       	std	Y+13, r26	; 0x0d
    5346:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5348:	6b 85       	ldd	r22, Y+11	; 0x0b
    534a:	7c 85       	ldd	r23, Y+12	; 0x0c
    534c:	8d 85       	ldd	r24, Y+13	; 0x0d
    534e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5350:	20 e0       	ldi	r18, 0x00	; 0
    5352:	30 e0       	ldi	r19, 0x00	; 0
    5354:	4a e7       	ldi	r20, 0x7A	; 122
    5356:	55 e4       	ldi	r21, 0x45	; 69
    5358:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    535c:	dc 01       	movw	r26, r24
    535e:	cb 01       	movw	r24, r22
    5360:	8f 83       	std	Y+7, r24	; 0x07
    5362:	98 87       	std	Y+8, r25	; 0x08
    5364:	a9 87       	std	Y+9, r26	; 0x09
    5366:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5368:	6f 81       	ldd	r22, Y+7	; 0x07
    536a:	78 85       	ldd	r23, Y+8	; 0x08
    536c:	89 85       	ldd	r24, Y+9	; 0x09
    536e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5370:	20 e0       	ldi	r18, 0x00	; 0
    5372:	30 e0       	ldi	r19, 0x00	; 0
    5374:	40 e8       	ldi	r20, 0x80	; 128
    5376:	5f e3       	ldi	r21, 0x3F	; 63
    5378:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    537c:	88 23       	and	r24, r24
    537e:	2c f4       	brge	.+10     	; 0x538a <H_LCD_void_latchByte+0x3de>
		__ticks = 1;
    5380:	81 e0       	ldi	r24, 0x01	; 1
    5382:	90 e0       	ldi	r25, 0x00	; 0
    5384:	9e 83       	std	Y+6, r25	; 0x06
    5386:	8d 83       	std	Y+5, r24	; 0x05
    5388:	3f c0       	rjmp	.+126    	; 0x5408 <H_LCD_void_latchByte+0x45c>
	else if (__tmp > 65535)
    538a:	6f 81       	ldd	r22, Y+7	; 0x07
    538c:	78 85       	ldd	r23, Y+8	; 0x08
    538e:	89 85       	ldd	r24, Y+9	; 0x09
    5390:	9a 85       	ldd	r25, Y+10	; 0x0a
    5392:	20 e0       	ldi	r18, 0x00	; 0
    5394:	3f ef       	ldi	r19, 0xFF	; 255
    5396:	4f e7       	ldi	r20, 0x7F	; 127
    5398:	57 e4       	ldi	r21, 0x47	; 71
    539a:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    539e:	18 16       	cp	r1, r24
    53a0:	4c f5       	brge	.+82     	; 0x53f4 <H_LCD_void_latchByte+0x448>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    53a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    53a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    53a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    53a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    53aa:	20 e0       	ldi	r18, 0x00	; 0
    53ac:	30 e0       	ldi	r19, 0x00	; 0
    53ae:	40 e2       	ldi	r20, 0x20	; 32
    53b0:	51 e4       	ldi	r21, 0x41	; 65
    53b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    53b6:	dc 01       	movw	r26, r24
    53b8:	cb 01       	movw	r24, r22
    53ba:	bc 01       	movw	r22, r24
    53bc:	cd 01       	movw	r24, r26
    53be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    53c2:	dc 01       	movw	r26, r24
    53c4:	cb 01       	movw	r24, r22
    53c6:	9e 83       	std	Y+6, r25	; 0x06
    53c8:	8d 83       	std	Y+5, r24	; 0x05
    53ca:	0f c0       	rjmp	.+30     	; 0x53ea <H_LCD_void_latchByte+0x43e>
    53cc:	80 e9       	ldi	r24, 0x90	; 144
    53ce:	91 e0       	ldi	r25, 0x01	; 1
    53d0:	9c 83       	std	Y+4, r25	; 0x04
    53d2:	8b 83       	std	Y+3, r24	; 0x03
    53d4:	8b 81       	ldd	r24, Y+3	; 0x03
    53d6:	9c 81       	ldd	r25, Y+4	; 0x04
    53d8:	01 97       	sbiw	r24, 0x01	; 1
    53da:	f1 f7       	brne	.-4      	; 0x53d8 <H_LCD_void_latchByte+0x42c>
    53dc:	9c 83       	std	Y+4, r25	; 0x04
    53de:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    53e0:	8d 81       	ldd	r24, Y+5	; 0x05
    53e2:	9e 81       	ldd	r25, Y+6	; 0x06
    53e4:	01 97       	sbiw	r24, 0x01	; 1
    53e6:	9e 83       	std	Y+6, r25	; 0x06
    53e8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    53ea:	8d 81       	ldd	r24, Y+5	; 0x05
    53ec:	9e 81       	ldd	r25, Y+6	; 0x06
    53ee:	00 97       	sbiw	r24, 0x00	; 0
    53f0:	69 f7       	brne	.-38     	; 0x53cc <H_LCD_void_latchByte+0x420>
    53f2:	14 c0       	rjmp	.+40     	; 0x541c <H_LCD_void_latchByte+0x470>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    53f4:	6f 81       	ldd	r22, Y+7	; 0x07
    53f6:	78 85       	ldd	r23, Y+8	; 0x08
    53f8:	89 85       	ldd	r24, Y+9	; 0x09
    53fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    53fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5400:	dc 01       	movw	r26, r24
    5402:	cb 01       	movw	r24, r22
    5404:	9e 83       	std	Y+6, r25	; 0x06
    5406:	8d 83       	std	Y+5, r24	; 0x05
    5408:	8d 81       	ldd	r24, Y+5	; 0x05
    540a:	9e 81       	ldd	r25, Y+6	; 0x06
    540c:	9a 83       	std	Y+2, r25	; 0x02
    540e:	89 83       	std	Y+1, r24	; 0x01
    5410:	89 81       	ldd	r24, Y+1	; 0x01
    5412:	9a 81       	ldd	r25, Y+2	; 0x02
    5414:	01 97       	sbiw	r24, 0x01	; 1
    5416:	f1 f7       	brne	.-4      	; 0x5414 <H_LCD_void_latchByte+0x468>
    5418:	9a 83       	std	Y+2, r25	; 0x02
    541a:	89 83       	std	Y+1, r24	; 0x01
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_LOW);

#else
#warning  Select Correct Mode !!!
#endif
}
    541c:	e9 96       	adiw	r28, 0x39	; 57
    541e:	0f b6       	in	r0, 0x3f	; 63
    5420:	f8 94       	cli
    5422:	de bf       	out	0x3e, r29	; 62
    5424:	0f be       	out	0x3f, r0	; 63
    5426:	cd bf       	out	0x3d, r28	; 61
    5428:	cf 91       	pop	r28
    542a:	df 91       	pop	r29
    542c:	08 95       	ret

0000542e <DS1307_Init>:
#include "DS1307_interface.h"

// DS1307 I2C address
#define DS1307_ADDR 0b1101000

void DS1307_Init() {
    542e:	df 93       	push	r29
    5430:	cf 93       	push	r28
    5432:	cd b7       	in	r28, 0x3d	; 61
    5434:	de b7       	in	r29, 0x3e	; 62
    // Initialize TWI with the desired speed (400 kHz)
    TWI_Init(_100KBPS);
    5436:	81 e0       	ldi	r24, 0x01	; 1
    5438:	0e 94 80 09 	call	0x1300	; 0x1300 <TWI_Init>
}
    543c:	cf 91       	pop	r28
    543e:	df 91       	pop	r29
    5440:	08 95       	ret

00005442 <DS1307_SetTime>:

void DS1307_SetTime(u8 hours, u8 minutes, u8 seconds, u8 am_pm) {
    5442:	df 93       	push	r29
    5444:	cf 93       	push	r28
    5446:	00 d0       	rcall	.+0      	; 0x5448 <DS1307_SetTime+0x6>
    5448:	00 d0       	rcall	.+0      	; 0x544a <DS1307_SetTime+0x8>
    544a:	cd b7       	in	r28, 0x3d	; 61
    544c:	de b7       	in	r29, 0x3e	; 62
    544e:	89 83       	std	Y+1, r24	; 0x01
    5450:	6a 83       	std	Y+2, r22	; 0x02
    5452:	4b 83       	std	Y+3, r20	; 0x03
    5454:	2c 83       	std	Y+4, r18	; 0x04
    // Start communication
    TWI_SendStart();
    5456:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

    // Select DS1307 and write mode (DS1307 address + Write bit)
    TWI_SendByte(DS1307_ADDR << 1);
    545a:	80 ed       	ldi	r24, 0xD0	; 208
    545c:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Set the starting register address to 0x00 (seconds register)
    TWI_SendByte(0x00);
    5460:	80 e0       	ldi	r24, 0x00	; 0
    5462:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Write seconds, minutes, hours, and am/pm to DS1307
    TWI_SendByte(seconds);
    5466:	8b 81       	ldd	r24, Y+3	; 0x03
    5468:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    TWI_SendByte(minutes);
    546c:	8a 81       	ldd	r24, Y+2	; 0x02
    546e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    TWI_SendByte(hours);
    5472:	89 81       	ldd	r24, Y+1	; 0x01
    5474:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    TWI_SendByte(am_pm);
    5478:	8c 81       	ldd	r24, Y+4	; 0x04
    547a:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Send stop condition to end communication
    TWI_SendStop();
    547e:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>
}
    5482:	0f 90       	pop	r0
    5484:	0f 90       	pop	r0
    5486:	0f 90       	pop	r0
    5488:	0f 90       	pop	r0
    548a:	cf 91       	pop	r28
    548c:	df 91       	pop	r29
    548e:	08 95       	ret

00005490 <DS1307_SetDate>:

    // Send stop condition to end communication
    TWI_SendStop();
}
#endif
void DS1307_SetDate(u8 year, u8 month, u8 day) {
    5490:	df 93       	push	r29
    5492:	cf 93       	push	r28
    5494:	00 d0       	rcall	.+0      	; 0x5496 <DS1307_SetDate+0x6>
    5496:	0f 92       	push	r0
    5498:	cd b7       	in	r28, 0x3d	; 61
    549a:	de b7       	in	r29, 0x3e	; 62
    549c:	89 83       	std	Y+1, r24	; 0x01
    549e:	6a 83       	std	Y+2, r22	; 0x02
    54a0:	4b 83       	std	Y+3, r20	; 0x03
    // Start communication
    TWI_SendStart();
    54a2:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

    // Select DS1307 and write mode (DS1307 address + Write bit)
    TWI_SendByte(DS1307_ADDR << 1);
    54a6:	80 ed       	ldi	r24, 0xD0	; 208
    54a8:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Set the starting register address to 0x03 (year register)
    TWI_SendByte(0x03);
    54ac:	83 e0       	ldi	r24, 0x03	; 3
    54ae:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Write year, month, and day to DS1307
    TWI_SendByte(year);
    54b2:	89 81       	ldd	r24, Y+1	; 0x01
    54b4:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    TWI_SendByte(month);
    54b8:	8a 81       	ldd	r24, Y+2	; 0x02
    54ba:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    TWI_SendByte(day);
    54be:	8b 81       	ldd	r24, Y+3	; 0x03
    54c0:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Send stop condition to end communication
    TWI_SendStop();
    54c4:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>
}
    54c8:	0f 90       	pop	r0
    54ca:	0f 90       	pop	r0
    54cc:	0f 90       	pop	r0
    54ce:	cf 91       	pop	r28
    54d0:	df 91       	pop	r29
    54d2:	08 95       	ret

000054d4 <DS1307_GetTime>:
}
#endif



void DS1307_GetTime(u8 *hours, u8 *minutes, u8 *seconds, u8 *am_pm) {
    54d4:	df 93       	push	r29
    54d6:	cf 93       	push	r28
    54d8:	cd b7       	in	r28, 0x3d	; 61
    54da:	de b7       	in	r29, 0x3e	; 62
    54dc:	2d 97       	sbiw	r28, 0x0d	; 13
    54de:	0f b6       	in	r0, 0x3f	; 63
    54e0:	f8 94       	cli
    54e2:	de bf       	out	0x3e, r29	; 62
    54e4:	0f be       	out	0x3f, r0	; 63
    54e6:	cd bf       	out	0x3d, r28	; 61
    54e8:	9e 83       	std	Y+6, r25	; 0x06
    54ea:	8d 83       	std	Y+5, r24	; 0x05
    54ec:	78 87       	std	Y+8, r23	; 0x08
    54ee:	6f 83       	std	Y+7, r22	; 0x07
    54f0:	5a 87       	std	Y+10, r21	; 0x0a
    54f2:	49 87       	std	Y+9, r20	; 0x09
    54f4:	3c 87       	std	Y+12, r19	; 0x0c
    54f6:	2b 87       	std	Y+11, r18	; 0x0b
    // Start communication
    TWI_SendStart();
    54f8:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

    // Select DS1307 and write mode (DS1307 address + Write bit)
    TWI_SendByte(DS1307_ADDR << 1);
    54fc:	80 ed       	ldi	r24, 0xD0	; 208
    54fe:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Set the starting register address to 0x00 (seconds register)
    TWI_SendByte(0x00);
    5502:	80 e0       	ldi	r24, 0x00	; 0
    5504:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Restart communication
    TWI_SendStart();
    5508:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

    // Select DS1307 and read mode (DS1307 address + Read bit)
    TWI_SendByte((DS1307_ADDR << 1) | 1);
    550c:	81 ed       	ldi	r24, 0xD1	; 209
    550e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    u8 bcd_seconds;
    u8 bcd_minutes;
    u8 bcd_hours;
    u8 am_pm_bit;

    TWI_ReceiveByteWithACK(&bcd_seconds);
    5512:	ce 01       	movw	r24, r28
    5514:	01 96       	adiw	r24, 0x01	; 1
    5516:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
    TWI_ReceiveByteWithACK(&bcd_minutes);
    551a:	ce 01       	movw	r24, r28
    551c:	02 96       	adiw	r24, 0x02	; 2
    551e:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
    TWI_ReceiveByteWithACK(&bcd_hours);
    5522:	ce 01       	movw	r24, r28
    5524:	03 96       	adiw	r24, 0x03	; 3
    5526:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
    TWI_ReceiveByteWithNACK(&am_pm_bit);
    552a:	ce 01       	movw	r24, r28
    552c:	04 96       	adiw	r24, 0x04	; 4
    552e:	0e 94 f6 09 	call	0x13ec	; 0x13ec <TWI_ReceiveByteWithNACK>

    // Convert BCD values to decimal
    *seconds = ((bcd_seconds >> 4) * 10) + (bcd_seconds & 0x0F);
    5532:	89 81       	ldd	r24, Y+1	; 0x01
    5534:	82 95       	swap	r24
    5536:	8f 70       	andi	r24, 0x0F	; 15
    5538:	88 2f       	mov	r24, r24
    553a:	90 e0       	ldi	r25, 0x00	; 0
    553c:	9c 01       	movw	r18, r24
    553e:	22 0f       	add	r18, r18
    5540:	33 1f       	adc	r19, r19
    5542:	c9 01       	movw	r24, r18
    5544:	88 0f       	add	r24, r24
    5546:	99 1f       	adc	r25, r25
    5548:	88 0f       	add	r24, r24
    554a:	99 1f       	adc	r25, r25
    554c:	82 0f       	add	r24, r18
    554e:	93 1f       	adc	r25, r19
    5550:	98 2f       	mov	r25, r24
    5552:	89 81       	ldd	r24, Y+1	; 0x01
    5554:	8f 70       	andi	r24, 0x0F	; 15
    5556:	89 0f       	add	r24, r25
    5558:	e9 85       	ldd	r30, Y+9	; 0x09
    555a:	fa 85       	ldd	r31, Y+10	; 0x0a
    555c:	80 83       	st	Z, r24
    *minutes = ((bcd_minutes >> 4) * 10) + (bcd_minutes & 0x0F);
    555e:	8a 81       	ldd	r24, Y+2	; 0x02
    5560:	82 95       	swap	r24
    5562:	8f 70       	andi	r24, 0x0F	; 15
    5564:	88 2f       	mov	r24, r24
    5566:	90 e0       	ldi	r25, 0x00	; 0
    5568:	9c 01       	movw	r18, r24
    556a:	22 0f       	add	r18, r18
    556c:	33 1f       	adc	r19, r19
    556e:	c9 01       	movw	r24, r18
    5570:	88 0f       	add	r24, r24
    5572:	99 1f       	adc	r25, r25
    5574:	88 0f       	add	r24, r24
    5576:	99 1f       	adc	r25, r25
    5578:	82 0f       	add	r24, r18
    557a:	93 1f       	adc	r25, r19
    557c:	98 2f       	mov	r25, r24
    557e:	8a 81       	ldd	r24, Y+2	; 0x02
    5580:	8f 70       	andi	r24, 0x0F	; 15
    5582:	89 0f       	add	r24, r25
    5584:	ef 81       	ldd	r30, Y+7	; 0x07
    5586:	f8 85       	ldd	r31, Y+8	; 0x08
    5588:	80 83       	st	Z, r24
    *hours = ((bcd_hours >> 4) * 10) + (bcd_hours & 0x0F);
    558a:	8b 81       	ldd	r24, Y+3	; 0x03
    558c:	82 95       	swap	r24
    558e:	8f 70       	andi	r24, 0x0F	; 15
    5590:	88 2f       	mov	r24, r24
    5592:	90 e0       	ldi	r25, 0x00	; 0
    5594:	9c 01       	movw	r18, r24
    5596:	22 0f       	add	r18, r18
    5598:	33 1f       	adc	r19, r19
    559a:	c9 01       	movw	r24, r18
    559c:	88 0f       	add	r24, r24
    559e:	99 1f       	adc	r25, r25
    55a0:	88 0f       	add	r24, r24
    55a2:	99 1f       	adc	r25, r25
    55a4:	82 0f       	add	r24, r18
    55a6:	93 1f       	adc	r25, r19
    55a8:	98 2f       	mov	r25, r24
    55aa:	8b 81       	ldd	r24, Y+3	; 0x03
    55ac:	8f 70       	andi	r24, 0x0F	; 15
    55ae:	89 0f       	add	r24, r25
    55b0:	ed 81       	ldd	r30, Y+5	; 0x05
    55b2:	fe 81       	ldd	r31, Y+6	; 0x06
    55b4:	80 83       	st	Z, r24

    // Set the am_pm flag based on the am_pm_bit
    *am_pm = (am_pm_bit & (1 << 5)) ? DS1307_PM : DS1307_AM;
    55b6:	8c 81       	ldd	r24, Y+4	; 0x04
    55b8:	88 2f       	mov	r24, r24
    55ba:	90 e0       	ldi	r25, 0x00	; 0
    55bc:	80 72       	andi	r24, 0x20	; 32
    55be:	90 70       	andi	r25, 0x00	; 0
    55c0:	1d 86       	std	Y+13, r1	; 0x0d
    55c2:	00 97       	sbiw	r24, 0x00	; 0
    55c4:	11 f0       	breq	.+4      	; 0x55ca <DS1307_GetTime+0xf6>
    55c6:	81 e0       	ldi	r24, 0x01	; 1
    55c8:	8d 87       	std	Y+13, r24	; 0x0d
    55ca:	eb 85       	ldd	r30, Y+11	; 0x0b
    55cc:	fc 85       	ldd	r31, Y+12	; 0x0c
    55ce:	8d 85       	ldd	r24, Y+13	; 0x0d
    55d0:	80 83       	st	Z, r24

    // Send stop condition to end communication
    TWI_SendStop();
    55d2:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>
}
    55d6:	2d 96       	adiw	r28, 0x0d	; 13
    55d8:	0f b6       	in	r0, 0x3f	; 63
    55da:	f8 94       	cli
    55dc:	de bf       	out	0x3e, r29	; 62
    55de:	0f be       	out	0x3f, r0	; 63
    55e0:	cd bf       	out	0x3d, r28	; 61
    55e2:	cf 91       	pop	r28
    55e4:	df 91       	pop	r29
    55e6:	08 95       	ret

000055e8 <DS1307_GetDate>:


void DS1307_GetDate(u8 *year, u8 *month, u8 *day) {
    55e8:	df 93       	push	r29
    55ea:	cf 93       	push	r28
    55ec:	cd b7       	in	r28, 0x3d	; 61
    55ee:	de b7       	in	r29, 0x3e	; 62
    55f0:	29 97       	sbiw	r28, 0x09	; 9
    55f2:	0f b6       	in	r0, 0x3f	; 63
    55f4:	f8 94       	cli
    55f6:	de bf       	out	0x3e, r29	; 62
    55f8:	0f be       	out	0x3f, r0	; 63
    55fa:	cd bf       	out	0x3d, r28	; 61
    55fc:	9d 83       	std	Y+5, r25	; 0x05
    55fe:	8c 83       	std	Y+4, r24	; 0x04
    5600:	7f 83       	std	Y+7, r23	; 0x07
    5602:	6e 83       	std	Y+6, r22	; 0x06
    5604:	59 87       	std	Y+9, r21	; 0x09
    5606:	48 87       	std	Y+8, r20	; 0x08
    // Start communication
    TWI_SendStart();
    5608:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

    // Select DS1307 and write mode (DS1307 address + Write bit)
    TWI_SendByte(DS1307_ADDR << 1);
    560c:	80 ed       	ldi	r24, 0xD0	; 208
    560e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Set the starting register address to 0x03 (year register)
    TWI_SendByte(0x03);
    5612:	83 e0       	ldi	r24, 0x03	; 3
    5614:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>

    // Restart communication
    TWI_SendStart();
    5618:	0e 94 a0 09 	call	0x1340	; 0x1340 <TWI_SendStart>

    // Select DS1307 and read mode (DS1307 address + Read bit)
    TWI_SendByte((DS1307_ADDR << 1) | 1);
    561c:	81 ed       	ldi	r24, 0xD1	; 209
    561e:	0e 94 c4 09 	call	0x1388	; 0x1388 <TWI_SendByte>
    // Read year, month, and day from DS1307 in BCD format
    u8 bcd_year;
    u8 bcd_month;
    u8 bcd_day;

    TWI_ReceiveByteWithACK(&bcd_year);
    5622:	ce 01       	movw	r24, r28
    5624:	01 96       	adiw	r24, 0x01	; 1
    5626:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
    TWI_ReceiveByteWithACK(&bcd_month);
    562a:	ce 01       	movw	r24, r28
    562c:	02 96       	adiw	r24, 0x02	; 2
    562e:	0e 94 db 09 	call	0x13b6	; 0x13b6 <TWI_ReceiveByteWithACK>
    TWI_ReceiveByteWithNACK(&bcd_day);
    5632:	ce 01       	movw	r24, r28
    5634:	03 96       	adiw	r24, 0x03	; 3
    5636:	0e 94 f6 09 	call	0x13ec	; 0x13ec <TWI_ReceiveByteWithNACK>

    // Convert BCD values to decimal
    *year = ((bcd_year >> 4) * 10) + (bcd_year & 0x0F);
    563a:	89 81       	ldd	r24, Y+1	; 0x01
    563c:	82 95       	swap	r24
    563e:	8f 70       	andi	r24, 0x0F	; 15
    5640:	88 2f       	mov	r24, r24
    5642:	90 e0       	ldi	r25, 0x00	; 0
    5644:	9c 01       	movw	r18, r24
    5646:	22 0f       	add	r18, r18
    5648:	33 1f       	adc	r19, r19
    564a:	c9 01       	movw	r24, r18
    564c:	88 0f       	add	r24, r24
    564e:	99 1f       	adc	r25, r25
    5650:	88 0f       	add	r24, r24
    5652:	99 1f       	adc	r25, r25
    5654:	82 0f       	add	r24, r18
    5656:	93 1f       	adc	r25, r19
    5658:	98 2f       	mov	r25, r24
    565a:	89 81       	ldd	r24, Y+1	; 0x01
    565c:	8f 70       	andi	r24, 0x0F	; 15
    565e:	89 0f       	add	r24, r25
    5660:	ec 81       	ldd	r30, Y+4	; 0x04
    5662:	fd 81       	ldd	r31, Y+5	; 0x05
    5664:	80 83       	st	Z, r24
    *month = ((bcd_month >> 4) * 10) + (bcd_month & 0x0F);
    5666:	8a 81       	ldd	r24, Y+2	; 0x02
    5668:	82 95       	swap	r24
    566a:	8f 70       	andi	r24, 0x0F	; 15
    566c:	88 2f       	mov	r24, r24
    566e:	90 e0       	ldi	r25, 0x00	; 0
    5670:	9c 01       	movw	r18, r24
    5672:	22 0f       	add	r18, r18
    5674:	33 1f       	adc	r19, r19
    5676:	c9 01       	movw	r24, r18
    5678:	88 0f       	add	r24, r24
    567a:	99 1f       	adc	r25, r25
    567c:	88 0f       	add	r24, r24
    567e:	99 1f       	adc	r25, r25
    5680:	82 0f       	add	r24, r18
    5682:	93 1f       	adc	r25, r19
    5684:	98 2f       	mov	r25, r24
    5686:	8a 81       	ldd	r24, Y+2	; 0x02
    5688:	8f 70       	andi	r24, 0x0F	; 15
    568a:	89 0f       	add	r24, r25
    568c:	ee 81       	ldd	r30, Y+6	; 0x06
    568e:	ff 81       	ldd	r31, Y+7	; 0x07
    5690:	80 83       	st	Z, r24
    *day = ((bcd_day >> 4) * 10) + (bcd_day & 0x0F);
    5692:	8b 81       	ldd	r24, Y+3	; 0x03
    5694:	82 95       	swap	r24
    5696:	8f 70       	andi	r24, 0x0F	; 15
    5698:	88 2f       	mov	r24, r24
    569a:	90 e0       	ldi	r25, 0x00	; 0
    569c:	9c 01       	movw	r18, r24
    569e:	22 0f       	add	r18, r18
    56a0:	33 1f       	adc	r19, r19
    56a2:	c9 01       	movw	r24, r18
    56a4:	88 0f       	add	r24, r24
    56a6:	99 1f       	adc	r25, r25
    56a8:	88 0f       	add	r24, r24
    56aa:	99 1f       	adc	r25, r25
    56ac:	82 0f       	add	r24, r18
    56ae:	93 1f       	adc	r25, r19
    56b0:	98 2f       	mov	r25, r24
    56b2:	8b 81       	ldd	r24, Y+3	; 0x03
    56b4:	8f 70       	andi	r24, 0x0F	; 15
    56b6:	89 0f       	add	r24, r25
    56b8:	e8 85       	ldd	r30, Y+8	; 0x08
    56ba:	f9 85       	ldd	r31, Y+9	; 0x09
    56bc:	80 83       	st	Z, r24

    // Send stop condition to end communication
    TWI_SendStop();
    56be:	0e 94 b0 09 	call	0x1360	; 0x1360 <TWI_SendStop>
}
    56c2:	29 96       	adiw	r28, 0x09	; 9
    56c4:	0f b6       	in	r0, 0x3f	; 63
    56c6:	f8 94       	cli
    56c8:	de bf       	out	0x3e, r29	; 62
    56ca:	0f be       	out	0x3f, r0	; 63
    56cc:	cd bf       	out	0x3d, r28	; 61
    56ce:	cf 91       	pop	r28
    56d0:	df 91       	pop	r29
    56d2:	08 95       	ret

000056d4 <main>:

u32 u32_local_Distance =0;
u8 counter =  0;

void main(void)
{
    56d4:	df 93       	push	r29
    56d6:	cf 93       	push	r28
    56d8:	cd b7       	in	r28, 0x3d	; 61
    56da:	de b7       	in	r29, 0x3e	; 62
    56dc:	65 97       	sbiw	r28, 0x15	; 21
    56de:	0f b6       	in	r0, 0x3f	; 63
    56e0:	f8 94       	cli
    56e2:	de bf       	out	0x3e, r29	; 62
    56e4:	0f be       	out	0x3f, r0	; 63
    56e6:	cd bf       	out	0x3d, r28	; 61
	HCLCD_Init();
    56e8:	0e 94 dc 24 	call	0x49b8	; 0x49b8 <HCLCD_Init>
	/* RTC TEST */
#if 1
	u8 hours, minutes, seconds, am_pm;
	u8 year, month, day;

	HRTC_voidInit();
    56ec:	0e 94 fe 1c 	call	0x39fc	; 0x39fc <HRTC_voidInit>

	// Set the initial time (e.g., 12:34:56 PM)
	HRTC_voidSetTime(9, 58, 56, AM);
    56f0:	89 e0       	ldi	r24, 0x09	; 9
    56f2:	6a e3       	ldi	r22, 0x3A	; 58
    56f4:	48 e3       	ldi	r20, 0x38	; 56
    56f6:	20 e0       	ldi	r18, 0x00	; 0
    56f8:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HRTC_voidSetTime>

	// Set the initial date (e.g., 2023-09-25)
	HRTC_voidSetDate(23, 9, 25);
    56fc:	87 e1       	ldi	r24, 0x17	; 23
    56fe:	90 e0       	ldi	r25, 0x00	; 0
    5700:	69 e0       	ldi	r22, 0x09	; 9
    5702:	49 e1       	ldi	r20, 0x19	; 25
    5704:	0e 94 77 1e 	call	0x3cee	; 0x3cee <HRTC_voidSetDate>

	while(1)
	{
		/* Get and Display Time */

		HRTC_voidGetTime(&hours, &minutes, &seconds, &am_pm);
    5708:	ce 01       	movw	r24, r28
    570a:	0f 96       	adiw	r24, 0x0f	; 15
    570c:	9e 01       	movw	r18, r28
    570e:	20 5f       	subi	r18, 0xF0	; 240
    5710:	3f 4f       	sbci	r19, 0xFF	; 255
    5712:	ae 01       	movw	r20, r28
    5714:	4f 5e       	subi	r20, 0xEF	; 239
    5716:	5f 4f       	sbci	r21, 0xFF	; 255
    5718:	fe 01       	movw	r30, r28
    571a:	72 96       	adiw	r30, 0x12	; 18
    571c:	b9 01       	movw	r22, r18
    571e:	9f 01       	movw	r18, r30
    5720:	0e 94 ad 1d 	call	0x3b5a	; 0x3b5a <HRTC_voidGetTime>
		HCLCD_GoToXY(0,0);
    5724:	80 e0       	ldi	r24, 0x00	; 0
    5726:	60 e0       	ldi	r22, 0x00	; 0
    5728:	0e 94 77 27 	call	0x4eee	; 0x4eee <HCLCD_GoToXY>
		HCLCD_SendString("Time: ");
    572c:	80 e6       	ldi	r24, 0x60	; 96
    572e:	90 e0       	ldi	r25, 0x00	; 0
    5730:	0e 94 a6 25 	call	0x4b4c	; 0x4b4c <HCLCD_SendString>
		HCLCD_SendNumber(hours);
    5734:	8f 85       	ldd	r24, Y+15	; 0x0f
    5736:	88 2f       	mov	r24, r24
    5738:	90 e0       	ldi	r25, 0x00	; 0
    573a:	a0 e0       	ldi	r26, 0x00	; 0
    573c:	b0 e0       	ldi	r27, 0x00	; 0
    573e:	bc 01       	movw	r22, r24
    5740:	cd 01       	movw	r24, r26
    5742:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    5746:	dc 01       	movw	r26, r24
    5748:	cb 01       	movw	r24, r22
    574a:	bc 01       	movw	r22, r24
    574c:	cd 01       	movw	r24, r26
    574e:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>
		HCLCD_SendData(':');
    5752:	8a e3       	ldi	r24, 0x3A	; 58
    5754:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
		HCLCD_SendNumber(minutes);
    5758:	88 89       	ldd	r24, Y+16	; 0x10
    575a:	88 2f       	mov	r24, r24
    575c:	90 e0       	ldi	r25, 0x00	; 0
    575e:	a0 e0       	ldi	r26, 0x00	; 0
    5760:	b0 e0       	ldi	r27, 0x00	; 0
    5762:	bc 01       	movw	r22, r24
    5764:	cd 01       	movw	r24, r26
    5766:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    576a:	dc 01       	movw	r26, r24
    576c:	cb 01       	movw	r24, r22
    576e:	bc 01       	movw	r22, r24
    5770:	cd 01       	movw	r24, r26
    5772:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>
		HCLCD_SendData(':');
    5776:	8a e3       	ldi	r24, 0x3A	; 58
    5778:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
		HCLCD_SendNumber(seconds);
    577c:	89 89       	ldd	r24, Y+17	; 0x11
    577e:	88 2f       	mov	r24, r24
    5780:	90 e0       	ldi	r25, 0x00	; 0
    5782:	a0 e0       	ldi	r26, 0x00	; 0
    5784:	b0 e0       	ldi	r27, 0x00	; 0
    5786:	bc 01       	movw	r22, r24
    5788:	cd 01       	movw	r24, r26
    578a:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    578e:	dc 01       	movw	r26, r24
    5790:	cb 01       	movw	r24, r22
    5792:	bc 01       	movw	r22, r24
    5794:	cd 01       	movw	r24, r26
    5796:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>

		HCLCD_GoToXY(0,16);
    579a:	80 e0       	ldi	r24, 0x00	; 0
    579c:	60 e1       	ldi	r22, 0x10	; 16
    579e:	0e 94 77 27 	call	0x4eee	; 0x4eee <HCLCD_GoToXY>
		if(am_pm == AM)
    57a2:	8a 89       	ldd	r24, Y+18	; 0x12
    57a4:	88 23       	and	r24, r24
    57a6:	29 f4       	brne	.+10     	; 0x57b2 <main+0xde>
		{
			HCLCD_SendString(" AM");
    57a8:	87 e6       	ldi	r24, 0x67	; 103
    57aa:	90 e0       	ldi	r25, 0x00	; 0
    57ac:	0e 94 a6 25 	call	0x4b4c	; 0x4b4c <HCLCD_SendString>
    57b0:	0c c0       	rjmp	.+24     	; 0x57ca <main+0xf6>
		} else if(am_pm == PM){
    57b2:	8a 89       	ldd	r24, Y+18	; 0x12
    57b4:	81 30       	cpi	r24, 0x01	; 1
    57b6:	29 f4       	brne	.+10     	; 0x57c2 <main+0xee>
			HCLCD_SendString(" PM");
    57b8:	8b e6       	ldi	r24, 0x6B	; 107
    57ba:	90 e0       	ldi	r25, 0x00	; 0
    57bc:	0e 94 a6 25 	call	0x4b4c	; 0x4b4c <HCLCD_SendString>
    57c0:	04 c0       	rjmp	.+8      	; 0x57ca <main+0xf6>
		}
		else {
			HCLCD_SendString("   ");
    57c2:	8f e6       	ldi	r24, 0x6F	; 111
    57c4:	90 e0       	ldi	r25, 0x00	; 0
    57c6:	0e 94 a6 25 	call	0x4b4c	; 0x4b4c <HCLCD_SendString>

		}

		/* Get and Display Date */
		HRTC_voidGetDate(&year, &month, &day);
    57ca:	ce 01       	movw	r24, r28
    57cc:	43 96       	adiw	r24, 0x13	; 19
    57ce:	9e 01       	movw	r18, r28
    57d0:	2c 5e       	subi	r18, 0xEC	; 236
    57d2:	3f 4f       	sbci	r19, 0xFF	; 255
    57d4:	ae 01       	movw	r20, r28
    57d6:	4b 5e       	subi	r20, 0xEB	; 235
    57d8:	5f 4f       	sbci	r21, 0xFF	; 255
    57da:	b9 01       	movw	r22, r18
    57dc:	0e 94 f0 1e 	call	0x3de0	; 0x3de0 <HRTC_voidGetDate>
		//_delay_ms(1000);

		HCLCD_GoToXY(1,0);
    57e0:	81 e0       	ldi	r24, 0x01	; 1
    57e2:	60 e0       	ldi	r22, 0x00	; 0
    57e4:	0e 94 77 27 	call	0x4eee	; 0x4eee <HCLCD_GoToXY>
		HCLCD_SendString("Date: ");
    57e8:	83 e7       	ldi	r24, 0x73	; 115
    57ea:	90 e0       	ldi	r25, 0x00	; 0
    57ec:	0e 94 a6 25 	call	0x4b4c	; 0x4b4c <HCLCD_SendString>
		HCLCD_SendNumber(day);
    57f0:	8d 89       	ldd	r24, Y+21	; 0x15
    57f2:	88 2f       	mov	r24, r24
    57f4:	90 e0       	ldi	r25, 0x00	; 0
    57f6:	a0 e0       	ldi	r26, 0x00	; 0
    57f8:	b0 e0       	ldi	r27, 0x00	; 0
    57fa:	bc 01       	movw	r22, r24
    57fc:	cd 01       	movw	r24, r26
    57fe:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    5802:	dc 01       	movw	r26, r24
    5804:	cb 01       	movw	r24, r22
    5806:	bc 01       	movw	r22, r24
    5808:	cd 01       	movw	r24, r26
    580a:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>
		HCLCD_SendData('/');
    580e:	8f e2       	ldi	r24, 0x2F	; 47
    5810:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
		HCLCD_SendNumber(month);
    5814:	8c 89       	ldd	r24, Y+20	; 0x14
    5816:	88 2f       	mov	r24, r24
    5818:	90 e0       	ldi	r25, 0x00	; 0
    581a:	a0 e0       	ldi	r26, 0x00	; 0
    581c:	b0 e0       	ldi	r27, 0x00	; 0
    581e:	bc 01       	movw	r22, r24
    5820:	cd 01       	movw	r24, r26
    5822:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    5826:	dc 01       	movw	r26, r24
    5828:	cb 01       	movw	r24, r22
    582a:	bc 01       	movw	r22, r24
    582c:	cd 01       	movw	r24, r26
    582e:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>
		HCLCD_SendData('/');
    5832:	8f e2       	ldi	r24, 0x2F	; 47
    5834:	0e 94 bb 24 	call	0x4976	; 0x4976 <HCLCD_SendData>
		HCLCD_SendNumber(year);
    5838:	8b 89       	ldd	r24, Y+19	; 0x13
    583a:	88 2f       	mov	r24, r24
    583c:	90 e0       	ldi	r25, 0x00	; 0
    583e:	a0 e0       	ldi	r26, 0x00	; 0
    5840:	b0 e0       	ldi	r27, 0x00	; 0
    5842:	bc 01       	movw	r22, r24
    5844:	cd 01       	movw	r24, r26
    5846:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    584a:	dc 01       	movw	r26, r24
    584c:	cb 01       	movw	r24, r22
    584e:	bc 01       	movw	r22, r24
    5850:	cd 01       	movw	r24, r26
    5852:	0e 94 d3 25 	call	0x4ba6	; 0x4ba6 <HCLCD_SendNumber>
    5856:	80 e0       	ldi	r24, 0x00	; 0
    5858:	90 e0       	ldi	r25, 0x00	; 0
    585a:	aa e7       	ldi	r26, 0x7A	; 122
    585c:	b4 e4       	ldi	r27, 0x44	; 68
    585e:	8b 87       	std	Y+11, r24	; 0x0b
    5860:	9c 87       	std	Y+12, r25	; 0x0c
    5862:	ad 87       	std	Y+13, r26	; 0x0d
    5864:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5866:	6b 85       	ldd	r22, Y+11	; 0x0b
    5868:	7c 85       	ldd	r23, Y+12	; 0x0c
    586a:	8d 85       	ldd	r24, Y+13	; 0x0d
    586c:	9e 85       	ldd	r25, Y+14	; 0x0e
    586e:	20 e0       	ldi	r18, 0x00	; 0
    5870:	30 e0       	ldi	r19, 0x00	; 0
    5872:	4a e7       	ldi	r20, 0x7A	; 122
    5874:	55 e4       	ldi	r21, 0x45	; 69
    5876:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    587a:	dc 01       	movw	r26, r24
    587c:	cb 01       	movw	r24, r22
    587e:	8f 83       	std	Y+7, r24	; 0x07
    5880:	98 87       	std	Y+8, r25	; 0x08
    5882:	a9 87       	std	Y+9, r26	; 0x09
    5884:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5886:	6f 81       	ldd	r22, Y+7	; 0x07
    5888:	78 85       	ldd	r23, Y+8	; 0x08
    588a:	89 85       	ldd	r24, Y+9	; 0x09
    588c:	9a 85       	ldd	r25, Y+10	; 0x0a
    588e:	20 e0       	ldi	r18, 0x00	; 0
    5890:	30 e0       	ldi	r19, 0x00	; 0
    5892:	40 e8       	ldi	r20, 0x80	; 128
    5894:	5f e3       	ldi	r21, 0x3F	; 63
    5896:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    589a:	88 23       	and	r24, r24
    589c:	2c f4       	brge	.+10     	; 0x58a8 <main+0x1d4>
		__ticks = 1;
    589e:	81 e0       	ldi	r24, 0x01	; 1
    58a0:	90 e0       	ldi	r25, 0x00	; 0
    58a2:	9e 83       	std	Y+6, r25	; 0x06
    58a4:	8d 83       	std	Y+5, r24	; 0x05
    58a6:	3f c0       	rjmp	.+126    	; 0x5926 <main+0x252>
	else if (__tmp > 65535)
    58a8:	6f 81       	ldd	r22, Y+7	; 0x07
    58aa:	78 85       	ldd	r23, Y+8	; 0x08
    58ac:	89 85       	ldd	r24, Y+9	; 0x09
    58ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    58b0:	20 e0       	ldi	r18, 0x00	; 0
    58b2:	3f ef       	ldi	r19, 0xFF	; 255
    58b4:	4f e7       	ldi	r20, 0x7F	; 127
    58b6:	57 e4       	ldi	r21, 0x47	; 71
    58b8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    58bc:	18 16       	cp	r1, r24
    58be:	4c f5       	brge	.+82     	; 0x5912 <main+0x23e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    58c0:	6b 85       	ldd	r22, Y+11	; 0x0b
    58c2:	7c 85       	ldd	r23, Y+12	; 0x0c
    58c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    58c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    58c8:	20 e0       	ldi	r18, 0x00	; 0
    58ca:	30 e0       	ldi	r19, 0x00	; 0
    58cc:	40 e2       	ldi	r20, 0x20	; 32
    58ce:	51 e4       	ldi	r21, 0x41	; 65
    58d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    58d4:	dc 01       	movw	r26, r24
    58d6:	cb 01       	movw	r24, r22
    58d8:	bc 01       	movw	r22, r24
    58da:	cd 01       	movw	r24, r26
    58dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    58e0:	dc 01       	movw	r26, r24
    58e2:	cb 01       	movw	r24, r22
    58e4:	9e 83       	std	Y+6, r25	; 0x06
    58e6:	8d 83       	std	Y+5, r24	; 0x05
    58e8:	0f c0       	rjmp	.+30     	; 0x5908 <main+0x234>
    58ea:	80 e9       	ldi	r24, 0x90	; 144
    58ec:	91 e0       	ldi	r25, 0x01	; 1
    58ee:	9c 83       	std	Y+4, r25	; 0x04
    58f0:	8b 83       	std	Y+3, r24	; 0x03
    58f2:	8b 81       	ldd	r24, Y+3	; 0x03
    58f4:	9c 81       	ldd	r25, Y+4	; 0x04
    58f6:	01 97       	sbiw	r24, 0x01	; 1
    58f8:	f1 f7       	brne	.-4      	; 0x58f6 <main+0x222>
    58fa:	9c 83       	std	Y+4, r25	; 0x04
    58fc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    58fe:	8d 81       	ldd	r24, Y+5	; 0x05
    5900:	9e 81       	ldd	r25, Y+6	; 0x06
    5902:	01 97       	sbiw	r24, 0x01	; 1
    5904:	9e 83       	std	Y+6, r25	; 0x06
    5906:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5908:	8d 81       	ldd	r24, Y+5	; 0x05
    590a:	9e 81       	ldd	r25, Y+6	; 0x06
    590c:	00 97       	sbiw	r24, 0x00	; 0
    590e:	69 f7       	brne	.-38     	; 0x58ea <main+0x216>
    5910:	fb ce       	rjmp	.-522    	; 0x5708 <main+0x34>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5912:	6f 81       	ldd	r22, Y+7	; 0x07
    5914:	78 85       	ldd	r23, Y+8	; 0x08
    5916:	89 85       	ldd	r24, Y+9	; 0x09
    5918:	9a 85       	ldd	r25, Y+10	; 0x0a
    591a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    591e:	dc 01       	movw	r26, r24
    5920:	cb 01       	movw	r24, r22
    5922:	9e 83       	std	Y+6, r25	; 0x06
    5924:	8d 83       	std	Y+5, r24	; 0x05
    5926:	8d 81       	ldd	r24, Y+5	; 0x05
    5928:	9e 81       	ldd	r25, Y+6	; 0x06
    592a:	9a 83       	std	Y+2, r25	; 0x02
    592c:	89 83       	std	Y+1, r24	; 0x01
    592e:	89 81       	ldd	r24, Y+1	; 0x01
    5930:	9a 81       	ldd	r25, Y+2	; 0x02
    5932:	01 97       	sbiw	r24, 0x01	; 1
    5934:	f1 f7       	brne	.-4      	; 0x5932 <main+0x25e>
    5936:	9a 83       	std	Y+2, r25	; 0x02
    5938:	89 83       	std	Y+1, r24	; 0x01
    593a:	e6 ce       	rjmp	.-564    	; 0x5708 <main+0x34>

0000593c <__mulsi3>:
    593c:	62 9f       	mul	r22, r18
    593e:	d0 01       	movw	r26, r0
    5940:	73 9f       	mul	r23, r19
    5942:	f0 01       	movw	r30, r0
    5944:	82 9f       	mul	r24, r18
    5946:	e0 0d       	add	r30, r0
    5948:	f1 1d       	adc	r31, r1
    594a:	64 9f       	mul	r22, r20
    594c:	e0 0d       	add	r30, r0
    594e:	f1 1d       	adc	r31, r1
    5950:	92 9f       	mul	r25, r18
    5952:	f0 0d       	add	r31, r0
    5954:	83 9f       	mul	r24, r19
    5956:	f0 0d       	add	r31, r0
    5958:	74 9f       	mul	r23, r20
    595a:	f0 0d       	add	r31, r0
    595c:	65 9f       	mul	r22, r21
    595e:	f0 0d       	add	r31, r0
    5960:	99 27       	eor	r25, r25
    5962:	72 9f       	mul	r23, r18
    5964:	b0 0d       	add	r27, r0
    5966:	e1 1d       	adc	r30, r1
    5968:	f9 1f       	adc	r31, r25
    596a:	63 9f       	mul	r22, r19
    596c:	b0 0d       	add	r27, r0
    596e:	e1 1d       	adc	r30, r1
    5970:	f9 1f       	adc	r31, r25
    5972:	bd 01       	movw	r22, r26
    5974:	cf 01       	movw	r24, r30
    5976:	11 24       	eor	r1, r1
    5978:	08 95       	ret

0000597a <__udivmodqi4>:
    597a:	99 1b       	sub	r25, r25
    597c:	79 e0       	ldi	r23, 0x09	; 9
    597e:	04 c0       	rjmp	.+8      	; 0x5988 <__udivmodqi4_ep>

00005980 <__udivmodqi4_loop>:
    5980:	99 1f       	adc	r25, r25
    5982:	96 17       	cp	r25, r22
    5984:	08 f0       	brcs	.+2      	; 0x5988 <__udivmodqi4_ep>
    5986:	96 1b       	sub	r25, r22

00005988 <__udivmodqi4_ep>:
    5988:	88 1f       	adc	r24, r24
    598a:	7a 95       	dec	r23
    598c:	c9 f7       	brne	.-14     	; 0x5980 <__udivmodqi4_loop>
    598e:	80 95       	com	r24
    5990:	08 95       	ret

00005992 <__divmodhi4>:
    5992:	97 fb       	bst	r25, 7
    5994:	09 2e       	mov	r0, r25
    5996:	07 26       	eor	r0, r23
    5998:	0a d0       	rcall	.+20     	; 0x59ae <__divmodhi4_neg1>
    599a:	77 fd       	sbrc	r23, 7
    599c:	04 d0       	rcall	.+8      	; 0x59a6 <__divmodhi4_neg2>
    599e:	49 d0       	rcall	.+146    	; 0x5a32 <__udivmodhi4>
    59a0:	06 d0       	rcall	.+12     	; 0x59ae <__divmodhi4_neg1>
    59a2:	00 20       	and	r0, r0
    59a4:	1a f4       	brpl	.+6      	; 0x59ac <__divmodhi4_exit>

000059a6 <__divmodhi4_neg2>:
    59a6:	70 95       	com	r23
    59a8:	61 95       	neg	r22
    59aa:	7f 4f       	sbci	r23, 0xFF	; 255

000059ac <__divmodhi4_exit>:
    59ac:	08 95       	ret

000059ae <__divmodhi4_neg1>:
    59ae:	f6 f7       	brtc	.-4      	; 0x59ac <__divmodhi4_exit>
    59b0:	90 95       	com	r25
    59b2:	81 95       	neg	r24
    59b4:	9f 4f       	sbci	r25, 0xFF	; 255
    59b6:	08 95       	ret

000059b8 <__udivmodsi4>:
    59b8:	a1 e2       	ldi	r26, 0x21	; 33
    59ba:	1a 2e       	mov	r1, r26
    59bc:	aa 1b       	sub	r26, r26
    59be:	bb 1b       	sub	r27, r27
    59c0:	fd 01       	movw	r30, r26
    59c2:	0d c0       	rjmp	.+26     	; 0x59de <__udivmodsi4_ep>

000059c4 <__udivmodsi4_loop>:
    59c4:	aa 1f       	adc	r26, r26
    59c6:	bb 1f       	adc	r27, r27
    59c8:	ee 1f       	adc	r30, r30
    59ca:	ff 1f       	adc	r31, r31
    59cc:	a2 17       	cp	r26, r18
    59ce:	b3 07       	cpc	r27, r19
    59d0:	e4 07       	cpc	r30, r20
    59d2:	f5 07       	cpc	r31, r21
    59d4:	20 f0       	brcs	.+8      	; 0x59de <__udivmodsi4_ep>
    59d6:	a2 1b       	sub	r26, r18
    59d8:	b3 0b       	sbc	r27, r19
    59da:	e4 0b       	sbc	r30, r20
    59dc:	f5 0b       	sbc	r31, r21

000059de <__udivmodsi4_ep>:
    59de:	66 1f       	adc	r22, r22
    59e0:	77 1f       	adc	r23, r23
    59e2:	88 1f       	adc	r24, r24
    59e4:	99 1f       	adc	r25, r25
    59e6:	1a 94       	dec	r1
    59e8:	69 f7       	brne	.-38     	; 0x59c4 <__udivmodsi4_loop>
    59ea:	60 95       	com	r22
    59ec:	70 95       	com	r23
    59ee:	80 95       	com	r24
    59f0:	90 95       	com	r25
    59f2:	9b 01       	movw	r18, r22
    59f4:	ac 01       	movw	r20, r24
    59f6:	bd 01       	movw	r22, r26
    59f8:	cf 01       	movw	r24, r30
    59fa:	08 95       	ret

000059fc <__divmodsi4>:
    59fc:	97 fb       	bst	r25, 7
    59fe:	09 2e       	mov	r0, r25
    5a00:	05 26       	eor	r0, r21
    5a02:	0e d0       	rcall	.+28     	; 0x5a20 <__divmodsi4_neg1>
    5a04:	57 fd       	sbrc	r21, 7
    5a06:	04 d0       	rcall	.+8      	; 0x5a10 <__divmodsi4_neg2>
    5a08:	d7 df       	rcall	.-82     	; 0x59b8 <__udivmodsi4>
    5a0a:	0a d0       	rcall	.+20     	; 0x5a20 <__divmodsi4_neg1>
    5a0c:	00 1c       	adc	r0, r0
    5a0e:	38 f4       	brcc	.+14     	; 0x5a1e <__divmodsi4_exit>

00005a10 <__divmodsi4_neg2>:
    5a10:	50 95       	com	r21
    5a12:	40 95       	com	r20
    5a14:	30 95       	com	r19
    5a16:	21 95       	neg	r18
    5a18:	3f 4f       	sbci	r19, 0xFF	; 255
    5a1a:	4f 4f       	sbci	r20, 0xFF	; 255
    5a1c:	5f 4f       	sbci	r21, 0xFF	; 255

00005a1e <__divmodsi4_exit>:
    5a1e:	08 95       	ret

00005a20 <__divmodsi4_neg1>:
    5a20:	f6 f7       	brtc	.-4      	; 0x5a1e <__divmodsi4_exit>
    5a22:	90 95       	com	r25
    5a24:	80 95       	com	r24
    5a26:	70 95       	com	r23
    5a28:	61 95       	neg	r22
    5a2a:	7f 4f       	sbci	r23, 0xFF	; 255
    5a2c:	8f 4f       	sbci	r24, 0xFF	; 255
    5a2e:	9f 4f       	sbci	r25, 0xFF	; 255
    5a30:	08 95       	ret

00005a32 <__udivmodhi4>:
    5a32:	aa 1b       	sub	r26, r26
    5a34:	bb 1b       	sub	r27, r27
    5a36:	51 e1       	ldi	r21, 0x11	; 17
    5a38:	07 c0       	rjmp	.+14     	; 0x5a48 <__udivmodhi4_ep>

00005a3a <__udivmodhi4_loop>:
    5a3a:	aa 1f       	adc	r26, r26
    5a3c:	bb 1f       	adc	r27, r27
    5a3e:	a6 17       	cp	r26, r22
    5a40:	b7 07       	cpc	r27, r23
    5a42:	10 f0       	brcs	.+4      	; 0x5a48 <__udivmodhi4_ep>
    5a44:	a6 1b       	sub	r26, r22
    5a46:	b7 0b       	sbc	r27, r23

00005a48 <__udivmodhi4_ep>:
    5a48:	88 1f       	adc	r24, r24
    5a4a:	99 1f       	adc	r25, r25
    5a4c:	5a 95       	dec	r21
    5a4e:	a9 f7       	brne	.-22     	; 0x5a3a <__udivmodhi4_loop>
    5a50:	80 95       	com	r24
    5a52:	90 95       	com	r25
    5a54:	bc 01       	movw	r22, r24
    5a56:	cd 01       	movw	r24, r26
    5a58:	08 95       	ret

00005a5a <__prologue_saves__>:
    5a5a:	2f 92       	push	r2
    5a5c:	3f 92       	push	r3
    5a5e:	4f 92       	push	r4
    5a60:	5f 92       	push	r5
    5a62:	6f 92       	push	r6
    5a64:	7f 92       	push	r7
    5a66:	8f 92       	push	r8
    5a68:	9f 92       	push	r9
    5a6a:	af 92       	push	r10
    5a6c:	bf 92       	push	r11
    5a6e:	cf 92       	push	r12
    5a70:	df 92       	push	r13
    5a72:	ef 92       	push	r14
    5a74:	ff 92       	push	r15
    5a76:	0f 93       	push	r16
    5a78:	1f 93       	push	r17
    5a7a:	cf 93       	push	r28
    5a7c:	df 93       	push	r29
    5a7e:	cd b7       	in	r28, 0x3d	; 61
    5a80:	de b7       	in	r29, 0x3e	; 62
    5a82:	ca 1b       	sub	r28, r26
    5a84:	db 0b       	sbc	r29, r27
    5a86:	0f b6       	in	r0, 0x3f	; 63
    5a88:	f8 94       	cli
    5a8a:	de bf       	out	0x3e, r29	; 62
    5a8c:	0f be       	out	0x3f, r0	; 63
    5a8e:	cd bf       	out	0x3d, r28	; 61
    5a90:	09 94       	ijmp

00005a92 <__epilogue_restores__>:
    5a92:	2a 88       	ldd	r2, Y+18	; 0x12
    5a94:	39 88       	ldd	r3, Y+17	; 0x11
    5a96:	48 88       	ldd	r4, Y+16	; 0x10
    5a98:	5f 84       	ldd	r5, Y+15	; 0x0f
    5a9a:	6e 84       	ldd	r6, Y+14	; 0x0e
    5a9c:	7d 84       	ldd	r7, Y+13	; 0x0d
    5a9e:	8c 84       	ldd	r8, Y+12	; 0x0c
    5aa0:	9b 84       	ldd	r9, Y+11	; 0x0b
    5aa2:	aa 84       	ldd	r10, Y+10	; 0x0a
    5aa4:	b9 84       	ldd	r11, Y+9	; 0x09
    5aa6:	c8 84       	ldd	r12, Y+8	; 0x08
    5aa8:	df 80       	ldd	r13, Y+7	; 0x07
    5aaa:	ee 80       	ldd	r14, Y+6	; 0x06
    5aac:	fd 80       	ldd	r15, Y+5	; 0x05
    5aae:	0c 81       	ldd	r16, Y+4	; 0x04
    5ab0:	1b 81       	ldd	r17, Y+3	; 0x03
    5ab2:	aa 81       	ldd	r26, Y+2	; 0x02
    5ab4:	b9 81       	ldd	r27, Y+1	; 0x01
    5ab6:	ce 0f       	add	r28, r30
    5ab8:	d1 1d       	adc	r29, r1
    5aba:	0f b6       	in	r0, 0x3f	; 63
    5abc:	f8 94       	cli
    5abe:	de bf       	out	0x3e, r29	; 62
    5ac0:	0f be       	out	0x3f, r0	; 63
    5ac2:	cd bf       	out	0x3d, r28	; 61
    5ac4:	ed 01       	movw	r28, r26
    5ac6:	08 95       	ret

00005ac8 <_exit>:
    5ac8:	f8 94       	cli

00005aca <__stop_program>:
    5aca:	ff cf       	rjmp	.-2      	; 0x5aca <__stop_program>
