{
    "DESIGN_NAME": "matrix_transpose",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "ap_clk",
    "CLOCK_PERIOD": 20.0,
    "DESIGN_IS_CORE": false,
    "FP_SIZING":"absolute",
    "DIE_AREA":"0 0 200 200",
    "FP_IO_VLENGTH":2,
    "FP_IO_HLENGTH":2,
        "SYNTH_STRATEGY":"AREA 2",
	"VDD_NETS": "VPWR",
	"GND_NETS":"VGND",
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"RT_MAX_LAYER": "met4"
}
