
---------- Begin Simulation Statistics ----------
final_tick                                84629128000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 360118                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693928                       # Number of bytes of host memory used
host_op_rate                                   394081                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   277.69                       # Real time elapsed on the host
host_tick_rate                              304764256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084629                       # Number of seconds simulated
sim_ticks                                 84629128000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.692583                       # CPI: cycles per instruction
system.cpu.discardedOps                        362166                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        40216183                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590813                       # IPC: instructions per cycle
system.cpu.numCycles                        169258256                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       129042073                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          822                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1869889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3744879                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            884                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20229778                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16169599                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53242                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8730697                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8729708                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988672                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050468                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                310                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433953                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300038                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133915                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1041                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35953754                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35953754                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35957054                       # number of overall hits
system.cpu.dcache.overall_hits::total        35957054                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       187016                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         187016                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       187077                       # number of overall misses
system.cpu.dcache.overall_misses::total        187077                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12409238500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12409238500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12409238500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12409238500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36140770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36140770                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36144131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36144131                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005175                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005175                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005176                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66353.886833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66353.886833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66332.250891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66332.250891                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          118                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       157835                       # number of writebacks
system.cpu.dcache.writebacks::total            157835                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7341                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7341                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       179675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       179675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       179736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       179736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11771839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11771839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11774365500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11774365500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65517.403645                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65517.403645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65509.221859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65509.221859                       # average overall mshr miss latency
system.cpu.dcache.replacements                 175642                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21707671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21707671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        45186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1403674000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1403674000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21752857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21752857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31064.356217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31064.356217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        45158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        45158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1357397000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1357397000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30058.837858                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30058.837858                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14246083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14246083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       141830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       141830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11005564500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11005564500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14387913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14387913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77596.873017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77596.873017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       134517                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       134517                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10414442500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10414442500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77421.013701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77421.013701                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3300                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3300                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           61                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           61                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018149                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018149                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           61                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2526000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2526000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018149                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018149                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41409.836066                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41409.836066                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       171000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       171000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4072.701527                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36314950                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            179738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            202.043808                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4072.701527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1063                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2919                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36502029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36502029                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48350806                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17026136                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9701075                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     34692061                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34692061                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34692061                       # number of overall hits
system.cpu.icache.overall_hits::total        34692061                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1695256                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1695256                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1695256                       # number of overall misses
system.cpu.icache.overall_misses::total       1695256                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  22122160500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22122160500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  22122160500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22122160500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     36387317                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36387317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     36387317                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36387317                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.046589                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046589                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.046589                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046589                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13049.451233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13049.451233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13049.451233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13049.451233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1694243                       # number of writebacks
system.cpu.icache.writebacks::total           1694243                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1695256                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1695256                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1695256                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1695256                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20426904500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20426904500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20426904500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20426904500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046589                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046589                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046589                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12049.451233                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12049.451233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12049.451233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12049.451233                       # average overall mshr miss latency
system.cpu.icache.replacements                1694243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34692061                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34692061                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1695256                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1695256                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  22122160500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22122160500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     36387317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36387317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.046589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13049.451233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13049.451233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1695256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1695256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20426904500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20426904500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12049.451233                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12049.451233                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1009.039385                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36387317                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1695256                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.464202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1009.039385                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.492695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.492695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          991                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494629                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38082573                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38082573                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84629128000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1693946                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                35704                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1729650                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1693946                       # number of overall hits
system.l2.overall_hits::.cpu.data               35704                       # number of overall hits
system.l2.overall_hits::total                 1729650                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             144034                       # number of demand (read+write) misses
system.l2.demand_misses::total                 145344                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1310                       # number of overall misses
system.l2.overall_misses::.cpu.data            144034                       # number of overall misses
system.l2.overall_misses::total                145344                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     97423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11121088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11218511500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     97423500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11121088000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11218511500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1695256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           179738                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1874994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1695256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          179738                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1874994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.801355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077517                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.801355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077517                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74369.083969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77211.547274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77185.927868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74369.083969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77211.547274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77185.927868                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13809                       # number of writebacks
system.l2.writebacks::total                     13809                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        144033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            145342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       144033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           145342                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9680721000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9764989000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9680721000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9764989000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.801350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077516                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.801350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077516                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64375.859435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67211.826456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67186.284763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64375.859435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67211.826456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67186.284763                       # average overall mshr miss latency
system.l2.replacements                          15063                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       157835                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           157835                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       157835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       157835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1694238                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1694238                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1694238                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1694238                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3290                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          131227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10176974000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10176974000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        134517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            134517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.975542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77552.439666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77552.439666                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8864704000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8864704000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.975542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67552.439666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67552.439666                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1693946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1693946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     97423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1695256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1695256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74369.083969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74369.083969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84268000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84268000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64375.859435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64375.859435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         32414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    944114000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    944114000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        45221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         45221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.283209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.283209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73718.591395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73718.591395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    816017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    816017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.283187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.283187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63721.458691                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63721.458691                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 94223.317219                       # Cycle average of tags in use
system.l2.tags.total_refs                     3744055                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    145342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.760310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1026.563944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     93196.753275                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.711035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.718867                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        130279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       119584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993950                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30097798                       # Number of tag accesses
system.l2.tags.data_accesses                 30097798                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      8049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    144032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020098566500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          444                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          444                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              326086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7593                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13809                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145342                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13809                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5760                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                145342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                13809                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     327.299550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.200004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5452.116759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095          443     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           444                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.072072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.069493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.306784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              406     91.44%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      8.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           444                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2325472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               220944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     27.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84627534000                       # Total gap between requests
system.mem_ctrls.avgGap                     531743.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        20944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2304512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       128384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 247479.803880290478                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 27230718.955298699439                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1517019.057551910635                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1309                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       144033                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13809                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30774500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3763234500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 731197627750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23509.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26127.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  52950802.21                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        20944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2304528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2325472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        20944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        20944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       220944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       220944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       144033                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         145342                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13809                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13809                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       247480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     27230908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         27478388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       247480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       247480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2610732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2610732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2610732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       247480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     27230908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        30089120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               145341                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                8024                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         8984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          605                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1068865250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             726705000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3794009000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7354.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26104.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              128951                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7000                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        17414                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   563.647640                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   484.204275                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   260.292868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          524      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1594      9.15%     12.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          706      4.05%     16.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          567      3.26%     19.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8309     47.71%     67.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2421     13.90%     81.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          233      1.34%     82.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          201      1.15%     83.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2859     16.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        17414                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9301824                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             513536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.912795                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.068076                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        63031920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        33502260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      517000260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      20712960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6680522160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19095613890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16417068480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42827451930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.060418                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42513708000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2825940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39289480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        61304040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        32583870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      520734480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      21172320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6680522160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18602211060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  16832565600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42751093530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.158148                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43596836750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2825940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38206351250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13809                       # Transaction distribution
system.membus.trans_dist::CleanEvict              370                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131227                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       304863                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 304863                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2546416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2546416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            145342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  145342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              145342                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           214321000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          334084000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1740477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       171644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1694243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           134517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          134517                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1695256                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        45221                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5084755                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       535118                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5619873                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     54231984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5401168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               59633152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           15063                       # Total snoops (count)
system.tol2bus.snoopTraffic                    220944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1890057                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000905                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1888347     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1710      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1890057                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84629128000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2798478500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1695256998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         179738499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
