

================================================================
== Vitis HLS Report for 'dropper'
================================================================
* Date:           Tue Jul 19 05:59:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.975 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     158|    -|
|Register         |        -|     -|     148|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     148|     182|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_239                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_52                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state2    |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op49          |       and|   0|  0|   2|           1|           1|
    |tmp_i_58_nbreadreq_fu_74_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_60_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  24|          12|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                           |   9|          2|    1|          2|
    |ap_phi_mux_d_drop_flag_0_i_phi_fu_104_p4          |  14|          3|    1|          3|
    |ap_phi_mux_d_drop_flag_1_i_phi_fu_155_p10         |  20|          4|    1|          4|
    |ap_phi_mux_d_drop_new_1_i_phi_fu_175_p10          |  14|          3|    1|          3|
    |ap_phi_mux_d_isFirstWord_flag_0_i_phi_fu_115_p10  |  14|          3|    1|          3|
    |ap_phi_mux_d_isFirstWord_new_0_i_phi_fu_135_p10   |  14|          3|    1|          3|
    |dataStreams_V_data_V_0_blk_n                      |   9|          2|    1|          2|
    |dataStreams_V_data_V_0_din                        |  14|          3|   64|        192|
    |dataStreams_V_keep_V_0_blk_n                      |   9|          2|    1|          2|
    |dataStreams_V_last_V_0_blk_n                      |   9|          2|    1|          2|
    |dataStreams_V_last_V_0_din                        |  14|          3|    1|          3|
    |packageBuffer1_blk_n                              |   9|          2|    1|          2|
    |validFifo_blk_n                                   |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 158|         34|   76|        223|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |currWord_last_V_1_reg_269   |   1|   0|    1|          0|
    |currWord_last_V_reg_255     |   1|   0|    1|          0|
    |d_drop                      |   1|   0|    1|          0|
    |d_drop_load_reg_251         |   1|   0|    1|          0|
    |d_isFirstWord               |   1|   0|    1|          0|
    |d_isFirstWord_load_reg_247  |   1|   0|    1|          0|
    |d_valid_reg_274             |   1|   0|    1|          0|
    |reg_210                     |   8|   0|    8|          0|
    |tmp_i_58_reg_265            |   1|   0|    1|          0|
    |tmp_i_reg_243               |   1|   0|    1|          0|
    |trunc_ln174_1_reg_278       |  64|   0|   64|          0|
    |trunc_ln174_reg_260         |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 148|   0|  148|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|                 dropper|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|                 dropper|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|                 dropper|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|                 dropper|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|                 dropper|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|                 dropper|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|                 dropper|  return value|
|packageBuffer1_dout            |   in|  128|     ap_fifo|          packageBuffer1|       pointer|
|packageBuffer1_empty_n         |   in|    1|     ap_fifo|          packageBuffer1|       pointer|
|packageBuffer1_read            |  out|    1|     ap_fifo|          packageBuffer1|       pointer|
|validFifo_dout                 |   in|    1|     ap_fifo|               validFifo|       pointer|
|validFifo_empty_n              |   in|    1|     ap_fifo|               validFifo|       pointer|
|validFifo_read                 |  out|    1|     ap_fifo|               validFifo|       pointer|
|dataStreams_V_data_V_0_din     |  out|   64|     ap_fifo|  dataStreams_V_data_V_0|       pointer|
|dataStreams_V_data_V_0_full_n  |   in|    1|     ap_fifo|  dataStreams_V_data_V_0|       pointer|
|dataStreams_V_data_V_0_write   |  out|    1|     ap_fifo|  dataStreams_V_data_V_0|       pointer|
|dataStreams_V_keep_V_0_din     |  out|    8|     ap_fifo|  dataStreams_V_keep_V_0|       pointer|
|dataStreams_V_keep_V_0_full_n  |   in|    1|     ap_fifo|  dataStreams_V_keep_V_0|       pointer|
|dataStreams_V_keep_V_0_write   |  out|    1|     ap_fifo|  dataStreams_V_keep_V_0|       pointer|
|dataStreams_V_last_V_0_din     |  out|    1|     ap_fifo|  dataStreams_V_last_V_0|       pointer|
|dataStreams_V_last_V_0_full_n  |   in|    1|     ap_fifo|  dataStreams_V_last_V_0|       pointer|
|dataStreams_V_last_V_0_write   |  out|    1|     ap_fifo|  dataStreams_V_last_V_0|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.97>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln323 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:323]   --->   Operation 14 'specpipeline' 'specpipeline_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %packageBuffer1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 15 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 16 [1/1] (0.41ns)   --->   "%br_ln331 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:331]   --->   Operation 16 'br' 'br_ln331' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_isFirstWord_load = load i1 %d_isFirstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:332]   --->   Operation 17 'load' 'd_isFirstWord_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_drop_load = load i1 %d_drop" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:343]   --->   Operation 18 'load' 'd_drop_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %d_isFirstWord_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:332]   --->   Operation 19 'br' 'br_ln332' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.06ns)   --->   "%packageBuffer1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %packageBuffer1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'packageBuffer1_read' <Predicate = (tmp_i & !d_isFirstWord_load)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %packageBuffer1_read, i32 72" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (tmp_i & !d_isFirstWord_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %d_drop_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:343]   --->   Operation 22 'br' 'br_ln343' <Predicate = (tmp_i & !d_isFirstWord_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i128 %packageBuffer1_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'trunc' 'trunc_ln174' <Predicate = (tmp_i & !d_isFirstWord_load & !d_drop_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_12_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %packageBuffer1_read, i32 64, i32 71" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'partselect' 'p_12_i' <Predicate = (tmp_i & !d_isFirstWord_load & !d_drop_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.41ns)   --->   "%br_ln349 = br i1 %currWord_last_V, void %._crit_edge.i, void %.thread.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:349]   --->   Operation 25 'br' 'br_ln349' <Predicate = (tmp_i & !d_isFirstWord_load & !d_drop_load)> <Delay = 0.41>
ST_1 : Operation 26 [1/1] (0.41ns)   --->   "%br_ln349 = br i1 %currWord_last_V, void %._crit_edge.i, void %.thread.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:349]   --->   Operation 26 'br' 'br_ln349' <Predicate = (tmp_i & !d_isFirstWord_load & d_drop_load)> <Delay = 0.41>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_58 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %validFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_i_58' <Predicate = (tmp_i & d_isFirstWord_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln333 = br i1 %tmp_i_58, void %.thread.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:333]   --->   Operation 28 'br' 'br_ln333' <Predicate = (tmp_i & d_isFirstWord_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.06ns)   --->   "%packageBuffer1_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %packageBuffer1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'packageBuffer1_read_1' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %packageBuffer1_read_1, i32 72" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitselect' 'currWord_last_V_1' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.16ns)   --->   "%d_valid = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %validFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'd_valid' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln336 = br i1 %d_valid, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:336]   --->   Operation 32 'br' 'br_ln336' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = trunc i128 %packageBuffer1_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'trunc' 'trunc_ln174_1' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58 & d_valid)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %packageBuffer1_read_1, i32 64, i32 71" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'partselect' 'p_1_i' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58 & d_valid)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln337 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:337]   --->   Operation 35 'br' 'br_ln337' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58 & d_valid)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_drop_flag_0_i = phi i1 0, void, i1 1, void"   --->   Operation 36 'phi' 'd_drop_flag_0_i' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%br_ln349 = br i1 %currWord_last_V_1, void %._crit_edge.i, void %.thread.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:349]   --->   Operation 37 'br' 'br_ln349' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58)> <Delay = 0.41>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%br_ln352 = br void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:352]   --->   Operation 38 'br' 'br_ln352' <Predicate = (tmp_i & d_isFirstWord_load & currWord_last_V_1) | (tmp_i & d_isFirstWord_load & !tmp_i_58) | (tmp_i & !d_isFirstWord_load & currWord_last_V)> <Delay = 0.41>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_isFirstWord_flag_0_i = phi i1 1, void %.thread.i, i1 1, void, i1 0, void, i1 0, void, i1 0, void %entry"   --->   Operation 39 'phi' 'd_isFirstWord_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%d_isFirstWord_new_0_i = phi i1 1, void %.thread.i, i1 0, void, i1 0, void, i1 0, void, i1 0, void %entry"   --->   Operation 40 'phi' 'd_isFirstWord_new_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%d_drop_flag_1_i = phi i1 1, void %.thread.i, i1 %d_drop_flag_0_i, void, i1 0, void, i1 0, void, i1 0, void %entry"   --->   Operation 41 'phi' 'd_drop_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%d_drop_new_1_i = phi i1 0, void %.thread.i, i1 1, void, i1 0, void, i1 0, void, i1 0, void %entry"   --->   Operation 42 'phi' 'd_drop_new_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %d_drop_flag_1_i, void %._crit_edge.new23.i, void %mergeST22.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln339 = store i1 %d_drop_new_1_i, i1 %d_drop" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:339]   --->   Operation 44 'store' 'store_ln339' <Predicate = (d_drop_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.new23.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (d_drop_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %d_isFirstWord_flag_0_i, void %dropper.exit, void %mergeST.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln340 = store i1 %d_isFirstWord_new_0_i, i1 %d_isFirstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:340]   --->   Operation 47 'store' 'store_ln340' <Predicate = (d_isFirstWord_flag_0_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dropper.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (d_isFirstWord_flag_0_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i64 %trunc_ln174, i8 %p_12_i, i1 %currWord_last_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (tmp_i & !d_isFirstWord_load & !d_drop_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_2 : Operation 50 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i64 %trunc_ln174_1, i8 %p_1_i, i1 %currWord_last_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_58 & d_valid)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ packageBuffer1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_isFirstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ d_drop]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ validFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_data_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_keep_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_last_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specpipeline_ln323     (specpipeline ) [ 000]
tmp_i                  (nbreadreq    ) [ 011]
br_ln331               (br           ) [ 000]
d_isFirstWord_load     (load         ) [ 011]
d_drop_load            (load         ) [ 011]
br_ln332               (br           ) [ 000]
packageBuffer1_read    (read         ) [ 000]
currWord_last_V        (bitselect    ) [ 011]
br_ln343               (br           ) [ 000]
trunc_ln174            (trunc        ) [ 011]
p_12_i                 (partselect   ) [ 011]
br_ln349               (br           ) [ 000]
br_ln349               (br           ) [ 000]
tmp_i_58               (nbreadreq    ) [ 011]
br_ln333               (br           ) [ 000]
packageBuffer1_read_1  (read         ) [ 000]
currWord_last_V_1      (bitselect    ) [ 011]
d_valid                (read         ) [ 011]
br_ln336               (br           ) [ 000]
trunc_ln174_1          (trunc        ) [ 011]
p_1_i                  (partselect   ) [ 011]
br_ln337               (br           ) [ 000]
d_drop_flag_0_i        (phi          ) [ 000]
br_ln349               (br           ) [ 000]
br_ln352               (br           ) [ 000]
d_isFirstWord_flag_0_i (phi          ) [ 010]
d_isFirstWord_new_0_i  (phi          ) [ 000]
d_drop_flag_1_i        (phi          ) [ 010]
d_drop_new_1_i         (phi          ) [ 000]
br_ln0                 (br           ) [ 000]
store_ln339            (store        ) [ 000]
br_ln0                 (br           ) [ 000]
br_ln0                 (br           ) [ 000]
store_ln340            (store        ) [ 000]
br_ln0                 (br           ) [ 000]
write_ln174            (write        ) [ 000]
write_ln174            (write        ) [ 000]
ret_ln0                (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="packageBuffer1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packageBuffer1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_isFirstWord">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_isFirstWord"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_drop">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_drop"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="validFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="validFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataStreams_V_data_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dataStreams_V_keep_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_keep_V_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dataStreams_V_last_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_last_V_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_i_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="128" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="packageBuffer1_read/1 packageBuffer1_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_i_58_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_58/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="d_valid_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_valid/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="0" index="4" bw="64" slack="1"/>
<pin id="94" dir="0" index="5" bw="8" slack="1"/>
<pin id="95" dir="0" index="6" bw="1" slack="1"/>
<pin id="96" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="d_drop_flag_0_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="103" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_drop_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="d_drop_flag_0_i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_drop_flag_0_i/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="d_isFirstWord_flag_0_i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_isFirstWord_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="d_isFirstWord_flag_0_i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="4" bw="1" slack="0"/>
<pin id="121" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="1" slack="0"/>
<pin id="123" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="8" bw="1" slack="0"/>
<pin id="125" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="10" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_isFirstWord_flag_0_i/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="d_isFirstWord_new_0_i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_isFirstWord_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="d_isFirstWord_new_0_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="1" slack="0"/>
<pin id="141" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="1" slack="0"/>
<pin id="143" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="8" bw="1" slack="0"/>
<pin id="145" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_isFirstWord_new_0_i/1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="d_drop_flag_1_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_drop_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="d_drop_flag_1_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="4" bw="1" slack="0"/>
<pin id="161" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="1" slack="0"/>
<pin id="163" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="8" bw="1" slack="0"/>
<pin id="165" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="10" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_drop_flag_1_i/1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="d_drop_new_1_i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_drop_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="d_drop_new_1_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="4" bw="1" slack="0"/>
<pin id="181" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="1" slack="0"/>
<pin id="183" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="8" bw="1" slack="0"/>
<pin id="185" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_drop_new_1_i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 currWord_last_V_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="128" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="8" slack="0"/>
<pin id="205" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_12_i/1 p_1_i/1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_12_i p_1_i "/>
</bind>
</comp>

<comp id="215" class="1004" name="d_isFirstWord_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_isFirstWord_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="d_drop_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_drop_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln174_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="128" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln174_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="128" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln339_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln339/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln340_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="247" class="1005" name="d_isFirstWord_load_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_isFirstWord_load "/>
</bind>
</comp>

<comp id="251" class="1005" name="d_drop_load_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_drop_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="currWord_last_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln174_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_i_58_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_58 "/>
</bind>
</comp>

<comp id="269" class="1005" name="currWord_last_V_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="d_valid_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_valid "/>
</bind>
</comp>

<comp id="278" class="1005" name="trunc_ln174_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="115" pin=8"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="135" pin=4"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="135" pin=6"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="135" pin=8"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="168"><net_src comp="104" pin="4"/><net_sink comp="155" pin=2"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="155" pin=4"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="155" pin=6"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="155" pin=8"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="175" pin=6"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="175" pin=8"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="68" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="68" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="200" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="68" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="68" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="175" pin="10"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="135" pin="10"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="60" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="215" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="219" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="192" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="88" pin=6"/></net>

<net id="263"><net_src comp="223" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="268"><net_src comp="74" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="192" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="88" pin=6"/></net>

<net id="277"><net_src comp="82" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="227" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="88" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packageBuffer1 | {}
	Port: d_isFirstWord | {1 }
	Port: d_drop | {1 }
	Port: validFifo | {}
	Port: dataStreams_V_data_V_0 | {2 }
	Port: dataStreams_V_keep_V_0 | {2 }
	Port: dataStreams_V_last_V_0 | {2 }
 - Input state : 
	Port: dropper : packageBuffer1 | {1 }
	Port: dropper : d_isFirstWord | {1 }
	Port: dropper : d_drop | {1 }
	Port: dropper : validFifo | {1 }
	Port: dropper : dataStreams_V_data_V_0 | {}
	Port: dropper : dataStreams_V_keep_V_0 | {}
	Port: dropper : dataStreams_V_last_V_0 | {}
  - Chain level:
	State 1
		br_ln332 : 1
		br_ln343 : 1
		br_ln349 : 1
		br_ln349 : 1
		d_drop_flag_0_i : 1
		br_ln349 : 1
		d_isFirstWord_flag_0_i : 2
		d_isFirstWord_new_0_i : 2
		d_drop_flag_1_i : 2
		d_drop_new_1_i : 2
		br_ln0 : 3
		store_ln339 : 3
		br_ln0 : 3
		store_ln340 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
| nbreadreq|   tmp_i_nbreadreq_fu_60  |
|          | tmp_i_58_nbreadreq_fu_74 |
|----------|--------------------------|
|   read   |      grp_read_fu_68      |
|          |    d_valid_read_fu_82    |
|----------|--------------------------|
|   write  |      grp_write_fu_88     |
|----------|--------------------------|
| bitselect|        grp_fu_192        |
|----------|--------------------------|
|partselect|        grp_fu_200        |
|----------|--------------------------|
|   trunc  |    trunc_ln174_fu_223    |
|          |   trunc_ln174_1_fu_227   |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   currWord_last_V_1_reg_269  |    1   |
|    currWord_last_V_reg_255   |    1   |
|    d_drop_flag_0_i_reg_101   |    1   |
|    d_drop_flag_1_i_reg_152   |    1   |
|      d_drop_load_reg_251     |    1   |
|    d_drop_new_1_i_reg_172    |    1   |
|d_isFirstWord_flag_0_i_reg_112|    1   |
|  d_isFirstWord_load_reg_247  |    1   |
| d_isFirstWord_new_0_i_reg_132|    1   |
|        d_valid_reg_274       |    1   |
|            reg_210           |    8   |
|       tmp_i_58_reg_265       |    1   |
|         tmp_i_reg_243        |    1   |
|     trunc_ln174_1_reg_278    |   64   |
|      trunc_ln174_reg_260     |   64   |
+------------------------------+--------+
|             Total            |   148  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_88 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_88 |  p6  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   130  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   148  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   148  |   18   |
+-----------+--------+--------+--------+
