5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd bassign3.vcd -o bassign3.cdd -v bassign3.v
3 0 $root $root NA 0 0 1
3 0 main main bassign3.v 1 20 1
2 1 5 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 a 3 83000a 1 0 1 0 2 1 10a
1 b 3 83000d 1 0 1 0 2 1 20a
4 1 0 0
3 1 main.$u0 main.$u0 bassign3.v 0 9 1
2 2 6 50008 1 0 20004 0 0 2 4 0
2 3 6 10001 0 1 400 0 0 a
2 4 6 10008 1 37 11006 2 3
2 5 7 c000f 1 0 20004 0 0 2 4 0
2 6 7 80008 0 1 400 0 0 b
2 7 7 8000f 1 37 6 5 6
2 8 8 9000f 1 0 20008 0 0 4 4 14
2 9 8 40004 0 1 400 0 0 b
2 10 8 20002 0 1 400 0 0 a
2 11 8 20004 0 31 20400 9 10 4 2 aa
2 12 8 10005 0 26 20400 11 0 4 2 aa
2 13 8 1000f 1 37 a 8 12
4 13 0 0
4 7 13 13
4 4 7 7
3 1 main.$u1 main.$u1 bassign3.v 0 18 1
