<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14535 SDK6: SPI</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14535 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SPI<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI driver API.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:spi_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi_8h.html">spi.h</a></td></tr>
<tr class="memdesc:spi_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI driver header file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:spi__531_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__531_8h.html">spi_531.h</a></td></tr>
<tr class="memdesc:spi__531_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of API for the SPI Low Level Driver for DA14531 devices. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html">spi_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI registers (@ 0x50001200)  <a href="structspi__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___pad__t.html">SPI_Pad_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Pad configuration.  <a href="struct_s_p_i___pad__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__cfg__t.html">spi_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI configuration structure definition.  <a href="structspi__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad25c3791f4e00e099cca7650b790e21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad25c3791f4e00e099cca7650b790e21a">spi_release</a>()&#160;&#160;&#160;<a class="el" href="group___s_p_i.html#gaa8d2d6d1632faf9abbe03c3ed90d54d4">spi_disable</a>()</td></tr>
<tr class="memdesc:gad25c3791f4e00e099cca7650b790e21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases SPI.  <a href="#gad25c3791f4e00e099cca7650b790e21a">More...</a><br /></td></tr>
<tr class="separator:gad25c3791f4e00e099cca7650b790e21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d8434ef730dc96d434a601fe322fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga42d8434ef730dc96d434a601fe322fb0">SPI_SLAVE_SUPPORT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga42d8434ef730dc96d434a601fe322fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable support of SPI Slave role.  <a href="#ga42d8434ef730dc96d434a601fe322fb0">More...</a><br /></td></tr>
<tr class="separator:ga42d8434ef730dc96d434a601fe322fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf590e992935fe364ac0f3134a141bde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf590e992935fe364ac0f3134a141bde6">SPI_STATUS_ERR_OK</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaf590e992935fe364ac0f3134a141bde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status No Error.  <a href="#gaf590e992935fe364ac0f3134a141bde6">More...</a><br /></td></tr>
<tr class="separator:gaf590e992935fe364ac0f3134a141bde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab377ff63876c3407704a8f129d07e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2ab377ff63876c3407704a8f129d07e8">SPI_STATUS_CFG_ERR</a>&#160;&#160;&#160;(-1)</td></tr>
<tr class="memdesc:ga2ab377ff63876c3407704a8f129d07e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Config Error.  <a href="#ga2ab377ff63876c3407704a8f129d07e8">More...</a><br /></td></tr>
<tr class="separator:ga2ab377ff63876c3407704a8f129d07e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9190150039578305bb4e91f68fcf99b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9190150039578305bb4e91f68fcf99b3">SPI_STATUS_OVFL_ERR</a>&#160;&#160;&#160;(-2)</td></tr>
<tr class="memdesc:ga9190150039578305bb4e91f68fcf99b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Slave Overflow Error.  <a href="#ga9190150039578305bb4e91f68fcf99b3">More...</a><br /></td></tr>
<tr class="separator:ga9190150039578305bb4e91f68fcf99b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7cefda53ba4d68d5b512bbd97eee64dd"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>) (uint16_t length)</td></tr>
<tr class="memdesc:ga7cefda53ba4d68d5b512bbd97eee64dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI callback type.  <a href="#ga7cefda53ba4d68d5b512bbd97eee64dd">More...</a><br /></td></tr>
<tr class="separator:ga7cefda53ba4d68d5b512bbd97eee64dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gae6f8300f728cccb03fc8b51c34adeab6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> { <a class="el" href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6adead9f73b4468b3c07215ff14a80516f">SPI_BIT_DIS</a> = 0, 
<a class="el" href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6a92988806974bafd861d118969b3ca564">SPI_BIT_EN</a> = 1
 }</td></tr>
<tr class="memdesc:gae6f8300f728cccb03fc8b51c34adeab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic enable/disable enum for SPI driver.  <a href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">More...</a><br /></td></tr>
<tr class="separator:gae6f8300f728cccb03fc8b51c34adeab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3425d5d53dc492a5d64d83c4d6129d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a> { <a class="el" href="group___s_p_i.html#gga8c3425d5d53dc492a5d64d83c4d6129dac04da049495276a0a484316d783c4099">SPI_MS_MODE_MASTER</a> = 0
 }</td></tr>
<tr class="memdesc:ga8c3425d5d53dc492a5d64d83c4d6129d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the SPI master/slave mode.  <a href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">More...</a><br /></td></tr>
<tr class="separator:ga8c3425d5d53dc492a5d64d83c4d6129d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f5445449d7d9acce2e1223d032d594"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a> { <a class="el" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594aa8006e3d5851e076636f308102d48fa1">SPI_CP_MODE_0</a> = 0, 
<a class="el" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a6878d9b39c99a9b063fa684571d4961f">SPI_CP_MODE_1</a> = 1, 
<a class="el" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a544d7b71ff750944b6b3e9ee72acb3f3">SPI_CP_MODE_2</a> = 2, 
<a class="el" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a672fb52e2d6a5f276935d408773fffec">SPI_CP_MODE_3</a> = 3
 }</td></tr>
<tr class="memdesc:ga51f5445449d7d9acce2e1223d032d594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the SPI mode (CPOL, CPHA).  <a href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">More...</a><br /></td></tr>
<tr class="separator:ga51f5445449d7d9acce2e1223d032d594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fdfe076b269a68e5b6903980627b14"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">SPI_SPEED_MODE_CFG</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ae42208094790b69e31b0b51de35e297e">SPI_SPEED_MODE_2MHz</a> = 2000, 
<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ac240a377d063d2ca15bb83b7791ffc3a">SPI_SPEED_MODE_4MHz</a> = 4000, 
<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a8159ce690d130bc2918137fb152be953">SPI_SPEED_MODE_8MHz</a> = 8000, 
<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a52bf30ae73f613aea246833a1b515348">SPI_SPEED_MODE_16MHz</a> = 16000, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14aa3ce10ade2ee2bfb3f8d1e6deba7f2cc">SPI_SPEED_MODE_32MHz</a> = 32000
<br />
 }</td></tr>
<tr class="memdesc:gad7fdfe076b269a68e5b6903980627b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the SPI speed mode.  <a href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">More...</a><br /></td></tr>
<tr class="separator:gad7fdfe076b269a68e5b6903980627b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ded9cd448899053df98885a7a6c17fb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">SPI_WSZ_MODE_CFG</a> { <a class="el" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba61e8b64711da8d46b7d13b04080dfefc">SPI_MODE_8BIT</a> = 0, 
<a class="el" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fbaa2e08db42e24fd969afe879cbb951510">SPI_MODE_16BIT</a> = 1, 
<a class="el" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba5adc34a8f5fc52ee9352a6b1cb856ec6">SPI_MODE_32BIT</a> = 2
 }</td></tr>
<tr class="memdesc:ga4ded9cd448899053df98885a7a6c17fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word Size Configuration.  <a href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">More...</a><br /></td></tr>
<tr class="separator:ga4ded9cd448899053df98885a7a6c17fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4f8a29874ddd5df12b6b473fd8d47e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a> { <a class="el" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea686cf80fe47f8ca9dcfe6e01281fe267">SPI_CS_NONE</a> = 0, 
<a class="el" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea7c771518cdbd7499c46536d99602b218">SPI_CS_0</a> = 1, 
<a class="el" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea6125c52bbaed83291a714a0aa6136999">SPI_CS_1</a> = 2, 
<a class="el" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47eabd52f64022593299bc30dce3794f3daa">SPI_CS_GPIO</a> = 4
 }</td></tr>
<tr class="memdesc:ga2f4f8a29874ddd5df12b6b473fd8d47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control the CS output in master mode.  <a href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">More...</a><br /></td></tr>
<tr class="separator:ga2f4f8a29874ddd5df12b6b473fd8d47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed16d90fbd86ca3b6a5f0a3513ca8b64"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> { <a class="el" href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a017814b2d164b0f838bdd974edf0648f">SPI_IRQ_DISABLED</a> = 0, 
<a class="el" href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a566c99de1ecfb1a25937db8c18e3437d">SPI_IRQ_ENABLED</a> = 1
 }</td></tr>
<tr class="memdesc:gaed16d90fbd86ca3b6a5f0a3513ca8b64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the SPI IRQ masked/enabled mode.  <a href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">More...</a><br /></td></tr>
<tr class="separator:gaed16d90fbd86ca3b6a5f0a3513ca8b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7b25a1a134046aedf06698b9dfdaa4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a> { <a class="el" href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4adea3a2c3c19fc079ce04fb7bb68bebe9">SPI_OP_BLOCKING</a> = 0, 
<a class="el" href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4a8152f9e1a36bd5e06c698c7ec502a4aa">SPI_OP_DMA</a> = 2
 }</td></tr>
<tr class="memdesc:ga8f7b25a1a134046aedf06698b9dfdaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode of operation.  <a href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">More...</a><br /></td></tr>
<tr class="separator:ga8f7b25a1a134046aedf06698b9dfdaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e17d90251e50f908ea7d145ede99dd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga98e17d90251e50f908ea7d145ede99dd">SPI_DMA_CHANNEL_CFG</a> { <a class="el" href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99ddad4f467e93e89aa36a12139a4584e297e">SPI_DMA_CHANNEL_01</a>, 
<a class="el" href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99dda95dc2354599a80b4e171e0a783edd76c">SPI_DMA_CHANNEL_23</a>
 }</td></tr>
<tr class="memdesc:ga98e17d90251e50f908ea7d145ede99dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA channel configuration.  <a href="group___s_p_i.html#ga98e17d90251e50f908ea7d145ede99dd">More...</a><br /></td></tr>
<tr class="separator:ga98e17d90251e50f908ea7d145ede99dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ef5056b1cea036a0bc1bab3567a4ac"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a> { <a class="el" href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4aca3eb8ac01a71aebdf58cf6a3b512a73f4">SPI_MASTER_EDGE_CAPTURE</a> = 0, 
<a class="el" href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4acad5f86fbd78e6fe6059e5d50554d79933">SPI_MASTER_EDGE_CAPTURE_NEXT</a> = 1
 }</td></tr>
<tr class="memdesc:ga55ef5056b1cea036a0bc1bab3567a4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the SPI master edge capture type.  <a href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">More...</a><br /></td></tr>
<tr class="separator:ga55ef5056b1cea036a0bc1bab3567a4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9aef5a173e7abe823c3421a3848387"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a> { <a class="el" href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a57d36d6d7c90090bbfa9254d972ca1dc">SPI_RX_FIFO_IS_NOT_EMPTY</a> = 0, 
<a class="el" href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a88c024570a809beac206701f21e753a7">SPI_RX_FIFO_IS_EMPTY</a> = 1
 }</td></tr>
<tr class="memdesc:gabf9aef5a173e7abe823c3421a3848387"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI RX FIFO Empty status.  <a href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">More...</a><br /></td></tr>
<tr class="separator:gabf9aef5a173e7abe823c3421a3848387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b5ed58be135bc39ab144d50ffe4f5e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a> { <a class="el" href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea49464d98b47b35ae02e32c8fe53fb66d">SPI_RX_FIFO_IS_NOT_FULL</a> = 0, 
<a class="el" href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea648ec9a2f65ff05e3eb3956b82ab5738">SPI_RX_FIFO_IS_FULL</a> = 1
 }</td></tr>
<tr class="memdesc:gaa9b5ed58be135bc39ab144d50ffe4f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI RX FIFO Full status.  <a href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">More...</a><br /></td></tr>
<tr class="separator:gaa9b5ed58be135bc39ab144d50ffe4f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3557fcd78222672e6ee443f2b33d8105"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a> { <a class="el" href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105ac28c215daf3df556d1ec01db778c4199">SPI_TX_FIFO_IS_NOT_EMPTY</a> = 0, 
<a class="el" href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105aeb7de2b2cb1c9e3e0905954342852a88">SPI_TX_FIFO_IS_EMPTY</a> = 1
 }</td></tr>
<tr class="memdesc:ga3557fcd78222672e6ee443f2b33d8105"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TX FIFO Empty status.  <a href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">More...</a><br /></td></tr>
<tr class="separator:ga3557fcd78222672e6ee443f2b33d8105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478a80db9c760d724cd8b7d32180b268"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a> { <a class="el" href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268ab488811c2df9111bb627d5c28f5ecc65">SPI_TX_FIFO_IS_NOT_FULL</a> = 0, 
<a class="el" href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268a3730527564138ed3a409efcac419f32f">SPI_TX_FIFO_IS_FULL</a> = 1
 }</td></tr>
<tr class="memdesc:ga478a80db9c760d724cd8b7d32180b268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TX FIFO Full status.  <a href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">More...</a><br /></td></tr>
<tr class="separator:ga478a80db9c760d724cd8b7d32180b268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5a75303daebac7f66bc8b79febf624"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a> { <a class="el" href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a36a901a151295da75c37ab9b963f6e9a">SPI_TRANSACTION_IS_INACTIVE</a> = 0, 
<a class="el" href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a50565bda14c291024b8dc61e9e9d2b70">SPI_TRANSACTION_IS_ACTIVE</a> = 1
 }</td></tr>
<tr class="memdesc:gaaf5a75303daebac7f66bc8b79febf624"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI transaction status.  <a href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">More...</a><br /></td></tr>
<tr class="separator:gaaf5a75303daebac7f66bc8b79febf624"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga72cf41d2f19954fefd27f681d6b39532"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga72cf41d2f19954fefd27f681d6b39532">spi_enable</a> (void)</td></tr>
<tr class="memdesc:ga72cf41d2f19954fefd27f681d6b39532"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clock for SPI peripheral.  <a href="#ga72cf41d2f19954fefd27f681d6b39532">More...</a><br /></td></tr>
<tr class="separator:ga72cf41d2f19954fefd27f681d6b39532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d2d6d1632faf9abbe03c3ed90d54d4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa8d2d6d1632faf9abbe03c3ed90d54d4">spi_disable</a> (void)</td></tr>
<tr class="memdesc:gaa8d2d6d1632faf9abbe03c3ed90d54d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI block and clock for SPI peripheral. Force CS to inactive state.  <a href="#gaa8d2d6d1632faf9abbe03c3ed90d54d4">More...</a><br /></td></tr>
<tr class="separator:gaa8d2d6d1632faf9abbe03c3ed90d54d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9baf19b6a598c6e53dec46ae40003755"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9baf19b6a598c6e53dec46ae40003755">spi_set_bitmode</a> (<a class="el" href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">SPI_WSZ_MODE_CFG</a> spi_wsz)</td></tr>
<tr class="memdesc:ga9baf19b6a598c6e53dec46ae40003755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI word size (on-the-fly).  <a href="#ga9baf19b6a598c6e53dec46ae40003755">More...</a><br /></td></tr>
<tr class="separator:ga9baf19b6a598c6e53dec46ae40003755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9370e9e4b74b21a8061565b415e590b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad9370e9e4b74b21a8061565b415e590b">spi_register_send_cb</a> (<a class="el" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a> cb)</td></tr>
<tr class="memdesc:gad9370e9e4b74b21a8061565b415e590b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register SPI callback (on-the-fly). Callback to return in interrupt/DMA-driven sending operations.  <a href="#gad9370e9e4b74b21a8061565b415e590b">More...</a><br /></td></tr>
<tr class="separator:gad9370e9e4b74b21a8061565b415e590b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6446af1cc77c9606deaf9ad72c40b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga3f6446af1cc77c9606deaf9ad72c40b4">spi_register_receive_cb</a> (<a class="el" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a> cb)</td></tr>
<tr class="memdesc:ga3f6446af1cc77c9606deaf9ad72c40b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register SPI callback (on-the-fly). Callback to return in interrupt/DMA-driven receiving operations.  <a href="#ga3f6446af1cc77c9606deaf9ad72c40b4">More...</a><br /></td></tr>
<tr class="separator:ga3f6446af1cc77c9606deaf9ad72c40b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70f2bf09ce5b91eb0dafa6047a3e098"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae70f2bf09ce5b91eb0dafa6047a3e098">spi_register_transfer_cb</a> (<a class="el" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a> cb)</td></tr>
<tr class="memdesc:gae70f2bf09ce5b91eb0dafa6047a3e098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register SPI callback (on-the-fly). Callback to return in interrupt/DMA-driven transferring operations.  <a href="#gae70f2bf09ce5b91eb0dafa6047a3e098">More...</a><br /></td></tr>
<tr class="separator:gae70f2bf09ce5b91eb0dafa6047a3e098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff3cf9a90964b81e4c5345bf18e8df5"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7ff3cf9a90964b81e4c5345bf18e8df5">spi_initialize</a> (const <a class="el" href="structspi__cfg__t.html">spi_cfg_t</a> *spi_cfg)</td></tr>
<tr class="memdesc:ga7ff3cf9a90964b81e4c5345bf18e8df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize SPI peripheral with selected configuration. If DMA is supported, it will also initialize the DMA engine for the SPI peripheral.  <a href="#ga7ff3cf9a90964b81e4c5345bf18e8df5">More...</a><br /></td></tr>
<tr class="separator:ga7ff3cf9a90964b81e4c5345bf18e8df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad036dee73ca9ee1e1d15178d69cc069b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad036dee73ca9ee1e1d15178d69cc069b">spi_cs_low</a> (void)</td></tr>
<tr class="memdesc:gad036dee73ca9ee1e1d15178d69cc069b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate the configured Chip Select line.  <a href="#gad036dee73ca9ee1e1d15178d69cc069b">More...</a><br /></td></tr>
<tr class="separator:gad036dee73ca9ee1e1d15178d69cc069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b962e3122f4c63c9d0249afaaaf47a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac8b962e3122f4c63c9d0249afaaaf47a">spi_cs_high</a> (void)</td></tr>
<tr class="memdesc:gac8b962e3122f4c63c9d0249afaaaf47a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deactivate the configured Chip Select line.  <a href="#gac8b962e3122f4c63c9d0249afaaaf47a">More...</a><br /></td></tr>
<tr class="separator:gac8b962e3122f4c63c9d0249afaaaf47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b9f22c076f03f41cfdf7ea5fd97096"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga40b9f22c076f03f41cfdf7ea5fd97096">spi_send</a> (const void *data, uint16_t num, <a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a> op)</td></tr>
<tr class="memdesc:ga40b9f22c076f03f41cfdf7ea5fd97096"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start sending data to SPI.  <a href="#ga40b9f22c076f03f41cfdf7ea5fd97096">More...</a><br /></td></tr>
<tr class="separator:ga40b9f22c076f03f41cfdf7ea5fd97096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb851dffc2c9a3d4c087ec099c1e08b3"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafb851dffc2c9a3d4c087ec099c1e08b3">spi_receive</a> (void *data, uint16_t num, <a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a> op)</td></tr>
<tr class="memdesc:gafb851dffc2c9a3d4c087ec099c1e08b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start receiving data from SPI.  <a href="#gafb851dffc2c9a3d4c087ec099c1e08b3">More...</a><br /></td></tr>
<tr class="separator:gafb851dffc2c9a3d4c087ec099c1e08b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4409b6e58b7aee6e729c8179dedbac17"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4409b6e58b7aee6e729c8179dedbac17">spi_transfer</a> (const void *data_out, void *data_in, uint16_t num, <a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a> op)</td></tr>
<tr class="memdesc:ga4409b6e58b7aee6e729c8179dedbac17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start sending/receiving data to/from SPI - Full Duplex.  <a href="#ga4409b6e58b7aee6e729c8179dedbac17">More...</a><br /></td></tr>
<tr class="separator:ga4409b6e58b7aee6e729c8179dedbac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4004ecfe78caddc0e3927e95be34764b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4004ecfe78caddc0e3927e95be34764b">spi_access</a> (uint32_t dataToSend)</td></tr>
<tr class="memdesc:ga4004ecfe78caddc0e3927e95be34764b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI master access to slave without acting on CS (works in all bit modes).  <a href="#ga4004ecfe78caddc0e3927e95be34764b">More...</a><br /></td></tr>
<tr class="separator:ga4004ecfe78caddc0e3927e95be34764b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147a0df424a6321c19d98a874a2a37c4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga147a0df424a6321c19d98a874a2a37c4">spi_transaction</a> (uint32_t dataToSend)</td></tr>
<tr class="memdesc:ga147a0df424a6321c19d98a874a2a37c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI master transaction to slave with CS handling (works in all bit modes).  <a href="#ga147a0df424a6321c19d98a874a2a37c4">More...</a><br /></td></tr>
<tr class="separator:ga147a0df424a6321c19d98a874a2a37c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d6c62aef29916c4b41d7ce225f0d2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad2d6c62aef29916c4b41d7ce225f0d2e">spi_wait_dma_write_to_finish</a> (void)</td></tr>
<tr class="memdesc:gad2d6c62aef29916c4b41d7ce225f0d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits for DMA write to finish the current transfer.  <a href="#gad2d6c62aef29916c4b41d7ce225f0d2e">More...</a><br /></td></tr>
<tr class="separator:gad2d6c62aef29916c4b41d7ce225f0d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028ae14c37fe8f07524ef20fce0ab41c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga028ae14c37fe8f07524ef20fce0ab41c">spi_wait_dma_read_to_finish</a> (void)</td></tr>
<tr class="memdesc:ga028ae14c37fe8f07524ef20fce0ab41c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits for DMA read to finish the current transfer.  <a href="#ga028ae14c37fe8f07524ef20fce0ab41c">More...</a><br /></td></tr>
<tr class="separator:ga028ae14c37fe8f07524ef20fce0ab41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908a32fda5dcda9ddce4247ff1e00470"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga908a32fda5dcda9ddce4247ff1e00470">spi_set_cp_mode</a> (<a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a> spi_cp)</td></tr>
<tr class="memdesc:ga908a32fda5dcda9ddce4247ff1e00470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI mode.  <a href="#ga908a32fda5dcda9ddce4247ff1e00470">More...</a><br /></td></tr>
<tr class="separator:ga908a32fda5dcda9ddce4247ff1e00470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1155e50c30606a31d0fcd8fa5b4062ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1155e50c30606a31d0fcd8fa5b4062ca">spi_set_speed</a> (<a class="el" href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">SPI_SPEED_MODE_CFG</a> spi_speed)</td></tr>
<tr class="memdesc:ga1155e50c30606a31d0fcd8fa5b4062ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI speed.  <a href="#ga1155e50c30606a31d0fcd8fa5b4062ca">More...</a><br /></td></tr>
<tr class="separator:ga1155e50c30606a31d0fcd8fa5b4062ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc937246a512531149e4d490aa80f82"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaefc937246a512531149e4d490aa80f82">spi_master_transfer</a> (const void *tx_buf, void *rx_buf, uint16_t length, <a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a> op)</td></tr>
<tr class="memdesc:gaefc937246a512531149e4d490aa80f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master transfer data.  <a href="#gaefc937246a512531149e4d490aa80f82">More...</a><br /></td></tr>
<tr class="separator:gaefc937246a512531149e4d490aa80f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2b55c3e3a5bf6e16ee50e324816c26"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7b2b55c3e3a5bf6e16ee50e324816c26">spi_set_cs_mode</a> (<a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a> spi_cs)</td></tr>
<tr class="memdesc:ga7b2b55c3e3a5bf6e16ee50e324816c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI chip select mode.  <a href="#ga7b2b55c3e3a5bf6e16ee50e324816c26">More...</a><br /></td></tr>
<tr class="separator:ga7b2b55c3e3a5bf6e16ee50e324816c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a38a50b5e4296bc211c899329c96bff"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9a38a50b5e4296bc211c899329c96bff">spi_ctrl_reg_setf</a> (uint8_t spi_ctrl_reg)</td></tr>
<tr class="memdesc:ga9a38a50b5e4296bc211c899329c96bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Control Register Value.  <a href="#ga9a38a50b5e4296bc211c899329c96bff">More...</a><br /></td></tr>
<tr class="separator:ga9a38a50b5e4296bc211c899329c96bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcaf6ff68979957a1c23cd4511b8a61"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9bcaf6ff68979957a1c23cd4511b8a61">spi_ctrl_reg_getf</a> (void)</td></tr>
<tr class="memdesc:ga9bcaf6ff68979957a1c23cd4511b8a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Control Register Value.  <a href="#ga9bcaf6ff68979957a1c23cd4511b8a61">More...</a><br /></td></tr>
<tr class="separator:ga9bcaf6ff68979957a1c23cd4511b8a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9332b66229a52cb5a476c2890838e17e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9332b66229a52cb5a476c2890838e17e">spi_ctrl_reg_clear_enable_setf</a> (void)</td></tr>
<tr class="memdesc:ga9332b66229a52cb5a476c2890838e17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Control Register Value.  <a href="#ga9332b66229a52cb5a476c2890838e17e">More...</a><br /></td></tr>
<tr class="separator:ga9332b66229a52cb5a476c2890838e17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038b017d07af11372fde31c5cc5de848"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga038b017d07af11372fde31c5cc5de848">spi_ctrl_reg_spi_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="el" href="group___s_p_i.html#ga72cf41d2f19954fefd27f681d6b39532">spi_enable</a>)</td></tr>
<tr class="memdesc:ga038b017d07af11372fde31c5cc5de848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_EN in Control Register.  <a href="#ga038b017d07af11372fde31c5cc5de848">More...</a><br /></td></tr>
<tr class="separator:ga038b017d07af11372fde31c5cc5de848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe283dd0879e3b2dfd752f69fcd17cc5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabe283dd0879e3b2dfd752f69fcd17cc5">spi_ctrl_reg_spi_en_getf</a> (void)</td></tr>
<tr class="memdesc:gabe283dd0879e3b2dfd752f69fcd17cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_EN from Control Register.  <a href="#gabe283dd0879e3b2dfd752f69fcd17cc5">More...</a><br /></td></tr>
<tr class="separator:gabe283dd0879e3b2dfd752f69fcd17cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc1a646abbb503215e5c7fb92868f66"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7cc1a646abbb503215e5c7fb92868f66">spi_ctrl_reg_spi_tx_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_tx_enable)</td></tr>
<tr class="memdesc:ga7cc1a646abbb503215e5c7fb92868f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_TX_EN in Control Register.  <a href="#ga7cc1a646abbb503215e5c7fb92868f66">More...</a><br /></td></tr>
<tr class="separator:ga7cc1a646abbb503215e5c7fb92868f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6407e5a888ab84c2d5d2daf8162f7452"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6407e5a888ab84c2d5d2daf8162f7452">spi_ctrl_reg_spi_tx_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga6407e5a888ab84c2d5d2daf8162f7452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_TX_EN from Control Register.  <a href="#ga6407e5a888ab84c2d5d2daf8162f7452">More...</a><br /></td></tr>
<tr class="separator:ga6407e5a888ab84c2d5d2daf8162f7452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa421e89ac612680f5e7c25982877dfc"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafa421e89ac612680f5e7c25982877dfc">spi_ctrl_reg_spi_rx_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_rx_enable)</td></tr>
<tr class="memdesc:gafa421e89ac612680f5e7c25982877dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_RX_EN in Control Register.  <a href="#gafa421e89ac612680f5e7c25982877dfc">More...</a><br /></td></tr>
<tr class="separator:gafa421e89ac612680f5e7c25982877dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a215f5172d3273d29e4745a3c1f2fdc"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9a215f5172d3273d29e4745a3c1f2fdc">spi_ctrl_reg_spi_rx_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga9a215f5172d3273d29e4745a3c1f2fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_RX_EN from Control Register.  <a href="#ga9a215f5172d3273d29e4745a3c1f2fdc">More...</a><br /></td></tr>
<tr class="separator:ga9a215f5172d3273d29e4745a3c1f2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6521d8437433b0477c032ab72fd3fa17"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6521d8437433b0477c032ab72fd3fa17">spi_ctrl_reg_spi_dma_tx_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_dma_tx_enable)</td></tr>
<tr class="memdesc:ga6521d8437433b0477c032ab72fd3fa17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_DMA_TX_EN in Control Register.  <a href="#ga6521d8437433b0477c032ab72fd3fa17">More...</a><br /></td></tr>
<tr class="separator:ga6521d8437433b0477c032ab72fd3fa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9010f50a88d75509502eed16e0cd8a27"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9010f50a88d75509502eed16e0cd8a27">spi_ctrl_reg_spi_dma_tx_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga9010f50a88d75509502eed16e0cd8a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_DMA_TX_EN from Control Register.  <a href="#ga9010f50a88d75509502eed16e0cd8a27">More...</a><br /></td></tr>
<tr class="separator:ga9010f50a88d75509502eed16e0cd8a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e42a7579061c054eb06a34cc69e41c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga74e42a7579061c054eb06a34cc69e41c">spi_ctrl_reg_spi_dma_rx_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_dma_rx_enable)</td></tr>
<tr class="memdesc:ga74e42a7579061c054eb06a34cc69e41c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_DMA_RX_EN in Control Register.  <a href="#ga74e42a7579061c054eb06a34cc69e41c">More...</a><br /></td></tr>
<tr class="separator:ga74e42a7579061c054eb06a34cc69e41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26226435164012a42399928fe273aff9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga26226435164012a42399928fe273aff9">spi_ctrl_reg_spi_dma_rx_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga26226435164012a42399928fe273aff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_DMA_RX_EN from Control Register.  <a href="#ga26226435164012a42399928fe273aff9">More...</a><br /></td></tr>
<tr class="separator:ga26226435164012a42399928fe273aff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5b48483534aa1a82907e6856f77d86"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7b5b48483534aa1a82907e6856f77d86">spi_ctrl_reg_spi_fifo_reset_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_fifo_reset)</td></tr>
<tr class="memdesc:ga7b5b48483534aa1a82907e6856f77d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_FIFO_RESET in Control Register.  <a href="#ga7b5b48483534aa1a82907e6856f77d86">More...</a><br /></td></tr>
<tr class="separator:ga7b5b48483534aa1a82907e6856f77d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229ee1997c6064ca900c34353f42f6e5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga229ee1997c6064ca900c34353f42f6e5">spi_ctrl_reg_spi_fifo_reset_getf</a> (void)</td></tr>
<tr class="memdesc:ga229ee1997c6064ca900c34353f42f6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_FIFO_RESET from Control Register.  <a href="#ga229ee1997c6064ca900c34353f42f6e5">More...</a><br /></td></tr>
<tr class="separator:ga229ee1997c6064ca900c34353f42f6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a34d30189430087b10d1ec3be720885"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6a34d30189430087b10d1ec3be720885">spi_ctrl_reg_capture_next_edge_setf</a> (<a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a> capture_next_edge)</td></tr>
<tr class="memdesc:ga6a34d30189430087b10d1ec3be720885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_CAPTURE_AT_NEXT_EDGE in Control Register.  <a href="#ga6a34d30189430087b10d1ec3be720885">More...</a><br /></td></tr>
<tr class="separator:ga6a34d30189430087b10d1ec3be720885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6337d31ad4f687579b8e9ac94c707e0b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6337d31ad4f687579b8e9ac94c707e0b">spi_ctrl_reg_capture_next_edge_getf</a> (void)</td></tr>
<tr class="memdesc:ga6337d31ad4f687579b8e9ac94c707e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_CAPTURE_AT_NEXT_EDGE from Control Register.  <a href="#ga6337d31ad4f687579b8e9ac94c707e0b">More...</a><br /></td></tr>
<tr class="separator:ga6337d31ad4f687579b8e9ac94c707e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa83a878e8343b05d8c50ffb36909713"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafa83a878e8343b05d8c50ffb36909713">spi_config_reg_setf</a> (uint8_t spi_config_reg)</td></tr>
<tr class="memdesc:gafa83a878e8343b05d8c50ffb36909713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Configuration Register Value.  <a href="#gafa83a878e8343b05d8c50ffb36909713">More...</a><br /></td></tr>
<tr class="separator:gafa83a878e8343b05d8c50ffb36909713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc580eb29aacfd3b884a23a67e2f726b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabc580eb29aacfd3b884a23a67e2f726b">spi_config_reg_getf</a> (void)</td></tr>
<tr class="memdesc:gabc580eb29aacfd3b884a23a67e2f726b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Configuration Register Value.  <a href="#gabc580eb29aacfd3b884a23a67e2f726b">More...</a><br /></td></tr>
<tr class="separator:gabc580eb29aacfd3b884a23a67e2f726b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9259ef0d61cab14debaca989e09c5a86"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9259ef0d61cab14debaca989e09c5a86">spi_config_reg_spi_mode_setf</a> (<a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a> spi_cp)</td></tr>
<tr class="memdesc:ga9259ef0d61cab14debaca989e09c5a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_MODE in Configuration Register.  <a href="#ga9259ef0d61cab14debaca989e09c5a86">More...</a><br /></td></tr>
<tr class="separator:ga9259ef0d61cab14debaca989e09c5a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b8cf97940dc0e24b7c6a68fb3ff7b7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac6b8cf97940dc0e24b7c6a68fb3ff7b7">spi_config_reg_spi_mode_getf</a> (void)</td></tr>
<tr class="memdesc:gac6b8cf97940dc0e24b7c6a68fb3ff7b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_MODE from Configuration Register.  <a href="#gac6b8cf97940dc0e24b7c6a68fb3ff7b7">More...</a><br /></td></tr>
<tr class="separator:gac6b8cf97940dc0e24b7c6a68fb3ff7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3649899b558b8aec434dd9db27f8f3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4d3649899b558b8aec434dd9db27f8f3">spi_config_reg_wsz_setf</a> (uint8_t spi_wsz)</td></tr>
<tr class="memdesc:ga4d3649899b558b8aec434dd9db27f8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_WORD_LENGTH in Configuration Register.  <a href="#ga4d3649899b558b8aec434dd9db27f8f3">More...</a><br /></td></tr>
<tr class="separator:ga4d3649899b558b8aec434dd9db27f8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080c7e6092080d445d20e552af6e32fb"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga080c7e6092080d445d20e552af6e32fb">spi_config_reg_wsz_getf</a> (void)</td></tr>
<tr class="memdesc:ga080c7e6092080d445d20e552af6e32fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_WORD_LENGTH from Configuration Register.  <a href="#ga080c7e6092080d445d20e552af6e32fb">More...</a><br /></td></tr>
<tr class="separator:ga080c7e6092080d445d20e552af6e32fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66abd2fedcaab050bc2e264336f213e7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga66abd2fedcaab050bc2e264336f213e7">spi_config_reg_ms_mode_setf</a> (<a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a> spi_ms)</td></tr>
<tr class="memdesc:ga66abd2fedcaab050bc2e264336f213e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_SLAVE_EN in Configuration Register.  <a href="#ga66abd2fedcaab050bc2e264336f213e7">More...</a><br /></td></tr>
<tr class="separator:ga66abd2fedcaab050bc2e264336f213e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b183ffde2486016dc3b1f773f30af1e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga3b183ffde2486016dc3b1f773f30af1e">spi_config_reg_ms_mode_getf</a> (void)</td></tr>
<tr class="memdesc:ga3b183ffde2486016dc3b1f773f30af1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Master/Slave mode from Configuration Register.  <a href="#ga3b183ffde2486016dc3b1f773f30af1e">More...</a><br /></td></tr>
<tr class="separator:ga3b183ffde2486016dc3b1f773f30af1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b88b80a740b945cceff40d298f8fb8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf8b88b80a740b945cceff40d298f8fb8">spi_clock_reg_setf</a> (uint8_t spi_clock_reg)</td></tr>
<tr class="memdesc:gaf8b88b80a740b945cceff40d298f8fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Clock Register Value.  <a href="#gaf8b88b80a740b945cceff40d298f8fb8">More...</a><br /></td></tr>
<tr class="separator:gaf8b88b80a740b945cceff40d298f8fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9dcdf42bbc48a371278b556f5dc03a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7a9dcdf42bbc48a371278b556f5dc03a">spi_clock_reg_getf</a> (void)</td></tr>
<tr class="memdesc:ga7a9dcdf42bbc48a371278b556f5dc03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Clock Register Value.  <a href="#ga7a9dcdf42bbc48a371278b556f5dc03a">More...</a><br /></td></tr>
<tr class="separator:ga7a9dcdf42bbc48a371278b556f5dc03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad474b13220219c377b5f7b0033c40867"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad474b13220219c377b5f7b0033c40867">spi_clock_reg_clk_div_setf</a> (uint8_t spi_clk_div)</td></tr>
<tr class="memdesc:gad474b13220219c377b5f7b0033c40867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_CLK_DIV in Clock Register. Applicable only in master mode. Defines the spi clock frequency in master only mode.  <a href="#gad474b13220219c377b5f7b0033c40867">More...</a><br /></td></tr>
<tr class="separator:gad474b13220219c377b5f7b0033c40867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb15921eddbaf424e39d77c2bb84915"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2bb15921eddbaf424e39d77c2bb84915">spi_clock_reg_clk_div_getf</a> (void)</td></tr>
<tr class="memdesc:ga2bb15921eddbaf424e39d77c2bb84915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_CLK_DIV from Configuration Register.  <a href="#ga2bb15921eddbaf424e39d77c2bb84915">More...</a><br /></td></tr>
<tr class="separator:ga2bb15921eddbaf424e39d77c2bb84915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc800ce39e04f67bcdb38b6c2599230"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gacdc800ce39e04f67bcdb38b6c2599230">spi_clock_reg_master_clk_mode_setf</a> (void)</td></tr>
<tr class="memdesc:gacdc800ce39e04f67bcdb38b6c2599230"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_MASTER_CLK_MODE in Clock Register.  <a href="#gacdc800ce39e04f67bcdb38b6c2599230">More...</a><br /></td></tr>
<tr class="separator:gacdc800ce39e04f67bcdb38b6c2599230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dffa8d49d3b46eb5730f6e10e6bd61c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4dffa8d49d3b46eb5730f6e10e6bd61c">spi_fifo_config_tx_tl_setf</a> (uint8_t spi_tx_tl)</td></tr>
<tr class="memdesc:ga4dffa8d49d3b46eb5730f6e10e6bd61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_TX_TL in FIFO Configuration Register.  <a href="#ga4dffa8d49d3b46eb5730f6e10e6bd61c">More...</a><br /></td></tr>
<tr class="separator:ga4dffa8d49d3b46eb5730f6e10e6bd61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeec71cbf7cd24cb03361768b6103fe4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaeeec71cbf7cd24cb03361768b6103fe4">spi_fifo_config_tx_tl_getf</a> (void)</td></tr>
<tr class="memdesc:gaeeec71cbf7cd24cb03361768b6103fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_TX_TL from FIFO Configuration Register.  <a href="#gaeeec71cbf7cd24cb03361768b6103fe4">More...</a><br /></td></tr>
<tr class="separator:gaeeec71cbf7cd24cb03361768b6103fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9effa621e59806516058043bbf41ff3a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9effa621e59806516058043bbf41ff3a">spi_fifo_config_rx_tl_setf</a> (uint8_t spi_rx_tl)</td></tr>
<tr class="memdesc:ga9effa621e59806516058043bbf41ff3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_RX_TL in FIFO Configuration Register.  <a href="#ga9effa621e59806516058043bbf41ff3a">More...</a><br /></td></tr>
<tr class="separator:ga9effa621e59806516058043bbf41ff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63da233900ff5bc439a2efc2fe8571b4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga63da233900ff5bc439a2efc2fe8571b4">spi_fifo_config_rx_tl_getf</a> (void)</td></tr>
<tr class="memdesc:ga63da233900ff5bc439a2efc2fe8571b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_RX_TL from FIFO Configuration Register.  <a href="#ga63da233900ff5bc439a2efc2fe8571b4">More...</a><br /></td></tr>
<tr class="separator:ga63da233900ff5bc439a2efc2fe8571b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6e656a26779e7c41571a2d07b97be5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaaf6e656a26779e7c41571a2d07b97be5">spi_irq_tx_empty_en_setf</a> (<a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> irq_tx_empty_en)</td></tr>
<tr class="memdesc:gaaf6e656a26779e7c41571a2d07b97be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_IRQ_MASK_TX_EMPTY in IRQ Mask Register.  <a href="#gaaf6e656a26779e7c41571a2d07b97be5">More...</a><br /></td></tr>
<tr class="separator:gaaf6e656a26779e7c41571a2d07b97be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ed1770e3034a8975584149b976ba6d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga40ed1770e3034a8975584149b976ba6d">spi_irq_tx_empty_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga40ed1770e3034a8975584149b976ba6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_IRQ_MASK_TX_EMPTY from IRQ Mask Register.  <a href="#ga40ed1770e3034a8975584149b976ba6d">More...</a><br /></td></tr>
<tr class="separator:ga40ed1770e3034a8975584149b976ba6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35de08766f4d3440cb4327a5e2091976"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga35de08766f4d3440cb4327a5e2091976">spi_irq_rx_full_en_setf</a> (<a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> irq_rx_full_en)</td></tr>
<tr class="memdesc:ga35de08766f4d3440cb4327a5e2091976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_IRQ_MASK_RX_FULL in IRQ Mask Register.  <a href="#ga35de08766f4d3440cb4327a5e2091976">More...</a><br /></td></tr>
<tr class="separator:ga35de08766f4d3440cb4327a5e2091976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad001022f3f251bf3d75d29b827851a58"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad001022f3f251bf3d75d29b827851a58">spi_irq_rx_full_en_getf</a> (void)</td></tr>
<tr class="memdesc:gad001022f3f251bf3d75d29b827851a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_IRQ_MASK_RX_FULL from IRQ Mask Register.  <a href="#gad001022f3f251bf3d75d29b827851a58">More...</a><br /></td></tr>
<tr class="separator:gad001022f3f251bf3d75d29b827851a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63b97c1c4a2ee038904b3cdbed7243e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad63b97c1c4a2ee038904b3cdbed7243e">spi_fifo_status_getf</a> (void)</td></tr>
<tr class="memdesc:gad63b97c1c4a2ee038904b3cdbed7243e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI FIFO status.  <a href="#gad63b97c1c4a2ee038904b3cdbed7243e">More...</a><br /></td></tr>
<tr class="separator:gad63b97c1c4a2ee038904b3cdbed7243e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4dcd084c931287301304064bfc99c0a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf4dcd084c931287301304064bfc99c0a">spi_transaction_status_getf</a> (void)</td></tr>
<tr class="memdesc:gaf4dcd084c931287301304064bfc99c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI transaction status from Status Register.  <a href="#gaf4dcd084c931287301304064bfc99c0a">More...</a><br /></td></tr>
<tr class="separator:gaf4dcd084c931287301304064bfc99c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f62a9b58f2c170db50f03e6fef2b5c8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8f62a9b58f2c170db50f03e6fef2b5c8">spi_tx_fifo_full_status_getf</a> (void)</td></tr>
<tr class="memdesc:ga8f62a9b58f2c170db50f03e6fef2b5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI TX FIFO Full status from FIFO Status Register.  <a href="#ga8f62a9b58f2c170db50f03e6fef2b5c8">More...</a><br /></td></tr>
<tr class="separator:ga8f62a9b58f2c170db50f03e6fef2b5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491db6f52dbcf169d6d0a03f85284f47"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga491db6f52dbcf169d6d0a03f85284f47">spi_tx_fifo_empty_status_getf</a> (void)</td></tr>
<tr class="memdesc:ga491db6f52dbcf169d6d0a03f85284f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI TX FIFO Empty status from Status Register.  <a href="#ga491db6f52dbcf169d6d0a03f85284f47">More...</a><br /></td></tr>
<tr class="separator:ga491db6f52dbcf169d6d0a03f85284f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7863609a4d273387f5917e45a887a12a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7863609a4d273387f5917e45a887a12a">spi_tx_fifo_level_getf</a> (void)</td></tr>
<tr class="memdesc:ga7863609a4d273387f5917e45a887a12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI TX FIFO level from FIFO Status Register.  <a href="#ga7863609a4d273387f5917e45a887a12a">More...</a><br /></td></tr>
<tr class="separator:ga7863609a4d273387f5917e45a887a12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf806b8455063dd9f89503ea7509ba570"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf806b8455063dd9f89503ea7509ba570">spi_rx_fifo_empty_status_getf</a> (void)</td></tr>
<tr class="memdesc:gaf806b8455063dd9f89503ea7509ba570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO Empty status from FIFO Status Register.  <a href="#gaf806b8455063dd9f89503ea7509ba570">More...</a><br /></td></tr>
<tr class="separator:gaf806b8455063dd9f89503ea7509ba570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887e68e3076d4ab77df85df7d25f1120"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga887e68e3076d4ab77df85df7d25f1120">spi_rx_fifo_full_status_getf</a> (void)</td></tr>
<tr class="memdesc:ga887e68e3076d4ab77df85df7d25f1120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO Full status from Status Register.  <a href="#ga887e68e3076d4ab77df85df7d25f1120">More...</a><br /></td></tr>
<tr class="separator:ga887e68e3076d4ab77df85df7d25f1120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c6ac44d2185a821a6b658b1045c8ed"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae4c6ac44d2185a821a6b658b1045c8ed">spi_rx_fifo_level_getf</a> (void)</td></tr>
<tr class="memdesc:gae4c6ac44d2185a821a6b658b1045c8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO level from FIFO Status Register.  <a href="#gae4c6ac44d2185a821a6b658b1045c8ed">More...</a><br /></td></tr>
<tr class="separator:gae4c6ac44d2185a821a6b658b1045c8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a4d85d8b173195584b86f304675c6c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga78a4d85d8b173195584b86f304675c6c">spi_rx_fifo_overflow_status_getf</a> (void)</td></tr>
<tr class="memdesc:ga78a4d85d8b173195584b86f304675c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO overflow status from FIFO Status Register.  <a href="#ga78a4d85d8b173195584b86f304675c6c">More...</a><br /></td></tr>
<tr class="separator:ga78a4d85d8b173195584b86f304675c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614e8baf100185c9c240ada73b930722"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga614e8baf100185c9c240ada73b930722">spi_rx_fifo_read</a> (void)</td></tr>
<tr class="memdesc:ga614e8baf100185c9c240ada73b930722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX FIFO. Read access is permitted only if SPI_RX_FIFO_EMPTY = 0.  <a href="#ga614e8baf100185c9c240ada73b930722">More...</a><br /></td></tr>
<tr class="separator:ga614e8baf100185c9c240ada73b930722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbe605be1746d527c92cc4e5b57d82b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1cbe605be1746d527c92cc4e5b57d82b">spi_tx_fifo_write</a> (uint16_t tx_data)</td></tr>
<tr class="memdesc:ga1cbe605be1746d527c92cc4e5b57d82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to TX FIFO. Write access is permitted only if SPI_TX_FIFO_FULL is 0.  <a href="#ga1cbe605be1746d527c92cc4e5b57d82b">More...</a><br /></td></tr>
<tr class="separator:ga1cbe605be1746d527c92cc4e5b57d82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9aec67eac4ed1102e33838e760c77aa"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad9aec67eac4ed1102e33838e760c77aa">spi_cs_mode_setf</a> (<a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a> cs_mode)</td></tr>
<tr class="memdesc:gad9aec67eac4ed1102e33838e760c77aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CS output in master mode.  <a href="#gad9aec67eac4ed1102e33838e760c77aa">More...</a><br /></td></tr>
<tr class="separator:gad9aec67eac4ed1102e33838e760c77aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aecf7cce3e3fc8f510d01dbec98e935"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2aecf7cce3e3fc8f510d01dbec98e935">spi_cs_mode_getf</a> (void)</td></tr>
<tr class="memdesc:ga2aecf7cce3e3fc8f510d01dbec98e935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CS output in master mode.  <a href="#ga2aecf7cce3e3fc8f510d01dbec98e935">More...</a><br /></td></tr>
<tr class="separator:ga2aecf7cce3e3fc8f510d01dbec98e935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51ca6f691995f60669f10a9c8126bea"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf51ca6f691995f60669f10a9c8126bea">spi_tx_fifo_high_write</a> (uint16_t tx_data)</td></tr>
<tr class="memdesc:gaf51ca6f691995f60669f10a9c8126bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SPI_FIFO_HIGH Register. This register has to be written before the SPI_FIFO_WRITE_REG.  <a href="#gaf51ca6f691995f60669f10a9c8126bea">More...</a><br /></td></tr>
<tr class="separator:gaf51ca6f691995f60669f10a9c8126bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1f604c793f24f29b95674e2282fc3e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4c1f604c793f24f29b95674e2282fc3e">spi_rx_fifo_high_read</a> (void)</td></tr>
<tr class="memdesc:ga4c1f604c793f24f29b95674e2282fc3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from SPI_FIFO_HIGH Register.  <a href="#ga4c1f604c793f24f29b95674e2282fc3e">More...</a><br /></td></tr>
<tr class="separator:ga4c1f604c793f24f29b95674e2282fc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7122894ef8ed732f5652eae42a2813f8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7122894ef8ed732f5652eae42a2813f8">spi_txbuffer_low_force_write</a> (uint16_t tx_data)</td></tr>
<tr class="memdesc:ga7122894ef8ed732f5652eae42a2813f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SPI_TXBUFFER_FORCE_L_REG Register.  <a href="#ga7122894ef8ed732f5652eae42a2813f8">More...</a><br /></td></tr>
<tr class="separator:ga7122894ef8ed732f5652eae42a2813f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb37f7952d8cfeeb7680f6bf7b50e4db"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gadb37f7952d8cfeeb7680f6bf7b50e4db">spi_txbuffer_high_force_write</a> (uint16_t tx_data)</td></tr>
<tr class="memdesc:gadb37f7952d8cfeeb7680f6bf7b50e4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SPI_TXBUFFER_FORCE_H_REG Register.  <a href="#gadb37f7952d8cfeeb7680f6bf7b50e4db">More...</a><br /></td></tr>
<tr class="separator:gadb37f7952d8cfeeb7680f6bf7b50e4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SPI driver API. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad25c3791f4e00e099cca7650b790e21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad25c3791f4e00e099cca7650b790e21a">&#9670;&nbsp;</a></span>spi_release</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define spi_release</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i.html#gaa8d2d6d1632faf9abbe03c3ed90d54d4">spi_disable</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Releases SPI. </p>

</div>
</div>
<a id="ga42d8434ef730dc96d434a601fe322fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42d8434ef730dc96d434a601fe322fb0">&#9670;&nbsp;</a></span>SPI_SLAVE_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SLAVE_SUPPORT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable support of SPI Slave role. </p>

</div>
</div>
<a id="ga2ab377ff63876c3407704a8f129d07e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ab377ff63876c3407704a8f129d07e8">&#9670;&nbsp;</a></span>SPI_STATUS_CFG_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STATUS_CFG_ERR&#160;&#160;&#160;(-1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Status Config Error. </p>

</div>
</div>
<a id="gaf590e992935fe364ac0f3134a141bde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf590e992935fe364ac0f3134a141bde6">&#9670;&nbsp;</a></span>SPI_STATUS_ERR_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STATUS_ERR_OK&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Status No Error. </p>

</div>
</div>
<a id="ga9190150039578305bb4e91f68fcf99b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9190150039578305bb4e91f68fcf99b3">&#9670;&nbsp;</a></span>SPI_STATUS_OVFL_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STATUS_OVFL_ERR&#160;&#160;&#160;(-2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Status Slave Overflow Error. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga7cefda53ba4d68d5b512bbd97eee64dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cefda53ba4d68d5b512bbd97eee64dd">&#9670;&nbsp;</a></span>spi_cb_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* spi_cb_t) (uint16_t length)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI callback type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gae6f8300f728cccb03fc8b51c34adeab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6f8300f728cccb03fc8b51c34adeab6">&#9670;&nbsp;</a></span>SPI_BIT_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generic enable/disable enum for SPI driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae6f8300f728cccb03fc8b51c34adeab6adead9f73b4468b3c07215ff14a80516f"></a>SPI_BIT_DIS&#160;</td><td class="fielddoc"><p>Generic Disable bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae6f8300f728cccb03fc8b51c34adeab6a92988806974bafd861d118969b3ca564"></a>SPI_BIT_EN&#160;</td><td class="fielddoc"><p>Generic Enable bit. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga51f5445449d7d9acce2e1223d032d594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51f5445449d7d9acce2e1223d032d594">&#9670;&nbsp;</a></span>SPI_CP_MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the SPI mode (CPOL, CPHA). </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga51f5445449d7d9acce2e1223d032d594aa8006e3d5851e076636f308102d48fa1"></a>SPI_CP_MODE_0&#160;</td><td class="fielddoc"><p>New data on falling, capture on rising, Clk low in idle state. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga51f5445449d7d9acce2e1223d032d594a6878d9b39c99a9b063fa684571d4961f"></a>SPI_CP_MODE_1&#160;</td><td class="fielddoc"><p>New data on rising, capture on falling, Clk low in idle state. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga51f5445449d7d9acce2e1223d032d594a544d7b71ff750944b6b3e9ee72acb3f3"></a>SPI_CP_MODE_2&#160;</td><td class="fielddoc"><p>New data on rising, capture on falling, Clk high in idle state. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga51f5445449d7d9acce2e1223d032d594a672fb52e2d6a5f276935d408773fffec"></a>SPI_CP_MODE_3&#160;</td><td class="fielddoc"><p>New data on falling, capture on rising, Clk high in idle state. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2f4f8a29874ddd5df12b6b473fd8d47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f4f8a29874ddd5df12b6b473fd8d47e">&#9670;&nbsp;</a></span>SPI_CS_MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control the CS output in master mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2f4f8a29874ddd5df12b6b473fd8d47ea686cf80fe47f8ca9dcfe6e01281fe267"></a>SPI_CS_NONE&#160;</td><td class="fielddoc"><p>None slave device selected. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f4f8a29874ddd5df12b6b473fd8d47ea7c771518cdbd7499c46536d99602b218"></a>SPI_CS_0&#160;</td><td class="fielddoc"><p>Selected slave device connected to GPIO with FUNC_MODE = SPI_CS0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f4f8a29874ddd5df12b6b473fd8d47ea6125c52bbaed83291a714a0aa6136999"></a>SPI_CS_1&#160;</td><td class="fielddoc"><p>Selected slave device connected to GPIO with FUNC_MODE = SPI_CS1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f4f8a29874ddd5df12b6b473fd8d47eabd52f64022593299bc30dce3794f3daa"></a>SPI_CS_GPIO&#160;</td><td class="fielddoc"><p>Selected slave device connected to GPIO with FUNC_MODE = GPIO. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga98e17d90251e50f908ea7d145ede99dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e17d90251e50f908ea7d145ede99dd">&#9670;&nbsp;</a></span>SPI_DMA_CHANNEL_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga98e17d90251e50f908ea7d145ede99dd">SPI_DMA_CHANNEL_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI DMA channel configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga98e17d90251e50f908ea7d145ede99ddad4f467e93e89aa36a12139a4584e297e"></a>SPI_DMA_CHANNEL_01&#160;</td><td class="fielddoc"><p>Rx = Channel 0, Tx = Channel 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga98e17d90251e50f908ea7d145ede99dda95dc2354599a80b4e171e0a783edd76c"></a>SPI_DMA_CHANNEL_23&#160;</td><td class="fielddoc"><p>Rx = Channel 2, Tx = Channel 3. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaed16d90fbd86ca3b6a5f0a3513ca8b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed16d90fbd86ca3b6a5f0a3513ca8b64">&#9670;&nbsp;</a></span>SPI_IRQ_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the SPI IRQ masked/enabled mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaed16d90fbd86ca3b6a5f0a3513ca8b64a017814b2d164b0f838bdd974edf0648f"></a>SPI_IRQ_DISABLED&#160;</td><td class="fielddoc"><p>IRQ is masked. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaed16d90fbd86ca3b6a5f0a3513ca8b64a566c99de1ecfb1a25937db8c18e3437d"></a>SPI_IRQ_ENABLED&#160;</td><td class="fielddoc"><p>IRQ is enabled. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga55ef5056b1cea036a0bc1bab3567a4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55ef5056b1cea036a0bc1bab3567a4ac">&#9670;&nbsp;</a></span>SPI_MASTER_EDGE_CAPTURE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the SPI master edge capture type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga55ef5056b1cea036a0bc1bab3567a4aca3eb8ac01a71aebdf58cf6a3b512a73f4"></a>SPI_MASTER_EDGE_CAPTURE&#160;</td><td class="fielddoc"><p>SPI master captures data at current clock edge. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga55ef5056b1cea036a0bc1bab3567a4acad5f86fbd78e6fe6059e5d50554d79933"></a>SPI_MASTER_EDGE_CAPTURE_NEXT&#160;</td><td class="fielddoc"><p>SPI master captures data at next clock edge. (only for high clock configurations) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8c3425d5d53dc492a5d64d83c4d6129d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c3425d5d53dc492a5d64d83c4d6129d">&#9670;&nbsp;</a></span>SPI_MS_MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the SPI master/slave mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8c3425d5d53dc492a5d64d83c4d6129dac04da049495276a0a484316d783c4099"></a>SPI_MS_MODE_MASTER&#160;</td><td class="fielddoc"><p>SPI Master mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8f7b25a1a134046aedf06698b9dfdaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7b25a1a134046aedf06698b9dfdaa4">&#9670;&nbsp;</a></span>SPI_OP_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode of operation. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8f7b25a1a134046aedf06698b9dfdaa4adea3a2c3c19fc079ce04fb7bb68bebe9"></a>SPI_OP_BLOCKING&#160;</td><td class="fielddoc"><p>Blocking operation (no interrupts - no DMA) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f7b25a1a134046aedf06698b9dfdaa4a8152f9e1a36bd5e06c698c7ec502a4aa"></a>SPI_OP_DMA&#160;</td><td class="fielddoc"><p>DMA driven operation. </p>
</td></tr>
</table>

</div>
</div>
<a id="gabf9aef5a173e7abe823c3421a3848387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf9aef5a173e7abe823c3421a3848387">&#9670;&nbsp;</a></span>SPI_RX_FIFO_EMPTY_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI RX FIFO Empty status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggabf9aef5a173e7abe823c3421a3848387a57d36d6d7c90090bbfa9254d972ca1dc"></a>SPI_RX_FIFO_IS_NOT_EMPTY&#160;</td><td class="fielddoc"><p>RX FIFO is not empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabf9aef5a173e7abe823c3421a3848387a88c024570a809beac206701f21e753a7"></a>SPI_RX_FIFO_IS_EMPTY&#160;</td><td class="fielddoc"><p>RX FIFO is empty. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa9b5ed58be135bc39ab144d50ffe4f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9b5ed58be135bc39ab144d50ffe4f5e">&#9670;&nbsp;</a></span>SPI_RX_FIFO_FULL_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI RX FIFO Full status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa9b5ed58be135bc39ab144d50ffe4f5ea49464d98b47b35ae02e32c8fe53fb66d"></a>SPI_RX_FIFO_IS_NOT_FULL&#160;</td><td class="fielddoc"><p>RX FIFO level is less than SPI_RX_TL + 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9b5ed58be135bc39ab144d50ffe4f5ea648ec9a2f65ff05e3eb3956b82ab5738"></a>SPI_RX_FIFO_IS_FULL&#160;</td><td class="fielddoc"><p>RX FIFO level is more or equal to SPI_RX_TL + 1. </p>
</td></tr>
</table>

</div>
</div>
<a id="gad7fdfe076b269a68e5b6903980627b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fdfe076b269a68e5b6903980627b14">&#9670;&nbsp;</a></span>SPI_SPEED_MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">SPI_SPEED_MODE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the SPI speed mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad7fdfe076b269a68e5b6903980627b14ae42208094790b69e31b0b51de35e297e"></a>SPI_SPEED_MODE_2MHz&#160;</td><td class="fielddoc"><p>SPI master clock frequency 2MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad7fdfe076b269a68e5b6903980627b14ac240a377d063d2ca15bb83b7791ffc3a"></a>SPI_SPEED_MODE_4MHz&#160;</td><td class="fielddoc"><p>SPI master clock frequency 4MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad7fdfe076b269a68e5b6903980627b14a8159ce690d130bc2918137fb152be953"></a>SPI_SPEED_MODE_8MHz&#160;</td><td class="fielddoc"><p>SPI master clock frequency 8MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad7fdfe076b269a68e5b6903980627b14a52bf30ae73f613aea246833a1b515348"></a>SPI_SPEED_MODE_16MHz&#160;</td><td class="fielddoc"><p>SPI master clock frequency 16MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad7fdfe076b269a68e5b6903980627b14aa3ce10ade2ee2bfb3f8d1e6deba7f2cc"></a>SPI_SPEED_MODE_32MHz&#160;</td><td class="fielddoc"><p>SPI master clock frequency 32MHz. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaaf5a75303daebac7f66bc8b79febf624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf5a75303daebac7f66bc8b79febf624">&#9670;&nbsp;</a></span>SPI_TRANSACTION_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI transaction status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaaf5a75303daebac7f66bc8b79febf624a36a901a151295da75c37ab9b963f6e9a"></a>SPI_TRANSACTION_IS_INACTIVE&#160;</td><td class="fielddoc"><p>SPI transaction is inactive. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaf5a75303daebac7f66bc8b79febf624a50565bda14c291024b8dc61e9e9d2b70"></a>SPI_TRANSACTION_IS_ACTIVE&#160;</td><td class="fielddoc"><p>SPI transaction is active. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3557fcd78222672e6ee443f2b33d8105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3557fcd78222672e6ee443f2b33d8105">&#9670;&nbsp;</a></span>SPI_TX_FIFO_EMPTY_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI TX FIFO Empty status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3557fcd78222672e6ee443f2b33d8105ac28c215daf3df556d1ec01db778c4199"></a>SPI_TX_FIFO_IS_NOT_EMPTY&#160;</td><td class="fielddoc"><p>TX FIFO level is larger than SPI_TX_TL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3557fcd78222672e6ee443f2b33d8105aeb7de2b2cb1c9e3e0905954342852a88"></a>SPI_TX_FIFO_IS_EMPTY&#160;</td><td class="fielddoc"><p>TX FIFO level is less or equal to SPI_TX_TL. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga478a80db9c760d724cd8b7d32180b268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478a80db9c760d724cd8b7d32180b268">&#9670;&nbsp;</a></span>SPI_TX_FIFO_FULL_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI TX FIFO Full status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga478a80db9c760d724cd8b7d32180b268ab488811c2df9111bb627d5c28f5ecc65"></a>SPI_TX_FIFO_IS_NOT_FULL&#160;</td><td class="fielddoc"><p>TX FIFO is not full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga478a80db9c760d724cd8b7d32180b268a3730527564138ed3a409efcac419f32f"></a>SPI_TX_FIFO_IS_FULL&#160;</td><td class="fielddoc"><p>TX FIFO is full. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4ded9cd448899053df98885a7a6c17fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ded9cd448899053df98885a7a6c17fb">&#9670;&nbsp;</a></span>SPI_WSZ_MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">SPI_WSZ_MODE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word Size Configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4ded9cd448899053df98885a7a6c17fba61e8b64711da8d46b7d13b04080dfefc"></a>SPI_MODE_8BIT&#160;</td><td class="fielddoc"><p>Word Size 8 bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4ded9cd448899053df98885a7a6c17fbaa2e08db42e24fd969afe879cbb951510"></a>SPI_MODE_16BIT&#160;</td><td class="fielddoc"><p>Word Size 16 bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4ded9cd448899053df98885a7a6c17fba5adc34a8f5fc52ee9352a6b1cb856ec6"></a>SPI_MODE_32BIT&#160;</td><td class="fielddoc"><p>Word Size 32 bits. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga4004ecfe78caddc0e3927e95be34764b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4004ecfe78caddc0e3927e95be34764b">&#9670;&nbsp;</a></span>spi_access()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t spi_access </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dataToSend</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI master access to slave without acting on CS (works in all bit modes). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dataToSend</td><td>Data to send </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>data read </dd></dl>

</div>
</div>
<a id="ga2bb15921eddbaf424e39d77c2bb84915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb15921eddbaf424e39d77c2bb84915">&#9670;&nbsp;</a></span>spi_clock_reg_clk_div_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_clock_reg_clk_div_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_CLK_DIV from Configuration Register. </p>
<dl class="section return"><dt>Returns</dt><dd>spi_clk_div </dd></dl>

</div>
</div>
<a id="gad474b13220219c377b5f7b0033c40867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad474b13220219c377b5f7b0033c40867">&#9670;&nbsp;</a></span>spi_clock_reg_clk_div_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_clock_reg_clk_div_setf </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi_clk_div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_CLK_DIV in Clock Register. Applicable only in master mode. Defines the spi clock frequency in master only mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_clk_div</td><td>SPI_CLK = module_clk / 2 * (SPI_CLK_DIV + 1) when SPI_CLK_DIV is not 0x7F. If SPI_CLK_DIV = 0x7F then SPI_CLK = module_clk </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7a9dcdf42bbc48a371278b556f5dc03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9dcdf42bbc48a371278b556f5dc03a">&#9670;&nbsp;</a></span>spi_clock_reg_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_clock_reg_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI Clock Register Value. </p>
<dl class="section return"><dt>Returns</dt><dd>uint8_t SPI Clock Register Value </dd></dl>

</div>
</div>
<a id="gacdc800ce39e04f67bcdb38b6c2599230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdc800ce39e04f67bcdb38b6c2599230">&#9670;&nbsp;</a></span>spi_clock_reg_master_clk_mode_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_clock_reg_master_clk_mode_setf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_MASTER_CLK_MODE in Clock Register. </p>

</div>
</div>
<a id="gaf8b88b80a740b945cceff40d298f8fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8b88b80a740b945cceff40d298f8fb8">&#9670;&nbsp;</a></span>spi_clock_reg_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_clock_reg_setf </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi_clock_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI Clock Register Value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_clock_reg</td><td>SPI Clock Register Value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabc580eb29aacfd3b884a23a67e2f726b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc580eb29aacfd3b884a23a67e2f726b">&#9670;&nbsp;</a></span>spi_config_reg_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_config_reg_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI Configuration Register Value. </p>
<dl class="section return"><dt>Returns</dt><dd>uint8_t SPI Configuration Register Value </dd></dl>

</div>
</div>
<a id="ga3b183ffde2486016dc3b1f773f30af1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b183ffde2486016dc3b1f773f30af1e">&#9670;&nbsp;</a></span>spi_config_reg_ms_mode_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a> spi_config_reg_ms_mode_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI Master/Slave mode from Configuration Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_MS_MODE_CFG </dd></dl>

</div>
</div>
<a id="ga66abd2fedcaab050bc2e264336f213e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66abd2fedcaab050bc2e264336f213e7">&#9670;&nbsp;</a></span>spi_config_reg_ms_mode_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_config_reg_ms_mode_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_ms</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_SLAVE_EN in Configuration Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_ms</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafa83a878e8343b05d8c50ffb36909713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa83a878e8343b05d8c50ffb36909713">&#9670;&nbsp;</a></span>spi_config_reg_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_config_reg_setf </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi_config_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI Configuration Register Value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_config_reg</td><td>SPI Configuration Register Value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac6b8cf97940dc0e24b7c6a68fb3ff7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6b8cf97940dc0e24b7c6a68fb3ff7b7">&#9670;&nbsp;</a></span>spi_config_reg_spi_mode_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a> spi_config_reg_spi_mode_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_MODE from Configuration Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_CP_MODE_CFG </dd></dl>

</div>
</div>
<a id="ga9259ef0d61cab14debaca989e09c5a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9259ef0d61cab14debaca989e09c5a86">&#9670;&nbsp;</a></span>spi_config_reg_spi_mode_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_config_reg_spi_mode_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_cp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_MODE in Configuration Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_cp</td><td>SPI_CP_MODE_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga080c7e6092080d445d20e552af6e32fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga080c7e6092080d445d20e552af6e32fb">&#9670;&nbsp;</a></span>spi_config_reg_wsz_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_config_reg_wsz_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_WORD_LENGTH from Configuration Register. </p>
<dl class="section return"><dt>Returns</dt><dd>uint8_t SPI Word size in bits </dd></dl>

</div>
</div>
<a id="ga4d3649899b558b8aec434dd9db27f8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3649899b558b8aec434dd9db27f8f3">&#9670;&nbsp;</a></span>spi_config_reg_wsz_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_config_reg_wsz_setf </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi_wsz</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_WORD_LENGTH in Configuration Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_wsz</td><td>SPI Word size in bits </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac8b962e3122f4c63c9d0249afaaaf47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8b962e3122f4c63c9d0249afaaaf47a">&#9670;&nbsp;</a></span>spi_cs_high()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_cs_high </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deactivate the configured Chip Select line. </p>

</div>
</div>
<a id="gad036dee73ca9ee1e1d15178d69cc069b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad036dee73ca9ee1e1d15178d69cc069b">&#9670;&nbsp;</a></span>spi_cs_low()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_cs_low </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activate the configured Chip Select line. </p>

</div>
</div>
<a id="ga2aecf7cce3e3fc8f510d01dbec98e935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aecf7cce3e3fc8f510d01dbec98e935">&#9670;&nbsp;</a></span>spi_cs_mode_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a> spi_cs_mode_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get CS output in master mode. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_CS_MODE_CFG. </dd></dl>

</div>
</div>
<a id="gad9aec67eac4ed1102e33838e760c77aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9aec67eac4ed1102e33838e760c77aa">&#9670;&nbsp;</a></span>spi_cs_mode_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_cs_mode_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a>&#160;</td>
          <td class="paramname"><em>cs_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set CS output in master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cs_mode</td><td>CS output in master mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6337d31ad4f687579b8e9ac94c707e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6337d31ad4f687579b8e9ac94c707e0b">&#9670;&nbsp;</a></span>spi_ctrl_reg_capture_next_edge_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a> spi_ctrl_reg_capture_next_edge_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_CAPTURE_AT_NEXT_EDGE from Control Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_MASTER_EDGE_CAPTURE_CFG </dd></dl>

</div>
</div>
<a id="ga6a34d30189430087b10d1ec3be720885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a34d30189430087b10d1ec3be720885">&#9670;&nbsp;</a></span>spi_ctrl_reg_capture_next_edge_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_capture_next_edge_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a>&#160;</td>
          <td class="paramname"><em>capture_next_edge</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_CAPTURE_AT_NEXT_EDGE in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">capture_next_edge</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9332b66229a52cb5a476c2890838e17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9332b66229a52cb5a476c2890838e17e">&#9670;&nbsp;</a></span>spi_ctrl_reg_clear_enable_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_clear_enable_setf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI Control Register Value. </p>

</div>
</div>
<a id="ga9bcaf6ff68979957a1c23cd4511b8a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bcaf6ff68979957a1c23cd4511b8a61">&#9670;&nbsp;</a></span>spi_ctrl_reg_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_ctrl_reg_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI Control Register Value. </p>
<dl class="section return"><dt>Returns</dt><dd>uint8_t SPI Control Register Value </dd></dl>

</div>
</div>
<a id="ga9a38a50b5e4296bc211c899329c96bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a38a50b5e4296bc211c899329c96bff">&#9670;&nbsp;</a></span>spi_ctrl_reg_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_setf </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi_ctrl_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI Control Register Value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_ctrl_reg</td><td>SPI Control Register Value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga26226435164012a42399928fe273aff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26226435164012a42399928fe273aff9">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_dma_rx_en_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_ctrl_reg_spi_dma_rx_en_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_DMA_RX_EN from Control Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_BIT_DIS: Disabled, SPI_BIT_EN: Enabled </dd></dl>

</div>
</div>
<a id="ga74e42a7579061c054eb06a34cc69e41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e42a7579061c054eb06a34cc69e41c">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_dma_rx_en_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_dma_rx_en_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_dma_rx_enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_DMA_RX_EN in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_dma_rx_enable</td><td>SPI_BIT_DIS: Disable, SPI_BIT_EN: Enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9010f50a88d75509502eed16e0cd8a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9010f50a88d75509502eed16e0cd8a27">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_dma_tx_en_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_ctrl_reg_spi_dma_tx_en_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_DMA_TX_EN from Control Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_BIT_DIS: Disabled, SPI_BIT_EN: Enabled </dd></dl>

</div>
</div>
<a id="ga6521d8437433b0477c032ab72fd3fa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6521d8437433b0477c032ab72fd3fa17">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_dma_tx_en_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_dma_tx_en_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_dma_tx_enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_DMA_TX_EN in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_dma_tx_enable</td><td>SPI_BIT_DIS: Disable, SPI_BIT_EN: Enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabe283dd0879e3b2dfd752f69fcd17cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe283dd0879e3b2dfd752f69fcd17cc5">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_en_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_ctrl_reg_spi_en_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_EN from Control Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_BIT_DIS: Disabled, SPI_BIT_EN: Enabled </dd></dl>

</div>
</div>
<a id="ga038b017d07af11372fde31c5cc5de848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga038b017d07af11372fde31c5cc5de848">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_en_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_en_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_EN in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_enable</td><td>SPI_BIT_DIS: Disable, SPI_BIT_EN: Enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga229ee1997c6064ca900c34353f42f6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga229ee1997c6064ca900c34353f42f6e5">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_fifo_reset_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_ctrl_reg_spi_fifo_reset_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_FIFO_RESET from Control Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_BIT_DIS: Disabled, SPI_BIT_EN: Enabled </dd></dl>

</div>
</div>
<a id="ga7b5b48483534aa1a82907e6856f77d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5b48483534aa1a82907e6856f77d86">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_fifo_reset_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_fifo_reset_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_fifo_reset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_FIFO_RESET in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_fifo_reset</td><td>SPI_BIT_DIS: Disable, SPI_BIT_EN: Enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9a215f5172d3273d29e4745a3c1f2fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a215f5172d3273d29e4745a3c1f2fdc">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_rx_en_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_ctrl_reg_spi_rx_en_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_RX_EN from Control Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_BIT_DIS: Disabled, SPI_BIT_EN: Enabled </dd></dl>

</div>
</div>
<a id="gafa421e89ac612680f5e7c25982877dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa421e89ac612680f5e7c25982877dfc">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_rx_en_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_rx_en_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_rx_enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_RX_EN in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_rx_enable</td><td>SPI_BIT_DIS: Disable, SPI_BIT_EN: Enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6407e5a888ab84c2d5d2daf8162f7452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6407e5a888ab84c2d5d2daf8162f7452">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_tx_en_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_ctrl_reg_spi_tx_en_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_TX_EN from Control Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_BIT_DIS: Disabled, SPI_BIT_EN: Enabled </dd></dl>

</div>
</div>
<a id="ga7cc1a646abbb503215e5c7fb92868f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cc1a646abbb503215e5c7fb92868f66">&#9670;&nbsp;</a></span>spi_ctrl_reg_spi_tx_en_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_tx_en_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_tx_enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_TX_EN in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_tx_enable</td><td>SPI_BIT_DIS: Disable, SPI_BIT_EN: Enable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa8d2d6d1632faf9abbe03c3ed90d54d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d2d6d1632faf9abbe03c3ed90d54d4">&#9670;&nbsp;</a></span>spi_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI block and clock for SPI peripheral. Force CS to inactive state. </p>

</div>
</div>
<a id="ga72cf41d2f19954fefd27f681d6b39532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72cf41d2f19954fefd27f681d6b39532">&#9670;&nbsp;</a></span>spi_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable clock for SPI peripheral. </p>

</div>
</div>
<a id="ga63da233900ff5bc439a2efc2fe8571b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63da233900ff5bc439a2efc2fe8571b4">&#9670;&nbsp;</a></span>spi_fifo_config_rx_tl_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_fifo_config_rx_tl_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_RX_TL from FIFO Configuration Register. </p>
<dl class="section return"><dt>Returns</dt><dd>spi_rx_tl </dd></dl>

</div>
</div>
<a id="ga9effa621e59806516058043bbf41ff3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9effa621e59806516058043bbf41ff3a">&#9670;&nbsp;</a></span>spi_fifo_config_rx_tl_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_fifo_config_rx_tl_setf </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi_rx_tl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_RX_TL in FIFO Configuration Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_rx_tl</td><td>Receive FIFO threshold level in bytes. Control the level of bytes in fifo that triggers the RX_FULL interrupt. IRQ is occurred when fifo level is less or equal to spi_rx_tl + 1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeeec71cbf7cd24cb03361768b6103fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeec71cbf7cd24cb03361768b6103fe4">&#9670;&nbsp;</a></span>spi_fifo_config_tx_tl_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_fifo_config_tx_tl_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_TX_TL from FIFO Configuration Register. </p>
<dl class="section return"><dt>Returns</dt><dd>spi_tx_tl </dd></dl>

</div>
</div>
<a id="ga4dffa8d49d3b46eb5730f6e10e6bd61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dffa8d49d3b46eb5730f6e10e6bd61c">&#9670;&nbsp;</a></span>spi_fifo_config_tx_tl_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_fifo_config_tx_tl_setf </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi_tx_tl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_TX_TL in FIFO Configuration Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_tx_tl</td><td>Transmit FIFO threshold level in bytes. Control the level of bytes in fifo that triggers the TX_EMPTY interrupt. IRQ is occurred when fifo level is less or equal to spi_tx_tl. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad63b97c1c4a2ee038904b3cdbed7243e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63b97c1c4a2ee038904b3cdbed7243e">&#9670;&nbsp;</a></span>spi_fifo_status_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t spi_fifo_status_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI FIFO status. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI FIFO STATUS. </dd></dl>

</div>
</div>
<a id="ga7ff3cf9a90964b81e4c5345bf18e8df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff3cf9a90964b81e4c5345bf18e8df5">&#9670;&nbsp;</a></span>spi_initialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t spi_initialize </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structspi__cfg__t.html">spi_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>spi_cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize SPI peripheral with selected configuration. If DMA is supported, it will also initialize the DMA engine for the SPI peripheral. </p>
<dl class="section note"><dt>Note</dt><dd>In the case of DA14585/DA14586, the PD_PER domain shall be functional prior to SPI initialization: SetBits16(PMU_CTRL_REG, PERIPH_SLEEP, 0); while (!(GetWord16(SYS_STAT_REG) &amp; PER_IS_UP)); </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_cfg</td><td>SPI configuration struct of <a class="el" href="structspi__cfg__t.html" title="SPI configuration structure definition. ">spi_cfg_t</a> type </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad001022f3f251bf3d75d29b827851a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad001022f3f251bf3d75d29b827851a58">&#9670;&nbsp;</a></span>spi_irq_rx_full_en_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> spi_irq_rx_full_en_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_IRQ_MASK_RX_FULL from IRQ Mask Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_IRQ_CFG. </dd></dl>

</div>
</div>
<a id="ga35de08766f4d3440cb4327a5e2091976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35de08766f4d3440cb4327a5e2091976">&#9670;&nbsp;</a></span>spi_irq_rx_full_en_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_irq_rx_full_en_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>&#160;</td>
          <td class="paramname"><em>irq_rx_full_en</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_IRQ_MASK_RX_FULL in IRQ Mask Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq_rx_full_en</td><td>SPI_IRQ_CFG. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga40ed1770e3034a8975584149b976ba6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40ed1770e3034a8975584149b976ba6d">&#9670;&nbsp;</a></span>spi_irq_tx_empty_en_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> spi_irq_tx_empty_en_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI_IRQ_MASK_TX_EMPTY from IRQ Mask Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_IRQ_CFG. </dd></dl>

</div>
</div>
<a id="gaaf6e656a26779e7c41571a2d07b97be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf6e656a26779e7c41571a2d07b97be5">&#9670;&nbsp;</a></span>spi_irq_tx_empty_en_setf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_irq_tx_empty_en_setf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>&#160;</td>
          <td class="paramname"><em>irq_tx_empty_en</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI_IRQ_MASK_TX_EMPTY in IRQ Mask Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq_tx_empty_en</td><td>SPI_IRQ_CFG. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaefc937246a512531149e4d490aa80f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc937246a512531149e4d490aa80f82">&#9670;&nbsp;</a></span>spi_master_transfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t spi_master_transfer </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>tx_buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>rx_buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a>&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Master transfer data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_buf</td><td>Pointer to buffer with data to send to SPI. It can be a pointer to uint8_t, uint16_t or uint32_t data type depending on SPI configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_buf</td><td>Pointer to buffer with data to receive from SPI. It can be a pointer to uint8_t, uint16_t or uint32_t data type depending on SPI configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Number of data items to transfer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">op</td><td>Blocking or DMA-driven operation. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status </dd></dl>
<dl class="section note"><dt>Note</dt><dd>In 16 and 32 bitmodes data are transferred in big endian format. </dd>
<dd>
DMA operation is supported only for 8 and 16 bitmode transfers. </dd></dl>

</div>
</div>
<a id="gafb851dffc2c9a3d4c087ec099c1e08b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb851dffc2c9a3d4c087ec099c1e08b3">&#9670;&nbsp;</a></span>spi_receive()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t spi_receive </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a>&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start receiving data from SPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Pointer to buffer with data to receive from SPI. It can be a pointer to uint8_t, uint16_t or uint32_t data type depending on SPI configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num</td><td>Number of data items to receive. (Must be non-zero) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">op</td><td>Blocking, interrupt-driven or DMA-driven operation. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>In 16 and 32 bitmodes data are transferred in big endian format. </dd>
<dd>
DMA operation is supported only for 8 and 16 bitmode transfers. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>status code </dd></dl>

</div>
</div>
<a id="ga3f6446af1cc77c9606deaf9ad72c40b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6446af1cc77c9606deaf9ad72c40b4">&#9670;&nbsp;</a></span>spi_register_receive_cb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_register_receive_cb </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register SPI callback (on-the-fly). Callback to return in interrupt/DMA-driven receiving operations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cb</td><td>pointer to callback of spi_cb_t type </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad9370e9e4b74b21a8061565b415e590b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9370e9e4b74b21a8061565b415e590b">&#9670;&nbsp;</a></span>spi_register_send_cb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_register_send_cb </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register SPI callback (on-the-fly). Callback to return in interrupt/DMA-driven sending operations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cb</td><td>pointer to callback of spi_cb_t type </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae70f2bf09ce5b91eb0dafa6047a3e098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae70f2bf09ce5b91eb0dafa6047a3e098">&#9670;&nbsp;</a></span>spi_register_transfer_cb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_register_transfer_cb </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register SPI callback (on-the-fly). Callback to return in interrupt/DMA-driven transferring operations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cb</td><td>pointer to callback of spi_cb_t type </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf806b8455063dd9f89503ea7509ba570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf806b8455063dd9f89503ea7509ba570">&#9670;&nbsp;</a></span>spi_rx_fifo_empty_status_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a> spi_rx_fifo_empty_status_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI RX FIFO Empty status from FIFO Status Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_RX_FIFO_EMPTY_STATUS. </dd></dl>

</div>
</div>
<a id="ga887e68e3076d4ab77df85df7d25f1120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887e68e3076d4ab77df85df7d25f1120">&#9670;&nbsp;</a></span>spi_rx_fifo_full_status_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a> spi_rx_fifo_full_status_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI RX FIFO Full status from Status Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_RX_FIFO_FULL_STATUS. </dd></dl>

</div>
</div>
<a id="ga4c1f604c793f24f29b95674e2282fc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c1f604c793f24f29b95674e2282fc3e">&#9670;&nbsp;</a></span>spi_rx_fifo_high_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t spi_rx_fifo_high_read </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read from SPI_FIFO_HIGH Register. </p>
<dl class="section return"><dt>Returns</dt><dd>16 MSb when spi word is larger than 16bits. </dd></dl>

</div>
</div>
<a id="gae4c6ac44d2185a821a6b658b1045c8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c6ac44d2185a821a6b658b1045c8ed">&#9670;&nbsp;</a></span>spi_rx_fifo_level_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_rx_fifo_level_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI RX FIFO level from FIFO Status Register. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of bytes in RX FIFO. </dd></dl>

</div>
</div>
<a id="ga78a4d85d8b173195584b86f304675c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78a4d85d8b173195584b86f304675c6c">&#9670;&nbsp;</a></span>spi_rx_fifo_overflow_status_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_rx_fifo_overflow_status_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI RX FIFO overflow status from FIFO Status Register. </p>
<dl class="section return"><dt>Returns</dt><dd>0 = no overflow. 1 = receive data is not written to FIFO because FIFO was full. It clears with SPI_CTRL_REG.SPI_FIFO_RESET. </dd></dl>

</div>
</div>
<a id="ga614e8baf100185c9c240ada73b930722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614e8baf100185c9c240ada73b930722">&#9670;&nbsp;</a></span>spi_rx_fifo_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t spi_rx_fifo_read </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RX FIFO. Read access is permitted only if SPI_RX_FIFO_EMPTY = 0. </p>
<dl class="section return"><dt>Returns</dt><dd>16 LSbits of RX FIFO. </dd></dl>

</div>
</div>
<a id="ga40b9f22c076f03f41cfdf7ea5fd97096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40b9f22c076f03f41cfdf7ea5fd97096">&#9670;&nbsp;</a></span>spi_send()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t spi_send </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a>&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start sending data to SPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Pointer to buffer with data to send to SPI. It can be a pointer to uint8_t, uint16_t or uint32_t data type depending on SPI configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num</td><td>Number of data items to send. (Must be non-zero) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">op</td><td>Blocking, interrupt-driven or DMA-driven operation. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>In 16 and 32 bitmodes data are transferred in big endian format. </dd>
<dd>
DMA operation is supported only for 8 and 16 bitmode transfers. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>status code </dd></dl>

</div>
</div>
<a id="ga9baf19b6a598c6e53dec46ae40003755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9baf19b6a598c6e53dec46ae40003755">&#9670;&nbsp;</a></span>spi_set_bitmode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_bitmode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">SPI_WSZ_MODE_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_wsz</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI word size (on-the-fly). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_wsz</td><td>SPI_WSZ_MODE_CFG (8, 16, 32 bits width) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga908a32fda5dcda9ddce4247ff1e00470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga908a32fda5dcda9ddce4247ff1e00470">&#9670;&nbsp;</a></span>spi_set_cp_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_cp_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_cp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_cp</td><td>the SPI mode (CPOL, CPHA). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7b2b55c3e3a5bf6e16ee50e324816c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b2b55c3e3a5bf6e16ee50e324816c26">&#9670;&nbsp;</a></span>spi_set_cs_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_cs_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_cs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI chip select mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_cs</td><td>the SPI chip select mode </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1155e50c30606a31d0fcd8fa5b4062ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1155e50c30606a31d0fcd8fa5b4062ca">&#9670;&nbsp;</a></span>spi_set_speed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_speed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">SPI_SPEED_MODE_CFG</a>&#160;</td>
          <td class="paramname"><em>spi_speed</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI speed. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_speed</td><td>the SPI speed mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga147a0df424a6321c19d98a874a2a37c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga147a0df424a6321c19d98a874a2a37c4">&#9670;&nbsp;</a></span>spi_transaction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t spi_transaction </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dataToSend</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI master transaction to slave with CS handling (works in all bit modes). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dataToSend</td><td>Data to send </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>data read </dd></dl>

</div>
</div>
<a id="gaf4dcd084c931287301304064bfc99c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4dcd084c931287301304064bfc99c0a">&#9670;&nbsp;</a></span>spi_transaction_status_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a> spi_transaction_status_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI transaction status from Status Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_TRANSACTION_STATUS. </dd></dl>

</div>
</div>
<a id="ga4409b6e58b7aee6e729c8179dedbac17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4409b6e58b7aee6e729c8179dedbac17">&#9670;&nbsp;</a></span>spi_transfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t spi_transfer </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data_out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data_in</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a>&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start sending/receiving data to/from SPI - Full Duplex. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">data_out</td><td>Pointer to buffer with data to send to SPI. It can be a pointer to uint8_t, uint16_t or uint32_t data type depending on SPI configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_in</td><td>Pointer to buffer with data to receive from SPI. It can be a pointer to uint8_t, uint16_t or uint32_t data type depending on SPI configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num</td><td>Number of data items to transfer. (Must be non-zero) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">op</td><td>Blocking, interrupt-driven or DMA-driven operation. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>In 16 and 32 bitmodes data are transferred in big endian format. </dd>
<dd>
DMA operation is supported only for 8 and 16 bitmode transfers. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>status code </dd></dl>

</div>
</div>
<a id="ga491db6f52dbcf169d6d0a03f85284f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga491db6f52dbcf169d6d0a03f85284f47">&#9670;&nbsp;</a></span>spi_tx_fifo_empty_status_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a> spi_tx_fifo_empty_status_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI TX FIFO Empty status from Status Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_TX_FIFO_EMPTY_STATUS. </dd></dl>

</div>
</div>
<a id="ga8f62a9b58f2c170db50f03e6fef2b5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f62a9b58f2c170db50f03e6fef2b5c8">&#9670;&nbsp;</a></span>spi_tx_fifo_full_status_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a> spi_tx_fifo_full_status_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI TX FIFO Full status from FIFO Status Register. </p>
<dl class="section return"><dt>Returns</dt><dd>SPI_TX_FIFO_FULL_STATUS. </dd></dl>

</div>
</div>
<a id="gaf51ca6f691995f60669f10a9c8126bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf51ca6f691995f60669f10a9c8126bea">&#9670;&nbsp;</a></span>spi_tx_fifo_high_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_tx_fifo_high_write </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>tx_data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write SPI_FIFO_HIGH Register. This register has to be written before the SPI_FIFO_WRITE_REG. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_data</td><td>16 MSb when spi word is larger than 16bits. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7863609a4d273387f5917e45a887a12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7863609a4d273387f5917e45a887a12a">&#9670;&nbsp;</a></span>spi_tx_fifo_level_getf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t spi_tx_fifo_level_getf </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI TX FIFO level from FIFO Status Register. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of bytes in TX FIFO. </dd></dl>

</div>
</div>
<a id="ga1cbe605be1746d527c92cc4e5b57d82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cbe605be1746d527c92cc4e5b57d82b">&#9670;&nbsp;</a></span>spi_tx_fifo_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_tx_fifo_write </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>tx_data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to TX FIFO. Write access is permitted only if SPI_TX_FIFO_FULL is 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_data</td><td>16 bits. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadb37f7952d8cfeeb7680f6bf7b50e4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb37f7952d8cfeeb7680f6bf7b50e4db">&#9670;&nbsp;</a></span>spi_txbuffer_high_force_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_txbuffer_high_force_write </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>tx_data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write SPI_TXBUFFER_FORCE_H_REG Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_data</td><td>Write directly the tx buffer (2 MSB). It must to be used only in slave mode. This register has to be written before the SPI_FIFO_WRITE_REG. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7122894ef8ed732f5652eae42a2813f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7122894ef8ed732f5652eae42a2813f8">&#9670;&nbsp;</a></span>spi_txbuffer_low_force_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void spi_txbuffer_low_force_write </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>tx_data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write SPI_TXBUFFER_FORCE_L_REG Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_data</td><td>Write directly the tx buffer (2 LSB). It must to be used only in slave mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga028ae14c37fe8f07524ef20fce0ab41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028ae14c37fe8f07524ef20fce0ab41c">&#9670;&nbsp;</a></span>spi_wait_dma_read_to_finish()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_wait_dma_read_to_finish </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waits for DMA read to finish the current transfer. </p>

</div>
</div>
<a id="gad2d6c62aef29916c4b41d7ce225f0d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d6c62aef29916c4b41d7ce225f0d2e">&#9670;&nbsp;</a></span>spi_wait_dma_write_to_finish()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_wait_dma_write_to_finish </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waits for DMA write to finish the current transfer. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:56:14 for DA14535 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
