example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
// If next_state is 0, then this is a sequential state, and out=1 is implied
// If next_state is 1, then this is a combinational state, and out=0 is implied

always @(posedge clk or posedge reset)
	if (reset)
	begin
	present_state <= 0;
	next_state <= 0;
	end
	else
	begin
	present_state <= next_state;
	end

always @(present_state or in)
	case(present_state)
	0: next_state <= 0;
	1: next_state <= 1;
	endcase

assign out = (present_state == 1);


================================================================
example-1: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
assign out = present_state & in;

always @(posedge clk or posedge reset)
	if(reset)
	begin
	present_state <= 0;
	next_state <= 0;
	end
	else
	present_state <= next_state;
	
always @(present_state or in)
	case(present_state)
	0: next_state = ~in;
	1: next_state = ~in;
	endcase

================================================================
example-2: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
// When reset is asserted, go to state 0.
assign next_state = reset ? 0 : (present_state == 0 ? (in ? 0 : 1) : (in ? 1 : 0));
always @(posedge clk)
begin
	if (reset)
	begin
	next_state = 0;
	present_state = 0;
	end
	else
	present_state = next_state;
end
assign out = present_state == 1 ? 0 : 1;

================================================================
