# Correction file for modeling chassis 12
#
# These changes modify the original wire lists to be more
# amenable to VHDL modeling.
#
# Use model supplied clock (in place of ring oscillator) --
# this is done by file chassis12clocks.corr
#
# Timing adjustments.
#
# Change timing of "Late I->S" signal to be narrower
12C10	3	T30
