 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Thu Jun 26 14:23:18 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6v125c   Library: saed14rvt_ss0p6v125c
Wire Load Model Mode: top

  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[16]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[16]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.05       0.05 r
  core_i/if_stage_i/U9/X (SAEDRVT14_INV_S_2)              0.02       0.06 f
  core_i/if_stage_i/U11/X (SAEDRVT14_INV_S_2)             0.03       0.10 r
  core_i/if_stage_i/instr_rdata_id_o[16] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.10 r
  core_i/id_stage_i/instr_rdata_i[16] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.10 r
  core_i/id_stage_i/register_file_i/raddr_a_i[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.10 r
  core_i/id_stage_i/register_file_i/U3060/X (SAEDRVT14_INV_S_2)
                                                          0.05       0.14 f
  core_i/id_stage_i/register_file_i/U1922/X (SAEDRVT14_OR2_2)
                                                          0.04       0.18 f
  core_i/id_stage_i/register_file_i/U1974/X (SAEDRVT14_NR2_4)
                                                          0.04       0.22 r
  core_i/id_stage_i/register_file_i/U831/X (SAEDRVT14_BUF_S_2)
                                                          0.04       0.25 r
  core_i/id_stage_i/register_file_i/U1999/X (SAEDRVT14_AO22_2)
                                                          0.06       0.31 r
  core_i/id_stage_i/register_file_i/U2001/X (SAEDRVT14_OR2_2)
                                                          0.02       0.33 r
  core_i/id_stage_i/register_file_i/U2003/X (SAEDRVT14_OR2_2)
                                                          0.02       0.35 r
  core_i/id_stage_i/register_file_i/U2005/X (SAEDRVT14_OA21_MM_2)
                                                          0.03       0.38 r
  core_i/id_stage_i/register_file_i/U2007/X (SAEDRVT14_OR2_2)
                                                          0.02       0.40 r
  core_i/id_stage_i/register_file_i/U1442/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       0.42 r
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.42 r
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.42 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_2)        0.03       0.45 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.48 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.51 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.54 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.57 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.61 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.64 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.67 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.73 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.77 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.80 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.83 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.86 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.89 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.93 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.96 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.99 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.02 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.06 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.09 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.12 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.15 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.18 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.22 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.25 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.28 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.31 r
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.34 r
  core_i/id_stage_i/r153/U1_29/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.38 r
  core_i/id_stage_i/r153/U1_30/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       1.41 r
  core_i/id_stage_i/r153/U1_31/X (SAEDRVT14_EO3_2)        0.07       1.47 f
  core_i/id_stage_i/r153/SUM[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.47 f
  core_i/id_stage_i/U702/X (SAEDRVT14_AOI222_2)           0.05       1.52 r
  core_i/id_stage_i/U701/X (SAEDRVT14_INV_S_2)            0.02       1.54 f
  core_i/id_stage_i/jump_target_o[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.54 f
  core_i/if_stage_i/jump_target_id_i[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.54 f
  core_i/if_stage_i/U41/X (SAEDRVT14_AOI222_2)            0.06       1.59 r
  core_i/if_stage_i/U38/X (SAEDRVT14_AN4_2)               0.03       1.63 r
  core_i/if_stage_i/U37/X (SAEDRVT14_INV_S_2)             0.02       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[31] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U237/X (SAEDRVT14_AO22_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U117/X (SAEDRVT14_OR2_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[31] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[31] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U106/X (SAEDRVT14_AO22_2)
                                                          0.03       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[31] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.74 f
  core_i/if_stage_i/instr_addr_o[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.74 f
  core_i/instr_addr_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.74 f
  instr_addr_o[31] (out)                                  0.01       1.75 f
  data arrival time                                                  1.75

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[7]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U20/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U186/X (SAEDRVT14_AOI222_2)           0.07       1.56 r
  core_i/if_stage_i/U185/X (SAEDRVT14_AN4_2)              0.04       1.60 r
  core_i/if_stage_i/U184/X (SAEDRVT14_INV_S_2)            0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[7] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[7] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U241/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U109/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[7] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[7] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U82/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[7] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[7] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[7] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[7] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[7] (out)                                   0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U17/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U70/X (SAEDRVT14_AOI222_2)            0.07       1.56 r
  core_i/if_stage_i/U68/X (SAEDRVT14_AN4_2)               0.04       1.60 r
  core_i/if_stage_i/U67/X (SAEDRVT14_INV_S_2)             0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[26] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U99/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U96/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[26] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[26] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U101/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[26] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[26] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[26] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[26] (out)                                  0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U17/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U76/X (SAEDRVT14_AOI222_2)            0.07       1.56 r
  core_i/if_stage_i/U74/X (SAEDRVT14_AN4_2)               0.04       1.60 r
  core_i/if_stage_i/U73/X (SAEDRVT14_INV_S_2)             0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[25] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U95/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U93/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[25] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[25] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U100/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[25] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[25] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[25] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[25] (out)                                  0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U17/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U82/X (SAEDRVT14_AOI222_2)            0.07       1.56 r
  core_i/if_stage_i/U80/X (SAEDRVT14_AN4_2)               0.04       1.60 r
  core_i/if_stage_i/U79/X (SAEDRVT14_INV_S_2)             0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[24] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U92/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U90/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[24] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[24] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U99/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[24] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[24] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[24] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[24] (out)                                  0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U17/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U88/X (SAEDRVT14_AOI222_2)            0.07       1.56 r
  core_i/if_stage_i/U86/X (SAEDRVT14_AN4_2)               0.04       1.60 r
  core_i/if_stage_i/U85/X (SAEDRVT14_INV_S_2)             0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[23] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U89/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U87/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[23] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[23] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U98/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[23] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[23] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[23] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[23] (out)                                  0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[22]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U17/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U94/X (SAEDRVT14_AOI222_2)            0.07       1.56 r
  core_i/if_stage_i/U92/X (SAEDRVT14_AN4_2)               0.04       1.60 r
  core_i/if_stage_i/U91/X (SAEDRVT14_INV_S_2)             0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[22] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[22] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U86/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U84/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[22] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[22] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U97/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[22] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[22] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[22] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[22] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[22] (out)                                  0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[21]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U17/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U100/X (SAEDRVT14_AOI222_2)           0.07       1.56 r
  core_i/if_stage_i/U98/X (SAEDRVT14_AN4_2)               0.04       1.60 r
  core_i/if_stage_i/U97/X (SAEDRVT14_INV_S_2)             0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[21] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[21] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U83/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U81/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[21] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[21] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U96/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[21] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[21] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[21] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[21] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[21] (out)                                  0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[20]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U17/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U106/X (SAEDRVT14_AOI222_2)           0.07       1.56 r
  core_i/if_stage_i/U104/X (SAEDRVT14_AN4_2)              0.04       1.60 r
  core_i/if_stage_i/U103/X (SAEDRVT14_INV_S_2)            0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[20] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[20] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U80/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U78/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[20] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[20] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U95/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[20] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[20] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[20] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[20] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[20] (out)                                  0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/id_stage_i/csr_access_ex_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[2]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       35000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/csr_access_ex_o_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/csr_access_ex_o_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)
                                                          0.04       0.04 f
  core_i/id_stage_i/U978/X (SAEDRVT14_BUF_S_2)            0.02       0.06 f
  core_i/id_stage_i/csr_access_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/U123/X (SAEDRVT14_BUF_S_2)                       0.03       0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                      0.04       0.13 f
  core_i/cs_registers_i/csr_addr_i[4] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.13 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)       0.03       0.16 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)         0.05       0.21 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)       0.02       0.22 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)      0.03       0.25 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)      0.03       0.28 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)      0.03       0.31 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)      0.04       0.35 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)     0.06       0.41 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)       0.02       0.43 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)     0.04       0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)       0.03       0.51 f
  core_i/cs_registers_i/mie_bypass_o[31] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/mie_bypass_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[31] (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       0.51 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)
                                                          0.03       0.54 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.56 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)
                                                          0.04       0.59 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.61 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.65 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.73 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.77 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.79 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)
                                                          0.04       0.83 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.85 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)
                                                          0.03       0.88 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)
                                                          0.04       0.92 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)
                                                          0.02       0.94 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)
                                                          0.03       0.97 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)
                                                          0.03       1.00 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)
                                                          0.02       1.04 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.06 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.06 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)
                                                          0.02       1.08 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.11 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)
                                                          0.04       1.14 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)
                                                          0.05       1.19 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.21 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)
                                                          0.04       1.25 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)
                                                          0.01       1.26 r
  core_i/id_stage_i/controller_i/U22/X (SAEDRVT14_AOI311_2)
                                                          0.03       1.29 f
  core_i/id_stage_i/controller_i/U21/X (SAEDRVT14_INV_S_2)
                                                          0.02       1.31 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                                          0.00       1.31 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.31 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.31 r
  core_i/if_stage_i/U344/X (SAEDRVT14_INV_S_2)            0.03       1.34 f
  core_i/if_stage_i/U222/X (SAEDRVT14_ND3_2)              0.04       1.38 r
  core_i/if_stage_i/U340/X (SAEDRVT14_INV_S_2)            0.02       1.40 f
  core_i/if_stage_i/U231/X (SAEDRVT14_ND3B_2)             0.03       1.43 r
  core_i/if_stage_i/U339/X (SAEDRVT14_INV_S_2)            0.02       1.45 f
  core_i/if_stage_i/U17/X (SAEDRVT14_BUF_S_2)             0.04       1.49 f
  core_i/if_stage_i/U227/X (SAEDRVT14_AOI222_2)           0.07       1.56 r
  core_i/if_stage_i/U217/X (SAEDRVT14_AN4_2)              0.04       1.60 r
  core_i/if_stage_i/U216/X (SAEDRVT14_INV_S_2)            0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[2] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[2] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U245/X (SAEDRVT14_AO22_2)
                                                          0.03       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U119/X (SAEDRVT14_OR2_2)
                                                          0.03       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[2] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[2] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.68 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U77/X (SAEDRVT14_AO22_2)
                                                          0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[2] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[2] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/instr_addr_o[2] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.71 f
  core_i/instr_addr_o[2] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.71 f
  instr_addr_o[2] (out)                                   0.01       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


1
