Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net2_1)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0)  Track: 15  
 CHANX (8,0)  Track: 15  
 CHANX (7,0)  Track: 15  
  IPIN (7,1)  Pin: 11  
  SINK (7,1)  Class: 11  


Net 1 (vcc): global net connecting:

Block vcc (#4) at (7, 0), Pin class 16.
Block vcc_dig_ddd_3 (#0) at (7, 1), Pin class 12.


Net 2 (net4_1_ddd_3)

SOURCE (7,1)  Class: 19  
  OPIN (7,1)  Pin: 19  
 CHANY (7,1)  Track: 16  
 CHANX (8,0)  Track: 16  
 CHANX (9,0)  Track: 16  
 CHANX (10,0)  Track: 16  
  IPIN (10,1)  Pin: 11  
  SINK (10,1)  Class: 11  


Net 3 (net6_1_ddd_3)

SOURCE (7,1)  Class: 20  
  OPIN (7,1)  Pin: 20  
 CHANX (7,1)  Track: 16  
 CHANY (6,1)  Track: 16  
  IPIN (6,1)  Pin: 4  
  SINK (6,1)  Class: 4  


Net 4 (fb_vddout_ddd_3)

SOURCE (6,1)  Class: 20  
  OPIN (6,1)  Pin: 20  
 CHANX (6,1)  Track: 12  
 CHANY (6,1)  Track: 12  
  IPIN (6,1)  Pin: 5  
  SINK (6,1)  Class: 5  


Net 5 (net1_1)

SOURCE (10,1)  Class: 20  
  OPIN (10,1)  Pin: 20  
 CHANX (10,1)  Track: 16  
  IPIN (10,1)  Pin: 9  
  SINK (10,1)  Class: 9  
 CHANX (10,1)  Track: 16  
 CHANX (11,1)  Track: 16  
 CHANY (11,1)  Track: 16  
 CHANX (12,0)  Track: 16  
  IPIN (12,0)  Pad: 0  
  SINK (12,0)  Pad: 0  
