
---------- Begin Simulation Statistics ----------
final_tick                                20480345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    289                       # Simulator instruction rate (inst/s)
host_mem_usage                                8641900                       # Number of bytes of host memory used
host_op_rate                                      297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25287.69                       # Real time elapsed on the host
host_tick_rate                                 661614                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7316835                       # Number of instructions simulated
sim_ops                                       7518805                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016731                       # Number of seconds simulated
sim_ticks                                 16730686875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.846964                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  232334                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               242401                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                444                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4364                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            243957                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3950                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4655                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                  275945                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11858                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          622                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1673840                       # Number of instructions committed
system.cpu.committedOps                       1710418                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.170218                       # CPI: cycles per instruction
system.cpu.discardedOps                         10638                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             941839                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             83836                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           434176                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1778719                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315436                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.numCycles                          5306437                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1170730     68.45%     68.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                    983      0.06%     68.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88017      5.15%     73.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                450688     26.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1710418                       # Class of committed instruction
system.cpu.quiesceCycles                     21462662                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3527718                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          778                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        399415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              146079                       # Transaction distribution
system.membus.trans_dist::ReadResp             149861                       # Transaction distribution
system.membus.trans_dist::WriteReq              53753                       # Transaction distribution
system.membus.trans_dist::WriteResp             53753                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          313                       # Transaction distribution
system.membus.trans_dist::WriteClean               59                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3405                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           346                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       195869                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        195869                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       393284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       401260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       391738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       391738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 803081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       219904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       219904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        68390                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12535276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12535276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12823570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            595599                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001340                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036579                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  594801     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     798      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              595599                       # Request fanout histogram
system.membus.reqLayer6.occupancy           933767261                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8112250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9661015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1549750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7288520                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          855409870                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17765000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       330928                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       330928                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6382                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       794624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       823296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       935264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8534                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12713984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13172736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14870338                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1549285250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1297663137                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    741808000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3917114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2937835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3917114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10772062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3917114                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2937835                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6854949                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3917114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6854949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6854949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17627011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2937835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6854949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9792784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2937835                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1010120                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3947955                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2937835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9792784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1010120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13740739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       145693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       145693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       382976                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       391738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12255232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12535276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       227747                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       227747    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       227747                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    479008875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    778628000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1922005967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11751341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27419795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1961177102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39171135                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39230906                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78402041                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1961177102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50982246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27419795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2039579143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21102592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19857408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4501504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       305152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2828288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35254022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1049786427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    176270109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1261310558                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    603235484                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    583649917                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1186885401                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35254022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1653021912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    759920026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2448195959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       219968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       221440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       219968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       219968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3437                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3460                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13147577                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87982                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13235559                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13147577                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13147577                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13147577                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87982                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13235559                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9306112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9355500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3235072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       145408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              146185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    556230122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1010120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1882051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             559182063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1423014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11751341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    176270109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3917114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193361577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1423014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11811111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    732500231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3917114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1010120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1882051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            752543640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    191184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467516250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              267205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      146184                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50548                       # Number of write requests accepted
system.mem_ctrls.readBursts                    146184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3154                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4716839775                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  729400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8546189775                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32333.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58583.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        70                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135969                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                146183                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    140                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.742602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.633790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.259743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          416      3.07%      3.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          445      3.28%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          229      1.69%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          173      1.28%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          233      1.72%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          191      1.41%     12.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          232      1.71%     14.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      1.49%     15.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11430     84.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13551                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     744.367347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1582.939524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           154     78.57%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.51%     79.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      1.02%     80.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.53%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      1.53%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.51%     84.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      7.65%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.51%     92.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      3.06%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      4.08%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     257.928571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.931750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    417.338951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     66.84%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      4.59%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      3.57%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.51%     75.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.53%     77.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.51%     77.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     22.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9336320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3235456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9355436                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3235072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       558.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    559.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16730447500                       # Total gap between requests
system.mem_ctrls.avgGap                      85041.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9286656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59770.409157215188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 555067228.822307348251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1010119.914756936603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1878225.337356330128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1503345.331122276373                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11751340.603581763804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 176212729.460935533047                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3917113.534527254291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       145408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1065735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8504038080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18421230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22664730                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  27192149190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3449343125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 293656358250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2677592125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53286.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58483.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69514.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46160.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  73097175.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1122833.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6372750.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2614836.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13173912695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    905100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2654974305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     37056118.784530                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    199042399.530496                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1144125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7066030000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13414315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       811512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           811512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       811512                       # number of overall hits
system.cpu.icache.overall_hits::total          811512                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3437                       # number of overall misses
system.cpu.icache.overall_misses::total          3437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    150183125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150183125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150183125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150183125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       814949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       814949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       814949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       814949                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004217                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43695.992144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43695.992144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43695.992144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43695.992144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144832875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144832875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144832875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144832875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004217                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42139.329357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42139.329357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42139.329357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42139.329357                       # average overall mshr miss latency
system.cpu.icache.replacements                   3210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       811512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          811512                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150183125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150183125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       814949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       814949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43695.992144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43695.992144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144832875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144832875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42139.329357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42139.329357                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.858438                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1487211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            463.305607                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.858438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1633334                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1633334                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144466                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144466                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144466                       # number of overall hits
system.cpu.dcache.overall_hits::total          144466                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          666                       # number of overall misses
system.cpu.dcache.overall_misses::total           666                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52128625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52128625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52128625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52128625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145132                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145132                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145132                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004589                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004589                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78271.208709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78271.208709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78271.208709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78271.208709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          313                       # number of writebacks
system.cpu.dcache.writebacks::total               313                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3963                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3963                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39812000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39812000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8410625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8410625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003542                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003542                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77455.252918                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77455.252918                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77455.252918                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77455.252918                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2122.287409                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2122.287409                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    508                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79706.434316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79706.434316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          386                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          386                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27494875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27494875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8410625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8410625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003845                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003845                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79464.956647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79464.956647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21789.183938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21789.183938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22398125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22398125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76444.112628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76444.112628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3577                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3577                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12317125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12317125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73316.220238                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73316.220238                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       195869                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       195869                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2039581000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2039581000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10412.985210                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10412.985210                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44737                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44737                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       151132                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       151132                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1976298511                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1976298511                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13076.638376                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13076.638376                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           475.566618                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10540                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.589065                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   475.566618                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2147995                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2147995                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20480345000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20480537500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    289                       # Simulator instruction rate (inst/s)
host_mem_usage                                8641900                       # Number of bytes of host memory used
host_op_rate                                      297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25287.86                       # Real time elapsed on the host
host_tick_rate                                 661617                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7316844                       # Number of instructions simulated
sim_ops                                       7518820                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016731                       # Number of seconds simulated
sim_ticks                                 16730879375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.846208                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  232336                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               242405                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                445                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            243957                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3950                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4655                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                  275952                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11861                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          622                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1673849                       # Number of instructions committed
system.cpu.committedOps                       1710433                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.170385                       # CPI: cycles per instruction
system.cpu.discardedOps                         10645                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             941858                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             83836                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           434179                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1778967                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315419                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.numCycles                          5306745                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1170738     68.45%     68.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                    983      0.06%     68.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88023      5.15%     73.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                450688     26.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1710433                       # Class of committed instruction
system.cpu.quiesceCycles                     21462662                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3527778                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          778                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        399420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              146079                       # Transaction distribution
system.membus.trans_dist::ReadResp             149864                       # Transaction distribution
system.membus.trans_dist::WriteReq              53753                       # Transaction distribution
system.membus.trans_dist::WriteResp             53753                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          315                       # Transaction distribution
system.membus.trans_dist::WriteClean               59                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3406                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           348                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       195869                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        195869                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       393290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       401266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       391738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       391738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 803089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       219968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       219968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        68646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12535276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12535276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12823890                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            595601                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001340                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036579                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  594803     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     798      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              595601                       # Request fanout histogram
system.membus.reqLayer6.occupancy           933781261                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8112250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9662390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1549750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7300020                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          855409870                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17770000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       330928                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       330928                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6382                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       794624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       823296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       935264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8534                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12713984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13172736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14870338                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1549285250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1297663137                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    741808000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3917068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2937801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3917068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10771938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3917068                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2937801                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6854870                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3917068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6854870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6854870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17626808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2937801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6854870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9792671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2937801                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1010108                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3947910                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2937801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9792671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1010108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13740581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       145693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       145693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       382976                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       391738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12255232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12535276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       227747                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       227747    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       227747                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    479008875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    778628000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1921983853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11751205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27419479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1961154537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39170685                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39230454                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78401139                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1961154537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50981660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27419479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2039555676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21102592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19857408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4501504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       305152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2828288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35253616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1049774349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    176268081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1261296046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    603228544                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    583643201                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1186871745                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35253616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1653002892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    759911282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2448167791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       219968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       221440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       219968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       219968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3437                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3460                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13147426                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87981                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13235407                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13147426                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13147426                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13147426                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87981                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13235407                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9306112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9355628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3235200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       145408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              146187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          374                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50550                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    556223722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1010108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1889680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             559183280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1430648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11751205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    176268081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3917068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193367003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1430648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11810975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    732491803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3917068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1010108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1889680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            752550282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    191184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467516250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              267211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      146186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50550                       # Number of write requests accepted
system.mem_ctrls.readBursts                    146186                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50550                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3154                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4716839775                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  729410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8546242275                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32333.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58583.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        70                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135971                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                146185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50550                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    140                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.742602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.633790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.259743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          416      3.07%      3.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          445      3.28%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          229      1.69%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          173      1.28%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          233      1.72%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          191      1.41%     12.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          232      1.71%     14.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      1.49%     15.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11430     84.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13551                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     744.367347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1582.939524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           154     78.57%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.51%     79.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      1.02%     80.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.53%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      1.53%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.51%     84.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      7.65%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.51%     92.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      3.06%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      4.08%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     257.928571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.931750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    417.338951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     66.84%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      4.59%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      3.57%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.51%     75.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.53%     77.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.51%     77.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     22.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9336448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3235456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9355564                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3235200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       558.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    559.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16730908750                       # Total gap between requests
system.mem_ctrls.avgGap                      85042.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9286656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59769.721458529129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 555060842.401178359985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1010108.292649142328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1885854.251459511230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1503328.034124924801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11751205.396518494934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 176210702.015177249908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3917068.465506165288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       145408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          374                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1065735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8504038080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18421230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22717230                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  27192149190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3449343125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 293656358250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2677592125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53286.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58483.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69514.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46079.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  72706281.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1122833.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6372750.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2614836.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13173912695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    905100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2655166805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     37056118.784530                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    199042399.530496                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1144125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7066222500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13414315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       811527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           811527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       811527                       # number of overall hits
system.cpu.icache.overall_hits::total          811527                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3437                       # number of overall misses
system.cpu.icache.overall_misses::total          3437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    150226250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150226250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150226250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150226250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       814964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       814964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       814964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       814964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004217                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43708.539424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43708.539424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43708.539424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43708.539424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144874375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144874375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144874375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144874375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004217                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42151.403841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42151.403841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42151.403841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42151.403841                       # average overall mshr miss latency
system.cpu.icache.replacements                   3211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       811527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          811527                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150226250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150226250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       814964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       814964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43708.539424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43708.539424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144874375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144874375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42151.403841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42151.403841                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.858451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2428330                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3639                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            667.306952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.858451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1633365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1633365                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144470                       # number of overall hits
system.cpu.dcache.overall_hits::total          144470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          668                       # number of overall misses
system.cpu.dcache.overall_misses::total           668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52248625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52248625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52248625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52248625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145138                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145138                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145138                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145138                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78216.504491                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78216.504491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78216.504491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78216.504491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          315                       # number of writebacks
system.cpu.dcache.writebacks::total               315                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3963                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3963                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39929250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39929250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39929250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39929250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8410625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8410625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003555                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003555                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003555                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003555                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77382.267442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77382.267442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77382.267442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77382.267442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2122.287409                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2122.287409                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    510                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29850500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29850500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79601.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79601.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          386                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          386                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27612125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27612125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8410625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8410625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79345.186782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79345.186782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21789.183938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21789.183938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22398125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22398125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76444.112628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76444.112628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3577                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3577                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12317125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12317125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73316.220238                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73316.220238                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       195869                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       195869                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2039581000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2039581000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10412.985210                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10412.985210                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44737                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44737                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       151132                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       151132                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1976298511                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1976298511                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13076.638376                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13076.638376                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           475.566439                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              149277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            145.069971                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   475.566439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2148021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2148021                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20480537500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
