

================================================================
== Vivado HLS Report for 'dummy_proc_fe'
================================================================
* Date:           Mon May  4 11:14:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        neural_net_HLS
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.714 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2064|     2064| 20.640 us | 20.640 us |  2064|  2064|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2062|     2062|        16|          1|          1|  2048|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    596|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      3|    582|    567|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    102|    -|
|Register         |        0|      -|    392|     64|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      3|    974|   1329|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|      2|      6|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel_fmul_32ns_bkb_U1  |kernel_fmul_32ns_bkb  |        0|      3|  143|  140|    0|
    |kernel_fpext_32nsdEe_U3  |kernel_fpext_32nsdEe  |        0|      0|  100|   54|    0|
    |kernel_sitofp_32scud_U2  |kernel_sitofp_32scud  |        0|      0|  339|  373|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      3|  582|  567|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln581_fu_285_p2                 |     +    |      0|  0|   19|           5|          12|
    |i_fu_195_p2                         |     +    |      0|  0|   19|          12|           1|
    |F2_fu_263_p2                        |     -    |      0|  0|   19|          11|          12|
    |man_V_1_fu_251_p2                   |     -    |      0|  0|   61|           1|          54|
    |sub_ln581_fu_291_p2                 |     -    |      0|  0|   19|           4|          12|
    |and_ln581_fu_406_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_391_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln585_1_fu_423_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_417_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_440_p2                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state17_pp0_stage0_iter15  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_fu_351_p2                |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln13_fu_189_p2                 |   icmp   |      0|  0|   13|          12|          13|
    |icmp_ln571_fu_257_p2                |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_279_p2                |   icmp   |      0|  0|   11|           8|           1|
    |icmp_ln582_fu_297_p2                |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln585_fu_325_p2                |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_341_p2                |   icmp   |      0|  0|   11|           8|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |or_ln581_fu_429_p2                  |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_396_p2                  |    or    |      0|  0|    2|           1|           1|
    |or_ln603_1_fu_468_p2                |    or    |      0|  0|    2|           1|           1|
    |or_ln603_2_fu_482_p2                |    or    |      0|  0|    2|           1|           1|
    |or_ln603_fu_454_p2                  |    or    |      0|  0|    2|           1|           1|
    |man_V_2_fu_303_p3                   |  select  |      0|  0|   54|           1|          54|
    |select_ln588_fu_372_p3              |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_460_p3            |  select  |      0|  0|   16|           1|          16|
    |select_ln603_2_fu_474_p3            |  select  |      0|  0|   16|           1|          16|
    |select_ln603_3_fu_488_p3            |  select  |      0|  0|   16|           1|          16|
    |select_ln603_fu_446_p3              |  select  |      0|  0|   16|           1|          16|
    |sh_amt_fu_308_p3                    |  select  |      0|  0|   12|           1|          12|
    |shl_ln604_fu_380_p2                 |    shl   |      0|  0|   35|          16|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    |xor_ln571_fu_386_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_434_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_400_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_411_p2                 |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0|  596|         246|         344|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15  |   9|          2|    1|          2|
    |config_data_V_i_blk_n     |   9|          2|    1|          2|
    |config_data_V_o_blk_n     |   9|          2|    1|          2|
    |i_0_reg_154               |   9|          2|   12|         24|
    |in_r_blk_n                |   9|          2|    1|          2|
    |out_r_blk_n               |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 102|         22|   21|         44|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln581_reg_562         |  12|   0|   12|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_0_reg_154               |  12|   0|   12|          0|
    |icmp_ln13_reg_504         |   1|   0|    1|          0|
    |icmp_ln571_reg_549        |   1|   0|    1|          0|
    |icmp_ln581_reg_555        |   1|   0|    1|          0|
    |icmp_ln582_reg_572        |   1|   0|    1|          0|
    |in_read_reg_513           |  16|   0|   16|          0|
    |man_V_1_reg_544           |  54|   0|   54|          0|
    |p_Result_3_reg_534        |   1|   0|    1|          0|
    |p_Result_4_reg_539        |  52|   0|   54|          2|
    |select_ln603_3_reg_578    |  16|   0|   16|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |sub_ln581_reg_567         |  12|   0|   12|          0|
    |tmp_reg_523               |  32|   0|   32|          0|
    |v_assign_reg_528          |  32|   0|   32|          0|
    |icmp_ln13_reg_504         |  64|  32|    1|          0|
    |v_assign_reg_528          |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 392|  64|  299|          2|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_done                | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|start_out              | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|start_write            | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|config_data_V_dout     |  in |   16|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_empty_n  |  in |    1|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_read     | out |    1|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_din      | out |   16|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_full_n   |  in |    1|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_write    | out |    1|   ap_fifo  | config_data_V |    pointer   |
|in_r_dout              |  in |   16|   ap_fifo  |      in_r     |    pointer   |
|in_r_empty_n           |  in |    1|   ap_fifo  |      in_r     |    pointer   |
|in_r_read              | out |    1|   ap_fifo  |      in_r     |    pointer   |
|out_r_din              | out |   32|   ap_fifo  |     out_r     |    pointer   |
|out_r_full_n           |  in |    1|   ap_fifo  |     out_r     |    pointer   |
|out_r_write            | out |    1|   ap_fifo  |     out_r     |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

