==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:147:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 174.887 ; gain = 83.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 174.887 ; gain = 83.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:192).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:199).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 174.887 ; gain = 83.340
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 174.887 ; gain = 83.340
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (digitrec.cpp:16:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (digitrec.cpp:183) in function 'DigitRec' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (digitrec.cpp:91) in function 'DigitRec' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:156:1) in function 'DigitRec'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (digitrec.cpp:16) in function 'popcount' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'SET_KNN_SET' (digitrec.cpp:177) in function 'DigitRec' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'LANES' (digitrec.cpp:185) in function 'DigitRec' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'FIND_MAX_DIST' (digitrec.cpp:41) in function 'DigitRec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INIT_1' (digitrec.cpp:77) in function 'DigitRec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INIT_2' (digitrec.cpp:83) in function 'DigitRec' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'INSERTION_SORT_INNER' (digitrec.cpp:94) in function 'DigitRec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INSERT' (digitrec.cpp:100) in function 'DigitRec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VOTE' (digitrec.cpp:123) in function 'DigitRec' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'min_distance_list' (digitrec.cpp:65) automatically.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:155) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:162) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:171) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:205) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.0'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.1'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.2'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.3'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.4'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.5'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.6'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.7'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.8'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.9'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc18', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry19'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc18'
	 'Loop_4_proc'.
WARNING: [XFORM 203-124] Array  'test_set.V' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:183:67) to (digitrec.cpp:195:4) in function 'Loop_TEST_LOOP_proc18'... converting 79 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:91:54) to (digitrec.cpp:102:2) in function 'Loop_TEST_LOOP_proc18'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (digitrec.cpp:17:15)...252 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 174.887 ; gain = 83.340
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (digitrec.cpp:90:39) in function 'Loop_TEST_LOOP_proc18'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TEST_LOOP' (digitrec.cpp:171:49) in function 'Loop_TEST_LOOP_proc18' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_TEST_LOOP_proc18' to 'Loop_TEST_LOOP_proc1' (digitrec.cpp:30:23)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 232.973 ; gain = 141.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry3' to 'DigitRec_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry19' to 'DigitRec_entry19'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.687 seconds; current allocated memory: 181.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 181.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 181.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 181.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 181.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 181.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 181.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 182.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 184.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 186.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TEST_LOOP_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TEST_LOOP_proc1' (Loop: LANES_INSERTION_SORT_OUTER): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('label_list_addr_write_ln107', digitrec.cpp:107->digitrec.cpp:199->digitrec.cpp:140) of variable 'zext_ln96_3', digitrec.cpp:96->digitrec.cpp:199->digitrec.cpp:140 on array 'label_list', digitrec.cpp:68->digitrec.cpp:199->digitrec.cpp:140 and 'load' operation ('label_list_load_2', digitrec.cpp:104->digitrec.cpp:199->digitrec.cpp:140) on array 'label_list', digitrec.cpp:68->digitrec.cpp:199->digitrec.cpp:140.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('label_list_addr_write_ln107', digitrec.cpp:107->digitrec.cpp:199->digitrec.cpp:140) of variable 'zext_ln96_3', digitrec.cpp:96->digitrec.cpp:199->digitrec.cpp:140 on array 'label_list', digitrec.cpp:68->digitrec.cpp:199->digitrec.cpp:140 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'label_list'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'INCREMENT'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TEST_LOOP_proc1' (Loop: INCREMENT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vote_list_addr_18_write_ln116', digitrec.cpp:116->digitrec.cpp:199->digitrec.cpp:140) of variable 'add_ln116', digitrec.cpp:116->digitrec.cpp:199->digitrec.cpp:140 on array 'vote_list', digitrec.cpp:71->digitrec.cpp:199->digitrec.cpp:140 and 'load' operation ('vote_list_load_18', digitrec.cpp:116->digitrec.cpp:199->digitrec.cpp:140) on array 'vote_list', digitrec.cpp:71->digitrec.cpp:199->digitrec.cpp:140.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.848 seconds; current allocated memory: 188.523 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 191.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.763 seconds; current allocated memory: 194.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 194.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 194.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.542 seconds; current allocated memory: 196.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry3'.
INFO: [HLS 200-111]  Elapsed time: 1.488 seconds; current allocated memory: 199.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry19'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 199.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 200.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 200.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 204.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TEST_LOOP_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_TEST_LOOP_proc1_vote_list' to 'Loop_TEST_LOOP_prbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_TEST_LOOP_proc1_label_list' to 'Loop_TEST_LOOP_prcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_TEST_LOOP_proc1' is 7380 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TEST_LOOP_proc1'.
INFO: [HLS 200-111]  Elapsed time: 2.158 seconds; current allocated memory: 210.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.973 seconds; current allocated memory: 214.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_DigitRec_entry19_U0' to 'start_for_DigitReocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 215.962 MB.
INFO: [RTMG 210-278] Implementing memory 'Loop_TEST_LOOP_prbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_TEST_LOOP_prcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingeOg_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c1513_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'test_set_V_U(fifo_w256_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c1514_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DigitReocq_U(start_for_DigitReocq)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 388.914 ; gain = 297.367
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 38.515 seconds; peak allocated memory: 215.962 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:147:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.156 ; gain = 84.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.156 ; gain = 84.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:192).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:199).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.156 ; gain = 84.383
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.156 ; gain = 84.383
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:156:1) in function 'DigitRec'.
INFO: [HLS 200-489] Unrolling loop 'SET_KNN_SET' (digitrec.cpp:177) in function 'DigitRec' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'LANES' (digitrec.cpp:185) in function 'DigitRec' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'INIT_1' (digitrec.cpp:77) in function 'DigitRec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INIT_2' (digitrec.cpp:83) in function 'DigitRec' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'INSERTION_SORT_INNER' (digitrec.cpp:94) in function 'DigitRec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INSERT' (digitrec.cpp:100) in function 'DigitRec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VOTE' (digitrec.cpp:123) in function 'DigitRec' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (digitrec.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (digitrec.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vote_list' (digitrec.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:155) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:162) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:171) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:205) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.0'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.1'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.2'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.3'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.4'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.5'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.6'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.7'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.8'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.9'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc17', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry18'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc17'
	 'Loop_4_proc'.
WARNING: [XFORM 203-124] Array  'test_set.V' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:91:54) to (digitrec.cpp:91:48) in function 'Loop_TEST_LOOP_proc17'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 175.156 ; gain = 84.383
WARNING: [XFORM 203-631] Renaming function 'Loop_TEST_LOOP_proc17' to 'Loop_TEST_LOOP_proc1' (digitrec.cpp:30:61)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 254.211 ; gain = 163.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry3' to 'DigitRec_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry18' to 'DigitRec_entry18'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.121 seconds; current allocated memory: 196.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 196.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 197.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 197.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 197.251 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 197.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 197.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 197.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 197.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 197.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TEST_LOOP_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.63 seconds; current allocated memory: 205.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.763 seconds; current allocated memory: 242.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.133 seconds; current allocated memory: 242.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 242.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 242.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 243.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry18'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 243.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 243.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 244.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TEST_LOOP_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_32_32_1_1' to 'DigitRec_mux_32_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_104_32_1_1' to 'DigitRec_mux_104_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_164_32_1_1' to 'DigitRec_mux_164_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_104_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_164_eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_32_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TEST_LOOP_proc1'.
INFO: [HLS 200-111]  Elapsed time: 2.602 seconds; current allocated memory: 261.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.827 seconds; current allocated memory: 263.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_DigitRec_entry18_U0' to 'start_for_DigitRepcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 264.776 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingfYi_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c2386_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'test_set_V_U(fifo_w256_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c2387_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DigitRepcA_U(start_for_DigitRepcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 391.746 ; gain = 300.973
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 50.898 seconds; peak allocated memory: 264.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:147:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 176.020 ; gain = 85.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 176.020 ; gain = 85.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:192).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:199).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 176.020 ; gain = 85.852
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 176.020 ; gain = 85.852
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:156:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (digitrec.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (digitrec.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vote_list' (digitrec.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:155) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:162) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:171) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:205) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.0'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.1'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.2'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.3'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.4'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.5'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.6'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.7'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.8'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.9'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc17', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry18'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc17'
	 'Loop_4_proc'.
WARNING: [XFORM 203-124] Array  'test_set.V' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:94:55) to (digitrec.cpp:94:49) in function 'Loop_TEST_LOOP_proc17'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:41) to (digitrec.cpp:100:35) in function 'Loop_TEST_LOOP_proc17'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'Loop_TEST_LOOP_proc17' (digitrec.cpp:34->digitrec.cpp:192->digitrec.cpp:140) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 176.020 ; gain = 85.852
WARNING: [XFORM 203-631] Renaming function 'Loop_TEST_LOOP_proc17' to 'Loop_TEST_LOOP_proc1' (digitrec.cpp:16:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 223.098 ; gain = 132.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry3' to 'DigitRec_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry18' to 'DigitRec_entry18'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.951 seconds; current allocated memory: 170.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 170.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 170.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 170.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 170.506 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 170.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 170.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 170.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TEST_LOOP_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.069 seconds; current allocated memory: 172.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 179.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 180.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 180.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 180.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 181.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry18'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 181.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 181.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 181.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TEST_LOOP_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_12ns_15_19_seq_1' to 'DigitRec_urem_15ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1032_256_1_1' to 'DigitRec_mux_1032dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_32_32_1_1' to 'DigitRec_mux_32_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_104_32_1_1' to 'DigitRec_mux_104_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_17ns_15ns_32_1_1' to 'DigitRec_mul_mul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1032dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_104_fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_32_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TEST_LOOP_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 187.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.436 seconds; current allocated memory: 188.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_DigitRec_entry18_U0' to 'start_for_DigitRercU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 190.362 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DigitRec_urem_15ncud_div'
INFO: [RTMG 210-278] Implementing memory 'DigitRec_traininghbi_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c247_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'test_set_V_U(fifo_w256_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c248_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DigitRercU_U(start_for_DigitRercU)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 276.266 ; gain = 186.098
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 21.072 seconds; peak allocated memory: 190.362 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:147:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.695 ; gain = 84.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.695 ; gain = 84.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.695 ; gain = 84.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.695 ; gain = 84.934
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:156:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (digitrec.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (digitrec.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vote_list' (digitrec.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:155) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:162) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:171) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:205) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.0'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.1'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.2'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.3'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.4'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.5'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.6'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.7'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.8'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.9'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc26', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry27'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc26'
	 'Loop_4_proc'.
WARNING: [XFORM 203-124] Array  'test_set.V' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:94:55) to (digitrec.cpp:94:49) in function 'knn_vote'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:41) to (digitrec.cpp:100:35) in function 'knn_vote'... converting 22 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.695 ; gain = 84.934
WARNING: [XFORM 203-631] Renaming function 'Loop_TEST_LOOP_proc26' to 'Loop_TEST_LOOP_proc2' (digitrec.cpp:140:61)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 240.539 ; gain = 149.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry3' to 'DigitRec_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry27' to 'DigitRec_entry27'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.792 seconds; current allocated memory: 189.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 189.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 189.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 189.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 189.695 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 189.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 189.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 190.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 190.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 192.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 192.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 194.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TEST_LOOP_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 195.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 197.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 197.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 197.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 197.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 197.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 198.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry27'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 198.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 198.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 199.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_1_1_1' to 'DigitRec_mux_325_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_cud': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 204.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_32_32_1_1' to 'DigitRec_mux_32_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_104_32_1_1' to 'DigitRec_mux_104_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_104_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_32_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 206.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TEST_LOOP_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_32_1_1' to 'DigitRec_mux_325_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_12ns_15_19_seq_1' to 'DigitRec_urem_15ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1032_256_1_1' to 'DigitRec_mux_1032hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_15ns_17ns_32_1_1' to 'DigitRec_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1032hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_fYi': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TEST_LOOP_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 212.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 213.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_trainingpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_DigitRec_entry27_U0' to 'start_for_DigitRetde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 215.203 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DigitRec_urem_15ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingjbC_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c72_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'test_set_V_U(fifo_w256_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c73_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DigitRetde_U(start_for_DigitRetde)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 300.672 ; gain = 209.910
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 21.928 seconds; peak allocated memory: 215.203 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:151:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 174.930 ; gain = 83.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 174.930 ; gain = 83.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 174.930 ; gain = 83.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 174.930 ; gain = 83.402
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:160:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:159) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:166) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:175) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:209) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.0'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.1'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.2'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.3'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.4'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.5'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.6'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.7'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.8'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.9'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc26', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry27'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc26'
	 'Loop_4_proc'.
WARNING: [XFORM 203-124] Array  'test_set.V' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:98:55) to (digitrec.cpp:98:49) in function 'knn_vote'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 174.930 ; gain = 83.402
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:65) with offset 0, array 'label_list' (digitrec.cpp:68) with offset 3 and array 'vote_list' (digitrec.cpp:71) with offset 6 into array 'array3' horizontally.
WARNING: [XFORM 203-631] Renaming function 'Loop_TEST_LOOP_proc26' to 'Loop_TEST_LOOP_proc2' (digitrec.cpp:144:61)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 239.449 ; gain = 147.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry3' to 'DigitRec_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry27' to 'DigitRec_entry27'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.629 seconds; current allocated memory: 188.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 188.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 188.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 188.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 188.496 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 188.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 188.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 188.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 189.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 190.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 191.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 191.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TEST_LOOP_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 192.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 195.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 195.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 195.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 195.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 195.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 195.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry27'.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 196.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 196.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 196.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_1_1_1' to 'DigitRec_mux_325_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_cud': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 201.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 203.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TEST_LOOP_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_32_1_1' to 'DigitRec_mux_325_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_12ns_15_19_seq_1' to 'DigitRec_urem_15neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1032_256_1_1' to 'DigitRec_mux_1032fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_15ns_17ns_32_1_1' to 'DigitRec_mul_mul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1032fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TEST_LOOP_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 209.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 210.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_DigitRec_entry27_U0' to 'start_for_DigitRercU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 212.099 MB.
INFO: [RTMG 210-278] Implementing memory 'knn_vote_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DigitRec_urem_15neOg_div'
INFO: [RTMG 210-278] Implementing memory 'DigitRec_traininghbi_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c72_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'test_set_V_U(fifo_w256_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c73_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DigitRercU_U(start_for_DigitRercU)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 295.531 ; gain = 204.004
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 21.495 seconds; peak allocated memory: 212.099 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:151:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 176.059 ; gain = 85.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 176.059 ; gain = 85.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 176.059 ; gain = 85.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 176.059 ; gain = 85.922
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:163:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:162) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:169) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:178) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:212) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.0'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.1'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.2'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.3'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.4'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.5'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.6'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.7'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.8'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.9'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc26', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry27'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc26'
	 'Loop_4_proc'.
WARNING: [XFORM 203-124] Array  'test_set.V' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:98:55) to (digitrec.cpp:98:49) in function 'knn_vote'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 176.059 ; gain = 85.922
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:65) with offset 0, array 'label_list' (digitrec.cpp:68) with offset 3 and array 'vote_list' (digitrec.cpp:71) with offset 6 into array 'array3' horizontally.
ERROR: [XFORM 203-153] Cannot apply array mapping directives (digitrec.cpp:159:1, digitrec.cpp:160:1) with instance name 'array4': mixing streaming and non-streaming array.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:151:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.773 ; gain = 84.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.773 ; gain = 84.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 175.773 ; gain = 84.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.773 ; gain = 84.234
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:163:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:162) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:169) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:178) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:212) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc26', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry27'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc26'
	 'Loop_4_proc'.
WARNING: [XFORM 203-124] Array  'test_set.V' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:98:55) to (digitrec.cpp:98:49) in function 'knn_vote'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 175.773 ; gain = 84.234
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:65) with offset 0, array 'label_list' (digitrec.cpp:68) with offset 3 and array 'vote_list' (digitrec.cpp:71) with offset 6 into array 'array3' horizontally.
ERROR: [XFORM 203-153] Cannot apply array mapping directives (digitrec.cpp:159:1, digitrec.cpp:160:1) with instance name 'array4': mixing streaming and non-streaming array.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:152:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.738 ; gain = 85.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.738 ; gain = 85.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.738 ; gain = 85.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.738 ; gain = 85.777
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:163:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:162) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:169) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:178) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:212) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.0'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.1'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.2'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.3'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.4'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.5'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.6'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.7'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.8'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.9'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc26', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry27'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc26'
	 'Loop_4_proc'.
WARNING: [XFORM 203-124] Array  'test_set.V' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:98:55) to (digitrec.cpp:98:49) in function 'knn_vote'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.738 ; gain = 85.777
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:65) with offset 0, array 'label_list' (digitrec.cpp:68) with offset 3 and array 'vote_list' (digitrec.cpp:71) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:141) with offset 0 and array 'global_test_set.V' (digitrec.cpp:142) with offset 18000 into array 'array4' horizontally.
WARNING: [XFORM 203-631] Renaming function 'Loop_TEST_LOOP_proc26' to 'Loop_TEST_LOOP_proc2' (digitrec.cpp:144:61)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 239.738 ; gain = 149.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry3' to 'DigitRec_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry27' to 'DigitRec_entry27'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.69 seconds; current allocated memory: 188.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 188.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 188.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 188.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 188.513 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 188.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 188.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 188.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 189.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 190.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 191.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 191.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TEST_LOOP_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 192.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 195.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 195.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 195.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 195.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 195.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 195.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry27'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 196.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 196.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_1_1_1' to 'DigitRec_mux_325_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_cud': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 201.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 203.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TEST_LOOP_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_32_1_1' to 'DigitRec_mux_325_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_12ns_15_19_seq_1' to 'DigitRec_urem_15neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1032_256_1_1' to 'DigitRec_mux_1032fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_15ns_17ns_32_1_1' to 'DigitRec_mul_mul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1032fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TEST_LOOP_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 209.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 210.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'array4_i_address0' is changed to 'array4_i_address0_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'array4_i_ce0' is changed to 'array4_i_ce0_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'array4_i_q0' is changed to 'array4_i_q0_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'array4_t_address0' is changed to 'array4_t_address0_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'array4_t_ce0' is changed to 'array4_t_ce0_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'array4_t_q0' is changed to 'array4_t_q0_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_DigitRec_entry27_U0' to 'start_for_DigitRercU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 212.120 MB.
INFO: [RTMG 210-278] Implementing memory 'knn_vote_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DigitRec_urem_15neOg_div'
WARNING: [RTMG 210-274] Memory 'DigitRec_array4_memcore' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'DigitRec_array4_memcore_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_traininghbi_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c72_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'test_set_V_U(fifo_w256_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c73_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DigitRercU_U(start_for_DigitRercU)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'DigitRec_array4_memcore' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'DigitRec_array4_memcore_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'DigitRec_array4_memcore' is read-only, switch it to a ROM.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 303.527 ; gain = 213.566
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 22.452 seconds; peak allocated memory: 212.120 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.258 ; gain = 84.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.258 ; gain = 84.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.258 ; gain = 84.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
WARNING: [SYNCHK 200-23] digitrec.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.258 ; gain = 84.855
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:163:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:98:55) to (digitrec.cpp:98:49) in function 'knn_vote'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.258 ; gain = 84.855
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:65) with offset 0, array 'label_list' (digitrec.cpp:68) with offset 3 and array 'vote_list' (digitrec.cpp:71) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:141) with offset 0 and array 'global_test_set.V' (digitrec.cpp:142) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 181.441 ; gain = 91.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.155 seconds; current allocated memory: 130.406 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 132.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 132.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 133.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 134.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 136.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_1_1_1' to 'DigitRec_mux_325_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_cud': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 142.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 143.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_32_1_1' to 'DigitRec_mux_325_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_12ns_15_19_seq_1' to 'DigitRec_urem_15nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1032_256_1_1' to 'DigitRec_mux_1032pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_15ns_17ns_32_1_1' to 'DigitRec_mul_mul_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1032pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_ncg': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15nocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 150.365 MB.
INFO: [RTMG 210-278] Implementing memory 'knn_vote_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DigitRec_urem_15nocq_div'
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 230.457 ; gain = 140.055
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 17.719 seconds; peak allocated memory: 150.365 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.125 ; gain = 84.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.125 ; gain = 84.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:35).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:201).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:208).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.125 ; gain = 84.430
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.125 ; gain = 84.430
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:165:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:99:55) to (digitrec.cpp:99:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.125 ; gain = 84.430
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:66) with offset 0, array 'label_list' (digitrec.cpp:69) with offset 3 and array 'vote_list' (digitrec.cpp:72) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:142) with offset 0 and array 'global_test_set.V' (digitrec.cpp:143) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 175.125 ; gain = 84.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.712 seconds; current allocated memory: 114.755 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 121.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_12ns_15_19_seq_1' to 'DigitRec_urem_15nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1032_256_1_1' to 'DigitRec_mux_1032ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_17ns_15ns_32_1_1' to 'DigitRec_mul_mul_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1032ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 126.765 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DigitRec_urem_15nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 206.668 ; gain = 115.973
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 16.799 seconds; peak allocated memory: 126.765 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.945 ; gain = 85.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.945 ; gain = 85.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:202).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:209).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.945 ; gain = 85.262
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.945 ; gain = 85.262
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:166:1) in function 'DigitRec'.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.945 ; gain = 85.262
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 18000 into array 'array4' horizontally.
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'update_knn' is missing or was optimized away (digitrec.cpp:28:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 175.945 ; gain = 85.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.714 seconds; current allocated memory: 114.922 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 121.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_1' to 'DigitRec_mux_305_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_12ns_15_19_seq_1' to 'DigitRec_urem_15nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1032_256_1_1' to 'DigitRec_mux_1032ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_17ns_15ns_32_1_1' to 'DigitRec_mul_mul_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1032ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 126.800 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DigitRec_urem_15nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 207.566 ; gain = 116.883
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 16.603 seconds; peak allocated memory: 126.800 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.004 ; gain = 84.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.004 ; gain = 84.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:202).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:209).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.004 ; gain = 84.148
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.004 ; gain = 84.148
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:166:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.004 ; gain = 84.148
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 18000 into array 'array4' horizontally.
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'update_knn' is missing or was optimized away (digitrec.cpp:28:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.004 ; gain = 84.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.255 seconds; current allocated memory: 104.087 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 104.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 106.589 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 175.004 ; gain = 84.148
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.2 seconds; peak allocated memory: 106.589 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 174.980 ; gain = 84.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 174.980 ; gain = 84.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:202).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:209).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 174.980 ; gain = 84.391
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 174.980 ; gain = 84.391
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:166:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 174.980 ; gain = 84.391
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 174.980 ; gain = 84.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.249 seconds; current allocated memory: 103.937 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 104.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 106.586 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 179.863 ; gain = 89.273
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.111 seconds; peak allocated memory: 106.586 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 175.566 ; gain = 84.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 175.566 ; gain = 84.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:202).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:209).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.566 ; gain = 84.031
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.566 ; gain = 84.031
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:166:1) in function 'DigitRec'.
INFO: [XFORM 203-102] Automatically partitioning small array 'min_distance_list' (digitrec.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'label_list' (digitrec.cpp:70) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (digitrec.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (digitrec.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:106:41) to (digitrec.cpp:106:35) in function 'DigitRec'... converting 22 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 175.566 ; gain = 84.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.566 ; gain = 84.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.866 seconds; current allocated memory: 104.082 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 105.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_32_32_1_1' to 'DigitRec_mux_32_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_32_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 107.236 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_vote_list_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 180.008 ; gain = 88.473
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 12.917 seconds; peak allocated memory: 107.236 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.414 ; gain = 83.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.414 ; gain = 83.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:202).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:209).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.414 ; gain = 83.906
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.414 ; gain = 83.906
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:166:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.414 ; gain = 83.906
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 32 and array 'vote_list' (digitrec.cpp:73) with offset 38 into array 'array3' vertically.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 256 into array 'array4' vertically.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.414 ; gain = 83.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.36 seconds; current allocated memory: 103.843 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 104.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 106.465 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 180.480 ; gain = 88.973
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.221 seconds; peak allocated memory: 106.465 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.074 ; gain = 84.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.074 ; gain = 84.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.074 ; gain = 84.867
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.074 ; gain = 84.867
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.074 ; gain = 84.867
WARNING: [XFORM 203-152] Cannot apply array mapping directives (digitrec.cpp:162:1, digitrec.cpp:163:1, digitrec.cpp:164:1, digitrec.cpp:165:1) with instance name 'array4': array arguments cannot be merged with global/local variables.
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.074 ; gain = 84.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.373 seconds; current allocated memory: 103.927 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 104.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 106.552 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 179.867 ; gain = 89.660
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.347 seconds; peak allocated memory: 106.552 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.844 ; gain = 84.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.844 ; gain = 84.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.844 ; gain = 84.285
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.844 ; gain = 84.285
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.844 ; gain = 84.285
INFO: [XFORM 203-151] Mapping array 'training_set.V' with offset 0 and array 'test_set.V' with offset 18000 into array 'array5' horizontally.
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.844 ; gain = 84.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.353 seconds; current allocated memory: 103.971 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 105.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 106.591 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array5_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 180.605 ; gain = 89.047
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.185 seconds; peak allocated memory: 106.591 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.055 ; gain = 83.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.055 ; gain = 83.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.055 ; gain = 83.461
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.055 ; gain = 83.461
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.055 ; gain = 83.461
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.055 ; gain = 83.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.349 seconds; current allocated memory: 103.937 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 104.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 106.586 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 180.215 ; gain = 88.621
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.36 seconds; peak allocated memory: 106.586 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.781 ; gain = 85.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.781 ; gain = 85.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.781 ; gain = 85.699
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.781 ; gain = 85.699
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.781 ; gain = 85.699
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 18000 into array 'array4' horizontally.
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'update_knn' is missing or was optimized away (digitrec.cpp:28:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.781 ; gain = 85.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.387 seconds; current allocated memory: 104.087 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 104.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 106.589 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 175.781 ; gain = 85.699
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.277 seconds; peak allocated memory: 106.589 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.027 ; gain = 83.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.027 ; gain = 83.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.027 ; gain = 83.520
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.027 ; gain = 83.520
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.027 ; gain = 83.520
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.027 ; gain = 83.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.346 seconds; current allocated memory: 103.863 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 104.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 106.554 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 180.051 ; gain = 88.543
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.254 seconds; peak allocated memory: 106.554 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.176 ; gain = 83.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.176 ; gain = 83.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:36).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.176 ; gain = 83.629
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.176 ; gain = 83.629
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:100:55) to (digitrec.cpp:100:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.176 ; gain = 83.629
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:67) with offset 0, array 'label_list' (digitrec.cpp:70) with offset 3 and array 'vote_list' (digitrec.cpp:73) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:143) with offset 0 and array 'global_test_set.V' (digitrec.cpp:144) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.176 ; gain = 83.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.385 seconds; current allocated memory: 103.962 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 105.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 106.601 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 180.145 ; gain = 88.598
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.246 seconds; peak allocated memory: 106.601 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.004 ; gain = 83.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.004 ; gain = 83.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:35).
WARNING: [XFORM 203-604] Allocation directive (digitrec.cpp:203) on function 'update_knn'' (digitrec.cpp:26) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.004 ; gain = 83.508
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.004 ; gain = 83.508
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:167:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:99:55) to (digitrec.cpp:99:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.004 ; gain = 83.508
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:66) with offset 0, array 'label_list' (digitrec.cpp:69) with offset 3 and array 'vote_list' (digitrec.cpp:72) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:142) with offset 0 and array 'global_test_set.V' (digitrec.cpp:143) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.004 ; gain = 83.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.327 seconds; current allocated memory: 103.954 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 104.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 106.587 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 179.754 ; gain = 88.258
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.209 seconds; peak allocated memory: 106.587 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.813 ; gain = 85.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.813 ; gain = 85.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:35).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.813 ; gain = 85.641
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.813 ; gain = 85.641
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:99:55) to (digitrec.cpp:99:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.813 ; gain = 85.641
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:66) with offset 0, array 'label_list' (digitrec.cpp:69) with offset 3 and array 'vote_list' (digitrec.cpp:72) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:142) with offset 0, array 'global_test_set.V' (digitrec.cpp:143) with offset 18000 and array 'global_results' (digitrec.cpp:144) with offset 20000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.813 ; gain = 85.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.344 seconds; current allocated memory: 103.978 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 105.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 106.626 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 180.328 ; gain = 90.156
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.283 seconds; peak allocated memory: 106.626 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.730 ; gain = 85.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.730 ; gain = 85.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:35).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.730 ; gain = 85.539
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.730 ; gain = 85.539
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:99:55) to (digitrec.cpp:99:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.730 ; gain = 85.539
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:66) with offset 0, array 'label_list' (digitrec.cpp:69) with offset 3 and array 'vote_list' (digitrec.cpp:72) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:142) with offset 0 and array 'global_test_set.V' (digitrec.cpp:143) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.730 ; gain = 85.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
WARNING: [SYN 201-223] Checking resource limit in 'DigitRec': cannot find any callsite of 'DigitRec'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.275 seconds; current allocated memory: 103.962 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 105.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 106.599 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 180.723 ; gain = 90.531
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.143 seconds; peak allocated memory: 106.599 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.398 ; gain = 83.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.398 ; gain = 83.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:35).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:204).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.398 ; gain = 83.871
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.398 ; gain = 83.871
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:168:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:99:55) to (digitrec.cpp:99:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.398 ; gain = 83.871
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:66) with offset 0, array 'label_list' (digitrec.cpp:69) with offset 3 and array 'vote_list' (digitrec.cpp:72) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:142) with offset 0 and array 'global_test_set.V' (digitrec.cpp:143) with offset 18000 into array 'array4' horizontally.
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'func' is missing or was optimized away (digitrec.cpp:148:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.398 ; gain = 83.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.36 seconds; current allocated memory: 104.087 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 104.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 106.589 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 175.398 ; gain = 83.871
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.243 seconds; peak allocated memory: 106.589 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.563 ; gain = 83.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.563 ; gain = 83.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:35).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:203).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:210).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.563 ; gain = 83.977
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.563 ; gain = 83.977
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:167:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:99:55) to (digitrec.cpp:99:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.563 ; gain = 83.977
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:66) with offset 0, array 'label_list' (digitrec.cpp:69) with offset 3 and array 'vote_list' (digitrec.cpp:72) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:142) with offset 0 and array 'global_test_set.V' (digitrec.cpp:143) with offset 18000 into array 'array4' horizontally.
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'knn_vote' is missing or was optimized away (digitrec.cpp:62:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.563 ; gain = 83.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.417 seconds; current allocated memory: 104.087 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 104.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 106.589 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 175.563 ; gain = 83.977
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.373 seconds; peak allocated memory: 106.589 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: digitrec.cpp:151:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file digitrec.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.230 ; gain = 83.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 175.230 ; gain = 83.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 175.230 ; gain = 83.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:35) automatically.
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.230 ; gain = 83.711
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (digitrec.cpp:17:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (digitrec.cpp:193) in function 'DigitRec' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (digitrec.cpp:95) in function 'knn_vote' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (digitrec.cpp:27).
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:166:1) in function 'DigitRec'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (digitrec.cpp:17) in function 'popcount' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'SET_KNN_SET' (digitrec.cpp:187) in function 'DigitRec' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'LANES' (digitrec.cpp:195) in function 'DigitRec' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'INIT_1' (digitrec.cpp:81) in function 'knn_vote' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INIT_2' (digitrec.cpp:87) in function 'knn_vote' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'INSERTION_SORT_INNER' (digitrec.cpp:98) in function 'knn_vote' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INSERT' (digitrec.cpp:104) in function 'knn_vote' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VOTE' (digitrec.cpp:127) in function 'knn_vote' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'FIND_MAX_DIST' (digitrec.cpp:42) in function 'update_knn' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (digitrec.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (digitrec.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (digitrec.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vote_list' (digitrec.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'test_set.V' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (digitrec.cpp:165) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (digitrec.cpp:172) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_TEST_LOOP_proc' (digitrec.cpp:181) to a process function for dataflow in function 'DigitRec'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (digitrec.cpp:215) to a process function for dataflow in function 'DigitRec'.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_training_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_training_set.V' has read operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.0'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.1'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.2'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.3'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.4'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.5'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.6'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.7'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.8'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_set.V.9'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'global_test_set.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'global_test_set.V' has read operations in process function 'Loop_2_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'test_set.V'  should be updated in process function 'Loop_2_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'results'  should be updated in process function 'Loop_TEST_LOOP_proc27', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'global_results' should be updated in process function 'Loop_4_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'DigitRec', detected/extracted 5 process function(s): 
	 'DigitRec.entry28'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_TEST_LOOP_proc27'
	 'Loop_4_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:95:54) to (digitrec.cpp:95:48) in function 'knn_vote'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (digitrec.cpp:18:15)...252 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 175.230 ; gain = 83.711
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (digitrec.cpp:94:39) in function 'knn_vote'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TEST_LOOP' (digitrec.cpp:181:49) in function 'Loop_TEST_LOOP_proc27' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_TEST_LOOP_proc27' to 'Loop_TEST_LOOP_proc2' (digitrec.cpp:144:61)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 256.684 ; gain = 165.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry3' to 'DigitRec_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'DigitRec.entry28' to 'DigitRec_entry28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.158 seconds; current allocated memory: 204.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 204.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_entry28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 204.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 204.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 204.577 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 204.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 204.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 204.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 207.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 209.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_knn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 210.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 211.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INCREMENT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 212.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 213.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TEST_LOOP_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TEST_LOOP_proc2' (Loop: TRAINING_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret9', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn' and 'call' operation ('call_ret', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TEST_LOOP_proc2' (Loop: TRAINING_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret9', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn' and 'call' operation ('call_ret', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TEST_LOOP_proc2' (Loop: TRAINING_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret9', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn' and 'call' operation ('call_ret', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TEST_LOOP_proc2' (Loop: TRAINING_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret9', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn' and 'call' operation ('call_ret', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TEST_LOOP_proc2' (Loop: TRAINING_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret9', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn' and 'call' operation ('call_ret', digitrec.cpp:202->digitrec.cpp:144) to 'update_knn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 214.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 216.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 217.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 217.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 217.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 217.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 218.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_entry28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_entry28'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 218.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 218.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 219.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 223.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_305_32_1_0' to 'DigitRec_mux_305_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_325_1_1_0' to 'DigitRec_mux_325_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_325_cud': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 2.139 seconds; current allocated memory: 230.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_32_32_1_1' to 'DigitRec_mux_32_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_104_32_1_1' to 'DigitRec_mux_104_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_164_32_1_1' to 'DigitRec_mux_164_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_104_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_164_fYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_305_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_32_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 232.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TEST_LOOP_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TEST_LOOP_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 236.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.147 seconds; current allocated memory: 236.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_DigitRec_entry28_U0' to 'start_for_DigitReqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 238.594 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingg8j_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_training_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c1108_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'test_set_V_U(fifo_w256_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_test_c1109_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DigitReqcK_U(start_for_DigitReqcK)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 337.152 ; gain = 245.633
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 33.5 seconds; peak allocated memory: 238.594 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.109 ; gain = 83.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.109 ; gain = 83.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'popcount' into 'update_knn' (digitrec.cpp:35).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (digitrec.cpp:202).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (digitrec.cpp:209).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.109 ; gain = 83.582
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.109 ; gain = 83.582
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18000 for loop 'Loop-0' (digitrec.cpp:166:1) in function 'DigitRec'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:98:55) to (digitrec.cpp:98:49) in function 'DigitRec'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.109 ; gain = 83.582
INFO: [XFORM 203-151] Mapping array 'min_distance_list' (digitrec.cpp:65) with offset 0, array 'label_list' (digitrec.cpp:68) with offset 3 and array 'vote_list' (digitrec.cpp:71) with offset 6 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'global_training_set.V' (digitrec.cpp:141) with offset 0 and array 'global_test_set.V' (digitrec.cpp:142) with offset 18000 into array 'array4' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.109 ; gain = 83.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.321 seconds; current allocated memory: 103.937 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 104.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/array4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/num_test' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 106.586 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 180.105 ; gain = 88.578
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [HLS 200-112] Total elapsed time: 13.27 seconds; peak allocated memory: 106.586 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
