// Seed: 1879700645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5
    , id_26,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    output uwire id_11,
    output tri id_12,
    output wor id_13,
    output wand id_14,
    input supply0 id_15,
    input wor id_16,
    input wand id_17,
    output wire id_18,
    input tri1 id_19,
    input wand id_20,
    input uwire id_21,
    output wor id_22,
    input tri0 id_23,
    input tri1 id_24
);
  wire id_27, id_28;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26,
      id_26
  );
  always id_0 = 1'b0;
endmodule
