<html><body><samp><pre>
<!@TC:1572260686>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: COREI7-314

#Implementation: zadanie3

<a name=compilerReport1>$ Start of Compile</a>
#Mon Oct 28 12:04:46 2019

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1572260686> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1572260686> | Setting time resolution to ns
@N: : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\top_module.vhd:6:7:6:10:@N::@XP_MSG">top_module.vhd(6)</a><!@TM:1572260686> | Top entity is set to top.
File C:\isplever projects\zadanie3\clk_prescaler.vhd changed - recompiling
File C:\isplever projects\zadanie3\counter1.vhd changed - recompiling
File C:\isplever projects\zadanie3\top_module.vhd changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\clk_prescaler.vhd:27:18:27:26:@W:CD266:@XP_MSG">clk_prescaler.vhd(27)</a><!@TM:1572260686> | clk_slow is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
File C:\isplever projects\zadanie3\clk_prescaler.vhd changed - recompiling
File C:\isplever projects\zadanie3\counter1.vhd changed - recompiling
File C:\isplever projects\zadanie3\top_module.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\top_module.vhd:6:7:6:10:@N:CD630:@XP_MSG">top_module.vhd(6)</a><!@TM:1572260686> | Synthesizing work.top.top 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\counter1.vhd:7:7:7:14:@N:CD630:@XP_MSG">counter1.vhd(7)</a><!@TM:1572260686> | Synthesizing work.counter.seq 
Post processing for work.counter.seq
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\clk_prescaler.vhd:6:7:6:20:@N:CD630:@XP_MSG">clk_prescaler.vhd(6)</a><!@TM:1572260686> | Synthesizing work.clk_prescaler.prescaler 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\clk_prescaler.vhd:16:7:16:24:@W:CD638:@XP_MSG">clk_prescaler.vhd(16)</a><!@TM:1572260686> | Signal s_activeprescaler is undriven </font>
Post processing for work.clk_prescaler.prescaler
Post processing for work.top.top
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\counter1.vhd:10:8:10:17:@W:CL159:@XP_MSG">counter1.vhd(10)</a><!@TM:1572260686> | Input i_sigZero is unused</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 28 12:04:46 2019

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1572260688> | Running in 64-bit mode 
File C:\isplever projects\zadanie3\synwork\top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 28 12:04:48 2019

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1572260688> | Running in 64-bit mode. 
@N: : <a href="c:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\clk_prescaler.vhd:24:0:24:2:@N::@XP_MSG">clk_prescaler.vhd(24)</a><!@TM:1572260688> | Found counter in view:work.clk_prescaler(prescaler) inst counter[6:0]
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFF             16 uses
IBUF            8 uses
OBUF            11 uses
AND2            51 uses
INV             37 uses
XOR2            15 uses
OR2             3 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1572260688> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 28 12:04:48 2019

###########################################################]

</pre></samp></body></html>
