
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064d8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  08006598  08006598  00016598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006764  08006764  00020050  2**0
                  CONTENTS
  4 .ARM          00000000  08006764  08006764  00020050  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006764  08006764  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006764  08006764  00016764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006768  08006768  00016768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  0800676c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  20000050  080067bc  00020050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  080067bc  00020460  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015dbc  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002afe  00000000  00000000  00035e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001378  00000000  00000000  00038938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001278  00000000  00000000  00039cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000133ea  00000000  00000000  0003af28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c36  00000000  00000000  0004e312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074d17  00000000  00000000  00065f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dac5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004754  00000000  00000000  000dacb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000050 	.word	0x20000050
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006580 	.word	0x08006580

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000054 	.word	0x20000054
 8000104:	08006580 	.word	0x08006580

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <add_to_gpiobuf>:
int startupTimer = 0;
uint8_t PMT_ON = 1;
uint8_t ERPA_ON = 1;
uint8_t HK_ON = 1;

void add_to_gpiobuf(const char *str) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	int len = strlen(str);
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	0018      	movs	r0, r3
 800023c:	f7ff ff64 	bl	8000108 <strlen>
 8000240:	0003      	movs	r3, r0
 8000242:	60fb      	str	r3, [r7, #12]

	if (writeIndex + len < BUFFER_SIZE) {
 8000244:	4b0e      	ldr	r3, [pc, #56]	; (8000280 <add_to_gpiobuf+0x50>)
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	001a      	movs	r2, r3
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	18d3      	adds	r3, r2, r3
 800024e:	2b63      	cmp	r3, #99	; 0x63
 8000250:	dc11      	bgt.n	8000276 <add_to_gpiobuf+0x46>
		strncpy(&gpio_buf[writeIndex], str, len);
 8000252:	4b0b      	ldr	r3, [pc, #44]	; (8000280 <add_to_gpiobuf+0x50>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	001a      	movs	r2, r3
 8000258:	4b0a      	ldr	r3, [pc, #40]	; (8000284 <add_to_gpiobuf+0x54>)
 800025a:	18d3      	adds	r3, r2, r3
 800025c:	68fa      	ldr	r2, [r7, #12]
 800025e:	6879      	ldr	r1, [r7, #4]
 8000260:	0018      	movs	r0, r3
 8000262:	f006 f979 	bl	8006558 <strncpy>
		writeIndex += len;
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	b2da      	uxtb	r2, r3
 800026a:	4b05      	ldr	r3, [pc, #20]	; (8000280 <add_to_gpiobuf+0x50>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	18d3      	adds	r3, r2, r3
 8000270:	b2da      	uxtb	r2, r3
 8000272:	4b03      	ldr	r3, [pc, #12]	; (8000280 <add_to_gpiobuf+0x50>)
 8000274:	701a      	strb	r2, [r3, #0]
	}

}
 8000276:	46c0      	nop			; (mov r8, r8)
 8000278:	46bd      	mov	sp, r7
 800027a:	b004      	add	sp, #16
 800027c:	bd80      	pop	{r7, pc}
 800027e:	46c0      	nop			; (mov r8, r8)
 8000280:	20000390 	.word	0x20000390
 8000284:	2000032c 	.word	0x2000032c

08000288 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8000288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800028a:	b08b      	sub	sp, #44	; 0x2c
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]

	if (htim == &htim2) {
 8000290:	687a      	ldr	r2, [r7, #4]
 8000292:	4b64      	ldr	r3, [pc, #400]	; (8000424 <HAL_TIM_OC_DelayElapsedCallback+0x19c>)
 8000294:	429a      	cmp	r2, r3
 8000296:	d000      	beq.n	800029a <HAL_TIM_OC_DelayElapsedCallback+0x12>
 8000298:	e1db      	b.n	8000652 <HAL_TIM_OC_DelayElapsedCallback+0x3ca>
		if (!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8))) { //check pin state
 800029a:	2380      	movs	r3, #128	; 0x80
 800029c:	005a      	lsls	r2, r3, #1
 800029e:	2390      	movs	r3, #144	; 0x90
 80002a0:	05db      	lsls	r3, r3, #23
 80002a2:	0011      	movs	r1, r2
 80002a4:	0018      	movs	r0, r3
 80002a6:	f002 fcc5 	bl	8002c34 <HAL_GPIO_ReadPin>
 80002aa:	1e03      	subs	r3, r0, #0
 80002ac:	d000      	beq.n	80002b0 <HAL_TIM_OC_DelayElapsedCallback+0x28>
 80002ae:	e216      	b.n	80006de <HAL_TIM_OC_DelayElapsedCallback+0x456>
			 * Steps DAC
			 * +/- 0.5v Every 100ms
			 */

			/* Write to SPI (begin transfer?) */
			HAL_SPI_Transmit(&hspi1, (uint8_t*) &WRITE, 1, 1);
 80002b0:	495d      	ldr	r1, [pc, #372]	; (8000428 <HAL_TIM_OC_DelayElapsedCallback+0x1a0>)
 80002b2:	485e      	ldr	r0, [pc, #376]	; (800042c <HAL_TIM_OC_DelayElapsedCallback+0x1a4>)
 80002b4:	2301      	movs	r3, #1
 80002b6:	2201      	movs	r2, #1
 80002b8:	f003 fc42 	bl	8003b40 <HAL_SPI_Transmit>

			while (!(SPI1->SR))
 80002bc:	46c0      	nop			; (mov r8, r8)
 80002be:	4b5c      	ldr	r3, [pc, #368]	; (8000430 <HAL_TIM_OC_DelayElapsedCallback+0x1a8>)
 80002c0:	689b      	ldr	r3, [r3, #8]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d0fb      	beq.n	80002be <HAL_TIM_OC_DelayElapsedCallback+0x36>
				;

			raw = SPI1->DR;
 80002c6:	4b5a      	ldr	r3, [pc, #360]	; (8000430 <HAL_TIM_OC_DelayElapsedCallback+0x1a8>)
 80002c8:	68db      	ldr	r3, [r3, #12]
 80002ca:	001a      	movs	r2, r3
 80002cc:	4b59      	ldr	r3, [pc, #356]	; (8000434 <HAL_TIM_OC_DelayElapsedCallback+0x1ac>)
 80002ce:	601a      	str	r2, [r3, #0]

			DAC->DHR12R1 = DAC_OUT[step];
 80002d0:	4b59      	ldr	r3, [pc, #356]	; (8000438 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	0019      	movs	r1, r3
 80002d6:	4b59      	ldr	r3, [pc, #356]	; (800043c <HAL_TIM_OC_DelayElapsedCallback+0x1b4>)
 80002d8:	4a59      	ldr	r2, [pc, #356]	; (8000440 <HAL_TIM_OC_DelayElapsedCallback+0x1b8>)
 80002da:	0089      	lsls	r1, r1, #2
 80002dc:	588a      	ldr	r2, [r1, r2]
 80002de:	609a      	str	r2, [r3, #8]

			HAL_ADC_Start_DMA(&hadc, (uint32_t*) adcResultsDMA,
 80002e0:	2310      	movs	r3, #16
 80002e2:	001a      	movs	r2, r3
 80002e4:	4957      	ldr	r1, [pc, #348]	; (8000444 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>)
 80002e6:	4b58      	ldr	r3, [pc, #352]	; (8000448 <HAL_TIM_OC_DelayElapsedCallback+0x1c0>)
 80002e8:	0018      	movs	r0, r3
 80002ea:	f001 fcf5 	bl	8001cd8 <HAL_ADC_Start_DMA>
					adcChannelCount);
			uint16_t PA0 = adcResultsDMA[0]; //ADC_IN0, END_mon: entrance/collimator monitor
 80002ee:	2126      	movs	r1, #38	; 0x26
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	4a54      	ldr	r2, [pc, #336]	; (8000444 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>)
 80002f4:	8812      	ldrh	r2, [r2, #0]
 80002f6:	801a      	strh	r2, [r3, #0]
			uint16_t PA7 = adcResultsDMA[4]; //ADC_IN7, SWP_mon: Sweep voltage monitor
 80002f8:	2024      	movs	r0, #36	; 0x24
 80002fa:	183b      	adds	r3, r7, r0
 80002fc:	4a51      	ldr	r2, [pc, #324]	; (8000444 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>)
 80002fe:	8912      	ldrh	r2, [r2, #8]
 8000300:	801a      	strh	r2, [r3, #0]
			uint16_t PB0 = adcResultsDMA[5]; //ADC_IN8, TMP 1: Sweep temperature
 8000302:	2422      	movs	r4, #34	; 0x22
 8000304:	193b      	adds	r3, r7, r4
 8000306:	4a4f      	ldr	r2, [pc, #316]	; (8000444 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>)
 8000308:	8952      	ldrh	r2, [r2, #10]
 800030a:	801a      	strh	r2, [r3, #0]
			uint16_t PB1 = adcResultsDMA[6]; //ADC_IN9, TMP 2: feedbacks
 800030c:	2520      	movs	r5, #32
 800030e:	197b      	adds	r3, r7, r5
 8000310:	4a4c      	ldr	r2, [pc, #304]	; (8000444 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>)
 8000312:	8992      	ldrh	r2, [r2, #12]
 8000314:	801a      	strh	r2, [r3, #0]

			erpa_buf[0] = erpa_sync; // ERPA SYNC 0xAA MSB
 8000316:	22aa      	movs	r2, #170	; 0xaa
 8000318:	4b4c      	ldr	r3, [pc, #304]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 800031a:	701a      	strb	r2, [r3, #0]
			erpa_buf[1] = erpa_sync; // ERPA SYNC 0xAA LSB
 800031c:	22aa      	movs	r2, #170	; 0xaa
 800031e:	4b4b      	ldr	r3, [pc, #300]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000320:	705a      	strb	r2, [r3, #1]
			erpa_buf[2] = ((erpa_seq & 0xFF00) >> 8); // ERPA SEQ # MSB
 8000322:	4b4b      	ldr	r3, [pc, #300]	; (8000450 <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 8000324:	881b      	ldrh	r3, [r3, #0]
 8000326:	0a1b      	lsrs	r3, r3, #8
 8000328:	b29b      	uxth	r3, r3
 800032a:	b2da      	uxtb	r2, r3
 800032c:	4b47      	ldr	r3, [pc, #284]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 800032e:	709a      	strb	r2, [r3, #2]
			erpa_buf[3] = (erpa_seq & 0xFF); // ERPA SEQ # MSB
 8000330:	4b47      	ldr	r3, [pc, #284]	; (8000450 <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 8000332:	881b      	ldrh	r3, [r3, #0]
 8000334:	b2da      	uxtb	r2, r3
 8000336:	4b45      	ldr	r3, [pc, #276]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000338:	70da      	strb	r2, [r3, #3]
			erpa_buf[4] = ((raw & 0xFF00) >> 8); // ERPA eADC MSB
 800033a:	4b3e      	ldr	r3, [pc, #248]	; (8000434 <HAL_TIM_OC_DelayElapsedCallback+0x1ac>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	121b      	asrs	r3, r3, #8
 8000340:	b2da      	uxtb	r2, r3
 8000342:	4b42      	ldr	r3, [pc, #264]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000344:	711a      	strb	r2, [r3, #4]
			erpa_buf[5] = (raw & 0xFF); // ERPA eADC LSB
 8000346:	4b3b      	ldr	r3, [pc, #236]	; (8000434 <HAL_TIM_OC_DelayElapsedCallback+0x1ac>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	b2da      	uxtb	r2, r3
 800034c:	4b3f      	ldr	r3, [pc, #252]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 800034e:	715a      	strb	r2, [r3, #5]
			erpa_buf[6] = ((DAC_OUT[step] & 0xFF00) >> 8); //SWP Commanded MSB
 8000350:	4b39      	ldr	r3, [pc, #228]	; (8000438 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	001a      	movs	r2, r3
 8000356:	4b3a      	ldr	r3, [pc, #232]	; (8000440 <HAL_TIM_OC_DelayElapsedCallback+0x1b8>)
 8000358:	0092      	lsls	r2, r2, #2
 800035a:	58d3      	ldr	r3, [r2, r3]
 800035c:	0a1b      	lsrs	r3, r3, #8
 800035e:	b2da      	uxtb	r2, r3
 8000360:	4b3a      	ldr	r3, [pc, #232]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000362:	719a      	strb	r2, [r3, #6]
			erpa_buf[7] = (DAC_OUT[step] & 0xFF); //SWP Commanded LSB
 8000364:	4b34      	ldr	r3, [pc, #208]	; (8000438 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	001a      	movs	r2, r3
 800036a:	4b35      	ldr	r3, [pc, #212]	; (8000440 <HAL_TIM_OC_DelayElapsedCallback+0x1b8>)
 800036c:	0092      	lsls	r2, r2, #2
 800036e:	58d3      	ldr	r3, [r2, r3]
 8000370:	b2da      	uxtb	r2, r3
 8000372:	4b36      	ldr	r3, [pc, #216]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000374:	71da      	strb	r2, [r3, #7]
			erpa_buf[8] = ((PA7 & 0xFF00) >> 8); // SWP Monitored MSB
 8000376:	183b      	adds	r3, r7, r0
 8000378:	881b      	ldrh	r3, [r3, #0]
 800037a:	0a1b      	lsrs	r3, r3, #8
 800037c:	b29b      	uxth	r3, r3
 800037e:	b2da      	uxtb	r2, r3
 8000380:	4b32      	ldr	r3, [pc, #200]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000382:	721a      	strb	r2, [r3, #8]
			erpa_buf[9] = (PA7 & 0xFF); // SWP Monitored LSB
 8000384:	183b      	adds	r3, r7, r0
 8000386:	881b      	ldrh	r3, [r3, #0]
 8000388:	b2da      	uxtb	r2, r3
 800038a:	4b30      	ldr	r3, [pc, #192]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 800038c:	725a      	strb	r2, [r3, #9]
			erpa_buf[10] = ((PB0 & 0xFF00) >> 8); // TEMPURATURE 1 MSB
 800038e:	193b      	adds	r3, r7, r4
 8000390:	881b      	ldrh	r3, [r3, #0]
 8000392:	0a1b      	lsrs	r3, r3, #8
 8000394:	b29b      	uxth	r3, r3
 8000396:	b2da      	uxtb	r2, r3
 8000398:	4b2c      	ldr	r3, [pc, #176]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 800039a:	729a      	strb	r2, [r3, #10]
			erpa_buf[11] = (PB0 & 0xFF); // TEMPURATURE 1 LSB
 800039c:	193b      	adds	r3, r7, r4
 800039e:	881b      	ldrh	r3, [r3, #0]
 80003a0:	b2da      	uxtb	r2, r3
 80003a2:	4b2a      	ldr	r3, [pc, #168]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 80003a4:	72da      	strb	r2, [r3, #11]
			erpa_buf[12] = ((PB1 & 0xFF00) >> 8); // TEMPURATURE 2 MSB
 80003a6:	197b      	adds	r3, r7, r5
 80003a8:	881b      	ldrh	r3, [r3, #0]
 80003aa:	0a1b      	lsrs	r3, r3, #8
 80003ac:	b29b      	uxth	r3, r3
 80003ae:	b2da      	uxtb	r2, r3
 80003b0:	4b26      	ldr	r3, [pc, #152]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 80003b2:	731a      	strb	r2, [r3, #12]
			erpa_buf[13] = (PB1 & 0xFF); // TEMPURATURE 2 LSB
 80003b4:	197b      	adds	r3, r7, r5
 80003b6:	881b      	ldrh	r3, [r3, #0]
 80003b8:	b2da      	uxtb	r2, r3
 80003ba:	4b24      	ldr	r3, [pc, #144]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 80003bc:	735a      	strb	r2, [r3, #13]
			erpa_buf[14] = ((PA0 & 0xFF00) >> 8); // ENDmon MSB
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	881b      	ldrh	r3, [r3, #0]
 80003c2:	0a1b      	lsrs	r3, r3, #8
 80003c4:	b29b      	uxth	r3, r3
 80003c6:	b2da      	uxtb	r2, r3
 80003c8:	4b20      	ldr	r3, [pc, #128]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 80003ca:	739a      	strb	r2, [r3, #14]
			erpa_buf[15] = (PA0 & 0xFF); // ENDmon LSB
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	881b      	ldrh	r3, [r3, #0]
 80003d0:	b2da      	uxtb	r2, r3
 80003d2:	4b1e      	ldr	r3, [pc, #120]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 80003d4:	73da      	strb	r2, [r3, #15]

			erpa_seq++;
 80003d6:	4b1e      	ldr	r3, [pc, #120]	; (8000450 <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 80003d8:	881b      	ldrh	r3, [r3, #0]
 80003da:	3301      	adds	r3, #1
 80003dc:	b29a      	uxth	r2, r3
 80003de:	4b1c      	ldr	r3, [pc, #112]	; (8000450 <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 80003e0:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, erpa_buf, sizeof(erpa_buf), 100);
 80003e2:	491a      	ldr	r1, [pc, #104]	; (800044c <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 80003e4:	481b      	ldr	r0, [pc, #108]	; (8000454 <HAL_TIM_OC_DelayElapsedCallback+0x1cc>)
 80003e6:	2364      	movs	r3, #100	; 0x64
 80003e8:	2210      	movs	r2, #16
 80003ea:	f004 fedb 	bl	80051a4 <HAL_UART_Transmit>

			if (step == 5) {
 80003ee:	4b12      	ldr	r3, [pc, #72]	; (8000438 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b05      	cmp	r3, #5
 80003f4:	d103      	bne.n	80003fe <HAL_TIM_OC_DelayElapsedCallback+0x176>
				up = 0;
 80003f6:	4b18      	ldr	r3, [pc, #96]	; (8000458 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	601a      	str	r2, [r3, #0]
 80003fc:	e006      	b.n	800040c <HAL_TIM_OC_DelayElapsedCallback+0x184>
			} else if (step == 0) {
 80003fe:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d102      	bne.n	800040c <HAL_TIM_OC_DelayElapsedCallback+0x184>
				up = 1;
 8000406:	4b14      	ldr	r3, [pc, #80]	; (8000458 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 8000408:	2201      	movs	r2, #1
 800040a:	601a      	str	r2, [r3, #0]
			}

			up == 1 ? step++ : step--;
 800040c:	4b12      	ldr	r3, [pc, #72]	; (8000458 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	2b01      	cmp	r3, #1
 8000412:	d123      	bne.n	800045c <HAL_TIM_OC_DelayElapsedCallback+0x1d4>
 8000414:	4b08      	ldr	r3, [pc, #32]	; (8000438 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	3301      	adds	r3, #1
 800041a:	b2da      	uxtb	r2, r3
 800041c:	4b06      	ldr	r3, [pc, #24]	; (8000438 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 800041e:	701a      	strb	r2, [r3, #0]
 8000420:	e022      	b.n	8000468 <HAL_TIM_OC_DelayElapsedCallback+0x1e0>
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	20000260 	.word	0x20000260
 8000428:	08006668 	.word	0x08006668
 800042c:	20000150 	.word	0x20000150
 8000430:	40013000 	.word	0x40013000
 8000434:	2000041c 	.word	0x2000041c
 8000438:	20000418 	.word	0x20000418
 800043c:	40007400 	.word	0x40007400
 8000440:	20000024 	.word	0x20000024
 8000444:	200003f8 	.word	0x200003f8
 8000448:	2000006c 	.word	0x2000006c
 800044c:	20000420 	.word	0x20000420
 8000450:	20000430 	.word	0x20000430
 8000454:	200002a8 	.word	0x200002a8
 8000458:	2000003c 	.word	0x2000003c
 800045c:	4ba2      	ldr	r3, [pc, #648]	; (80006e8 <HAL_TIM_OC_DelayElapsedCallback+0x460>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	3b01      	subs	r3, #1
 8000462:	b2da      	uxtb	r2, r3
 8000464:	4ba0      	ldr	r3, [pc, #640]	; (80006e8 <HAL_TIM_OC_DelayElapsedCallback+0x460>)
 8000466:	701a      	strb	r2, [r3, #0]

			if (hk_counter == 5) {
 8000468:	4ba0      	ldr	r3, [pc, #640]	; (80006ec <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	2b05      	cmp	r3, #5
 800046e:	d000      	beq.n	8000472 <HAL_TIM_OC_DelayElapsedCallback+0x1ea>
 8000470:	e0e9      	b.n	8000646 <HAL_TIM_OC_DelayElapsedCallback+0x3be>
				HAL_ADC_Start_DMA(&hadc, (uint32_t*) adcResultsDMA,
 8000472:	2310      	movs	r3, #16
 8000474:	001a      	movs	r2, r3
 8000476:	499e      	ldr	r1, [pc, #632]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 8000478:	4b9e      	ldr	r3, [pc, #632]	; (80006f4 <HAL_TIM_OC_DelayElapsedCallback+0x46c>)
 800047a:	0018      	movs	r0, r3
 800047c:	f001 fc2c 	bl	8001cd8 <HAL_ADC_Start_DMA>
						adcChannelCount);

				uint16_t PA1 = adcResultsDMA[1]; //ADC_IN1, BUS_Vmon: instrument bus voltage monitor
 8000480:	211e      	movs	r1, #30
 8000482:	187b      	adds	r3, r7, r1
 8000484:	4a9a      	ldr	r2, [pc, #616]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 8000486:	8852      	ldrh	r2, [r2, #2]
 8000488:	801a      	strh	r2, [r3, #0]
				uint16_t PA2 = adcResultsDMA[2]; //ADC_IN2, BUS_Imon: instrument bus current monitor
 800048a:	201c      	movs	r0, #28
 800048c:	183b      	adds	r3, r7, r0
 800048e:	4a98      	ldr	r2, [pc, #608]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 8000490:	8892      	ldrh	r2, [r2, #4]
 8000492:	801a      	strh	r2, [r3, #0]
				uint16_t PA3 = adcResultsDMA[3]; //ADC_IN3, 5vref_mon: Accurate 5V for ADC monitor
 8000494:	241a      	movs	r4, #26
 8000496:	193b      	adds	r3, r7, r4
 8000498:	4a95      	ldr	r2, [pc, #596]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 800049a:	88d2      	ldrh	r2, [r2, #6]
 800049c:	801a      	strh	r2, [r3, #0]
				uint16_t PC0 = adcResultsDMA[7]; //ADC_IN10, 2v5_mon: power monitor
 800049e:	2518      	movs	r5, #24
 80004a0:	197b      	adds	r3, r7, r5
 80004a2:	4a93      	ldr	r2, [pc, #588]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 80004a4:	89d2      	ldrh	r2, [r2, #14]
 80004a6:	801a      	strh	r2, [r3, #0]
				uint16_t PC1 = adcResultsDMA[8]; //ADC_IN11, 3v3_mon: power monitor
 80004a8:	2616      	movs	r6, #22
 80004aa:	19bb      	adds	r3, r7, r6
 80004ac:	4a90      	ldr	r2, [pc, #576]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 80004ae:	8a12      	ldrh	r2, [r2, #16]
 80004b0:	801a      	strh	r2, [r3, #0]
				uint16_t PC2 = adcResultsDMA[9]; //ADC_IN12, 5v_mon: power monitor
 80004b2:	2314      	movs	r3, #20
 80004b4:	18fb      	adds	r3, r7, r3
 80004b6:	4a8e      	ldr	r2, [pc, #568]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 80004b8:	8a52      	ldrh	r2, [r2, #18]
 80004ba:	801a      	strh	r2, [r3, #0]
				uint16_t PC3 = adcResultsDMA[10]; //ADC_IN13, n3v3_mon: power monitor
 80004bc:	2212      	movs	r2, #18
 80004be:	18bb      	adds	r3, r7, r2
 80004c0:	4a8b      	ldr	r2, [pc, #556]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 80004c2:	8a92      	ldrh	r2, [r2, #20]
 80004c4:	801a      	strh	r2, [r3, #0]
				uint16_t PC4 = adcResultsDMA[11]; //ADC_IN14, n5v_mon: power monitor
 80004c6:	2310      	movs	r3, #16
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	4a89      	ldr	r2, [pc, #548]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 80004cc:	8ad2      	ldrh	r2, [r2, #22]
 80004ce:	801a      	strh	r2, [r3, #0]
				uint16_t PC5 = adcResultsDMA[12]; //ADC_IN15, 15v_mon: power monitor
 80004d0:	220e      	movs	r2, #14
 80004d2:	18bb      	adds	r3, r7, r2
 80004d4:	4a86      	ldr	r2, [pc, #536]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 80004d6:	8b12      	ldrh	r2, [r2, #24]
 80004d8:	801a      	strh	r2, [r3, #0]
				uint16_t MCU_TEMP = adcResultsDMA[13]; //(internally connected) ADC_IN16, VSENSE
 80004da:	230c      	movs	r3, #12
 80004dc:	18fb      	adds	r3, r7, r3
 80004de:	4a84      	ldr	r2, [pc, #528]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 80004e0:	8b52      	ldrh	r2, [r2, #26]
 80004e2:	801a      	strh	r2, [r3, #0]
				uint16_t MCU_VREF = adcResultsDMA[14]; //(internally connected) ADC_IN17, VREFINT
 80004e4:	220a      	movs	r2, #10
 80004e6:	18bb      	adds	r3, r7, r2
 80004e8:	4a81      	ldr	r2, [pc, #516]	; (80006f0 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 80004ea:	8b92      	ldrh	r2, [r2, #28]
 80004ec:	801a      	strh	r2, [r3, #0]

				hk_buf[0] = hk_sync; // HK SYNC 0xCC MSB
 80004ee:	22cc      	movs	r2, #204	; 0xcc
 80004f0:	4b81      	ldr	r3, [pc, #516]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80004f2:	701a      	strb	r2, [r3, #0]
				hk_buf[1] = hk_sync; // HK SYNC 0xCC LSB
 80004f4:	22cc      	movs	r2, #204	; 0xcc
 80004f6:	4b80      	ldr	r3, [pc, #512]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80004f8:	705a      	strb	r2, [r3, #1]
				hk_buf[2] = ((hk_seq & 0xFF00) >> 8); // HK SEQ # MSB
 80004fa:	4b80      	ldr	r3, [pc, #512]	; (80006fc <HAL_TIM_OC_DelayElapsedCallback+0x474>)
 80004fc:	881b      	ldrh	r3, [r3, #0]
 80004fe:	0a1b      	lsrs	r3, r3, #8
 8000500:	b29b      	uxth	r3, r3
 8000502:	b2da      	uxtb	r2, r3
 8000504:	4b7c      	ldr	r3, [pc, #496]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000506:	709a      	strb	r2, [r3, #2]
				hk_buf[3] = (hk_seq & 0xFF); // HK SEQ # LSB
 8000508:	4b7c      	ldr	r3, [pc, #496]	; (80006fc <HAL_TIM_OC_DelayElapsedCallback+0x474>)
 800050a:	881b      	ldrh	r3, [r3, #0]
 800050c:	b2da      	uxtb	r2, r3
 800050e:	4b7a      	ldr	r3, [pc, #488]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000510:	70da      	strb	r2, [r3, #3]
				hk_buf[4] = ((PA1 & 0xFF00) >> 8); // BUS_Vmon MSB
 8000512:	187b      	adds	r3, r7, r1
 8000514:	881b      	ldrh	r3, [r3, #0]
 8000516:	0a1b      	lsrs	r3, r3, #8
 8000518:	b29b      	uxth	r3, r3
 800051a:	b2da      	uxtb	r2, r3
 800051c:	4b76      	ldr	r3, [pc, #472]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 800051e:	711a      	strb	r2, [r3, #4]
				hk_buf[5] = (PA1 & 0xFF); // BUS_Vmon LSB
 8000520:	187b      	adds	r3, r7, r1
 8000522:	881b      	ldrh	r3, [r3, #0]
 8000524:	b2da      	uxtb	r2, r3
 8000526:	4b74      	ldr	r3, [pc, #464]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000528:	715a      	strb	r2, [r3, #5]
				hk_buf[6] = ((PA2 & 0xFF00) >> 8); // BUS_Imon MSB
 800052a:	183b      	adds	r3, r7, r0
 800052c:	881b      	ldrh	r3, [r3, #0]
 800052e:	0a1b      	lsrs	r3, r3, #8
 8000530:	b29b      	uxth	r3, r3
 8000532:	b2da      	uxtb	r2, r3
 8000534:	4b70      	ldr	r3, [pc, #448]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000536:	719a      	strb	r2, [r3, #6]
				hk_buf[7] = (PA2 & 0xFF); // BUS_Imon LSB
 8000538:	183b      	adds	r3, r7, r0
 800053a:	881b      	ldrh	r3, [r3, #0]
 800053c:	b2da      	uxtb	r2, r3
 800053e:	4b6e      	ldr	r3, [pc, #440]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000540:	71da      	strb	r2, [r3, #7]
				hk_buf[8] = ((PC0 & 0xFF00) >> 8); // 2.5v_mon MSB
 8000542:	197b      	adds	r3, r7, r5
 8000544:	881b      	ldrh	r3, [r3, #0]
 8000546:	0a1b      	lsrs	r3, r3, #8
 8000548:	b29b      	uxth	r3, r3
 800054a:	b2da      	uxtb	r2, r3
 800054c:	4b6a      	ldr	r3, [pc, #424]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 800054e:	721a      	strb	r2, [r3, #8]
				hk_buf[9] = (PC0 & 0xFF); // 2.5v_mon LSB
 8000550:	197b      	adds	r3, r7, r5
 8000552:	881b      	ldrh	r3, [r3, #0]
 8000554:	b2da      	uxtb	r2, r3
 8000556:	4b68      	ldr	r3, [pc, #416]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000558:	725a      	strb	r2, [r3, #9]
				hk_buf[10] = ((PC1 & 0xFF00) >> 8); // 3v3_mon MSB
 800055a:	19bb      	adds	r3, r7, r6
 800055c:	881b      	ldrh	r3, [r3, #0]
 800055e:	0a1b      	lsrs	r3, r3, #8
 8000560:	b29b      	uxth	r3, r3
 8000562:	b2da      	uxtb	r2, r3
 8000564:	4b64      	ldr	r3, [pc, #400]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000566:	729a      	strb	r2, [r3, #10]
				hk_buf[11] = (PC1 & 0xFF); // 3v3_mon LSB
 8000568:	19bb      	adds	r3, r7, r6
 800056a:	881b      	ldrh	r3, [r3, #0]
 800056c:	b2da      	uxtb	r2, r3
 800056e:	4b62      	ldr	r3, [pc, #392]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000570:	72da      	strb	r2, [r3, #11]
				hk_buf[12] = ((PC2 & 0xFF00) >> 8); // 5v_mon MSB
 8000572:	2114      	movs	r1, #20
 8000574:	187b      	adds	r3, r7, r1
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	0a1b      	lsrs	r3, r3, #8
 800057a:	b29b      	uxth	r3, r3
 800057c:	b2da      	uxtb	r2, r3
 800057e:	4b5e      	ldr	r3, [pc, #376]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000580:	731a      	strb	r2, [r3, #12]
				hk_buf[13] = (PC2 & 0xFF); // 5v_mon LSB
 8000582:	187b      	adds	r3, r7, r1
 8000584:	881b      	ldrh	r3, [r3, #0]
 8000586:	b2da      	uxtb	r2, r3
 8000588:	4b5b      	ldr	r3, [pc, #364]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 800058a:	735a      	strb	r2, [r3, #13]
				hk_buf[14] = ((PA3 & 0xFF00) >> 8); // 5vref_mon MSB
 800058c:	193b      	adds	r3, r7, r4
 800058e:	881b      	ldrh	r3, [r3, #0]
 8000590:	0a1b      	lsrs	r3, r3, #8
 8000592:	b29b      	uxth	r3, r3
 8000594:	b2da      	uxtb	r2, r3
 8000596:	4b58      	ldr	r3, [pc, #352]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000598:	739a      	strb	r2, [r3, #14]
				hk_buf[15] = (PA3 & 0xFF); // 5vref_mon LSB
 800059a:	193b      	adds	r3, r7, r4
 800059c:	881b      	ldrh	r3, [r3, #0]
 800059e:	b2da      	uxtb	r2, r3
 80005a0:	4b55      	ldr	r3, [pc, #340]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80005a2:	73da      	strb	r2, [r3, #15]
				hk_buf[16] = ((PC5 & 0xFF00) >> 8); // 15v_mon MSB
 80005a4:	200e      	movs	r0, #14
 80005a6:	183b      	adds	r3, r7, r0
 80005a8:	881b      	ldrh	r3, [r3, #0]
 80005aa:	0a1b      	lsrs	r3, r3, #8
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	b2da      	uxtb	r2, r3
 80005b0:	4b51      	ldr	r3, [pc, #324]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80005b2:	741a      	strb	r2, [r3, #16]
				hk_buf[17] = (PC5 & 0xFF); // 15v_mon LSB
 80005b4:	183b      	adds	r3, r7, r0
 80005b6:	881b      	ldrh	r3, [r3, #0]
 80005b8:	b2da      	uxtb	r2, r3
 80005ba:	4b4f      	ldr	r3, [pc, #316]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80005bc:	745a      	strb	r2, [r3, #17]
				hk_buf[18] = ((PC3 & 0xFF00) >> 8); // n3v3_mon MSB
 80005be:	2112      	movs	r1, #18
 80005c0:	187b      	adds	r3, r7, r1
 80005c2:	881b      	ldrh	r3, [r3, #0]
 80005c4:	0a1b      	lsrs	r3, r3, #8
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	4b4b      	ldr	r3, [pc, #300]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80005cc:	749a      	strb	r2, [r3, #18]
				hk_buf[19] = (PC3 & 0xFF); // n3v3_mon LSB
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	881b      	ldrh	r3, [r3, #0]
 80005d2:	b2da      	uxtb	r2, r3
 80005d4:	4b48      	ldr	r3, [pc, #288]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80005d6:	74da      	strb	r2, [r3, #19]
				hk_buf[20] = ((PC4 & 0xFF00) >> 8); // n5v_mon MSB
 80005d8:	2110      	movs	r1, #16
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	881b      	ldrh	r3, [r3, #0]
 80005de:	0a1b      	lsrs	r3, r3, #8
 80005e0:	b29b      	uxth	r3, r3
 80005e2:	b2da      	uxtb	r2, r3
 80005e4:	4b44      	ldr	r3, [pc, #272]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80005e6:	751a      	strb	r2, [r3, #20]
				hk_buf[21] = (PC4 & 0xFF); // n5v_mon LSB
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	881b      	ldrh	r3, [r3, #0]
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	4b42      	ldr	r3, [pc, #264]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 80005f0:	755a      	strb	r2, [r3, #21]
				hk_buf[22] = ((MCU_TEMP & 0xFF00) >> 8); // VSENSE MSB
 80005f2:	210c      	movs	r1, #12
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	881b      	ldrh	r3, [r3, #0]
 80005f8:	0a1b      	lsrs	r3, r3, #8
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	b2da      	uxtb	r2, r3
 80005fe:	4b3e      	ldr	r3, [pc, #248]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000600:	759a      	strb	r2, [r3, #22]
				hk_buf[23] = (MCU_TEMP & 0xFF); // VSENSE LSB
 8000602:	187b      	adds	r3, r7, r1
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	b2da      	uxtb	r2, r3
 8000608:	4b3b      	ldr	r3, [pc, #236]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 800060a:	75da      	strb	r2, [r3, #23]
				hk_buf[24] = ((MCU_VREF & 0xFF00) >> 8); // VREFINT MSB
 800060c:	210a      	movs	r1, #10
 800060e:	187b      	adds	r3, r7, r1
 8000610:	881b      	ldrh	r3, [r3, #0]
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	b29b      	uxth	r3, r3
 8000616:	b2da      	uxtb	r2, r3
 8000618:	4b37      	ldr	r3, [pc, #220]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 800061a:	761a      	strb	r2, [r3, #24]
				hk_buf[25] = (MCU_VREF & 0xFF); // VREFINT LSB
 800061c:	187b      	adds	r3, r7, r1
 800061e:	881b      	ldrh	r3, [r3, #0]
 8000620:	b2da      	uxtb	r2, r3
 8000622:	4b35      	ldr	r3, [pc, #212]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000624:	765a      	strb	r2, [r3, #25]

				HAL_UART_Transmit(&huart1, hk_buf, sizeof(hk_buf), 100);
 8000626:	4934      	ldr	r1, [pc, #208]	; (80006f8 <HAL_TIM_OC_DelayElapsedCallback+0x470>)
 8000628:	4835      	ldr	r0, [pc, #212]	; (8000700 <HAL_TIM_OC_DelayElapsedCallback+0x478>)
 800062a:	2364      	movs	r3, #100	; 0x64
 800062c:	221a      	movs	r2, #26
 800062e:	f004 fdb9 	bl	80051a4 <HAL_UART_Transmit>

				hk_counter = 1;
 8000632:	4b2e      	ldr	r3, [pc, #184]	; (80006ec <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8000634:	2201      	movs	r2, #1
 8000636:	601a      	str	r2, [r3, #0]

				hk_seq++;
 8000638:	4b30      	ldr	r3, [pc, #192]	; (80006fc <HAL_TIM_OC_DelayElapsedCallback+0x474>)
 800063a:	881b      	ldrh	r3, [r3, #0]
 800063c:	3301      	adds	r3, #1
 800063e:	b29a      	uxth	r2, r3
 8000640:	4b2e      	ldr	r3, [pc, #184]	; (80006fc <HAL_TIM_OC_DelayElapsedCallback+0x474>)
 8000642:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, pmt_buf, sizeof(pmt_buf), 100);
		}
	}

	/* Timer 3 also called but doesn't need to do anything on IT */
}
 8000644:	e04b      	b.n	80006de <HAL_TIM_OC_DelayElapsedCallback+0x456>
				hk_counter++;
 8000646:	4b29      	ldr	r3, [pc, #164]	; (80006ec <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	1c5a      	adds	r2, r3, #1
 800064c:	4b27      	ldr	r3, [pc, #156]	; (80006ec <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 800064e:	601a      	str	r2, [r3, #0]
}
 8000650:	e045      	b.n	80006de <HAL_TIM_OC_DelayElapsedCallback+0x456>
	} else if (htim == &htim1) {
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	4b2b      	ldr	r3, [pc, #172]	; (8000704 <HAL_TIM_OC_DelayElapsedCallback+0x47c>)
 8000656:	429a      	cmp	r2, r3
 8000658:	d141      	bne.n	80006de <HAL_TIM_OC_DelayElapsedCallback+0x456>
		if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))) { //check pin state
 800065a:	2380      	movs	r3, #128	; 0x80
 800065c:	011b      	lsls	r3, r3, #4
 800065e:	4a2a      	ldr	r2, [pc, #168]	; (8000708 <HAL_TIM_OC_DelayElapsedCallback+0x480>)
 8000660:	0019      	movs	r1, r3
 8000662:	0010      	movs	r0, r2
 8000664:	f002 fae6 	bl	8002c34 <HAL_GPIO_ReadPin>
 8000668:	1e03      	subs	r3, r0, #0
 800066a:	d138      	bne.n	80006de <HAL_TIM_OC_DelayElapsedCallback+0x456>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &WRITE, 1, 1);
 800066c:	4927      	ldr	r1, [pc, #156]	; (800070c <HAL_TIM_OC_DelayElapsedCallback+0x484>)
 800066e:	4828      	ldr	r0, [pc, #160]	; (8000710 <HAL_TIM_OC_DelayElapsedCallback+0x488>)
 8000670:	2301      	movs	r3, #1
 8000672:	2201      	movs	r2, #1
 8000674:	f003 fa64 	bl	8003b40 <HAL_SPI_Transmit>
			while (!(SPI2->SR))
 8000678:	46c0      	nop			; (mov r8, r8)
 800067a:	4b26      	ldr	r3, [pc, #152]	; (8000714 <HAL_TIM_OC_DelayElapsedCallback+0x48c>)
 800067c:	689b      	ldr	r3, [r3, #8]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d0fb      	beq.n	800067a <HAL_TIM_OC_DelayElapsedCallback+0x3f2>
			raw = SPI2->DR;
 8000682:	4b24      	ldr	r3, [pc, #144]	; (8000714 <HAL_TIM_OC_DelayElapsedCallback+0x48c>)
 8000684:	68db      	ldr	r3, [r3, #12]
 8000686:	001a      	movs	r2, r3
 8000688:	4b23      	ldr	r3, [pc, #140]	; (8000718 <HAL_TIM_OC_DelayElapsedCallback+0x490>)
 800068a:	601a      	str	r2, [r3, #0]
			pmt_buf[0] = pmt_sync;
 800068c:	22bb      	movs	r2, #187	; 0xbb
 800068e:	4b23      	ldr	r3, [pc, #140]	; (800071c <HAL_TIM_OC_DelayElapsedCallback+0x494>)
 8000690:	701a      	strb	r2, [r3, #0]
			pmt_buf[1] = pmt_sync;
 8000692:	22bb      	movs	r2, #187	; 0xbb
 8000694:	4b21      	ldr	r3, [pc, #132]	; (800071c <HAL_TIM_OC_DelayElapsedCallback+0x494>)
 8000696:	705a      	strb	r2, [r3, #1]
			pmt_buf[2] = ((pmt_seq & 0xFF00) >> 8);
 8000698:	4b21      	ldr	r3, [pc, #132]	; (8000720 <HAL_TIM_OC_DelayElapsedCallback+0x498>)
 800069a:	881b      	ldrh	r3, [r3, #0]
 800069c:	0a1b      	lsrs	r3, r3, #8
 800069e:	b29b      	uxth	r3, r3
 80006a0:	b2da      	uxtb	r2, r3
 80006a2:	4b1e      	ldr	r3, [pc, #120]	; (800071c <HAL_TIM_OC_DelayElapsedCallback+0x494>)
 80006a4:	709a      	strb	r2, [r3, #2]
			pmt_buf[3] = (pmt_seq & 0xFF);
 80006a6:	4b1e      	ldr	r3, [pc, #120]	; (8000720 <HAL_TIM_OC_DelayElapsedCallback+0x498>)
 80006a8:	881b      	ldrh	r3, [r3, #0]
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	4b1b      	ldr	r3, [pc, #108]	; (800071c <HAL_TIM_OC_DelayElapsedCallback+0x494>)
 80006ae:	70da      	strb	r2, [r3, #3]
			pmt_buf[4] = ((raw & 0xFF00) >> 8);
 80006b0:	4b19      	ldr	r3, [pc, #100]	; (8000718 <HAL_TIM_OC_DelayElapsedCallback+0x490>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	121b      	asrs	r3, r3, #8
 80006b6:	b2da      	uxtb	r2, r3
 80006b8:	4b18      	ldr	r3, [pc, #96]	; (800071c <HAL_TIM_OC_DelayElapsedCallback+0x494>)
 80006ba:	711a      	strb	r2, [r3, #4]
			pmt_buf[5] = (raw & 0xFF);
 80006bc:	4b16      	ldr	r3, [pc, #88]	; (8000718 <HAL_TIM_OC_DelayElapsedCallback+0x490>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4b16      	ldr	r3, [pc, #88]	; (800071c <HAL_TIM_OC_DelayElapsedCallback+0x494>)
 80006c4:	715a      	strb	r2, [r3, #5]
			pmt_seq++;
 80006c6:	4b16      	ldr	r3, [pc, #88]	; (8000720 <HAL_TIM_OC_DelayElapsedCallback+0x498>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	3301      	adds	r3, #1
 80006cc:	b29a      	uxth	r2, r3
 80006ce:	4b14      	ldr	r3, [pc, #80]	; (8000720 <HAL_TIM_OC_DelayElapsedCallback+0x498>)
 80006d0:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, pmt_buf, sizeof(pmt_buf), 100);
 80006d2:	4912      	ldr	r1, [pc, #72]	; (800071c <HAL_TIM_OC_DelayElapsedCallback+0x494>)
 80006d4:	480a      	ldr	r0, [pc, #40]	; (8000700 <HAL_TIM_OC_DelayElapsedCallback+0x478>)
 80006d6:	2364      	movs	r3, #100	; 0x64
 80006d8:	2206      	movs	r2, #6
 80006da:	f004 fd63 	bl	80051a4 <HAL_UART_Transmit>
}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b00b      	add	sp, #44	; 0x2c
 80006e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	20000418 	.word	0x20000418
 80006ec:	20000458 	.word	0x20000458
 80006f0:	200003f8 	.word	0x200003f8
 80006f4:	2000006c 	.word	0x2000006c
 80006f8:	2000043c 	.word	0x2000043c
 80006fc:	20000456 	.word	0x20000456
 8000700:	200002a8 	.word	0x200002a8
 8000704:	20000218 	.word	0x20000218
 8000708:	48000400 	.word	0x48000400
 800070c:	08006668 	.word	0x08006668
 8000710:	200001b4 	.word	0x200001b4
 8000714:	40003800 	.word	0x40003800
 8000718:	2000041c 	.word	0x2000041c
 800071c:	20000434 	.word	0x20000434
 8000720:	2000043a 	.word	0x2000043a

08000724 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]

	HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 800072c:	4956      	ldr	r1, [pc, #344]	; (8000888 <HAL_UART_RxCpltCallback+0x164>)
 800072e:	4b57      	ldr	r3, [pc, #348]	; (800088c <HAL_UART_RxCpltCallback+0x168>)
 8000730:	2201      	movs	r2, #1
 8000732:	0018      	movs	r0, r3
 8000734:	f004 fddf 	bl	80052f6 <HAL_UART_Receive_IT>
	writeIndex = 0;
 8000738:	4b55      	ldr	r3, [pc, #340]	; (8000890 <HAL_UART_RxCpltCallback+0x16c>)
 800073a:	2200      	movs	r2, #0
 800073c:	701a      	strb	r2, [r3, #0]
	char key = rx_buf[0];
 800073e:	2113      	movs	r1, #19
 8000740:	187b      	adds	r3, r7, r1
 8000742:	4a51      	ldr	r2, [pc, #324]	; (8000888 <HAL_UART_RxCpltCallback+0x164>)
 8000744:	7812      	ldrb	r2, [r2, #0]
 8000746:	701a      	strb	r2, [r3, #0]

	switch (key) {
 8000748:	187b      	adds	r3, r7, r1
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	3b31      	subs	r3, #49	; 0x31
 800074e:	2b37      	cmp	r3, #55	; 0x37
 8000750:	d85e      	bhi.n	8000810 <HAL_UART_RxCpltCallback+0xec>
 8000752:	009a      	lsls	r2, r3, #2
 8000754:	4b4f      	ldr	r3, [pc, #316]	; (8000894 <HAL_UART_RxCpltCallback+0x170>)
 8000756:	18d3      	adds	r3, r2, r3
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	469f      	mov	pc, r3
	case 'a': {
		HAL_GPIO_TogglePin(gpios[0].gpio, gpios[0].pin);
 800075c:	4b4e      	ldr	r3, [pc, #312]	; (8000898 <HAL_UART_RxCpltCallback+0x174>)
 800075e:	2220      	movs	r2, #32
 8000760:	0011      	movs	r1, r2
 8000762:	0018      	movs	r0, r3
 8000764:	f002 faa0 	bl	8002ca8 <HAL_GPIO_TogglePin>
		break;
 8000768:	e052      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>
	}
	case 'b': {
		HAL_GPIO_TogglePin(gpios[1].gpio, gpios[1].pin);
 800076a:	4b4b      	ldr	r3, [pc, #300]	; (8000898 <HAL_UART_RxCpltCallback+0x174>)
 800076c:	2240      	movs	r2, #64	; 0x40
 800076e:	0011      	movs	r1, r2
 8000770:	0018      	movs	r0, r3
 8000772:	f002 fa99 	bl	8002ca8 <HAL_GPIO_TogglePin>
		break;
 8000776:	e04b      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>

	}
	case 'c': {
		HAL_GPIO_TogglePin(gpios[2].gpio, gpios[2].pin);
 8000778:	4a48      	ldr	r2, [pc, #288]	; (800089c <HAL_UART_RxCpltCallback+0x178>)
 800077a:	2380      	movs	r3, #128	; 0x80
 800077c:	00db      	lsls	r3, r3, #3
 800077e:	0019      	movs	r1, r3
 8000780:	0010      	movs	r0, r2
 8000782:	f002 fa91 	bl	8002ca8 <HAL_GPIO_TogglePin>
		break;
 8000786:	e043      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>

	}
	case 'd': {
		HAL_GPIO_TogglePin(gpios[3].gpio, gpios[3].pin);
 8000788:	4a44      	ldr	r2, [pc, #272]	; (800089c <HAL_UART_RxCpltCallback+0x178>)
 800078a:	2380      	movs	r3, #128	; 0x80
 800078c:	019b      	lsls	r3, r3, #6
 800078e:	0019      	movs	r1, r3
 8000790:	0010      	movs	r0, r2
 8000792:	f002 fa89 	bl	8002ca8 <HAL_GPIO_TogglePin>
		break;
 8000796:	e03b      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>

	}
	case 'e': {
		HAL_GPIO_TogglePin(gpios[4].gpio, gpios[4].pin);
 8000798:	4b40      	ldr	r3, [pc, #256]	; (800089c <HAL_UART_RxCpltCallback+0x178>)
 800079a:	2280      	movs	r2, #128	; 0x80
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f002 fa82 	bl	8002ca8 <HAL_GPIO_TogglePin>
		break;
 80007a4:	e034      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>

	}
	case 'f': {
		HAL_GPIO_TogglePin(gpios[5].gpio, gpios[5].pin);
 80007a6:	4a3d      	ldr	r2, [pc, #244]	; (800089c <HAL_UART_RxCpltCallback+0x178>)
 80007a8:	2380      	movs	r3, #128	; 0x80
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	0019      	movs	r1, r3
 80007ae:	0010      	movs	r0, r2
 80007b0:	f002 fa7a 	bl	8002ca8 <HAL_GPIO_TogglePin>
		break;
 80007b4:	e02c      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>

	}
	case 'g': {
		HAL_GPIO_TogglePin(gpios[6].gpio, gpios[6].pin);
 80007b6:	4a39      	ldr	r2, [pc, #228]	; (800089c <HAL_UART_RxCpltCallback+0x178>)
 80007b8:	2380      	movs	r3, #128	; 0x80
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	0019      	movs	r1, r3
 80007be:	0010      	movs	r0, r2
 80007c0:	f002 fa72 	bl	8002ca8 <HAL_GPIO_TogglePin>
		break;
 80007c4:	e024      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>

	}
	case 'h': {
		HAL_GPIO_TogglePin(gpios[7].gpio, gpios[7].pin);
 80007c6:	4b35      	ldr	r3, [pc, #212]	; (800089c <HAL_UART_RxCpltCallback+0x178>)
 80007c8:	2240      	movs	r2, #64	; 0x40
 80007ca:	0011      	movs	r1, r2
 80007cc:	0018      	movs	r0, r3
 80007ce:	f002 fa6b 	bl	8002ca8 <HAL_GPIO_TogglePin>
		break;
 80007d2:	e01d      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>

	}
	case '1': {
		PMT_ON = (PMT_ON == 1) ? 0 : 1;
 80007d4:	4b32      	ldr	r3, [pc, #200]	; (80008a0 <HAL_UART_RxCpltCallback+0x17c>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	3b01      	subs	r3, #1
 80007da:	1e5a      	subs	r2, r3, #1
 80007dc:	4193      	sbcs	r3, r2
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	001a      	movs	r2, r3
 80007e2:	4b2f      	ldr	r3, [pc, #188]	; (80008a0 <HAL_UART_RxCpltCallback+0x17c>)
 80007e4:	701a      	strb	r2, [r3, #0]
		break;
 80007e6:	e013      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>
	}
	case '2': {
		ERPA_ON = (ERPA_ON == 1) ? 0 : 1;
 80007e8:	4b2e      	ldr	r3, [pc, #184]	; (80008a4 <HAL_UART_RxCpltCallback+0x180>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	3b01      	subs	r3, #1
 80007ee:	1e5a      	subs	r2, r3, #1
 80007f0:	4193      	sbcs	r3, r2
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	001a      	movs	r2, r3
 80007f6:	4b2b      	ldr	r3, [pc, #172]	; (80008a4 <HAL_UART_RxCpltCallback+0x180>)
 80007f8:	701a      	strb	r2, [r3, #0]
		break;
 80007fa:	e009      	b.n	8000810 <HAL_UART_RxCpltCallback+0xec>
	}
	case '3': {
		HK_ON = (HK_ON == 1) ? 0 : 1;
 80007fc:	4b2a      	ldr	r3, [pc, #168]	; (80008a8 <HAL_UART_RxCpltCallback+0x184>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	3b01      	subs	r3, #1
 8000802:	1e5a      	subs	r2, r3, #1
 8000804:	4193      	sbcs	r3, r2
 8000806:	b2db      	uxtb	r3, r3
 8000808:	001a      	movs	r2, r3
 800080a:	4b27      	ldr	r3, [pc, #156]	; (80008a8 <HAL_UART_RxCpltCallback+0x184>)
 800080c:	701a      	strb	r2, [r3, #0]
		break;
 800080e:	46c0      	nop			; (mov r8, r8)
	}
	}

	for (int i = 0; i < num_gpios; i++) {
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	e025      	b.n	8000862 <HAL_UART_RxCpltCallback+0x13e>
		const char *gpioStatus =
				(HAL_GPIO_ReadPin(gpios[i].gpio, gpios[i].pin) == GPIO_PIN_SET) ?
 8000816:	4b25      	ldr	r3, [pc, #148]	; (80008ac <HAL_UART_RxCpltCallback+0x188>)
 8000818:	697a      	ldr	r2, [r7, #20]
 800081a:	00d2      	lsls	r2, r2, #3
 800081c:	58d0      	ldr	r0, [r2, r3]
 800081e:	4a23      	ldr	r2, [pc, #140]	; (80008ac <HAL_UART_RxCpltCallback+0x188>)
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	00db      	lsls	r3, r3, #3
 8000824:	18d3      	adds	r3, r2, r3
 8000826:	3304      	adds	r3, #4
 8000828:	881b      	ldrh	r3, [r3, #0]
 800082a:	0019      	movs	r1, r3
 800082c:	f002 fa02 	bl	8002c34 <HAL_GPIO_ReadPin>
 8000830:	0003      	movs	r3, r0
		const char *gpioStatus =
 8000832:	2b01      	cmp	r3, #1
 8000834:	d101      	bne.n	800083a <HAL_UART_RxCpltCallback+0x116>
 8000836:	4b1e      	ldr	r3, [pc, #120]	; (80008b0 <HAL_UART_RxCpltCallback+0x18c>)
 8000838:	e000      	b.n	800083c <HAL_UART_RxCpltCallback+0x118>
 800083a:	4b1e      	ldr	r3, [pc, #120]	; (80008b4 <HAL_UART_RxCpltCallback+0x190>)
 800083c:	60fb      	str	r3, [r7, #12]
						": H" : ": L";

		// Add GPIO name and status to the output buffer
		add_to_gpiobuf(gpio_names[i]);
 800083e:	4b1e      	ldr	r3, [pc, #120]	; (80008b8 <HAL_UART_RxCpltCallback+0x194>)
 8000840:	697a      	ldr	r2, [r7, #20]
 8000842:	0092      	lsls	r2, r2, #2
 8000844:	58d3      	ldr	r3, [r2, r3]
 8000846:	0018      	movs	r0, r3
 8000848:	f7ff fcf2 	bl	8000230 <add_to_gpiobuf>
		add_to_gpiobuf(gpioStatus);
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	0018      	movs	r0, r3
 8000850:	f7ff fcee 	bl	8000230 <add_to_gpiobuf>
		add_to_gpiobuf("\r\n");
 8000854:	4b19      	ldr	r3, [pc, #100]	; (80008bc <HAL_UART_RxCpltCallback+0x198>)
 8000856:	0018      	movs	r0, r3
 8000858:	f7ff fcea 	bl	8000230 <add_to_gpiobuf>
	for (int i = 0; i < num_gpios; i++) {
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	3301      	adds	r3, #1
 8000860:	617b      	str	r3, [r7, #20]
 8000862:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <HAL_UART_RxCpltCallback+0x19c>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	697a      	ldr	r2, [r7, #20]
 8000868:	429a      	cmp	r2, r3
 800086a:	dbd4      	blt.n	8000816 <HAL_UART_RxCpltCallback+0xf2>
	}
	add_to_gpiobuf("\r\n");
 800086c:	4b13      	ldr	r3, [pc, #76]	; (80008bc <HAL_UART_RxCpltCallback+0x198>)
 800086e:	0018      	movs	r0, r3
 8000870:	f7ff fcde 	bl	8000230 <add_to_gpiobuf>
	// Proceed with sending data using RTS/CTS flow control

	// ...

	// Transmit the data
	HAL_UART_Transmit(&huart1, gpio_buf, sizeof(gpio_buf), 100);
 8000874:	4913      	ldr	r1, [pc, #76]	; (80008c4 <HAL_UART_RxCpltCallback+0x1a0>)
 8000876:	4805      	ldr	r0, [pc, #20]	; (800088c <HAL_UART_RxCpltCallback+0x168>)
 8000878:	2364      	movs	r3, #100	; 0x64
 800087a:	2264      	movs	r2, #100	; 0x64
 800087c:	f004 fc92 	bl	80051a4 <HAL_UART_Transmit>
}
 8000880:	46c0      	nop			; (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	b006      	add	sp, #24
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000394 	.word	0x20000394
 800088c:	200002a8 	.word	0x200002a8
 8000890:	20000390 	.word	0x20000390
 8000894:	0800666c 	.word	0x0800666c
 8000898:	48000400 	.word	0x48000400
 800089c:	48000800 	.word	0x48000800
 80008a0:	20000040 	.word	0x20000040
 80008a4:	20000041 	.word	0x20000041
 80008a8:	20000042 	.word	0x20000042
 80008ac:	08006628 	.word	0x08006628
 80008b0:	080065fc 	.word	0x080065fc
 80008b4:	08006600 	.word	0x08006600
 80008b8:	20000004 	.word	0x20000004
 80008bc:	08006604 	.word	0x08006604
 80008c0:	20000000 	.word	0x20000000
 80008c4:	2000032c 	.word	0x2000032c

080008c8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80008ce:	f001 f85f 	bl	8001990 <HAL_Init>
	int16_t val;
	float temp_c;
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80008d2:	f000 f835 	bl	8000940 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80008d6:	f000 fc39 	bl	800114c <MX_GPIO_Init>
	MX_DMA_Init();
 80008da:	f000 fc19 	bl	8001110 <MX_DMA_Init>
	MX_SPI2_Init();
 80008de:	f000 fa5d 	bl	8000d9c <MX_SPI2_Init>
	MX_TIM1_Init();
 80008e2:	f000 fa9b 	bl	8000e1c <MX_TIM1_Init>
	MX_TIM2_Init();
 80008e6:	f000 fb51 	bl	8000f8c <MX_TIM2_Init>
	MX_SPI1_Init();
 80008ea:	f000 fa17 	bl	8000d1c <MX_SPI1_Init>
	MX_USART1_UART_Init();
 80008ee:	f000 fbcf 	bl	8001090 <MX_USART1_UART_Init>
	MX_DAC1_Init();
 80008f2:	f000 f9a1 	bl	8000c38 <MX_DAC1_Init>
	MX_ADC_Init();
 80008f6:	f000 f88d 	bl	8000a14 <MX_ADC_Init>
	MX_I2C1_Init();
 80008fa:	f000 f9cf 	bl	8000c9c <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <main+0x64>)
 8000900:	2100      	movs	r1, #0
 8000902:	0018      	movs	r0, r3
 8000904:	f001 fdd7 	bl	80024b6 <HAL_DAC_Start>

	/* Start Timers with OC & Interrupt */
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <main+0x68>)
 800090a:	2100      	movs	r1, #0
 800090c:	0018      	movs	r0, r3
 800090e:	f003 fc8d 	bl	800422c <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000912:	4b08      	ldr	r3, [pc, #32]	; (8000934 <main+0x6c>)
 8000914:	210c      	movs	r1, #12
 8000916:	0018      	movs	r0, r3
 8000918:	f003 fc88 	bl	800422c <HAL_TIM_OC_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 800091c:	4906      	ldr	r1, [pc, #24]	; (8000938 <main+0x70>)
 800091e:	4b07      	ldr	r3, [pc, #28]	; (800093c <main+0x74>)
 8000920:	2201      	movs	r2, #1
 8000922:	0018      	movs	r0, r3
 8000924:	f004 fce7 	bl	80052f6 <HAL_UART_Receive_IT>
 8000928:	e7f8      	b.n	800091c <main+0x54>
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	200000f0 	.word	0x200000f0
 8000930:	20000218 	.word	0x20000218
 8000934:	20000260 	.word	0x20000260
 8000938:	20000394 	.word	0x20000394
 800093c:	200002a8 	.word	0x200002a8

08000940 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000940:	b590      	push	{r4, r7, lr}
 8000942:	b097      	sub	sp, #92	; 0x5c
 8000944:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000946:	2428      	movs	r4, #40	; 0x28
 8000948:	193b      	adds	r3, r7, r4
 800094a:	0018      	movs	r0, r3
 800094c:	2330      	movs	r3, #48	; 0x30
 800094e:	001a      	movs	r2, r3
 8000950:	2100      	movs	r1, #0
 8000952:	f005 fdf9 	bl	8006548 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000956:	2318      	movs	r3, #24
 8000958:	18fb      	adds	r3, r7, r3
 800095a:	0018      	movs	r0, r3
 800095c:	2310      	movs	r3, #16
 800095e:	001a      	movs	r2, r3
 8000960:	2100      	movs	r1, #0
 8000962:	f005 fdf1 	bl	8006548 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	0018      	movs	r0, r3
 800096a:	2314      	movs	r3, #20
 800096c:	001a      	movs	r2, r3
 800096e:	2100      	movs	r1, #0
 8000970:	f005 fdea 	bl	8006548 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000974:	0021      	movs	r1, r4
 8000976:	187b      	adds	r3, r7, r1
 8000978:	2212      	movs	r2, #18
 800097a:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_HSI14;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800097c:	187b      	adds	r3, r7, r1
 800097e:	2201      	movs	r2, #1
 8000980:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000982:	187b      	adds	r3, r7, r1
 8000984:	2201      	movs	r2, #1
 8000986:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2210      	movs	r2, #16
 800098c:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2210      	movs	r2, #16
 8000992:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2202      	movs	r2, #2
 8000998:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800099a:	187b      	adds	r3, r7, r1
 800099c:	2200      	movs	r2, #0
 800099e:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	22a0      	movs	r2, #160	; 0xa0
 80009a4:	0392      	lsls	r2, r2, #14
 80009a6:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	0018      	movs	r0, r3
 80009b2:	f002 fac3 	bl	8002f3c <HAL_RCC_OscConfig>
 80009b6:	1e03      	subs	r3, r0, #0
 80009b8:	d001      	beq.n	80009be <SystemClock_Config+0x7e>
		Error_Handler();
 80009ba:	f000 fc61 	bl	8001280 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80009be:	2118      	movs	r1, #24
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2207      	movs	r2, #7
 80009c4:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	2202      	movs	r2, #2
 80009ca:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2200      	movs	r2, #0
 80009d6:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2101      	movs	r1, #1
 80009dc:	0018      	movs	r0, r3
 80009de:	f002 fdc7 	bl	8003570 <HAL_RCC_ClockConfig>
 80009e2:	1e03      	subs	r3, r0, #0
 80009e4:	d001      	beq.n	80009ea <SystemClock_Config+0xaa>
		Error_Handler();
 80009e6:	f000 fc4b 	bl	8001280 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	2221      	movs	r2, #33	; 0x21
 80009ee:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	2203      	movs	r2, #3
 80009f4:	609a      	str	r2, [r3, #8]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	2200      	movs	r2, #0
 80009fa:	60da      	str	r2, [r3, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	0018      	movs	r0, r3
 8000a00:	f002 ff08 	bl	8003814 <HAL_RCCEx_PeriphCLKConfig>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d001      	beq.n	8000a0c <SystemClock_Config+0xcc>
		Error_Handler();
 8000a08:	f000 fc3a 	bl	8001280 <Error_Handler>
	}
}
 8000a0c:	46c0      	nop			; (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	b017      	add	sp, #92	; 0x5c
 8000a12:	bd90      	pop	{r4, r7, pc}

08000a14 <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	230c      	movs	r3, #12
 8000a20:	001a      	movs	r2, r3
 8000a22:	2100      	movs	r1, #0
 8000a24:	f005 fd90 	bl	8006548 <memset>

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 8000a28:	4b81      	ldr	r3, [pc, #516]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a2a:	4a82      	ldr	r2, [pc, #520]	; (8000c34 <MX_ADC_Init+0x220>)
 8000a2c:	601a      	str	r2, [r3, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a2e:	4b80      	ldr	r3, [pc, #512]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000a34:	4b7e      	ldr	r3, [pc, #504]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a3a:	4b7d      	ldr	r3, [pc, #500]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	60da      	str	r2, [r3, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000a40:	4b7b      	ldr	r3, [pc, #492]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	611a      	str	r2, [r3, #16]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a46:	4b7a      	ldr	r3, [pc, #488]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a48:	2204      	movs	r2, #4
 8000a4a:	615a      	str	r2, [r3, #20]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8000a4c:	4b78      	ldr	r3, [pc, #480]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	761a      	strb	r2, [r3, #24]
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000a52:	4b77      	ldr	r3, [pc, #476]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	765a      	strb	r2, [r3, #25]
	hadc.Init.ContinuousConvMode = DISABLE;
 8000a58:	4b75      	ldr	r3, [pc, #468]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	769a      	strb	r2, [r3, #26]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8000a5e:	4b74      	ldr	r3, [pc, #464]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	76da      	strb	r2, [r3, #27]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a64:	4b72      	ldr	r3, [pc, #456]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a66:	22c2      	movs	r2, #194	; 0xc2
 8000a68:	32ff      	adds	r2, #255	; 0xff
 8000a6a:	61da      	str	r2, [r3, #28]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a6c:	4b70      	ldr	r3, [pc, #448]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	621a      	str	r2, [r3, #32]
	hadc.Init.DMAContinuousRequests = DISABLE;
 8000a72:	4b6f      	ldr	r3, [pc, #444]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a74:	2224      	movs	r2, #36	; 0x24
 8000a76:	2100      	movs	r1, #0
 8000a78:	5499      	strb	r1, [r3, r2]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a7a:	4b6d      	ldr	r3, [pc, #436]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8000a80:	4b6b      	ldr	r3, [pc, #428]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000a82:	0018      	movs	r0, r3
 8000a84:	f000 ffe8 	bl	8001a58 <HAL_ADC_Init>
 8000a88:	1e03      	subs	r3, r0, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_ADC_Init+0x7c>
		Error_Handler();
 8000a8c:	f000 fbf8 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	2280      	movs	r2, #128	; 0x80
 8000a9a:	0152      	lsls	r2, r2, #5
 8000a9c:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	2280      	movs	r2, #128	; 0x80
 8000aa2:	0552      	lsls	r2, r2, #21
 8000aa4:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000aa6:	1d3a      	adds	r2, r7, #4
 8000aa8:	4b61      	ldr	r3, [pc, #388]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000aaa:	0011      	movs	r1, r2
 8000aac:	0018      	movs	r0, r3
 8000aae:	f001 f9ad 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000ab2:	1e03      	subs	r3, r0, #0
 8000ab4:	d001      	beq.n	8000aba <MX_ADC_Init+0xa6>
		Error_Handler();
 8000ab6:	f000 fbe3 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	2201      	movs	r2, #1
 8000abe:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000ac0:	1d3a      	adds	r2, r7, #4
 8000ac2:	4b5b      	ldr	r3, [pc, #364]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f001 f9a0 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC_Init+0xc0>
		Error_Handler();
 8000ad0:	f000 fbd6 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000ada:	1d3a      	adds	r2, r7, #4
 8000adc:	4b54      	ldr	r3, [pc, #336]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000ade:	0011      	movs	r1, r2
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f001 f993 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d001      	beq.n	8000aee <MX_ADC_Init+0xda>
		Error_Handler();
 8000aea:	f000 fbc9 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2203      	movs	r2, #3
 8000af2:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000af4:	1d3a      	adds	r2, r7, #4
 8000af6:	4b4e      	ldr	r3, [pc, #312]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000af8:	0011      	movs	r1, r2
 8000afa:	0018      	movs	r0, r3
 8000afc:	f001 f986 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d001      	beq.n	8000b08 <MX_ADC_Init+0xf4>
		Error_Handler();
 8000b04:	f000 fbbc 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	2205      	movs	r2, #5
 8000b0c:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000b0e:	1d3a      	adds	r2, r7, #4
 8000b10:	4b47      	ldr	r3, [pc, #284]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000b12:	0011      	movs	r1, r2
 8000b14:	0018      	movs	r0, r3
 8000b16:	f001 f979 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000b1a:	1e03      	subs	r3, r0, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_ADC_Init+0x10e>
		Error_Handler();
 8000b1e:	f000 fbaf 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2206      	movs	r2, #6
 8000b26:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000b28:	1d3a      	adds	r2, r7, #4
 8000b2a:	4b41      	ldr	r3, [pc, #260]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000b2c:	0011      	movs	r1, r2
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f001 f96c 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <MX_ADC_Init+0x128>
		Error_Handler();
 8000b38:	f000 fba2 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_7;
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	2207      	movs	r2, #7
 8000b40:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000b42:	1d3a      	adds	r2, r7, #4
 8000b44:	4b3a      	ldr	r3, [pc, #232]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000b46:	0011      	movs	r1, r2
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f001 f95f 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000b4e:	1e03      	subs	r3, r0, #0
 8000b50:	d001      	beq.n	8000b56 <MX_ADC_Init+0x142>
		Error_Handler();
 8000b52:	f000 fb95 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_8;
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	2208      	movs	r2, #8
 8000b5a:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000b5c:	1d3a      	adds	r2, r7, #4
 8000b5e:	4b34      	ldr	r3, [pc, #208]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000b60:	0011      	movs	r1, r2
 8000b62:	0018      	movs	r0, r3
 8000b64:	f001 f952 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000b68:	1e03      	subs	r3, r0, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_ADC_Init+0x15c>
		Error_Handler();
 8000b6c:	f000 fb88 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2209      	movs	r2, #9
 8000b74:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000b76:	1d3a      	adds	r2, r7, #4
 8000b78:	4b2d      	ldr	r3, [pc, #180]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000b7a:	0011      	movs	r1, r2
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f001 f945 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000b82:	1e03      	subs	r3, r0, #0
 8000b84:	d001      	beq.n	8000b8a <MX_ADC_Init+0x176>
		Error_Handler();
 8000b86:	f000 fb7b 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	220a      	movs	r2, #10
 8000b8e:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000b90:	1d3a      	adds	r2, r7, #4
 8000b92:	4b27      	ldr	r3, [pc, #156]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000b94:	0011      	movs	r1, r2
 8000b96:	0018      	movs	r0, r3
 8000b98:	f001 f938 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_ADC_Init+0x190>
		Error_Handler();
 8000ba0:	f000 fb6e 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_11;
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	220b      	movs	r2, #11
 8000ba8:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000baa:	1d3a      	adds	r2, r7, #4
 8000bac:	4b20      	ldr	r3, [pc, #128]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000bae:	0011      	movs	r1, r2
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f001 f92b 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000bb6:	1e03      	subs	r3, r0, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_ADC_Init+0x1aa>
		Error_Handler();
 8000bba:	f000 fb61 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	220c      	movs	r2, #12
 8000bc2:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000bc4:	1d3a      	adds	r2, r7, #4
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000bc8:	0011      	movs	r1, r2
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f001 f91e 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000bd0:	1e03      	subs	r3, r0, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_ADC_Init+0x1c4>
		Error_Handler();
 8000bd4:	f000 fb54 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	220d      	movs	r2, #13
 8000bdc:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000bde:	1d3a      	adds	r2, r7, #4
 8000be0:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f001 f911 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000bea:	1e03      	subs	r3, r0, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC_Init+0x1de>
		Error_Handler();
 8000bee:	f000 fb47 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 8000bf2:	1d3b      	adds	r3, r7, #4
 8000bf4:	220e      	movs	r2, #14
 8000bf6:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000bf8:	1d3a      	adds	r2, r7, #4
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000bfc:	0011      	movs	r1, r2
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f001 f904 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000c04:	1e03      	subs	r3, r0, #0
 8000c06:	d001      	beq.n	8000c0c <MX_ADC_Init+0x1f8>
		Error_Handler();
 8000c08:	f000 fb3a 	bl	8001280 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_15;
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	220f      	movs	r2, #15
 8000c10:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000c12:	1d3a      	adds	r2, r7, #4
 8000c14:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <MX_ADC_Init+0x21c>)
 8000c16:	0011      	movs	r1, r2
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f001 f8f7 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000c1e:	1e03      	subs	r3, r0, #0
 8000c20:	d001      	beq.n	8000c26 <MX_ADC_Init+0x212>
		Error_Handler();
 8000c22:	f000 fb2d 	bl	8001280 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	b004      	add	sp, #16
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	2000006c 	.word	0x2000006c
 8000c34:	40012400 	.word	0x40012400

08000c38 <MX_DAC1_Init>:
/**
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC1_Init 0 */
	step = 0;
 8000c3e:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <MX_DAC1_Init+0x58>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	701a      	strb	r2, [r3, #0]
	/* USER CODE END DAC1_Init 0 */

	DAC_ChannelConfTypeDef sConfig = { 0 };
 8000c44:	003b      	movs	r3, r7
 8000c46:	0018      	movs	r0, r3
 8000c48:	2308      	movs	r3, #8
 8000c4a:	001a      	movs	r2, r3
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	f005 fc7b 	bl	8006548 <memset>

	/* USER CODE END DAC1_Init 1 */

	/** DAC Initialization
	 */
	hdac1.Instance = DAC;
 8000c52:	4b10      	ldr	r3, [pc, #64]	; (8000c94 <MX_DAC1_Init+0x5c>)
 8000c54:	4a10      	ldr	r2, [pc, #64]	; (8000c98 <MX_DAC1_Init+0x60>)
 8000c56:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK) {
 8000c58:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <MX_DAC1_Init+0x5c>)
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f001 fbca 	bl	80023f4 <HAL_DAC_Init>
 8000c60:	1e03      	subs	r3, r0, #0
 8000c62:	d001      	beq.n	8000c68 <MX_DAC1_Init+0x30>
		Error_Handler();
 8000c64:	f000 fb0c 	bl	8001280 <Error_Handler>
	}

	/** DAC channel OUT1 config
	 */
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000c68:	003b      	movs	r3, r7
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000c6e:	003b      	movs	r3, r7
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8000c74:	0039      	movs	r1, r7
 8000c76:	4b07      	ldr	r3, [pc, #28]	; (8000c94 <MX_DAC1_Init+0x5c>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f001 fbdd 	bl	800243a <HAL_DAC_ConfigChannel>
 8000c80:	1e03      	subs	r3, r0, #0
 8000c82:	d001      	beq.n	8000c88 <MX_DAC1_Init+0x50>
		Error_Handler();
 8000c84:	f000 fafc 	bl	8001280 <Error_Handler>
	}
	/* USER CODE BEGIN DAC1_Init 2 */

	/* USER CODE END DAC1_Init 2 */

}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b002      	add	sp, #8
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000418 	.word	0x20000418
 8000c94:	200000f0 	.word	0x200000f0
 8000c98:	40007400 	.word	0x40007400

08000c9c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000ca0:	4b1b      	ldr	r3, [pc, #108]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000ca2:	4a1c      	ldr	r2, [pc, #112]	; (8000d14 <MX_I2C1_Init+0x78>)
 8000ca4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 8000ca6:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000ca8:	4a1b      	ldr	r2, [pc, #108]	; (8000d18 <MX_I2C1_Init+0x7c>)
 8000caa:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000cac:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cb2:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cb8:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000cbe:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cc4:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cd0:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f002 f801 	bl	8002ce0 <HAL_I2C_Init>
 8000cde:	1e03      	subs	r3, r0, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8000ce2:	f000 facd 	bl	8001280 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8000ce6:	4b0a      	ldr	r3, [pc, #40]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000ce8:	2100      	movs	r1, #0
 8000cea:	0018      	movs	r0, r3
 8000cec:	f002 f88e 	bl	8002e0c <HAL_I2CEx_ConfigAnalogFilter>
 8000cf0:	1e03      	subs	r3, r0, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8000cf4:	f000 fac4 	bl	8001280 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8000cf8:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <MX_I2C1_Init+0x74>)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	f002 f8d1 	bl	8002ea4 <HAL_I2CEx_ConfigDigitalFilter>
 8000d02:	1e03      	subs	r3, r0, #0
 8000d04:	d001      	beq.n	8000d0a <MX_I2C1_Init+0x6e>
		Error_Handler();
 8000d06:	f000 fabb 	bl	8001280 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	20000104 	.word	0x20000104
 8000d14:	40005400 	.word	0x40005400
 8000d18:	2000090e 	.word	0x2000090e

08000d1c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000d20:	4b1c      	ldr	r3, [pc, #112]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d22:	4a1d      	ldr	r2, [pc, #116]	; (8000d98 <MX_SPI1_Init+0x7c>)
 8000d24:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d26:	4b1b      	ldr	r3, [pc, #108]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d28:	2282      	movs	r2, #130	; 0x82
 8000d2a:	0052      	lsls	r2, r2, #1
 8000d2c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000d2e:	4b19      	ldr	r3, [pc, #100]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	00d2      	lsls	r2, r2, #3
 8000d34:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000d36:	4b17      	ldr	r3, [pc, #92]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d38:	22f0      	movs	r2, #240	; 0xf0
 8000d3a:	0112      	lsls	r2, r2, #4
 8000d3c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d3e:	4b15      	ldr	r3, [pc, #84]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d44:	4b13      	ldr	r3, [pc, #76]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d4a:	4b12      	ldr	r3, [pc, #72]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d4c:	2280      	movs	r2, #128	; 0x80
 8000d4e:	0092      	lsls	r2, r2, #2
 8000d50:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d52:	4b10      	ldr	r3, [pc, #64]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d54:	2218      	movs	r2, #24
 8000d56:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d58:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d5e:	4b0d      	ldr	r3, [pc, #52]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d64:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d6c:	2207      	movs	r2, #7
 8000d6e:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d70:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d76:	4b07      	ldr	r3, [pc, #28]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d78:	2208      	movs	r2, #8
 8000d7a:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000d7c:	4b05      	ldr	r3, [pc, #20]	; (8000d94 <MX_SPI1_Init+0x78>)
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f002 fe26 	bl	80039d0 <HAL_SPI_Init>
 8000d84:	1e03      	subs	r3, r0, #0
 8000d86:	d001      	beq.n	8000d8c <MX_SPI1_Init+0x70>
		Error_Handler();
 8000d88:	f000 fa7a 	bl	8001280 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000d8c:	46c0      	nop			; (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	20000150 	.word	0x20000150
 8000d98:	40013000 	.word	0x40013000

08000d9c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000da0:	4b1c      	ldr	r3, [pc, #112]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000da2:	4a1d      	ldr	r2, [pc, #116]	; (8000e18 <MX_SPI2_Init+0x7c>)
 8000da4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000da6:	4b1b      	ldr	r3, [pc, #108]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000da8:	2282      	movs	r2, #130	; 0x82
 8000daa:	0052      	lsls	r2, r2, #1
 8000dac:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000dae:	4b19      	ldr	r3, [pc, #100]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000db0:	2280      	movs	r2, #128	; 0x80
 8000db2:	00d2      	lsls	r2, r2, #3
 8000db4:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8000db6:	4b17      	ldr	r3, [pc, #92]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000db8:	22f0      	movs	r2, #240	; 0xf0
 8000dba:	0112      	lsls	r2, r2, #4
 8000dbc:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dbe:	4b15      	ldr	r3, [pc, #84]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dc4:	4b13      	ldr	r3, [pc, #76]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000dca:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000dcc:	2280      	movs	r2, #128	; 0x80
 8000dce:	0092      	lsls	r2, r2, #2
 8000dd0:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000dd2:	4b10      	ldr	r3, [pc, #64]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000dd4:	2218      	movs	r2, #24
 8000dd6:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dd8:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dde:	4b0d      	ldr	r3, [pc, #52]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000de4:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 8000dea:	4b0a      	ldr	r3, [pc, #40]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000dec:	2207      	movs	r2, #7
 8000dee:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000df0:	4b08      	ldr	r3, [pc, #32]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	631a      	str	r2, [r3, #48]	; 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000df6:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000df8:	2208      	movs	r2, #8
 8000dfa:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8000dfc:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <MX_SPI2_Init+0x78>)
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f002 fde6 	bl	80039d0 <HAL_SPI_Init>
 8000e04:	1e03      	subs	r3, r0, #0
 8000e06:	d001      	beq.n	8000e0c <MX_SPI2_Init+0x70>
		Error_Handler();
 8000e08:	f000 fa3a 	bl	8001280 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000e0c:	46c0      	nop			; (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	200001b4 	.word	0x200001b4
 8000e18:	40003800 	.word	0x40003800

08000e1c <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b096      	sub	sp, #88	; 0x58
 8000e20:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000e22:	2348      	movs	r3, #72	; 0x48
 8000e24:	18fb      	adds	r3, r7, r3
 8000e26:	0018      	movs	r0, r3
 8000e28:	2310      	movs	r3, #16
 8000e2a:	001a      	movs	r2, r3
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	f005 fb8b 	bl	8006548 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000e32:	2340      	movs	r3, #64	; 0x40
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	0018      	movs	r0, r3
 8000e38:	2308      	movs	r3, #8
 8000e3a:	001a      	movs	r2, r3
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	f005 fb83 	bl	8006548 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e42:	2324      	movs	r3, #36	; 0x24
 8000e44:	18fb      	adds	r3, r7, r3
 8000e46:	0018      	movs	r0, r3
 8000e48:	231c      	movs	r3, #28
 8000e4a:	001a      	movs	r2, r3
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	f005 fb7b 	bl	8006548 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	0018      	movs	r0, r3
 8000e56:	2320      	movs	r3, #32
 8000e58:	001a      	movs	r2, r3
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	f005 fb74 	bl	8006548 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000e60:	4b46      	ldr	r3, [pc, #280]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000e62:	4a47      	ldr	r2, [pc, #284]	; (8000f80 <MX_TIM1_Init+0x164>)
 8000e64:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 100 - 1;
 8000e66:	4b45      	ldr	r3, [pc, #276]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000e68:	2263      	movs	r2, #99	; 0x63
 8000e6a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e6c:	4b43      	ldr	r3, [pc, #268]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 30000 - 1;
 8000e72:	4b42      	ldr	r3, [pc, #264]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000e74:	4a43      	ldr	r2, [pc, #268]	; (8000f84 <MX_TIM1_Init+0x168>)
 8000e76:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e78:	4b40      	ldr	r3, [pc, #256]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000e7e:	4b3f      	ldr	r3, [pc, #252]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e84:	4b3d      	ldr	r3, [pc, #244]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000e86:	2280      	movs	r2, #128	; 0x80
 8000e88:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000e8a:	4b3c      	ldr	r3, [pc, #240]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	f003 f925 	bl	80040dc <HAL_TIM_Base_Init>
 8000e92:	1e03      	subs	r3, r0, #0
 8000e94:	d001      	beq.n	8000e9a <MX_TIM1_Init+0x7e>
		Error_Handler();
 8000e96:	f000 f9f3 	bl	8001280 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e9a:	2148      	movs	r1, #72	; 0x48
 8000e9c:	187b      	adds	r3, r7, r1
 8000e9e:	2280      	movs	r2, #128	; 0x80
 8000ea0:	0152      	lsls	r2, r2, #5
 8000ea2:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000ea4:	187a      	adds	r2, r7, r1
 8000ea6:	4b35      	ldr	r3, [pc, #212]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000ea8:	0011      	movs	r1, r2
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f003 fc2c 	bl	8004708 <HAL_TIM_ConfigClockSource>
 8000eb0:	1e03      	subs	r3, r0, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_TIM1_Init+0x9c>
		Error_Handler();
 8000eb4:	f000 f9e4 	bl	8001280 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim1) != HAL_OK) {
 8000eb8:	4b30      	ldr	r3, [pc, #192]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f003 f95e 	bl	800417c <HAL_TIM_OC_Init>
 8000ec0:	1e03      	subs	r3, r0, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_TIM1_Init+0xac>
		Error_Handler();
 8000ec4:	f000 f9dc 	bl	8001280 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ec8:	2140      	movs	r1, #64	; 0x40
 8000eca:	187b      	adds	r3, r7, r1
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed0:	187b      	adds	r3, r7, r1
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8000ed6:	187a      	adds	r2, r7, r1
 8000ed8:	4b28      	ldr	r3, [pc, #160]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000eda:	0011      	movs	r1, r2
 8000edc:	0018      	movs	r0, r3
 8000ede:	f004 f841 	bl	8004f64 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee2:	1e03      	subs	r3, r0, #0
 8000ee4:	d001      	beq.n	8000eea <MX_TIM1_Init+0xce>
			!= HAL_OK) {
		Error_Handler();
 8000ee6:	f000 f9cb 	bl	8001280 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000eea:	2124      	movs	r1, #36	; 0x24
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	2230      	movs	r2, #48	; 0x30
 8000ef0:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 6000 - 1;
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	4a24      	ldr	r2, [pc, #144]	; (8000f88 <MX_TIM1_Init+0x16c>)
 8000ef6:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	615a      	str	r2, [r3, #20]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000f16:	1879      	adds	r1, r7, r1
 8000f18:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f003 fb9b 	bl	8004658 <HAL_TIM_OC_ConfigChannel>
 8000f22:	1e03      	subs	r3, r0, #0
 8000f24:	d001      	beq.n	8000f2a <MX_TIM1_Init+0x10e>
		Error_Handler();
 8000f26:	f000 f9ab 	bl	8001280 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	2200      	movs	r2, #0
 8000f34:	605a      	str	r2, [r3, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	2200      	movs	r2, #0
 8000f3a:	609a      	str	r2, [r3, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	2200      	movs	r2, #0
 8000f40:	60da      	str	r2, [r3, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2200      	movs	r2, #0
 8000f46:	611a      	str	r2, [r3, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	2280      	movs	r2, #128	; 0x80
 8000f4c:	0192      	lsls	r2, r2, #6
 8000f4e:	615a      	str	r2, [r3, #20]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	2200      	movs	r2, #0
 8000f54:	61da      	str	r2, [r3, #28]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8000f56:	1d3a      	adds	r2, r7, #4
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000f5a:	0011      	movs	r1, r2
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f004 f85f 	bl	8005020 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f62:	1e03      	subs	r3, r0, #0
 8000f64:	d001      	beq.n	8000f6a <MX_TIM1_Init+0x14e>
			!= HAL_OK) {
		Error_Handler();
 8000f66:	f000 f98b 	bl	8001280 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000f6a:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <MX_TIM1_Init+0x160>)
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f000 fbc7 	bl	8001700 <HAL_TIM_MspPostInit>

}
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b016      	add	sp, #88	; 0x58
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	20000218 	.word	0x20000218
 8000f80:	40012c00 	.word	0x40012c00
 8000f84:	0000752f 	.word	0x0000752f
 8000f88:	0000176f 	.word	0x0000176f

08000f8c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08e      	sub	sp, #56	; 0x38
 8000f90:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000f92:	2328      	movs	r3, #40	; 0x28
 8000f94:	18fb      	adds	r3, r7, r3
 8000f96:	0018      	movs	r0, r3
 8000f98:	2310      	movs	r3, #16
 8000f9a:	001a      	movs	r2, r3
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	f005 fad3 	bl	8006548 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000fa2:	2320      	movs	r3, #32
 8000fa4:	18fb      	adds	r3, r7, r3
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	2308      	movs	r3, #8
 8000faa:	001a      	movs	r2, r3
 8000fac:	2100      	movs	r1, #0
 8000fae:	f005 facb 	bl	8006548 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	231c      	movs	r3, #28
 8000fb8:	001a      	movs	r2, r3
 8000fba:	2100      	movs	r1, #0
 8000fbc:	f005 fac4 	bl	8006548 <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000fc0:	4b30      	ldr	r3, [pc, #192]	; (8001084 <MX_TIM2_Init+0xf8>)
 8000fc2:	2280      	movs	r2, #128	; 0x80
 8000fc4:	05d2      	lsls	r2, r2, #23
 8000fc6:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 100 - 1;
 8000fc8:	4b2e      	ldr	r3, [pc, #184]	; (8001084 <MX_TIM2_Init+0xf8>)
 8000fca:	2263      	movs	r2, #99	; 0x63
 8000fcc:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fce:	4b2d      	ldr	r3, [pc, #180]	; (8001084 <MX_TIM2_Init+0xf8>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 24000 - 1;
 8000fd4:	4b2b      	ldr	r3, [pc, #172]	; (8001084 <MX_TIM2_Init+0xf8>)
 8000fd6:	4a2c      	ldr	r2, [pc, #176]	; (8001088 <MX_TIM2_Init+0xfc>)
 8000fd8:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fda:	4b2a      	ldr	r3, [pc, #168]	; (8001084 <MX_TIM2_Init+0xf8>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fe0:	4b28      	ldr	r3, [pc, #160]	; (8001084 <MX_TIM2_Init+0xf8>)
 8000fe2:	2280      	movs	r2, #128	; 0x80
 8000fe4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000fe6:	4b27      	ldr	r3, [pc, #156]	; (8001084 <MX_TIM2_Init+0xf8>)
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f003 f877 	bl	80040dc <HAL_TIM_Base_Init>
 8000fee:	1e03      	subs	r3, r0, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_TIM2_Init+0x6a>
		Error_Handler();
 8000ff2:	f000 f945 	bl	8001280 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ff6:	2128      	movs	r1, #40	; 0x28
 8000ff8:	187b      	adds	r3, r7, r1
 8000ffa:	2280      	movs	r2, #128	; 0x80
 8000ffc:	0152      	lsls	r2, r2, #5
 8000ffe:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001000:	187a      	adds	r2, r7, r1
 8001002:	4b20      	ldr	r3, [pc, #128]	; (8001084 <MX_TIM2_Init+0xf8>)
 8001004:	0011      	movs	r1, r2
 8001006:	0018      	movs	r0, r3
 8001008:	f003 fb7e 	bl	8004708 <HAL_TIM_ConfigClockSource>
 800100c:	1e03      	subs	r3, r0, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM2_Init+0x88>
		Error_Handler();
 8001010:	f000 f936 	bl	8001280 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK) {
 8001014:	4b1b      	ldr	r3, [pc, #108]	; (8001084 <MX_TIM2_Init+0xf8>)
 8001016:	0018      	movs	r0, r3
 8001018:	f003 f8b0 	bl	800417c <HAL_TIM_OC_Init>
 800101c:	1e03      	subs	r3, r0, #0
 800101e:	d001      	beq.n	8001024 <MX_TIM2_Init+0x98>
		Error_Handler();
 8001020:	f000 f92e 	bl	8001280 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001024:	2120      	movs	r1, #32
 8001026:	187b      	adds	r3, r7, r1
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800102c:	187b      	adds	r3, r7, r1
 800102e:	2200      	movs	r2, #0
 8001030:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001032:	187a      	adds	r2, r7, r1
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <MX_TIM2_Init+0xf8>)
 8001036:	0011      	movs	r1, r2
 8001038:	0018      	movs	r0, r3
 800103a:	f003 ff93 	bl	8004f64 <HAL_TIMEx_MasterConfigSynchronization>
 800103e:	1e03      	subs	r3, r0, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM2_Init+0xba>
			!= HAL_OK) {
		Error_Handler();
 8001042:	f000 f91d 	bl	8001280 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2230      	movs	r2, #48	; 0x30
 800104a:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 12000 - 1;
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	4a0f      	ldr	r2, [pc, #60]	; (800108c <MX_TIM2_Init+0x100>)
 8001050:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 800105e:	1d39      	adds	r1, r7, #4
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <MX_TIM2_Init+0xf8>)
 8001062:	220c      	movs	r2, #12
 8001064:	0018      	movs	r0, r3
 8001066:	f003 faf7 	bl	8004658 <HAL_TIM_OC_ConfigChannel>
 800106a:	1e03      	subs	r3, r0, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM2_Init+0xe6>
		Error_Handler();
 800106e:	f000 f907 	bl	8001280 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */
	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001072:	4b04      	ldr	r3, [pc, #16]	; (8001084 <MX_TIM2_Init+0xf8>)
 8001074:	0018      	movs	r0, r3
 8001076:	f000 fb43 	bl	8001700 <HAL_TIM_MspPostInit>

}
 800107a:	46c0      	nop			; (mov r8, r8)
 800107c:	46bd      	mov	sp, r7
 800107e:	b00e      	add	sp, #56	; 0x38
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	20000260 	.word	0x20000260
 8001088:	00005dbf 	.word	0x00005dbf
 800108c:	00002edf 	.word	0x00002edf

08001090 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART1_Init 0 */
	erpa_seq = 0;
 8001094:	4b19      	ldr	r3, [pc, #100]	; (80010fc <MX_USART1_UART_Init+0x6c>)
 8001096:	2200      	movs	r2, #0
 8001098:	801a      	strh	r2, [r3, #0]
	pmt_seq = 0;
 800109a:	4b19      	ldr	r3, [pc, #100]	; (8001100 <MX_USART1_UART_Init+0x70>)
 800109c:	2200      	movs	r2, #0
 800109e:	801a      	strh	r2, [r3, #0]
	hk_seq = 0;
 80010a0:	4b18      	ldr	r3, [pc, #96]	; (8001104 <MX_USART1_UART_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	801a      	strh	r2, [r3, #0]
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80010a6:	4b18      	ldr	r3, [pc, #96]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010a8:	4a18      	ldr	r2, [pc, #96]	; (800110c <MX_USART1_UART_Init+0x7c>)
 80010aa:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80010ac:	4b16      	ldr	r3, [pc, #88]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010ae:	22e1      	movs	r2, #225	; 0xe1
 80010b0:	0252      	lsls	r2, r2, #9
 80010b2:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010b4:	4b14      	ldr	r3, [pc, #80]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80010ba:	4b13      	ldr	r3, [pc, #76]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010bc:	2200      	movs	r2, #0
 80010be:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80010c0:	4b11      	ldr	r3, [pc, #68]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80010c6:	4b10      	ldr	r3, [pc, #64]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010c8:	220c      	movs	r2, #12
 80010ca:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010cc:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d2:	4b0d      	ldr	r3, [pc, #52]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010d8:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010da:	2200      	movs	r2, #0
 80010dc:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010de:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80010e4:	4b08      	ldr	r3, [pc, #32]	; (8001108 <MX_USART1_UART_Init+0x78>)
 80010e6:	0018      	movs	r0, r3
 80010e8:	f004 f808 	bl	80050fc <HAL_UART_Init>
 80010ec:	1e03      	subs	r3, r0, #0
 80010ee:	d001      	beq.n	80010f4 <MX_USART1_UART_Init+0x64>
		Error_Handler();
 80010f0:	f000 f8c6 	bl	8001280 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80010f4:	46c0      	nop			; (mov r8, r8)
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	20000430 	.word	0x20000430
 8001100:	2000043a 	.word	0x2000043a
 8001104:	20000456 	.word	0x20000456
 8001108:	200002a8 	.word	0x200002a8
 800110c:	40013800 	.word	0x40013800

08001110 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <MX_DMA_Init+0x38>)
 8001118:	695a      	ldr	r2, [r3, #20]
 800111a:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <MX_DMA_Init+0x38>)
 800111c:	2101      	movs	r1, #1
 800111e:	430a      	orrs	r2, r1
 8001120:	615a      	str	r2, [r3, #20]
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <MX_DMA_Init+0x38>)
 8001124:	695b      	ldr	r3, [r3, #20]
 8001126:	2201      	movs	r2, #1
 8001128:	4013      	ands	r3, r2
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800112e:	2200      	movs	r2, #0
 8001130:	2100      	movs	r1, #0
 8001132:	2009      	movs	r0, #9
 8001134:	f001 f92c 	bl	8002390 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001138:	2009      	movs	r0, #9
 800113a:	f001 f93e 	bl	80023ba <HAL_NVIC_EnableIRQ>

}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b002      	add	sp, #8
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	40021000 	.word	0x40021000

0800114c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800114c:	b590      	push	{r4, r7, lr}
 800114e:	b08b      	sub	sp, #44	; 0x2c
 8001150:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001152:	2414      	movs	r4, #20
 8001154:	193b      	adds	r3, r7, r4
 8001156:	0018      	movs	r0, r3
 8001158:	2314      	movs	r3, #20
 800115a:	001a      	movs	r2, r3
 800115c:	2100      	movs	r1, #0
 800115e:	f005 f9f3 	bl	8006548 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001162:	4b43      	ldr	r3, [pc, #268]	; (8001270 <MX_GPIO_Init+0x124>)
 8001164:	695a      	ldr	r2, [r3, #20]
 8001166:	4b42      	ldr	r3, [pc, #264]	; (8001270 <MX_GPIO_Init+0x124>)
 8001168:	2180      	movs	r1, #128	; 0x80
 800116a:	0309      	lsls	r1, r1, #12
 800116c:	430a      	orrs	r2, r1
 800116e:	615a      	str	r2, [r3, #20]
 8001170:	4b3f      	ldr	r3, [pc, #252]	; (8001270 <MX_GPIO_Init+0x124>)
 8001172:	695a      	ldr	r2, [r3, #20]
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	031b      	lsls	r3, r3, #12
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800117e:	4b3c      	ldr	r3, [pc, #240]	; (8001270 <MX_GPIO_Init+0x124>)
 8001180:	695a      	ldr	r2, [r3, #20]
 8001182:	4b3b      	ldr	r3, [pc, #236]	; (8001270 <MX_GPIO_Init+0x124>)
 8001184:	2180      	movs	r1, #128	; 0x80
 8001186:	03c9      	lsls	r1, r1, #15
 8001188:	430a      	orrs	r2, r1
 800118a:	615a      	str	r2, [r3, #20]
 800118c:	4b38      	ldr	r3, [pc, #224]	; (8001270 <MX_GPIO_Init+0x124>)
 800118e:	695a      	ldr	r2, [r3, #20]
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	03db      	lsls	r3, r3, #15
 8001194:	4013      	ands	r3, r2
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	4b35      	ldr	r3, [pc, #212]	; (8001270 <MX_GPIO_Init+0x124>)
 800119c:	695a      	ldr	r2, [r3, #20]
 800119e:	4b34      	ldr	r3, [pc, #208]	; (8001270 <MX_GPIO_Init+0x124>)
 80011a0:	2180      	movs	r1, #128	; 0x80
 80011a2:	0289      	lsls	r1, r1, #10
 80011a4:	430a      	orrs	r2, r1
 80011a6:	615a      	str	r2, [r3, #20]
 80011a8:	4b31      	ldr	r3, [pc, #196]	; (8001270 <MX_GPIO_Init+0x124>)
 80011aa:	695a      	ldr	r2, [r3, #20]
 80011ac:	2380      	movs	r3, #128	; 0x80
 80011ae:	029b      	lsls	r3, r3, #10
 80011b0:	4013      	ands	r3, r2
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	4b2e      	ldr	r3, [pc, #184]	; (8001270 <MX_GPIO_Init+0x124>)
 80011b8:	695a      	ldr	r2, [r3, #20]
 80011ba:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <MX_GPIO_Init+0x124>)
 80011bc:	2180      	movs	r1, #128	; 0x80
 80011be:	02c9      	lsls	r1, r1, #11
 80011c0:	430a      	orrs	r2, r1
 80011c2:	615a      	str	r2, [r3, #20]
 80011c4:	4b2a      	ldr	r3, [pc, #168]	; (8001270 <MX_GPIO_Init+0x124>)
 80011c6:	695a      	ldr	r2, [r3, #20]
 80011c8:	2380      	movs	r3, #128	; 0x80
 80011ca:	02db      	lsls	r3, r3, #11
 80011cc:	4013      	ands	r3, r2
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 80011d2:	239f      	movs	r3, #159	; 0x9f
 80011d4:	019b      	lsls	r3, r3, #6
 80011d6:	4827      	ldr	r0, [pc, #156]	; (8001274 <MX_GPIO_Init+0x128>)
 80011d8:	2200      	movs	r2, #0
 80011da:	0019      	movs	r1, r3
 80011dc:	f001 fd47 	bl	8002c6e <HAL_GPIO_WritePin>
			GPIO_PIN_13 | GPIO_PIN_6 | GPIO_PIN_7 | BLUE_LED_Pin | GREEN_LED_Pin
					| GPIO_PIN_10, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6 | GPIO_PIN_7, GPIO_PIN_RESET);
 80011e0:	4b25      	ldr	r3, [pc, #148]	; (8001278 <MX_GPIO_Init+0x12c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	21c0      	movs	r1, #192	; 0xc0
 80011e6:	0018      	movs	r0, r3
 80011e8:	f001 fd41 	bl	8002c6e <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5 | GPIO_PIN_6, GPIO_PIN_RESET);
 80011ec:	4b23      	ldr	r3, [pc, #140]	; (800127c <MX_GPIO_Init+0x130>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	2160      	movs	r1, #96	; 0x60
 80011f2:	0018      	movs	r0, r3
 80011f4:	f001 fd3b 	bl	8002c6e <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PC13 PC6 PC7 BLUE_LED_Pin
	 GREEN_LED_Pin PC10 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_6 | GPIO_PIN_7 | BLUE_LED_Pin
 80011f8:	193b      	adds	r3, r7, r4
 80011fa:	229f      	movs	r2, #159	; 0x9f
 80011fc:	0192      	lsls	r2, r2, #6
 80011fe:	601a      	str	r2, [r3, #0]
			| GREEN_LED_Pin | GPIO_PIN_10;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001200:	193b      	adds	r3, r7, r4
 8001202:	2201      	movs	r2, #1
 8001204:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	193b      	adds	r3, r7, r4
 8001208:	2200      	movs	r2, #0
 800120a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	193b      	adds	r3, r7, r4
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001212:	193b      	adds	r3, r7, r4
 8001214:	4a17      	ldr	r2, [pc, #92]	; (8001274 <MX_GPIO_Init+0x128>)
 8001216:	0019      	movs	r1, r3
 8001218:	0010      	movs	r0, r2
 800121a:	f001 fb9b 	bl	8002954 <HAL_GPIO_Init>

	/*Configure GPIO pins : PF6 PF7 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800121e:	193b      	adds	r3, r7, r4
 8001220:	22c0      	movs	r2, #192	; 0xc0
 8001222:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001224:	193b      	adds	r3, r7, r4
 8001226:	2201      	movs	r2, #1
 8001228:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	193b      	adds	r3, r7, r4
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	193b      	adds	r3, r7, r4
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001236:	193b      	adds	r3, r7, r4
 8001238:	4a0f      	ldr	r2, [pc, #60]	; (8001278 <MX_GPIO_Init+0x12c>)
 800123a:	0019      	movs	r1, r3
 800123c:	0010      	movs	r0, r2
 800123e:	f001 fb89 	bl	8002954 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB5 PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8001242:	0021      	movs	r1, r4
 8001244:	187b      	adds	r3, r7, r1
 8001246:	2260      	movs	r2, #96	; 0x60
 8001248:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124a:	187b      	adds	r3, r7, r1
 800124c:	2201      	movs	r2, #1
 800124e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	187b      	adds	r3, r7, r1
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	187b      	adds	r3, r7, r1
 8001258:	2200      	movs	r2, #0
 800125a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125c:	187b      	adds	r3, r7, r1
 800125e:	4a07      	ldr	r2, [pc, #28]	; (800127c <MX_GPIO_Init+0x130>)
 8001260:	0019      	movs	r1, r3
 8001262:	0010      	movs	r0, r2
 8001264:	f001 fb76 	bl	8002954 <HAL_GPIO_Init>

}
 8001268:	46c0      	nop			; (mov r8, r8)
 800126a:	46bd      	mov	sp, r7
 800126c:	b00b      	add	sp, #44	; 0x2c
 800126e:	bd90      	pop	{r4, r7, pc}
 8001270:	40021000 	.word	0x40021000
 8001274:	48000800 	.word	0x48000800
 8001278:	48001400 	.word	0x48001400
 800127c:	48000400 	.word	0x48000400

08001280 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001284:	b672      	cpsid	i
}
 8001286:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001288:	e7fe      	b.n	8001288 <Error_Handler+0x8>
	...

0800128c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001292:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <HAL_MspInit+0x44>)
 8001294:	699a      	ldr	r2, [r3, #24]
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <HAL_MspInit+0x44>)
 8001298:	2101      	movs	r1, #1
 800129a:	430a      	orrs	r2, r1
 800129c:	619a      	str	r2, [r3, #24]
 800129e:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <HAL_MspInit+0x44>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	2201      	movs	r2, #1
 80012a4:	4013      	ands	r3, r2
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <HAL_MspInit+0x44>)
 80012ac:	69da      	ldr	r2, [r3, #28]
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <HAL_MspInit+0x44>)
 80012b0:	2180      	movs	r1, #128	; 0x80
 80012b2:	0549      	lsls	r1, r1, #21
 80012b4:	430a      	orrs	r2, r1
 80012b6:	61da      	str	r2, [r3, #28]
 80012b8:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <HAL_MspInit+0x44>)
 80012ba:	69da      	ldr	r2, [r3, #28]
 80012bc:	2380      	movs	r3, #128	; 0x80
 80012be:	055b      	lsls	r3, r3, #21
 80012c0:	4013      	ands	r3, r2
 80012c2:	603b      	str	r3, [r7, #0]
 80012c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	46bd      	mov	sp, r7
 80012ca:	b002      	add	sp, #8
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	40021000 	.word	0x40021000

080012d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012d4:	b590      	push	{r4, r7, lr}
 80012d6:	b08d      	sub	sp, #52	; 0x34
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	241c      	movs	r4, #28
 80012de:	193b      	adds	r3, r7, r4
 80012e0:	0018      	movs	r0, r3
 80012e2:	2314      	movs	r3, #20
 80012e4:	001a      	movs	r2, r3
 80012e6:	2100      	movs	r1, #0
 80012e8:	f005 f92e 	bl	8006548 <memset>
  if(hadc->Instance==ADC1)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a4a      	ldr	r2, [pc, #296]	; (800141c <HAL_ADC_MspInit+0x148>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d000      	beq.n	80012f8 <HAL_ADC_MspInit+0x24>
 80012f6:	e08d      	b.n	8001414 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012f8:	4b49      	ldr	r3, [pc, #292]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 80012fa:	699a      	ldr	r2, [r3, #24]
 80012fc:	4b48      	ldr	r3, [pc, #288]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 80012fe:	2180      	movs	r1, #128	; 0x80
 8001300:	0089      	lsls	r1, r1, #2
 8001302:	430a      	orrs	r2, r1
 8001304:	619a      	str	r2, [r3, #24]
 8001306:	4b46      	ldr	r3, [pc, #280]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 8001308:	699a      	ldr	r2, [r3, #24]
 800130a:	2380      	movs	r3, #128	; 0x80
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	4013      	ands	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
 8001312:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001314:	4b42      	ldr	r3, [pc, #264]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 8001316:	695a      	ldr	r2, [r3, #20]
 8001318:	4b41      	ldr	r3, [pc, #260]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 800131a:	2180      	movs	r1, #128	; 0x80
 800131c:	0309      	lsls	r1, r1, #12
 800131e:	430a      	orrs	r2, r1
 8001320:	615a      	str	r2, [r3, #20]
 8001322:	4b3f      	ldr	r3, [pc, #252]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 8001324:	695a      	ldr	r2, [r3, #20]
 8001326:	2380      	movs	r3, #128	; 0x80
 8001328:	031b      	lsls	r3, r3, #12
 800132a:	4013      	ands	r3, r2
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001330:	4b3b      	ldr	r3, [pc, #236]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 8001332:	695a      	ldr	r2, [r3, #20]
 8001334:	4b3a      	ldr	r3, [pc, #232]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 8001336:	2180      	movs	r1, #128	; 0x80
 8001338:	0289      	lsls	r1, r1, #10
 800133a:	430a      	orrs	r2, r1
 800133c:	615a      	str	r2, [r3, #20]
 800133e:	4b38      	ldr	r3, [pc, #224]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 8001340:	695a      	ldr	r2, [r3, #20]
 8001342:	2380      	movs	r3, #128	; 0x80
 8001344:	029b      	lsls	r3, r3, #10
 8001346:	4013      	ands	r3, r2
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800134c:	4b34      	ldr	r3, [pc, #208]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 800134e:	695a      	ldr	r2, [r3, #20]
 8001350:	4b33      	ldr	r3, [pc, #204]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 8001352:	2180      	movs	r1, #128	; 0x80
 8001354:	02c9      	lsls	r1, r1, #11
 8001356:	430a      	orrs	r2, r1
 8001358:	615a      	str	r2, [r3, #20]
 800135a:	4b31      	ldr	r3, [pc, #196]	; (8001420 <HAL_ADC_MspInit+0x14c>)
 800135c:	695a      	ldr	r2, [r3, #20]
 800135e:	2380      	movs	r3, #128	; 0x80
 8001360:	02db      	lsls	r3, r3, #11
 8001362:	4013      	ands	r3, r2
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001368:	193b      	adds	r3, r7, r4
 800136a:	223f      	movs	r2, #63	; 0x3f
 800136c:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800136e:	193b      	adds	r3, r7, r4
 8001370:	2203      	movs	r2, #3
 8001372:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	193b      	adds	r3, r7, r4
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137a:	193b      	adds	r3, r7, r4
 800137c:	4a29      	ldr	r2, [pc, #164]	; (8001424 <HAL_ADC_MspInit+0x150>)
 800137e:	0019      	movs	r1, r3
 8001380:	0010      	movs	r0, r2
 8001382:	f001 fae7 	bl	8002954 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001386:	193b      	adds	r3, r7, r4
 8001388:	22ef      	movs	r2, #239	; 0xef
 800138a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800138c:	193b      	adds	r3, r7, r4
 800138e:	2203      	movs	r2, #3
 8001390:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	193b      	adds	r3, r7, r4
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	193a      	adds	r2, r7, r4
 800139a:	2390      	movs	r3, #144	; 0x90
 800139c:	05db      	lsls	r3, r3, #23
 800139e:	0011      	movs	r1, r2
 80013a0:	0018      	movs	r0, r3
 80013a2:	f001 fad7 	bl	8002954 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013a6:	193b      	adds	r3, r7, r4
 80013a8:	2203      	movs	r2, #3
 80013aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ac:	193b      	adds	r3, r7, r4
 80013ae:	2203      	movs	r2, #3
 80013b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	193b      	adds	r3, r7, r4
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b8:	193b      	adds	r3, r7, r4
 80013ba:	4a1b      	ldr	r2, [pc, #108]	; (8001428 <HAL_ADC_MspInit+0x154>)
 80013bc:	0019      	movs	r1, r3
 80013be:	0010      	movs	r0, r2
 80013c0:	f001 fac8 	bl	8002954 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80013c4:	4b19      	ldr	r3, [pc, #100]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013c6:	4a1a      	ldr	r2, [pc, #104]	; (8001430 <HAL_ADC_MspInit+0x15c>)
 80013c8:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ca:	4b18      	ldr	r3, [pc, #96]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80013d0:	4b16      	ldr	r3, [pc, #88]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013d8:	2280      	movs	r2, #128	; 0x80
 80013da:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013dc:	4b13      	ldr	r3, [pc, #76]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013de:	2280      	movs	r2, #128	; 0x80
 80013e0:	0052      	lsls	r2, r2, #1
 80013e2:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013e4:	4b11      	ldr	r3, [pc, #68]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013e6:	2280      	movs	r2, #128	; 0x80
 80013e8:	00d2      	lsls	r2, r2, #3
 80013ea:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 80013ec:	4b0f      	ldr	r3, [pc, #60]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <HAL_ADC_MspInit+0x158>)
 80013fa:	0018      	movs	r0, r3
 80013fc:	f001 f894 	bl	8002528 <HAL_DMA_Init>
 8001400:	1e03      	subs	r3, r0, #0
 8001402:	d001      	beq.n	8001408 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8001404:	f7ff ff3c 	bl	8001280 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a08      	ldr	r2, [pc, #32]	; (800142c <HAL_ADC_MspInit+0x158>)
 800140c:	631a      	str	r2, [r3, #48]	; 0x30
 800140e:	4b07      	ldr	r3, [pc, #28]	; (800142c <HAL_ADC_MspInit+0x158>)
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001414:	46c0      	nop			; (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	b00d      	add	sp, #52	; 0x34
 800141a:	bd90      	pop	{r4, r7, pc}
 800141c:	40012400 	.word	0x40012400
 8001420:	40021000 	.word	0x40021000
 8001424:	48000800 	.word	0x48000800
 8001428:	48000400 	.word	0x48000400
 800142c:	200000ac 	.word	0x200000ac
 8001430:	40020008 	.word	0x40020008

08001434 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b08b      	sub	sp, #44	; 0x2c
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143c:	2414      	movs	r4, #20
 800143e:	193b      	adds	r3, r7, r4
 8001440:	0018      	movs	r0, r3
 8001442:	2314      	movs	r3, #20
 8001444:	001a      	movs	r2, r3
 8001446:	2100      	movs	r1, #0
 8001448:	f005 f87e 	bl	8006548 <memset>
  if(hdac->Instance==DAC)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a19      	ldr	r2, [pc, #100]	; (80014b8 <HAL_DAC_MspInit+0x84>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d12b      	bne.n	80014ae <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001456:	4b19      	ldr	r3, [pc, #100]	; (80014bc <HAL_DAC_MspInit+0x88>)
 8001458:	69da      	ldr	r2, [r3, #28]
 800145a:	4b18      	ldr	r3, [pc, #96]	; (80014bc <HAL_DAC_MspInit+0x88>)
 800145c:	2180      	movs	r1, #128	; 0x80
 800145e:	0589      	lsls	r1, r1, #22
 8001460:	430a      	orrs	r2, r1
 8001462:	61da      	str	r2, [r3, #28]
 8001464:	4b15      	ldr	r3, [pc, #84]	; (80014bc <HAL_DAC_MspInit+0x88>)
 8001466:	69da      	ldr	r2, [r3, #28]
 8001468:	2380      	movs	r3, #128	; 0x80
 800146a:	059b      	lsls	r3, r3, #22
 800146c:	4013      	ands	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	4b12      	ldr	r3, [pc, #72]	; (80014bc <HAL_DAC_MspInit+0x88>)
 8001474:	695a      	ldr	r2, [r3, #20]
 8001476:	4b11      	ldr	r3, [pc, #68]	; (80014bc <HAL_DAC_MspInit+0x88>)
 8001478:	2180      	movs	r1, #128	; 0x80
 800147a:	0289      	lsls	r1, r1, #10
 800147c:	430a      	orrs	r2, r1
 800147e:	615a      	str	r2, [r3, #20]
 8001480:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <HAL_DAC_MspInit+0x88>)
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	029b      	lsls	r3, r3, #10
 8001488:	4013      	ands	r3, r2
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800148e:	193b      	adds	r3, r7, r4
 8001490:	2210      	movs	r2, #16
 8001492:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001494:	193b      	adds	r3, r7, r4
 8001496:	2203      	movs	r2, #3
 8001498:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	193b      	adds	r3, r7, r4
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a0:	193a      	adds	r2, r7, r4
 80014a2:	2390      	movs	r3, #144	; 0x90
 80014a4:	05db      	lsls	r3, r3, #23
 80014a6:	0011      	movs	r1, r2
 80014a8:	0018      	movs	r0, r3
 80014aa:	f001 fa53 	bl	8002954 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80014ae:	46c0      	nop			; (mov r8, r8)
 80014b0:	46bd      	mov	sp, r7
 80014b2:	b00b      	add	sp, #44	; 0x2c
 80014b4:	bd90      	pop	{r4, r7, pc}
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	40007400 	.word	0x40007400
 80014bc:	40021000 	.word	0x40021000

080014c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014c0:	b590      	push	{r4, r7, lr}
 80014c2:	b08b      	sub	sp, #44	; 0x2c
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c8:	2414      	movs	r4, #20
 80014ca:	193b      	adds	r3, r7, r4
 80014cc:	0018      	movs	r0, r3
 80014ce:	2314      	movs	r3, #20
 80014d0:	001a      	movs	r2, r3
 80014d2:	2100      	movs	r1, #0
 80014d4:	f005 f838 	bl	8006548 <memset>
  if(hi2c->Instance==I2C1)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a1c      	ldr	r2, [pc, #112]	; (8001550 <HAL_I2C_MspInit+0x90>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d132      	bne.n	8001548 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e2:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <HAL_I2C_MspInit+0x94>)
 80014e4:	695a      	ldr	r2, [r3, #20]
 80014e6:	4b1b      	ldr	r3, [pc, #108]	; (8001554 <HAL_I2C_MspInit+0x94>)
 80014e8:	2180      	movs	r1, #128	; 0x80
 80014ea:	02c9      	lsls	r1, r1, #11
 80014ec:	430a      	orrs	r2, r1
 80014ee:	615a      	str	r2, [r3, #20]
 80014f0:	4b18      	ldr	r3, [pc, #96]	; (8001554 <HAL_I2C_MspInit+0x94>)
 80014f2:	695a      	ldr	r2, [r3, #20]
 80014f4:	2380      	movs	r3, #128	; 0x80
 80014f6:	02db      	lsls	r3, r3, #11
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014fe:	193b      	adds	r3, r7, r4
 8001500:	22c0      	movs	r2, #192	; 0xc0
 8001502:	0092      	lsls	r2, r2, #2
 8001504:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001506:	0021      	movs	r1, r4
 8001508:	187b      	adds	r3, r7, r1
 800150a:	2212      	movs	r2, #18
 800150c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	187b      	adds	r3, r7, r1
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001514:	187b      	adds	r3, r7, r1
 8001516:	2203      	movs	r2, #3
 8001518:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800151a:	187b      	adds	r3, r7, r1
 800151c:	2201      	movs	r2, #1
 800151e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001520:	187b      	adds	r3, r7, r1
 8001522:	4a0d      	ldr	r2, [pc, #52]	; (8001558 <HAL_I2C_MspInit+0x98>)
 8001524:	0019      	movs	r1, r3
 8001526:	0010      	movs	r0, r2
 8001528:	f001 fa14 	bl	8002954 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800152c:	4b09      	ldr	r3, [pc, #36]	; (8001554 <HAL_I2C_MspInit+0x94>)
 800152e:	69da      	ldr	r2, [r3, #28]
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <HAL_I2C_MspInit+0x94>)
 8001532:	2180      	movs	r1, #128	; 0x80
 8001534:	0389      	lsls	r1, r1, #14
 8001536:	430a      	orrs	r2, r1
 8001538:	61da      	str	r2, [r3, #28]
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <HAL_I2C_MspInit+0x94>)
 800153c:	69da      	ldr	r2, [r3, #28]
 800153e:	2380      	movs	r3, #128	; 0x80
 8001540:	039b      	lsls	r3, r3, #14
 8001542:	4013      	ands	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001548:	46c0      	nop			; (mov r8, r8)
 800154a:	46bd      	mov	sp, r7
 800154c:	b00b      	add	sp, #44	; 0x2c
 800154e:	bd90      	pop	{r4, r7, pc}
 8001550:	40005400 	.word	0x40005400
 8001554:	40021000 	.word	0x40021000
 8001558:	48000400 	.word	0x48000400

0800155c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b08d      	sub	sp, #52	; 0x34
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	241c      	movs	r4, #28
 8001566:	193b      	adds	r3, r7, r4
 8001568:	0018      	movs	r0, r3
 800156a:	2314      	movs	r3, #20
 800156c:	001a      	movs	r2, r3
 800156e:	2100      	movs	r1, #0
 8001570:	f004 ffea 	bl	8006548 <memset>
  if(hspi->Instance==SPI1)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a38      	ldr	r2, [pc, #224]	; (800165c <HAL_SPI_MspInit+0x100>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d132      	bne.n	80015e4 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800157e:	4b38      	ldr	r3, [pc, #224]	; (8001660 <HAL_SPI_MspInit+0x104>)
 8001580:	699a      	ldr	r2, [r3, #24]
 8001582:	4b37      	ldr	r3, [pc, #220]	; (8001660 <HAL_SPI_MspInit+0x104>)
 8001584:	2180      	movs	r1, #128	; 0x80
 8001586:	0149      	lsls	r1, r1, #5
 8001588:	430a      	orrs	r2, r1
 800158a:	619a      	str	r2, [r3, #24]
 800158c:	4b34      	ldr	r3, [pc, #208]	; (8001660 <HAL_SPI_MspInit+0x104>)
 800158e:	699a      	ldr	r2, [r3, #24]
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	015b      	lsls	r3, r3, #5
 8001594:	4013      	ands	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
 8001598:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800159a:	4b31      	ldr	r3, [pc, #196]	; (8001660 <HAL_SPI_MspInit+0x104>)
 800159c:	695a      	ldr	r2, [r3, #20]
 800159e:	4b30      	ldr	r3, [pc, #192]	; (8001660 <HAL_SPI_MspInit+0x104>)
 80015a0:	2180      	movs	r1, #128	; 0x80
 80015a2:	02c9      	lsls	r1, r1, #11
 80015a4:	430a      	orrs	r2, r1
 80015a6:	615a      	str	r2, [r3, #20]
 80015a8:	4b2d      	ldr	r3, [pc, #180]	; (8001660 <HAL_SPI_MspInit+0x104>)
 80015aa:	695a      	ldr	r2, [r3, #20]
 80015ac:	2380      	movs	r3, #128	; 0x80
 80015ae:	02db      	lsls	r3, r3, #11
 80015b0:	4013      	ands	r3, r2
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80015b6:	0021      	movs	r1, r4
 80015b8:	187b      	adds	r3, r7, r1
 80015ba:	2218      	movs	r2, #24
 80015bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	187b      	adds	r3, r7, r1
 80015c0:	2202      	movs	r2, #2
 80015c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	187b      	adds	r3, r7, r1
 80015c6:	2200      	movs	r2, #0
 80015c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ca:	187b      	adds	r3, r7, r1
 80015cc:	2203      	movs	r2, #3
 80015ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80015d0:	187b      	adds	r3, r7, r1
 80015d2:	2200      	movs	r2, #0
 80015d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d6:	187b      	adds	r3, r7, r1
 80015d8:	4a22      	ldr	r2, [pc, #136]	; (8001664 <HAL_SPI_MspInit+0x108>)
 80015da:	0019      	movs	r1, r3
 80015dc:	0010      	movs	r0, r2
 80015de:	f001 f9b9 	bl	8002954 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80015e2:	e037      	b.n	8001654 <HAL_SPI_MspInit+0xf8>
  else if(hspi->Instance==SPI2)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a1f      	ldr	r2, [pc, #124]	; (8001668 <HAL_SPI_MspInit+0x10c>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d132      	bne.n	8001654 <HAL_SPI_MspInit+0xf8>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015ee:	4b1c      	ldr	r3, [pc, #112]	; (8001660 <HAL_SPI_MspInit+0x104>)
 80015f0:	69da      	ldr	r2, [r3, #28]
 80015f2:	4b1b      	ldr	r3, [pc, #108]	; (8001660 <HAL_SPI_MspInit+0x104>)
 80015f4:	2180      	movs	r1, #128	; 0x80
 80015f6:	01c9      	lsls	r1, r1, #7
 80015f8:	430a      	orrs	r2, r1
 80015fa:	61da      	str	r2, [r3, #28]
 80015fc:	4b18      	ldr	r3, [pc, #96]	; (8001660 <HAL_SPI_MspInit+0x104>)
 80015fe:	69da      	ldr	r2, [r3, #28]
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	01db      	lsls	r3, r3, #7
 8001604:	4013      	ands	r3, r2
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800160a:	4b15      	ldr	r3, [pc, #84]	; (8001660 <HAL_SPI_MspInit+0x104>)
 800160c:	695a      	ldr	r2, [r3, #20]
 800160e:	4b14      	ldr	r3, [pc, #80]	; (8001660 <HAL_SPI_MspInit+0x104>)
 8001610:	2180      	movs	r1, #128	; 0x80
 8001612:	02c9      	lsls	r1, r1, #11
 8001614:	430a      	orrs	r2, r1
 8001616:	615a      	str	r2, [r3, #20]
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <HAL_SPI_MspInit+0x104>)
 800161a:	695a      	ldr	r2, [r3, #20]
 800161c:	2380      	movs	r3, #128	; 0x80
 800161e:	02db      	lsls	r3, r3, #11
 8001620:	4013      	ands	r3, r2
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001626:	211c      	movs	r1, #28
 8001628:	187b      	adds	r3, r7, r1
 800162a:	22c0      	movs	r2, #192	; 0xc0
 800162c:	01d2      	lsls	r2, r2, #7
 800162e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001630:	187b      	adds	r3, r7, r1
 8001632:	2202      	movs	r2, #2
 8001634:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	187b      	adds	r3, r7, r1
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800163c:	187b      	adds	r3, r7, r1
 800163e:	2203      	movs	r2, #3
 8001640:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001642:	187b      	adds	r3, r7, r1
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001648:	187b      	adds	r3, r7, r1
 800164a:	4a06      	ldr	r2, [pc, #24]	; (8001664 <HAL_SPI_MspInit+0x108>)
 800164c:	0019      	movs	r1, r3
 800164e:	0010      	movs	r0, r2
 8001650:	f001 f980 	bl	8002954 <HAL_GPIO_Init>
}
 8001654:	46c0      	nop			; (mov r8, r8)
 8001656:	46bd      	mov	sp, r7
 8001658:	b00d      	add	sp, #52	; 0x34
 800165a:	bd90      	pop	{r4, r7, pc}
 800165c:	40013000 	.word	0x40013000
 8001660:	40021000 	.word	0x40021000
 8001664:	48000400 	.word	0x48000400
 8001668:	40003800 	.word	0x40003800

0800166c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a1f      	ldr	r2, [pc, #124]	; (80016f8 <HAL_TIM_Base_MspInit+0x8c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d11e      	bne.n	80016bc <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800167e:	4b1f      	ldr	r3, [pc, #124]	; (80016fc <HAL_TIM_Base_MspInit+0x90>)
 8001680:	699a      	ldr	r2, [r3, #24]
 8001682:	4b1e      	ldr	r3, [pc, #120]	; (80016fc <HAL_TIM_Base_MspInit+0x90>)
 8001684:	2180      	movs	r1, #128	; 0x80
 8001686:	0109      	lsls	r1, r1, #4
 8001688:	430a      	orrs	r2, r1
 800168a:	619a      	str	r2, [r3, #24]
 800168c:	4b1b      	ldr	r3, [pc, #108]	; (80016fc <HAL_TIM_Base_MspInit+0x90>)
 800168e:	699a      	ldr	r2, [r3, #24]
 8001690:	2380      	movs	r3, #128	; 0x80
 8001692:	011b      	lsls	r3, r3, #4
 8001694:	4013      	ands	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 1, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2101      	movs	r1, #1
 800169e:	200d      	movs	r0, #13
 80016a0:	f000 fe76 	bl	8002390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80016a4:	200d      	movs	r0, #13
 80016a6:	f000 fe88 	bl	80023ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2101      	movs	r1, #1
 80016ae:	200e      	movs	r0, #14
 80016b0:	f000 fe6e 	bl	8002390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80016b4:	200e      	movs	r0, #14
 80016b6:	f000 fe80 	bl	80023ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016ba:	e019      	b.n	80016f0 <HAL_TIM_Base_MspInit+0x84>
  else if(htim_base->Instance==TIM2)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	05db      	lsls	r3, r3, #23
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d113      	bne.n	80016f0 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <HAL_TIM_Base_MspInit+0x90>)
 80016ca:	69da      	ldr	r2, [r3, #28]
 80016cc:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <HAL_TIM_Base_MspInit+0x90>)
 80016ce:	2101      	movs	r1, #1
 80016d0:	430a      	orrs	r2, r1
 80016d2:	61da      	str	r2, [r3, #28]
 80016d4:	4b09      	ldr	r3, [pc, #36]	; (80016fc <HAL_TIM_Base_MspInit+0x90>)
 80016d6:	69db      	ldr	r3, [r3, #28]
 80016d8:	2201      	movs	r2, #1
 80016da:	4013      	ands	r3, r2
 80016dc:	60bb      	str	r3, [r7, #8]
 80016de:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2101      	movs	r1, #1
 80016e4:	200f      	movs	r0, #15
 80016e6:	f000 fe53 	bl	8002390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016ea:	200f      	movs	r0, #15
 80016ec:	f000 fe65 	bl	80023ba <HAL_NVIC_EnableIRQ>
}
 80016f0:	46c0      	nop			; (mov r8, r8)
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b004      	add	sp, #16
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40012c00 	.word	0x40012c00
 80016fc:	40021000 	.word	0x40021000

08001700 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001700:	b590      	push	{r4, r7, lr}
 8001702:	b08b      	sub	sp, #44	; 0x2c
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	2414      	movs	r4, #20
 800170a:	193b      	adds	r3, r7, r4
 800170c:	0018      	movs	r0, r3
 800170e:	2314      	movs	r3, #20
 8001710:	001a      	movs	r2, r3
 8001712:	2100      	movs	r1, #0
 8001714:	f004 ff18 	bl	8006548 <memset>
  if(htim->Instance==TIM1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a2c      	ldr	r2, [pc, #176]	; (80017d0 <HAL_TIM_MspPostInit+0xd0>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d126      	bne.n	8001770 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	4b2c      	ldr	r3, [pc, #176]	; (80017d4 <HAL_TIM_MspPostInit+0xd4>)
 8001724:	695a      	ldr	r2, [r3, #20]
 8001726:	4b2b      	ldr	r3, [pc, #172]	; (80017d4 <HAL_TIM_MspPostInit+0xd4>)
 8001728:	2180      	movs	r1, #128	; 0x80
 800172a:	0289      	lsls	r1, r1, #10
 800172c:	430a      	orrs	r2, r1
 800172e:	615a      	str	r2, [r3, #20]
 8001730:	4b28      	ldr	r3, [pc, #160]	; (80017d4 <HAL_TIM_MspPostInit+0xd4>)
 8001732:	695a      	ldr	r2, [r3, #20]
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	029b      	lsls	r3, r3, #10
 8001738:	4013      	ands	r3, r2
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800173e:	193b      	adds	r3, r7, r4
 8001740:	2280      	movs	r2, #128	; 0x80
 8001742:	0052      	lsls	r2, r2, #1
 8001744:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	0021      	movs	r1, r4
 8001748:	187b      	adds	r3, r7, r1
 800174a:	2202      	movs	r2, #2
 800174c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	187b      	adds	r3, r7, r1
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001754:	187b      	adds	r3, r7, r1
 8001756:	2200      	movs	r2, #0
 8001758:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800175a:	187b      	adds	r3, r7, r1
 800175c:	2202      	movs	r2, #2
 800175e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001760:	187a      	adds	r2, r7, r1
 8001762:	2390      	movs	r3, #144	; 0x90
 8001764:	05db      	lsls	r3, r3, #23
 8001766:	0011      	movs	r1, r2
 8001768:	0018      	movs	r0, r3
 800176a:	f001 f8f3 	bl	8002954 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800176e:	e02a      	b.n	80017c6 <HAL_TIM_MspPostInit+0xc6>
  else if(htim->Instance==TIM2)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	05db      	lsls	r3, r3, #23
 8001778:	429a      	cmp	r2, r3
 800177a:	d124      	bne.n	80017c6 <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800177c:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <HAL_TIM_MspPostInit+0xd4>)
 800177e:	695a      	ldr	r2, [r3, #20]
 8001780:	4b14      	ldr	r3, [pc, #80]	; (80017d4 <HAL_TIM_MspPostInit+0xd4>)
 8001782:	2180      	movs	r1, #128	; 0x80
 8001784:	02c9      	lsls	r1, r1, #11
 8001786:	430a      	orrs	r2, r1
 8001788:	615a      	str	r2, [r3, #20]
 800178a:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_TIM_MspPostInit+0xd4>)
 800178c:	695a      	ldr	r2, [r3, #20]
 800178e:	2380      	movs	r3, #128	; 0x80
 8001790:	02db      	lsls	r3, r3, #11
 8001792:	4013      	ands	r3, r2
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001798:	2114      	movs	r1, #20
 800179a:	187b      	adds	r3, r7, r1
 800179c:	2280      	movs	r2, #128	; 0x80
 800179e:	0112      	lsls	r2, r2, #4
 80017a0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a2:	187b      	adds	r3, r7, r1
 80017a4:	2202      	movs	r2, #2
 80017a6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	187b      	adds	r3, r7, r1
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	187b      	adds	r3, r7, r1
 80017b0:	2200      	movs	r2, #0
 80017b2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80017b4:	187b      	adds	r3, r7, r1
 80017b6:	2202      	movs	r2, #2
 80017b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ba:	187b      	adds	r3, r7, r1
 80017bc:	4a06      	ldr	r2, [pc, #24]	; (80017d8 <HAL_TIM_MspPostInit+0xd8>)
 80017be:	0019      	movs	r1, r3
 80017c0:	0010      	movs	r0, r2
 80017c2:	f001 f8c7 	bl	8002954 <HAL_GPIO_Init>
}
 80017c6:	46c0      	nop			; (mov r8, r8)
 80017c8:	46bd      	mov	sp, r7
 80017ca:	b00b      	add	sp, #44	; 0x2c
 80017cc:	bd90      	pop	{r4, r7, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	40012c00 	.word	0x40012c00
 80017d4:	40021000 	.word	0x40021000
 80017d8:	48000400 	.word	0x48000400

080017dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b08b      	sub	sp, #44	; 0x2c
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	2414      	movs	r4, #20
 80017e6:	193b      	adds	r3, r7, r4
 80017e8:	0018      	movs	r0, r3
 80017ea:	2314      	movs	r3, #20
 80017ec:	001a      	movs	r2, r3
 80017ee:	2100      	movs	r1, #0
 80017f0:	f004 feaa 	bl	8006548 <memset>
  if(huart->Instance==USART1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a21      	ldr	r2, [pc, #132]	; (8001880 <HAL_UART_MspInit+0xa4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d13b      	bne.n	8001876 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017fe:	4b21      	ldr	r3, [pc, #132]	; (8001884 <HAL_UART_MspInit+0xa8>)
 8001800:	699a      	ldr	r2, [r3, #24]
 8001802:	4b20      	ldr	r3, [pc, #128]	; (8001884 <HAL_UART_MspInit+0xa8>)
 8001804:	2180      	movs	r1, #128	; 0x80
 8001806:	01c9      	lsls	r1, r1, #7
 8001808:	430a      	orrs	r2, r1
 800180a:	619a      	str	r2, [r3, #24]
 800180c:	4b1d      	ldr	r3, [pc, #116]	; (8001884 <HAL_UART_MspInit+0xa8>)
 800180e:	699a      	ldr	r2, [r3, #24]
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	01db      	lsls	r3, r3, #7
 8001814:	4013      	ands	r3, r2
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181a:	4b1a      	ldr	r3, [pc, #104]	; (8001884 <HAL_UART_MspInit+0xa8>)
 800181c:	695a      	ldr	r2, [r3, #20]
 800181e:	4b19      	ldr	r3, [pc, #100]	; (8001884 <HAL_UART_MspInit+0xa8>)
 8001820:	2180      	movs	r1, #128	; 0x80
 8001822:	0289      	lsls	r1, r1, #10
 8001824:	430a      	orrs	r2, r1
 8001826:	615a      	str	r2, [r3, #20]
 8001828:	4b16      	ldr	r3, [pc, #88]	; (8001884 <HAL_UART_MspInit+0xa8>)
 800182a:	695a      	ldr	r2, [r3, #20]
 800182c:	2380      	movs	r3, #128	; 0x80
 800182e:	029b      	lsls	r3, r3, #10
 8001830:	4013      	ands	r3, r2
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001836:	193b      	adds	r3, r7, r4
 8001838:	22c0      	movs	r2, #192	; 0xc0
 800183a:	00d2      	lsls	r2, r2, #3
 800183c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183e:	0021      	movs	r1, r4
 8001840:	187b      	adds	r3, r7, r1
 8001842:	2202      	movs	r2, #2
 8001844:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	187b      	adds	r3, r7, r1
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800184c:	187b      	adds	r3, r7, r1
 800184e:	2203      	movs	r2, #3
 8001850:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001852:	187b      	adds	r3, r7, r1
 8001854:	2201      	movs	r2, #1
 8001856:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001858:	187a      	adds	r2, r7, r1
 800185a:	2390      	movs	r3, #144	; 0x90
 800185c:	05db      	lsls	r3, r3, #23
 800185e:	0011      	movs	r1, r2
 8001860:	0018      	movs	r0, r3
 8001862:	f001 f877 	bl	8002954 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2100      	movs	r1, #0
 800186a:	201b      	movs	r0, #27
 800186c:	f000 fd90 	bl	8002390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001870:	201b      	movs	r0, #27
 8001872:	f000 fda2 	bl	80023ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001876:	46c0      	nop			; (mov r8, r8)
 8001878:	46bd      	mov	sp, r7
 800187a:	b00b      	add	sp, #44	; 0x2c
 800187c:	bd90      	pop	{r4, r7, pc}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	40013800 	.word	0x40013800
 8001884:	40021000 	.word	0x40021000

08001888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800188c:	e7fe      	b.n	800188c <NMI_Handler+0x4>

0800188e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001892:	e7fe      	b.n	8001892 <HardFault_Handler+0x4>

08001894 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001898:	46c0      	nop			; (mov r8, r8)
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ac:	f000 f8b8 	bl	8001a20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b0:	46c0      	nop			; (mov r8, r8)
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80018bc:	4b03      	ldr	r3, [pc, #12]	; (80018cc <DMA1_Channel1_IRQHandler+0x14>)
 80018be:	0018      	movs	r0, r3
 80018c0:	f000 ff5d 	bl	800277e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	200000ac 	.word	0x200000ac

080018d0 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018d4:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80018d6:	0018      	movs	r0, r3
 80018d8:	f002 fda8 	bl	800442c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80018dc:	46c0      	nop			; (mov r8, r8)
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	20000218 	.word	0x20000218

080018e8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018ec:	4b03      	ldr	r3, [pc, #12]	; (80018fc <TIM1_CC_IRQHandler+0x14>)
 80018ee:	0018      	movs	r0, r3
 80018f0:	f002 fd9c 	bl	800442c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80018f4:	46c0      	nop			; (mov r8, r8)
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	20000218 	.word	0x20000218

08001900 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001904:	4b03      	ldr	r3, [pc, #12]	; (8001914 <TIM2_IRQHandler+0x14>)
 8001906:	0018      	movs	r0, r3
 8001908:	f002 fd90 	bl	800442c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800190c:	46c0      	nop			; (mov r8, r8)
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	20000260 	.word	0x20000260

08001918 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800191c:	4b03      	ldr	r3, [pc, #12]	; (800192c <USART1_IRQHandler+0x14>)
 800191e:	0018      	movs	r0, r3
 8001920:	f003 fd4a 	bl	80053b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001924:	46c0      	nop			; (mov r8, r8)
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	200002a8 	.word	0x200002a8

08001930 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001934:	46c0      	nop			; (mov r8, r8)
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
	...

0800193c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800193c:	480d      	ldr	r0, [pc, #52]	; (8001974 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800193e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001940:	480d      	ldr	r0, [pc, #52]	; (8001978 <LoopForever+0x6>)
  ldr r1, =_edata
 8001942:	490e      	ldr	r1, [pc, #56]	; (800197c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001944:	4a0e      	ldr	r2, [pc, #56]	; (8001980 <LoopForever+0xe>)
  movs r3, #0
 8001946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001948:	e002      	b.n	8001950 <LoopCopyDataInit>

0800194a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800194a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800194c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800194e:	3304      	adds	r3, #4

08001950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001954:	d3f9      	bcc.n	800194a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001956:	4a0b      	ldr	r2, [pc, #44]	; (8001984 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001958:	4c0b      	ldr	r4, [pc, #44]	; (8001988 <LoopForever+0x16>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800195c:	e001      	b.n	8001962 <LoopFillZerobss>

0800195e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800195e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001960:	3204      	adds	r2, #4

08001962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001964:	d3fb      	bcc.n	800195e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001966:	f7ff ffe3 	bl	8001930 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800196a:	f004 fdc9 	bl	8006500 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800196e:	f7fe ffab 	bl	80008c8 <main>

08001972 <LoopForever>:

LoopForever:
    b LoopForever
 8001972:	e7fe      	b.n	8001972 <LoopForever>
  ldr   r0, =_estack
 8001974:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001978:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800197c:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8001980:	0800676c 	.word	0x0800676c
  ldr r2, =_sbss
 8001984:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8001988:	20000460 	.word	0x20000460

0800198c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800198c:	e7fe      	b.n	800198c <ADC1_COMP_IRQHandler>
	...

08001990 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001994:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <HAL_Init+0x24>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <HAL_Init+0x24>)
 800199a:	2110      	movs	r1, #16
 800199c:	430a      	orrs	r2, r1
 800199e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80019a0:	2003      	movs	r0, #3
 80019a2:	f000 f809 	bl	80019b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019a6:	f7ff fc71 	bl	800128c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	0018      	movs	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	46c0      	nop			; (mov r8, r8)
 80019b4:	40022000 	.word	0x40022000

080019b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019b8:	b590      	push	{r4, r7, lr}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019c0:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <HAL_InitTick+0x5c>)
 80019c2:	681c      	ldr	r4, [r3, #0]
 80019c4:	4b14      	ldr	r3, [pc, #80]	; (8001a18 <HAL_InitTick+0x60>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	0019      	movs	r1, r3
 80019ca:	23fa      	movs	r3, #250	; 0xfa
 80019cc:	0098      	lsls	r0, r3, #2
 80019ce:	f7fe fba3 	bl	8000118 <__udivsi3>
 80019d2:	0003      	movs	r3, r0
 80019d4:	0019      	movs	r1, r3
 80019d6:	0020      	movs	r0, r4
 80019d8:	f7fe fb9e 	bl	8000118 <__udivsi3>
 80019dc:	0003      	movs	r3, r0
 80019de:	0018      	movs	r0, r3
 80019e0:	f000 fcfb 	bl	80023da <HAL_SYSTICK_Config>
 80019e4:	1e03      	subs	r3, r0, #0
 80019e6:	d001      	beq.n	80019ec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e00f      	b.n	8001a0c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b03      	cmp	r3, #3
 80019f0:	d80b      	bhi.n	8001a0a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	2301      	movs	r3, #1
 80019f6:	425b      	negs	r3, r3
 80019f8:	2200      	movs	r2, #0
 80019fa:	0018      	movs	r0, r3
 80019fc:	f000 fcc8 	bl	8002390 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a00:	4b06      	ldr	r3, [pc, #24]	; (8001a1c <HAL_InitTick+0x64>)
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001a06:	2300      	movs	r3, #0
 8001a08:	e000      	b.n	8001a0c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
}
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b003      	add	sp, #12
 8001a12:	bd90      	pop	{r4, r7, pc}
 8001a14:	20000044 	.word	0x20000044
 8001a18:	2000004c 	.word	0x2000004c
 8001a1c:	20000048 	.word	0x20000048

08001a20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <HAL_IncTick+0x1c>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	001a      	movs	r2, r3
 8001a2a:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <HAL_IncTick+0x20>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	18d2      	adds	r2, r2, r3
 8001a30:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <HAL_IncTick+0x20>)
 8001a32:	601a      	str	r2, [r3, #0]
}
 8001a34:	46c0      	nop			; (mov r8, r8)
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	2000004c 	.word	0x2000004c
 8001a40:	2000045c 	.word	0x2000045c

08001a44 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  return uwTick;
 8001a48:	4b02      	ldr	r3, [pc, #8]	; (8001a54 <HAL_GetTick+0x10>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
}
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	2000045c 	.word	0x2000045c

08001a58 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a60:	230f      	movs	r3, #15
 8001a62:	18fb      	adds	r3, r7, r3
 8001a64:	2200      	movs	r2, #0
 8001a66:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d101      	bne.n	8001a76 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e125      	b.n	8001cc2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10a      	bne.n	8001a94 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2234      	movs	r2, #52	; 0x34
 8001a88:	2100      	movs	r1, #0
 8001a8a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f7ff fc20 	bl	80012d4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a98:	2210      	movs	r2, #16
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	d000      	beq.n	8001aa0 <HAL_ADC_Init+0x48>
 8001a9e:	e103      	b.n	8001ca8 <HAL_ADC_Init+0x250>
 8001aa0:	230f      	movs	r3, #15
 8001aa2:	18fb      	adds	r3, r7, r3
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d000      	beq.n	8001aac <HAL_ADC_Init+0x54>
 8001aaa:	e0fd      	b.n	8001ca8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001ab6:	d000      	beq.n	8001aba <HAL_ADC_Init+0x62>
 8001ab8:	e0f6      	b.n	8001ca8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001abe:	4a83      	ldr	r2, [pc, #524]	; (8001ccc <HAL_ADC_Init+0x274>)
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d112      	bne.n	8001afe <HAL_ADC_Init+0xa6>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d009      	beq.n	8001afa <HAL_ADC_Init+0xa2>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68da      	ldr	r2, [r3, #12]
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	021b      	lsls	r3, r3, #8
 8001af0:	401a      	ands	r2, r3
 8001af2:	2380      	movs	r3, #128	; 0x80
 8001af4:	021b      	lsls	r3, r3, #8
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d101      	bne.n	8001afe <HAL_ADC_Init+0xa6>
 8001afa:	2301      	movs	r3, #1
 8001afc:	e000      	b.n	8001b00 <HAL_ADC_Init+0xa8>
 8001afe:	2300      	movs	r3, #0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d116      	bne.n	8001b32 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	2218      	movs	r2, #24
 8001b0c:	4393      	bics	r3, r2
 8001b0e:	0019      	movs	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	0899      	lsrs	r1, r3, #2
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	68da      	ldr	r2, [r3, #12]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4964      	ldr	r1, [pc, #400]	; (8001cd0 <HAL_ADC_Init+0x278>)
 8001b3e:	400a      	ands	r2, r1
 8001b40:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7e1b      	ldrb	r3, [r3, #24]
 8001b46:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	7e5b      	ldrb	r3, [r3, #25]
 8001b4c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b4e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	7e9b      	ldrb	r3, [r3, #26]
 8001b54:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001b56:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d002      	beq.n	8001b66 <HAL_ADC_Init+0x10e>
 8001b60:	2380      	movs	r3, #128	; 0x80
 8001b62:	015b      	lsls	r3, r3, #5
 8001b64:	e000      	b.n	8001b68 <HAL_ADC_Init+0x110>
 8001b66:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001b68:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001b6e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	691b      	ldr	r3, [r3, #16]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d101      	bne.n	8001b7c <HAL_ADC_Init+0x124>
 8001b78:	2304      	movs	r3, #4
 8001b7a:	e000      	b.n	8001b7e <HAL_ADC_Init+0x126>
 8001b7c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001b7e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2124      	movs	r1, #36	; 0x24
 8001b84:	5c5b      	ldrb	r3, [r3, r1]
 8001b86:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001b88:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b8a:	68ba      	ldr	r2, [r7, #8]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	7edb      	ldrb	r3, [r3, #27]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d115      	bne.n	8001bc4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	7e9b      	ldrb	r3, [r3, #26]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d105      	bne.n	8001bac <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	2280      	movs	r2, #128	; 0x80
 8001ba4:	0252      	lsls	r2, r2, #9
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	e00b      	b.n	8001bc4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bb0:	2220      	movs	r2, #32
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	69da      	ldr	r2, [r3, #28]
 8001bc8:	23c2      	movs	r3, #194	; 0xc2
 8001bca:	33ff      	adds	r3, #255	; 0xff
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d007      	beq.n	8001be0 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	68d9      	ldr	r1, [r3, #12]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	430a      	orrs	r2, r1
 8001bee:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	055b      	lsls	r3, r3, #21
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d01b      	beq.n	8001c34 <HAL_ADC_Init+0x1dc>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d017      	beq.n	8001c34 <HAL_ADC_Init+0x1dc>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d013      	beq.n	8001c34 <HAL_ADC_Init+0x1dc>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c10:	2b03      	cmp	r3, #3
 8001c12:	d00f      	beq.n	8001c34 <HAL_ADC_Init+0x1dc>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c18:	2b04      	cmp	r3, #4
 8001c1a:	d00b      	beq.n	8001c34 <HAL_ADC_Init+0x1dc>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c20:	2b05      	cmp	r3, #5
 8001c22:	d007      	beq.n	8001c34 <HAL_ADC_Init+0x1dc>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c28:	2b06      	cmp	r3, #6
 8001c2a:	d003      	beq.n	8001c34 <HAL_ADC_Init+0x1dc>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c30:	2b07      	cmp	r3, #7
 8001c32:	d112      	bne.n	8001c5a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	695a      	ldr	r2, [r3, #20]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2107      	movs	r1, #7
 8001c40:	438a      	bics	r2, r1
 8001c42:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6959      	ldr	r1, [r3, #20]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4e:	2207      	movs	r2, #7
 8001c50:	401a      	ands	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	430a      	orrs	r2, r1
 8001c58:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	4a1c      	ldr	r2, [pc, #112]	; (8001cd4 <HAL_ADC_Init+0x27c>)
 8001c62:	4013      	ands	r3, r2
 8001c64:	68ba      	ldr	r2, [r7, #8]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d10b      	bne.n	8001c82 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c74:	2203      	movs	r2, #3
 8001c76:	4393      	bics	r3, r2
 8001c78:	2201      	movs	r2, #1
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001c80:	e01c      	b.n	8001cbc <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c86:	2212      	movs	r2, #18
 8001c88:	4393      	bics	r3, r2
 8001c8a:	2210      	movs	r2, #16
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c96:	2201      	movs	r2, #1
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001c9e:	230f      	movs	r3, #15
 8001ca0:	18fb      	adds	r3, r7, r3
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001ca6:	e009      	b.n	8001cbc <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cac:	2210      	movs	r2, #16
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001cb4:	230f      	movs	r3, #15
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	2201      	movs	r2, #1
 8001cba:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001cbc:	230f      	movs	r3, #15
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	781b      	ldrb	r3, [r3, #0]
}
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	b004      	add	sp, #16
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	46c0      	nop			; (mov r8, r8)
 8001ccc:	fffffefd 	.word	0xfffffefd
 8001cd0:	fffe0219 	.word	0xfffe0219
 8001cd4:	833fffe7 	.word	0x833fffe7

08001cd8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ce4:	2317      	movs	r3, #23
 8001ce6:	18fb      	adds	r3, r7, r3
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	2204      	movs	r2, #4
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d15e      	bne.n	8001db6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2234      	movs	r2, #52	; 0x34
 8001cfc:	5c9b      	ldrb	r3, [r3, r2]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d101      	bne.n	8001d06 <HAL_ADC_Start_DMA+0x2e>
 8001d02:	2302      	movs	r3, #2
 8001d04:	e05e      	b.n	8001dc4 <HAL_ADC_Start_DMA+0xec>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2234      	movs	r2, #52	; 0x34
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	7e5b      	ldrb	r3, [r3, #25]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d007      	beq.n	8001d26 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001d16:	2317      	movs	r3, #23
 8001d18:	18fc      	adds	r4, r7, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	f000 f983 	bl	8002028 <ADC_Enable>
 8001d22:	0003      	movs	r3, r0
 8001d24:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d26:	2317      	movs	r3, #23
 8001d28:	18fb      	adds	r3, r7, r3
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d146      	bne.n	8001dbe <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d34:	4a25      	ldr	r2, [pc, #148]	; (8001dcc <HAL_ADC_Start_DMA+0xf4>)
 8001d36:	4013      	ands	r3, r2
 8001d38:	2280      	movs	r2, #128	; 0x80
 8001d3a:	0052      	lsls	r2, r2, #1
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2234      	movs	r2, #52	; 0x34
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d54:	4a1e      	ldr	r2, [pc, #120]	; (8001dd0 <HAL_ADC_Start_DMA+0xf8>)
 8001d56:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5c:	4a1d      	ldr	r2, [pc, #116]	; (8001dd4 <HAL_ADC_Start_DMA+0xfc>)
 8001d5e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d64:	4a1c      	ldr	r2, [pc, #112]	; (8001dd8 <HAL_ADC_Start_DMA+0x100>)
 8001d66:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	221c      	movs	r2, #28
 8001d6e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2110      	movs	r1, #16
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	68da      	ldr	r2, [r3, #12]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	3340      	adds	r3, #64	; 0x40
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	68ba      	ldr	r2, [r7, #8]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f000 fc0a 	bl	80025b8 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2104      	movs	r1, #4
 8001db0:	430a      	orrs	r2, r1
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	e003      	b.n	8001dbe <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001db6:	2317      	movs	r3, #23
 8001db8:	18fb      	adds	r3, r7, r3
 8001dba:	2202      	movs	r2, #2
 8001dbc:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001dbe:	2317      	movs	r3, #23
 8001dc0:	18fb      	adds	r3, r7, r3
 8001dc2:	781b      	ldrb	r3, [r3, #0]
}
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	b007      	add	sp, #28
 8001dca:	bd90      	pop	{r4, r7, pc}
 8001dcc:	fffff0fe 	.word	0xfffff0fe
 8001dd0:	08002131 	.word	0x08002131
 8001dd4:	080021e5 	.word	0x080021e5
 8001dd8:	08002203 	.word	0x08002203

08001ddc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001de4:	46c0      	nop			; (mov r8, r8)
 8001de6:	46bd      	mov	sp, r7
 8001de8:	b002      	add	sp, #8
 8001dea:	bd80      	pop	{r7, pc}

08001dec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001df4:	46c0      	nop			; (mov r8, r8)
 8001df6:	46bd      	mov	sp, r7
 8001df8:	b002      	add	sp, #8
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e04:	46c0      	nop			; (mov r8, r8)
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b002      	add	sp, #8
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e16:	230f      	movs	r3, #15
 8001e18:	18fb      	adds	r3, r7, r3
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e26:	2380      	movs	r3, #128	; 0x80
 8001e28:	055b      	lsls	r3, r3, #21
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d011      	beq.n	8001e52 <HAL_ADC_ConfigChannel+0x46>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d00d      	beq.n	8001e52 <HAL_ADC_ConfigChannel+0x46>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d009      	beq.n	8001e52 <HAL_ADC_ConfigChannel+0x46>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e42:	2b03      	cmp	r3, #3
 8001e44:	d005      	beq.n	8001e52 <HAL_ADC_ConfigChannel+0x46>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	d001      	beq.n	8001e52 <HAL_ADC_ConfigChannel+0x46>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2234      	movs	r2, #52	; 0x34
 8001e56:	5c9b      	ldrb	r3, [r3, r2]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x54>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e0d0      	b.n	8002002 <HAL_ADC_ConfigChannel+0x1f6>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2234      	movs	r2, #52	; 0x34
 8001e64:	2101      	movs	r1, #1
 8001e66:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2204      	movs	r2, #4
 8001e70:	4013      	ands	r3, r2
 8001e72:	d000      	beq.n	8001e76 <HAL_ADC_ConfigChannel+0x6a>
 8001e74:	e0b4      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	4a64      	ldr	r2, [pc, #400]	; (800200c <HAL_ADC_ConfigChannel+0x200>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d100      	bne.n	8001e82 <HAL_ADC_ConfigChannel+0x76>
 8001e80:	e082      	b.n	8001f88 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	430a      	orrs	r2, r1
 8001e96:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e9c:	2380      	movs	r3, #128	; 0x80
 8001e9e:	055b      	lsls	r3, r3, #21
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d037      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d033      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d02f      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb8:	2b03      	cmp	r3, #3
 8001eba:	d02b      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	d027      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec8:	2b05      	cmp	r3, #5
 8001eca:	d023      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed0:	2b06      	cmp	r3, #6
 8001ed2:	d01f      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed8:	2b07      	cmp	r3, #7
 8001eda:	d01b      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	2107      	movs	r1, #7
 8001ee8:	400b      	ands	r3, r1
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d012      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	695a      	ldr	r2, [r3, #20]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2107      	movs	r1, #7
 8001efa:	438a      	bics	r2, r1
 8001efc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	6959      	ldr	r1, [r3, #20]
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	2207      	movs	r2, #7
 8001f0a:	401a      	ands	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b10      	cmp	r3, #16
 8001f1a:	d007      	beq.n	8001f2c <HAL_ADC_ConfigChannel+0x120>
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b11      	cmp	r3, #17
 8001f22:	d003      	beq.n	8001f2c <HAL_ADC_ConfigChannel+0x120>
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b12      	cmp	r3, #18
 8001f2a:	d163      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001f2c:	4b38      	ldr	r3, [pc, #224]	; (8002010 <HAL_ADC_ConfigChannel+0x204>)
 8001f2e:	6819      	ldr	r1, [r3, #0]
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b10      	cmp	r3, #16
 8001f36:	d009      	beq.n	8001f4c <HAL_ADC_ConfigChannel+0x140>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2b11      	cmp	r3, #17
 8001f3e:	d102      	bne.n	8001f46 <HAL_ADC_ConfigChannel+0x13a>
 8001f40:	2380      	movs	r3, #128	; 0x80
 8001f42:	03db      	lsls	r3, r3, #15
 8001f44:	e004      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x144>
 8001f46:	2380      	movs	r3, #128	; 0x80
 8001f48:	045b      	lsls	r3, r3, #17
 8001f4a:	e001      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x144>
 8001f4c:	2380      	movs	r3, #128	; 0x80
 8001f4e:	041b      	lsls	r3, r3, #16
 8001f50:	4a2f      	ldr	r2, [pc, #188]	; (8002010 <HAL_ADC_ConfigChannel+0x204>)
 8001f52:	430b      	orrs	r3, r1
 8001f54:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2b10      	cmp	r3, #16
 8001f5c:	d14a      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f5e:	4b2d      	ldr	r3, [pc, #180]	; (8002014 <HAL_ADC_ConfigChannel+0x208>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	492d      	ldr	r1, [pc, #180]	; (8002018 <HAL_ADC_ConfigChannel+0x20c>)
 8001f64:	0018      	movs	r0, r3
 8001f66:	f7fe f8d7 	bl	8000118 <__udivsi3>
 8001f6a:	0003      	movs	r3, r0
 8001f6c:	001a      	movs	r2, r3
 8001f6e:	0013      	movs	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	189b      	adds	r3, r3, r2
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f78:	e002      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f9      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x16e>
 8001f86:	e035      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2101      	movs	r1, #1
 8001f94:	4099      	lsls	r1, r3
 8001f96:	000b      	movs	r3, r1
 8001f98:	43d9      	mvns	r1, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	400a      	ands	r2, r1
 8001fa0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b10      	cmp	r3, #16
 8001fa8:	d007      	beq.n	8001fba <HAL_ADC_ConfigChannel+0x1ae>
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2b11      	cmp	r3, #17
 8001fb0:	d003      	beq.n	8001fba <HAL_ADC_ConfigChannel+0x1ae>
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2b12      	cmp	r3, #18
 8001fb8:	d11c      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001fba:	4b15      	ldr	r3, [pc, #84]	; (8002010 <HAL_ADC_ConfigChannel+0x204>)
 8001fbc:	6819      	ldr	r1, [r3, #0]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b10      	cmp	r3, #16
 8001fc4:	d007      	beq.n	8001fd6 <HAL_ADC_ConfigChannel+0x1ca>
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b11      	cmp	r3, #17
 8001fcc:	d101      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x1c6>
 8001fce:	4b13      	ldr	r3, [pc, #76]	; (800201c <HAL_ADC_ConfigChannel+0x210>)
 8001fd0:	e002      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x1cc>
 8001fd2:	4b13      	ldr	r3, [pc, #76]	; (8002020 <HAL_ADC_ConfigChannel+0x214>)
 8001fd4:	e000      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x1cc>
 8001fd6:	4b13      	ldr	r3, [pc, #76]	; (8002024 <HAL_ADC_ConfigChannel+0x218>)
 8001fd8:	4a0d      	ldr	r2, [pc, #52]	; (8002010 <HAL_ADC_ConfigChannel+0x204>)
 8001fda:	400b      	ands	r3, r1
 8001fdc:	6013      	str	r3, [r2, #0]
 8001fde:	e009      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001fec:	230f      	movs	r3, #15
 8001fee:	18fb      	adds	r3, r7, r3
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2234      	movs	r2, #52	; 0x34
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001ffc:	230f      	movs	r3, #15
 8001ffe:	18fb      	adds	r3, r7, r3
 8002000:	781b      	ldrb	r3, [r3, #0]
}
 8002002:	0018      	movs	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	b004      	add	sp, #16
 8002008:	bd80      	pop	{r7, pc}
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	00001001 	.word	0x00001001
 8002010:	40012708 	.word	0x40012708
 8002014:	20000044 	.word	0x20000044
 8002018:	000f4240 	.word	0x000f4240
 800201c:	ffbfffff 	.word	0xffbfffff
 8002020:	feffffff 	.word	0xfeffffff
 8002024:	ff7fffff 	.word	0xff7fffff

08002028 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002030:	2300      	movs	r3, #0
 8002032:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002034:	2300      	movs	r3, #0
 8002036:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	2203      	movs	r2, #3
 8002040:	4013      	ands	r3, r2
 8002042:	2b01      	cmp	r3, #1
 8002044:	d112      	bne.n	800206c <ADC_Enable+0x44>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2201      	movs	r2, #1
 800204e:	4013      	ands	r3, r2
 8002050:	2b01      	cmp	r3, #1
 8002052:	d009      	beq.n	8002068 <ADC_Enable+0x40>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	2380      	movs	r3, #128	; 0x80
 800205c:	021b      	lsls	r3, r3, #8
 800205e:	401a      	ands	r2, r3
 8002060:	2380      	movs	r3, #128	; 0x80
 8002062:	021b      	lsls	r3, r3, #8
 8002064:	429a      	cmp	r2, r3
 8002066:	d101      	bne.n	800206c <ADC_Enable+0x44>
 8002068:	2301      	movs	r3, #1
 800206a:	e000      	b.n	800206e <ADC_Enable+0x46>
 800206c:	2300      	movs	r3, #0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d152      	bne.n	8002118 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	4a2a      	ldr	r2, [pc, #168]	; (8002124 <ADC_Enable+0xfc>)
 800207a:	4013      	ands	r3, r2
 800207c:	d00d      	beq.n	800209a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002082:	2210      	movs	r2, #16
 8002084:	431a      	orrs	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800208e:	2201      	movs	r2, #1
 8002090:	431a      	orrs	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e03f      	b.n	800211a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2101      	movs	r1, #1
 80020a6:	430a      	orrs	r2, r1
 80020a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020aa:	4b1f      	ldr	r3, [pc, #124]	; (8002128 <ADC_Enable+0x100>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	491f      	ldr	r1, [pc, #124]	; (800212c <ADC_Enable+0x104>)
 80020b0:	0018      	movs	r0, r3
 80020b2:	f7fe f831 	bl	8000118 <__udivsi3>
 80020b6:	0003      	movs	r3, r0
 80020b8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020ba:	e002      	b.n	80020c2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	3b01      	subs	r3, #1
 80020c0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1f9      	bne.n	80020bc <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80020c8:	f7ff fcbc 	bl	8001a44 <HAL_GetTick>
 80020cc:	0003      	movs	r3, r0
 80020ce:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80020d0:	e01b      	b.n	800210a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020d2:	f7ff fcb7 	bl	8001a44 <HAL_GetTick>
 80020d6:	0002      	movs	r2, r0
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d914      	bls.n	800210a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2201      	movs	r2, #1
 80020e8:	4013      	ands	r3, r2
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d00d      	beq.n	800210a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020f2:	2210      	movs	r2, #16
 80020f4:	431a      	orrs	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020fe:	2201      	movs	r2, #1
 8002100:	431a      	orrs	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e007      	b.n	800211a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2201      	movs	r2, #1
 8002112:	4013      	ands	r3, r2
 8002114:	2b01      	cmp	r3, #1
 8002116:	d1dc      	bne.n	80020d2 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	0018      	movs	r0, r3
 800211c:	46bd      	mov	sp, r7
 800211e:	b004      	add	sp, #16
 8002120:	bd80      	pop	{r7, pc}
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	80000017 	.word	0x80000017
 8002128:	20000044 	.word	0x20000044
 800212c:	000f4240 	.word	0x000f4240

08002130 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002142:	2250      	movs	r2, #80	; 0x50
 8002144:	4013      	ands	r3, r2
 8002146:	d140      	bne.n	80021ca <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800214c:	2280      	movs	r2, #128	; 0x80
 800214e:	0092      	lsls	r2, r2, #2
 8002150:	431a      	orrs	r2, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68da      	ldr	r2, [r3, #12]
 800215c:	23c0      	movs	r3, #192	; 0xc0
 800215e:	011b      	lsls	r3, r3, #4
 8002160:	4013      	ands	r3, r2
 8002162:	d12d      	bne.n	80021c0 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002168:	2b00      	cmp	r3, #0
 800216a:	d129      	bne.n	80021c0 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2208      	movs	r2, #8
 8002174:	4013      	ands	r3, r2
 8002176:	2b08      	cmp	r3, #8
 8002178:	d122      	bne.n	80021c0 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	2204      	movs	r2, #4
 8002182:	4013      	ands	r3, r2
 8002184:	d110      	bne.n	80021a8 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	210c      	movs	r1, #12
 8002192:	438a      	bics	r2, r1
 8002194:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219a:	4a11      	ldr	r2, [pc, #68]	; (80021e0 <ADC_DMAConvCplt+0xb0>)
 800219c:	4013      	ands	r3, r2
 800219e:	2201      	movs	r2, #1
 80021a0:	431a      	orrs	r2, r3
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	639a      	str	r2, [r3, #56]	; 0x38
 80021a6:	e00b      	b.n	80021c0 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021ac:	2220      	movs	r2, #32
 80021ae:	431a      	orrs	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021b8:	2201      	movs	r2, #1
 80021ba:	431a      	orrs	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	0018      	movs	r0, r3
 80021c4:	f7ff fe0a 	bl	8001ddc <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80021c8:	e005      	b.n	80021d6 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	0010      	movs	r0, r2
 80021d4:	4798      	blx	r3
}
 80021d6:	46c0      	nop			; (mov r8, r8)
 80021d8:	46bd      	mov	sp, r7
 80021da:	b004      	add	sp, #16
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	fffffefe 	.word	0xfffffefe

080021e4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	0018      	movs	r0, r3
 80021f6:	f7ff fdf9 	bl	8001dec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021fa:	46c0      	nop			; (mov r8, r8)
 80021fc:	46bd      	mov	sp, r7
 80021fe:	b004      	add	sp, #16
 8002200:	bd80      	pop	{r7, pc}

08002202 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b084      	sub	sp, #16
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002214:	2240      	movs	r2, #64	; 0x40
 8002216:	431a      	orrs	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002220:	2204      	movs	r2, #4
 8002222:	431a      	orrs	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	0018      	movs	r0, r3
 800222c:	f7ff fde6 	bl	8001dfc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002230:	46c0      	nop			; (mov r8, r8)
 8002232:	46bd      	mov	sp, r7
 8002234:	b004      	add	sp, #16
 8002236:	bd80      	pop	{r7, pc}

08002238 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	0002      	movs	r2, r0
 8002240:	1dfb      	adds	r3, r7, #7
 8002242:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002244:	1dfb      	adds	r3, r7, #7
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b7f      	cmp	r3, #127	; 0x7f
 800224a:	d809      	bhi.n	8002260 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800224c:	1dfb      	adds	r3, r7, #7
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	001a      	movs	r2, r3
 8002252:	231f      	movs	r3, #31
 8002254:	401a      	ands	r2, r3
 8002256:	4b04      	ldr	r3, [pc, #16]	; (8002268 <__NVIC_EnableIRQ+0x30>)
 8002258:	2101      	movs	r1, #1
 800225a:	4091      	lsls	r1, r2
 800225c:	000a      	movs	r2, r1
 800225e:	601a      	str	r2, [r3, #0]
  }
}
 8002260:	46c0      	nop			; (mov r8, r8)
 8002262:	46bd      	mov	sp, r7
 8002264:	b002      	add	sp, #8
 8002266:	bd80      	pop	{r7, pc}
 8002268:	e000e100 	.word	0xe000e100

0800226c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800226c:	b590      	push	{r4, r7, lr}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	0002      	movs	r2, r0
 8002274:	6039      	str	r1, [r7, #0]
 8002276:	1dfb      	adds	r3, r7, #7
 8002278:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800227a:	1dfb      	adds	r3, r7, #7
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	2b7f      	cmp	r3, #127	; 0x7f
 8002280:	d828      	bhi.n	80022d4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002282:	4a2f      	ldr	r2, [pc, #188]	; (8002340 <__NVIC_SetPriority+0xd4>)
 8002284:	1dfb      	adds	r3, r7, #7
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	b25b      	sxtb	r3, r3
 800228a:	089b      	lsrs	r3, r3, #2
 800228c:	33c0      	adds	r3, #192	; 0xc0
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	589b      	ldr	r3, [r3, r2]
 8002292:	1dfa      	adds	r2, r7, #7
 8002294:	7812      	ldrb	r2, [r2, #0]
 8002296:	0011      	movs	r1, r2
 8002298:	2203      	movs	r2, #3
 800229a:	400a      	ands	r2, r1
 800229c:	00d2      	lsls	r2, r2, #3
 800229e:	21ff      	movs	r1, #255	; 0xff
 80022a0:	4091      	lsls	r1, r2
 80022a2:	000a      	movs	r2, r1
 80022a4:	43d2      	mvns	r2, r2
 80022a6:	401a      	ands	r2, r3
 80022a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	019b      	lsls	r3, r3, #6
 80022ae:	22ff      	movs	r2, #255	; 0xff
 80022b0:	401a      	ands	r2, r3
 80022b2:	1dfb      	adds	r3, r7, #7
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	0018      	movs	r0, r3
 80022b8:	2303      	movs	r3, #3
 80022ba:	4003      	ands	r3, r0
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022c0:	481f      	ldr	r0, [pc, #124]	; (8002340 <__NVIC_SetPriority+0xd4>)
 80022c2:	1dfb      	adds	r3, r7, #7
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	b25b      	sxtb	r3, r3
 80022c8:	089b      	lsrs	r3, r3, #2
 80022ca:	430a      	orrs	r2, r1
 80022cc:	33c0      	adds	r3, #192	; 0xc0
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80022d2:	e031      	b.n	8002338 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022d4:	4a1b      	ldr	r2, [pc, #108]	; (8002344 <__NVIC_SetPriority+0xd8>)
 80022d6:	1dfb      	adds	r3, r7, #7
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	0019      	movs	r1, r3
 80022dc:	230f      	movs	r3, #15
 80022de:	400b      	ands	r3, r1
 80022e0:	3b08      	subs	r3, #8
 80022e2:	089b      	lsrs	r3, r3, #2
 80022e4:	3306      	adds	r3, #6
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	18d3      	adds	r3, r2, r3
 80022ea:	3304      	adds	r3, #4
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	1dfa      	adds	r2, r7, #7
 80022f0:	7812      	ldrb	r2, [r2, #0]
 80022f2:	0011      	movs	r1, r2
 80022f4:	2203      	movs	r2, #3
 80022f6:	400a      	ands	r2, r1
 80022f8:	00d2      	lsls	r2, r2, #3
 80022fa:	21ff      	movs	r1, #255	; 0xff
 80022fc:	4091      	lsls	r1, r2
 80022fe:	000a      	movs	r2, r1
 8002300:	43d2      	mvns	r2, r2
 8002302:	401a      	ands	r2, r3
 8002304:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	019b      	lsls	r3, r3, #6
 800230a:	22ff      	movs	r2, #255	; 0xff
 800230c:	401a      	ands	r2, r3
 800230e:	1dfb      	adds	r3, r7, #7
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	0018      	movs	r0, r3
 8002314:	2303      	movs	r3, #3
 8002316:	4003      	ands	r3, r0
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800231c:	4809      	ldr	r0, [pc, #36]	; (8002344 <__NVIC_SetPriority+0xd8>)
 800231e:	1dfb      	adds	r3, r7, #7
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	001c      	movs	r4, r3
 8002324:	230f      	movs	r3, #15
 8002326:	4023      	ands	r3, r4
 8002328:	3b08      	subs	r3, #8
 800232a:	089b      	lsrs	r3, r3, #2
 800232c:	430a      	orrs	r2, r1
 800232e:	3306      	adds	r3, #6
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	18c3      	adds	r3, r0, r3
 8002334:	3304      	adds	r3, #4
 8002336:	601a      	str	r2, [r3, #0]
}
 8002338:	46c0      	nop			; (mov r8, r8)
 800233a:	46bd      	mov	sp, r7
 800233c:	b003      	add	sp, #12
 800233e:	bd90      	pop	{r4, r7, pc}
 8002340:	e000e100 	.word	0xe000e100
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	1e5a      	subs	r2, r3, #1
 8002354:	2380      	movs	r3, #128	; 0x80
 8002356:	045b      	lsls	r3, r3, #17
 8002358:	429a      	cmp	r2, r3
 800235a:	d301      	bcc.n	8002360 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800235c:	2301      	movs	r3, #1
 800235e:	e010      	b.n	8002382 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002360:	4b0a      	ldr	r3, [pc, #40]	; (800238c <SysTick_Config+0x44>)
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	3a01      	subs	r2, #1
 8002366:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002368:	2301      	movs	r3, #1
 800236a:	425b      	negs	r3, r3
 800236c:	2103      	movs	r1, #3
 800236e:	0018      	movs	r0, r3
 8002370:	f7ff ff7c 	bl	800226c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <SysTick_Config+0x44>)
 8002376:	2200      	movs	r2, #0
 8002378:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800237a:	4b04      	ldr	r3, [pc, #16]	; (800238c <SysTick_Config+0x44>)
 800237c:	2207      	movs	r2, #7
 800237e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002380:	2300      	movs	r3, #0
}
 8002382:	0018      	movs	r0, r3
 8002384:	46bd      	mov	sp, r7
 8002386:	b002      	add	sp, #8
 8002388:	bd80      	pop	{r7, pc}
 800238a:	46c0      	nop			; (mov r8, r8)
 800238c:	e000e010 	.word	0xe000e010

08002390 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	210f      	movs	r1, #15
 800239c:	187b      	adds	r3, r7, r1
 800239e:	1c02      	adds	r2, r0, #0
 80023a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	187b      	adds	r3, r7, r1
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	b25b      	sxtb	r3, r3
 80023aa:	0011      	movs	r1, r2
 80023ac:	0018      	movs	r0, r3
 80023ae:	f7ff ff5d 	bl	800226c <__NVIC_SetPriority>
}
 80023b2:	46c0      	nop			; (mov r8, r8)
 80023b4:	46bd      	mov	sp, r7
 80023b6:	b004      	add	sp, #16
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
 80023c0:	0002      	movs	r2, r0
 80023c2:	1dfb      	adds	r3, r7, #7
 80023c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023c6:	1dfb      	adds	r3, r7, #7
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	b25b      	sxtb	r3, r3
 80023cc:	0018      	movs	r0, r3
 80023ce:	f7ff ff33 	bl	8002238 <__NVIC_EnableIRQ>
}
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	46bd      	mov	sp, r7
 80023d6:	b002      	add	sp, #8
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b082      	sub	sp, #8
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	0018      	movs	r0, r3
 80023e6:	f7ff ffaf 	bl	8002348 <SysTick_Config>
 80023ea:	0003      	movs	r3, r0
}
 80023ec:	0018      	movs	r0, r3
 80023ee:	46bd      	mov	sp, r7
 80023f0:	b002      	add	sp, #8
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e015      	b.n	8002432 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	791b      	ldrb	r3, [r3, #4]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	d106      	bne.n	800241e <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	0018      	movs	r0, r3
 800241a:	f7ff f80b 	bl	8001434 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2202      	movs	r2, #2
 8002422:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	0018      	movs	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	b002      	add	sp, #8
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b086      	sub	sp, #24
 800243e:	af00      	add	r7, sp, #0
 8002440:	60f8      	str	r0, [r7, #12]
 8002442:	60b9      	str	r1, [r7, #8]
 8002444:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	2300      	movs	r3, #0
 800244c:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	795b      	ldrb	r3, [r3, #5]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d101      	bne.n	800245a <HAL_DAC_ConfigChannel+0x20>
 8002456:	2302      	movs	r3, #2
 8002458:	e029      	b.n	80024ae <HAL_DAC_ConfigChannel+0x74>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2201      	movs	r2, #1
 800245e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2202      	movs	r2, #2
 8002464:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 800246e:	223e      	movs	r2, #62	; 0x3e
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	409a      	lsls	r2, r3
 8002474:	0013      	movs	r3, r2
 8002476:	43da      	mvns	r2, r3
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	4013      	ands	r3, r2
 800247c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	4313      	orrs	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	409a      	lsls	r2, r3
 8002490:	0013      	movs	r3, r2
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	4313      	orrs	r3, r2
 8002496:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	697a      	ldr	r2, [r7, #20]
 800249e:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2201      	movs	r2, #1
 80024a4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2200      	movs	r2, #0
 80024aa:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	0018      	movs	r0, r3
 80024b0:	46bd      	mov	sp, r7
 80024b2:	b006      	add	sp, #24
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <HAL_DAC_Start>:
       /* STM32F091xC  STM32F098xx */

#if defined (STM32F051x8) || defined (STM32F058xx)

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b082      	sub	sp, #8
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
 80024be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	795b      	ldrb	r3, [r3, #5]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d101      	bne.n	80024cc <HAL_DAC_Start+0x16>
 80024c8:	2302      	movs	r3, #2
 80024ca:	e028      	b.n	800251e <HAL_DAC_Start+0x68>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2202      	movs	r2, #2
 80024d6:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6819      	ldr	r1, [r3, #0]
 80024de:	2201      	movs	r2, #1
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	409a      	lsls	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	430a      	orrs	r2, r1
 80024ea:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d10e      	bne.n	8002510 <HAL_DAC_Start+0x5a>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	223c      	movs	r2, #60	; 0x3c
 80024fa:	4013      	ands	r3, r2
 80024fc:	2b3c      	cmp	r3, #60	; 0x3c
 80024fe:	d107      	bne.n	8002510 <HAL_DAC_Start+0x5a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2101      	movs	r1, #1
 800250c:	430a      	orrs	r2, r1
 800250e:	605a      	str	r2, [r3, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	0018      	movs	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	b002      	add	sp, #8
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e036      	b.n	80025ac <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2221      	movs	r2, #33	; 0x21
 8002542:	2102      	movs	r1, #2
 8002544:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	4a18      	ldr	r2, [pc, #96]	; (80025b4 <HAL_DMA_Init+0x8c>)
 8002552:	4013      	ands	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800255e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800256a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002576:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4313      	orrs	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	0018      	movs	r0, r3
 8002590:	f000 f9c4 	bl	800291c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2221      	movs	r2, #33	; 0x21
 800259e:	2101      	movs	r1, #1
 80025a0:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2220      	movs	r2, #32
 80025a6:	2100      	movs	r1, #0
 80025a8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}  
 80025ac:	0018      	movs	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	b004      	add	sp, #16
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	ffffc00f 	.word	0xffffc00f

080025b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80025c6:	2317      	movs	r3, #23
 80025c8:	18fb      	adds	r3, r7, r3
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2220      	movs	r2, #32
 80025d2:	5c9b      	ldrb	r3, [r3, r2]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d101      	bne.n	80025dc <HAL_DMA_Start_IT+0x24>
 80025d8:	2302      	movs	r3, #2
 80025da:	e04f      	b.n	800267c <HAL_DMA_Start_IT+0xc4>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2220      	movs	r2, #32
 80025e0:	2101      	movs	r1, #1
 80025e2:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2221      	movs	r2, #33	; 0x21
 80025e8:	5c9b      	ldrb	r3, [r3, r2]
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d13a      	bne.n	8002666 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2221      	movs	r2, #33	; 0x21
 80025f4:	2102      	movs	r1, #2
 80025f6:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2200      	movs	r2, #0
 80025fc:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2101      	movs	r1, #1
 800260a:	438a      	bics	r2, r1
 800260c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	68b9      	ldr	r1, [r7, #8]
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f000 f954 	bl	80028c2 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261e:	2b00      	cmp	r3, #0
 8002620:	d008      	beq.n	8002634 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	210e      	movs	r1, #14
 800262e:	430a      	orrs	r2, r1
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	e00f      	b.n	8002654 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	210a      	movs	r1, #10
 8002640:	430a      	orrs	r2, r1
 8002642:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2104      	movs	r1, #4
 8002650:	438a      	bics	r2, r1
 8002652:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2101      	movs	r1, #1
 8002660:	430a      	orrs	r2, r1
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	e007      	b.n	8002676 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2220      	movs	r2, #32
 800266a:	2100      	movs	r1, #0
 800266c:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800266e:	2317      	movs	r3, #23
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	2202      	movs	r2, #2
 8002674:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002676:	2317      	movs	r3, #23
 8002678:	18fb      	adds	r3, r7, r3
 800267a:	781b      	ldrb	r3, [r3, #0]
} 
 800267c:	0018      	movs	r0, r3
 800267e:	46bd      	mov	sp, r7
 8002680:	b006      	add	sp, #24
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2221      	movs	r2, #33	; 0x21
 8002690:	5c9b      	ldrb	r3, [r3, r2]
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d008      	beq.n	80026aa <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2204      	movs	r2, #4
 800269c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2220      	movs	r2, #32
 80026a2:	2100      	movs	r1, #0
 80026a4:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e020      	b.n	80026ec <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	210e      	movs	r1, #14
 80026b6:	438a      	bics	r2, r1
 80026b8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2101      	movs	r1, #1
 80026c6:	438a      	bics	r2, r1
 80026c8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026d2:	2101      	movs	r1, #1
 80026d4:	4091      	lsls	r1, r2
 80026d6:	000a      	movs	r2, r1
 80026d8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2221      	movs	r2, #33	; 0x21
 80026de:	2101      	movs	r1, #1
 80026e0:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2220      	movs	r2, #32
 80026e6:	2100      	movs	r1, #0
 80026e8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	0018      	movs	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	b002      	add	sp, #8
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026fc:	210f      	movs	r1, #15
 80026fe:	187b      	adds	r3, r7, r1
 8002700:	2200      	movs	r2, #0
 8002702:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2221      	movs	r2, #33	; 0x21
 8002708:	5c9b      	ldrb	r3, [r3, r2]
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d006      	beq.n	800271e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2204      	movs	r2, #4
 8002714:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002716:	187b      	adds	r3, r7, r1
 8002718:	2201      	movs	r2, #1
 800271a:	701a      	strb	r2, [r3, #0]
 800271c:	e028      	b.n	8002770 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	210e      	movs	r1, #14
 800272a:	438a      	bics	r2, r1
 800272c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2101      	movs	r1, #1
 800273a:	438a      	bics	r2, r1
 800273c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002746:	2101      	movs	r1, #1
 8002748:	4091      	lsls	r1, r2
 800274a:	000a      	movs	r2, r1
 800274c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2221      	movs	r2, #33	; 0x21
 8002752:	2101      	movs	r1, #1
 8002754:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2220      	movs	r2, #32
 800275a:	2100      	movs	r1, #0
 800275c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002762:	2b00      	cmp	r3, #0
 8002764:	d004      	beq.n	8002770 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	0010      	movs	r0, r2
 800276e:	4798      	blx	r3
    } 
  }
  return status;
 8002770:	230f      	movs	r3, #15
 8002772:	18fb      	adds	r3, r7, r3
 8002774:	781b      	ldrb	r3, [r3, #0]
}
 8002776:	0018      	movs	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	b004      	add	sp, #16
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b084      	sub	sp, #16
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279a:	2204      	movs	r2, #4
 800279c:	409a      	lsls	r2, r3
 800279e:	0013      	movs	r3, r2
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	4013      	ands	r3, r2
 80027a4:	d024      	beq.n	80027f0 <HAL_DMA_IRQHandler+0x72>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	2204      	movs	r2, #4
 80027aa:	4013      	ands	r3, r2
 80027ac:	d020      	beq.n	80027f0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2220      	movs	r2, #32
 80027b6:	4013      	ands	r3, r2
 80027b8:	d107      	bne.n	80027ca <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2104      	movs	r1, #4
 80027c6:	438a      	bics	r2, r1
 80027c8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d2:	2104      	movs	r1, #4
 80027d4:	4091      	lsls	r1, r2
 80027d6:	000a      	movs	r2, r1
 80027d8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d100      	bne.n	80027e4 <HAL_DMA_IRQHandler+0x66>
 80027e2:	e06a      	b.n	80028ba <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	0010      	movs	r0, r2
 80027ec:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80027ee:	e064      	b.n	80028ba <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f4:	2202      	movs	r2, #2
 80027f6:	409a      	lsls	r2, r3
 80027f8:	0013      	movs	r3, r2
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	4013      	ands	r3, r2
 80027fe:	d02b      	beq.n	8002858 <HAL_DMA_IRQHandler+0xda>
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2202      	movs	r2, #2
 8002804:	4013      	ands	r3, r2
 8002806:	d027      	beq.n	8002858 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2220      	movs	r2, #32
 8002810:	4013      	ands	r3, r2
 8002812:	d10b      	bne.n	800282c <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	210a      	movs	r1, #10
 8002820:	438a      	bics	r2, r1
 8002822:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2221      	movs	r2, #33	; 0x21
 8002828:	2101      	movs	r1, #1
 800282a:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002834:	2102      	movs	r1, #2
 8002836:	4091      	lsls	r1, r2
 8002838:	000a      	movs	r2, r1
 800283a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2220      	movs	r2, #32
 8002840:	2100      	movs	r1, #0
 8002842:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002848:	2b00      	cmp	r3, #0
 800284a:	d036      	beq.n	80028ba <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	0010      	movs	r0, r2
 8002854:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002856:	e030      	b.n	80028ba <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285c:	2208      	movs	r2, #8
 800285e:	409a      	lsls	r2, r3
 8002860:	0013      	movs	r3, r2
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	4013      	ands	r3, r2
 8002866:	d028      	beq.n	80028ba <HAL_DMA_IRQHandler+0x13c>
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	2208      	movs	r2, #8
 800286c:	4013      	ands	r3, r2
 800286e:	d024      	beq.n	80028ba <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	210e      	movs	r1, #14
 800287c:	438a      	bics	r2, r1
 800287e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002888:	2101      	movs	r1, #1
 800288a:	4091      	lsls	r1, r2
 800288c:	000a      	movs	r2, r1
 800288e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2221      	movs	r2, #33	; 0x21
 800289a:	2101      	movs	r1, #1
 800289c:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2220      	movs	r2, #32
 80028a2:	2100      	movs	r1, #0
 80028a4:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d005      	beq.n	80028ba <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	0010      	movs	r0, r2
 80028b6:	4798      	blx	r3
    }
   }
}  
 80028b8:	e7ff      	b.n	80028ba <HAL_DMA_IRQHandler+0x13c>
 80028ba:	46c0      	nop			; (mov r8, r8)
 80028bc:	46bd      	mov	sp, r7
 80028be:	b004      	add	sp, #16
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b084      	sub	sp, #16
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	60f8      	str	r0, [r7, #12]
 80028ca:	60b9      	str	r1, [r7, #8]
 80028cc:	607a      	str	r2, [r7, #4]
 80028ce:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d8:	2101      	movs	r1, #1
 80028da:	4091      	lsls	r1, r2
 80028dc:	000a      	movs	r2, r1
 80028de:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b10      	cmp	r3, #16
 80028ee:	d108      	bne.n	8002902 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002900:	e007      	b.n	8002912 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	60da      	str	r2, [r3, #12]
}
 8002912:	46c0      	nop			; (mov r8, r8)
 8002914:	46bd      	mov	sp, r7
 8002916:	b004      	add	sp, #16
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a08      	ldr	r2, [pc, #32]	; (800294c <DMA_CalcBaseAndBitshift+0x30>)
 800292a:	4694      	mov	ip, r2
 800292c:	4463      	add	r3, ip
 800292e:	2114      	movs	r1, #20
 8002930:	0018      	movs	r0, r3
 8002932:	f7fd fbf1 	bl	8000118 <__udivsi3>
 8002936:	0003      	movs	r3, r0
 8002938:	009a      	lsls	r2, r3, #2
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a03      	ldr	r2, [pc, #12]	; (8002950 <DMA_CalcBaseAndBitshift+0x34>)
 8002942:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002944:	46c0      	nop			; (mov r8, r8)
 8002946:	46bd      	mov	sp, r7
 8002948:	b002      	add	sp, #8
 800294a:	bd80      	pop	{r7, pc}
 800294c:	bffdfff8 	.word	0xbffdfff8
 8002950:	40020000 	.word	0x40020000

08002954 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002962:	e14f      	b.n	8002c04 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2101      	movs	r1, #1
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	4091      	lsls	r1, r2
 800296e:	000a      	movs	r2, r1
 8002970:	4013      	ands	r3, r2
 8002972:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d100      	bne.n	800297c <HAL_GPIO_Init+0x28>
 800297a:	e140      	b.n	8002bfe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	2203      	movs	r2, #3
 8002982:	4013      	ands	r3, r2
 8002984:	2b01      	cmp	r3, #1
 8002986:	d005      	beq.n	8002994 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	2203      	movs	r2, #3
 800298e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002990:	2b02      	cmp	r3, #2
 8002992:	d130      	bne.n	80029f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	2203      	movs	r2, #3
 80029a0:	409a      	lsls	r2, r3
 80029a2:	0013      	movs	r3, r2
 80029a4:	43da      	mvns	r2, r3
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	4013      	ands	r3, r2
 80029aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	68da      	ldr	r2, [r3, #12]
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	409a      	lsls	r2, r3
 80029b6:	0013      	movs	r3, r2
 80029b8:	693a      	ldr	r2, [r7, #16]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029ca:	2201      	movs	r2, #1
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	409a      	lsls	r2, r3
 80029d0:	0013      	movs	r3, r2
 80029d2:	43da      	mvns	r2, r3
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	4013      	ands	r3, r2
 80029d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	091b      	lsrs	r3, r3, #4
 80029e0:	2201      	movs	r2, #1
 80029e2:	401a      	ands	r2, r3
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	409a      	lsls	r2, r3
 80029e8:	0013      	movs	r3, r2
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2203      	movs	r2, #3
 80029fc:	4013      	ands	r3, r2
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	d017      	beq.n	8002a32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	2203      	movs	r2, #3
 8002a0e:	409a      	lsls	r2, r3
 8002a10:	0013      	movs	r3, r2
 8002a12:	43da      	mvns	r2, r3
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	4013      	ands	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	689a      	ldr	r2, [r3, #8]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	409a      	lsls	r2, r3
 8002a24:	0013      	movs	r3, r2
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	2203      	movs	r2, #3
 8002a38:	4013      	ands	r3, r2
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d123      	bne.n	8002a86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	08da      	lsrs	r2, r3, #3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3208      	adds	r2, #8
 8002a46:	0092      	lsls	r2, r2, #2
 8002a48:	58d3      	ldr	r3, [r2, r3]
 8002a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	2207      	movs	r2, #7
 8002a50:	4013      	ands	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	220f      	movs	r2, #15
 8002a56:	409a      	lsls	r2, r3
 8002a58:	0013      	movs	r3, r2
 8002a5a:	43da      	mvns	r2, r3
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	691a      	ldr	r2, [r3, #16]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2107      	movs	r1, #7
 8002a6a:	400b      	ands	r3, r1
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	409a      	lsls	r2, r3
 8002a70:	0013      	movs	r3, r2
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	08da      	lsrs	r2, r3, #3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	3208      	adds	r2, #8
 8002a80:	0092      	lsls	r2, r2, #2
 8002a82:	6939      	ldr	r1, [r7, #16]
 8002a84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	2203      	movs	r2, #3
 8002a92:	409a      	lsls	r2, r3
 8002a94:	0013      	movs	r3, r2
 8002a96:	43da      	mvns	r2, r3
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	401a      	ands	r2, r3
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	409a      	lsls	r2, r3
 8002aac:	0013      	movs	r3, r2
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	23c0      	movs	r3, #192	; 0xc0
 8002ac0:	029b      	lsls	r3, r3, #10
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d100      	bne.n	8002ac8 <HAL_GPIO_Init+0x174>
 8002ac6:	e09a      	b.n	8002bfe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ac8:	4b54      	ldr	r3, [pc, #336]	; (8002c1c <HAL_GPIO_Init+0x2c8>)
 8002aca:	699a      	ldr	r2, [r3, #24]
 8002acc:	4b53      	ldr	r3, [pc, #332]	; (8002c1c <HAL_GPIO_Init+0x2c8>)
 8002ace:	2101      	movs	r1, #1
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	619a      	str	r2, [r3, #24]
 8002ad4:	4b51      	ldr	r3, [pc, #324]	; (8002c1c <HAL_GPIO_Init+0x2c8>)
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	4013      	ands	r3, r2
 8002adc:	60bb      	str	r3, [r7, #8]
 8002ade:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ae0:	4a4f      	ldr	r2, [pc, #316]	; (8002c20 <HAL_GPIO_Init+0x2cc>)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	089b      	lsrs	r3, r3, #2
 8002ae6:	3302      	adds	r3, #2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	589b      	ldr	r3, [r3, r2]
 8002aec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	2203      	movs	r2, #3
 8002af2:	4013      	ands	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	220f      	movs	r2, #15
 8002af8:	409a      	lsls	r2, r3
 8002afa:	0013      	movs	r3, r2
 8002afc:	43da      	mvns	r2, r3
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	4013      	ands	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	2390      	movs	r3, #144	; 0x90
 8002b08:	05db      	lsls	r3, r3, #23
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d013      	beq.n	8002b36 <HAL_GPIO_Init+0x1e2>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a44      	ldr	r2, [pc, #272]	; (8002c24 <HAL_GPIO_Init+0x2d0>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d00d      	beq.n	8002b32 <HAL_GPIO_Init+0x1de>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a43      	ldr	r2, [pc, #268]	; (8002c28 <HAL_GPIO_Init+0x2d4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d007      	beq.n	8002b2e <HAL_GPIO_Init+0x1da>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a42      	ldr	r2, [pc, #264]	; (8002c2c <HAL_GPIO_Init+0x2d8>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d101      	bne.n	8002b2a <HAL_GPIO_Init+0x1d6>
 8002b26:	2303      	movs	r3, #3
 8002b28:	e006      	b.n	8002b38 <HAL_GPIO_Init+0x1e4>
 8002b2a:	2305      	movs	r3, #5
 8002b2c:	e004      	b.n	8002b38 <HAL_GPIO_Init+0x1e4>
 8002b2e:	2302      	movs	r3, #2
 8002b30:	e002      	b.n	8002b38 <HAL_GPIO_Init+0x1e4>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <HAL_GPIO_Init+0x1e4>
 8002b36:	2300      	movs	r3, #0
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	2103      	movs	r1, #3
 8002b3c:	400a      	ands	r2, r1
 8002b3e:	0092      	lsls	r2, r2, #2
 8002b40:	4093      	lsls	r3, r2
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b48:	4935      	ldr	r1, [pc, #212]	; (8002c20 <HAL_GPIO_Init+0x2cc>)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	089b      	lsrs	r3, r3, #2
 8002b4e:	3302      	adds	r3, #2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b56:	4b36      	ldr	r3, [pc, #216]	; (8002c30 <HAL_GPIO_Init+0x2dc>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	43da      	mvns	r2, r3
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	4013      	ands	r3, r2
 8002b64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	2380      	movs	r3, #128	; 0x80
 8002b6c:	025b      	lsls	r3, r3, #9
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d003      	beq.n	8002b7a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002b72:	693a      	ldr	r2, [r7, #16]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002b7a:	4b2d      	ldr	r3, [pc, #180]	; (8002c30 <HAL_GPIO_Init+0x2dc>)
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002b80:	4b2b      	ldr	r3, [pc, #172]	; (8002c30 <HAL_GPIO_Init+0x2dc>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	43da      	mvns	r2, r3
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	2380      	movs	r3, #128	; 0x80
 8002b96:	029b      	lsls	r3, r3, #10
 8002b98:	4013      	ands	r3, r2
 8002b9a:	d003      	beq.n	8002ba4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002ba4:	4b22      	ldr	r3, [pc, #136]	; (8002c30 <HAL_GPIO_Init+0x2dc>)
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002baa:	4b21      	ldr	r3, [pc, #132]	; (8002c30 <HAL_GPIO_Init+0x2dc>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	2380      	movs	r3, #128	; 0x80
 8002bc0:	035b      	lsls	r3, r3, #13
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d003      	beq.n	8002bce <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002bce:	4b18      	ldr	r3, [pc, #96]	; (8002c30 <HAL_GPIO_Init+0x2dc>)
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002bd4:	4b16      	ldr	r3, [pc, #88]	; (8002c30 <HAL_GPIO_Init+0x2dc>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	43da      	mvns	r2, r3
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4013      	ands	r3, r2
 8002be2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	2380      	movs	r3, #128	; 0x80
 8002bea:	039b      	lsls	r3, r3, #14
 8002bec:	4013      	ands	r3, r2
 8002bee:	d003      	beq.n	8002bf8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002bf0:	693a      	ldr	r2, [r7, #16]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002bf8:	4b0d      	ldr	r3, [pc, #52]	; (8002c30 <HAL_GPIO_Init+0x2dc>)
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	3301      	adds	r3, #1
 8002c02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	40da      	lsrs	r2, r3
 8002c0c:	1e13      	subs	r3, r2, #0
 8002c0e:	d000      	beq.n	8002c12 <HAL_GPIO_Init+0x2be>
 8002c10:	e6a8      	b.n	8002964 <HAL_GPIO_Init+0x10>
  } 
}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	46c0      	nop			; (mov r8, r8)
 8002c16:	46bd      	mov	sp, r7
 8002c18:	b006      	add	sp, #24
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	40010000 	.word	0x40010000
 8002c24:	48000400 	.word	0x48000400
 8002c28:	48000800 	.word	0x48000800
 8002c2c:	48000c00 	.word	0x48000c00
 8002c30:	40010400 	.word	0x40010400

08002c34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	000a      	movs	r2, r1
 8002c3e:	1cbb      	adds	r3, r7, #2
 8002c40:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	1cba      	adds	r2, r7, #2
 8002c48:	8812      	ldrh	r2, [r2, #0]
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	d004      	beq.n	8002c58 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002c4e:	230f      	movs	r3, #15
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	2201      	movs	r2, #1
 8002c54:	701a      	strb	r2, [r3, #0]
 8002c56:	e003      	b.n	8002c60 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c58:	230f      	movs	r3, #15
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002c60:	230f      	movs	r3, #15
 8002c62:	18fb      	adds	r3, r7, r3
 8002c64:	781b      	ldrb	r3, [r3, #0]
  }
 8002c66:	0018      	movs	r0, r3
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b004      	add	sp, #16
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
 8002c76:	0008      	movs	r0, r1
 8002c78:	0011      	movs	r1, r2
 8002c7a:	1cbb      	adds	r3, r7, #2
 8002c7c:	1c02      	adds	r2, r0, #0
 8002c7e:	801a      	strh	r2, [r3, #0]
 8002c80:	1c7b      	adds	r3, r7, #1
 8002c82:	1c0a      	adds	r2, r1, #0
 8002c84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c86:	1c7b      	adds	r3, r7, #1
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d004      	beq.n	8002c98 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c8e:	1cbb      	adds	r3, r7, #2
 8002c90:	881a      	ldrh	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c96:	e003      	b.n	8002ca0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c98:	1cbb      	adds	r3, r7, #2
 8002c9a:	881a      	ldrh	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ca0:	46c0      	nop			; (mov r8, r8)
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b002      	add	sp, #8
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	000a      	movs	r2, r1
 8002cb2:	1cbb      	adds	r3, r7, #2
 8002cb4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	695b      	ldr	r3, [r3, #20]
 8002cba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cbc:	1cbb      	adds	r3, r7, #2
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	68fa      	ldr	r2, [r7, #12]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	041a      	lsls	r2, r3, #16
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	1cb9      	adds	r1, r7, #2
 8002ccc:	8809      	ldrh	r1, [r1, #0]
 8002cce:	400b      	ands	r3, r1
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	619a      	str	r2, [r3, #24]
}
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	b004      	add	sp, #16
 8002cdc:	bd80      	pop	{r7, pc}
	...

08002ce0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e082      	b.n	8002df8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2241      	movs	r2, #65	; 0x41
 8002cf6:	5c9b      	ldrb	r3, [r3, r2]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d107      	bne.n	8002d0e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2240      	movs	r2, #64	; 0x40
 8002d02:	2100      	movs	r1, #0
 8002d04:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	0018      	movs	r0, r3
 8002d0a:	f7fe fbd9 	bl	80014c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2241      	movs	r2, #65	; 0x41
 8002d12:	2124      	movs	r1, #36	; 0x24
 8002d14:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2101      	movs	r1, #1
 8002d22:	438a      	bics	r2, r1
 8002d24:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4934      	ldr	r1, [pc, #208]	; (8002e00 <HAL_I2C_Init+0x120>)
 8002d30:	400a      	ands	r2, r1
 8002d32:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4931      	ldr	r1, [pc, #196]	; (8002e04 <HAL_I2C_Init+0x124>)
 8002d40:	400a      	ands	r2, r1
 8002d42:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d108      	bne.n	8002d5e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2180      	movs	r1, #128	; 0x80
 8002d56:	0209      	lsls	r1, r1, #8
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	609a      	str	r2, [r3, #8]
 8002d5c:	e007      	b.n	8002d6e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689a      	ldr	r2, [r3, #8]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2184      	movs	r1, #132	; 0x84
 8002d68:	0209      	lsls	r1, r1, #8
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d104      	bne.n	8002d80 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2280      	movs	r2, #128	; 0x80
 8002d7c:	0112      	lsls	r2, r2, #4
 8002d7e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	491f      	ldr	r1, [pc, #124]	; (8002e08 <HAL_I2C_Init+0x128>)
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	491a      	ldr	r1, [pc, #104]	; (8002e04 <HAL_I2C_Init+0x124>)
 8002d9c:	400a      	ands	r2, r1
 8002d9e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691a      	ldr	r2, [r3, #16]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	431a      	orrs	r2, r3
 8002daa:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69d9      	ldr	r1, [r3, #28]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1a      	ldr	r2, [r3, #32]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2241      	movs	r2, #65	; 0x41
 8002de4:	2120      	movs	r1, #32
 8002de6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2242      	movs	r2, #66	; 0x42
 8002df2:	2100      	movs	r1, #0
 8002df4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	0018      	movs	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b002      	add	sp, #8
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	f0ffffff 	.word	0xf0ffffff
 8002e04:	ffff7fff 	.word	0xffff7fff
 8002e08:	02008000 	.word	0x02008000

08002e0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2241      	movs	r2, #65	; 0x41
 8002e1a:	5c9b      	ldrb	r3, [r3, r2]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b20      	cmp	r3, #32
 8002e20:	d138      	bne.n	8002e94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2240      	movs	r2, #64	; 0x40
 8002e26:	5c9b      	ldrb	r3, [r3, r2]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d101      	bne.n	8002e30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	e032      	b.n	8002e96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2240      	movs	r2, #64	; 0x40
 8002e34:	2101      	movs	r1, #1
 8002e36:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2241      	movs	r2, #65	; 0x41
 8002e3c:	2124      	movs	r1, #36	; 0x24
 8002e3e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	438a      	bics	r2, r1
 8002e4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4911      	ldr	r1, [pc, #68]	; (8002ea0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002e5c:	400a      	ands	r2, r1
 8002e5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6819      	ldr	r1, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2241      	movs	r2, #65	; 0x41
 8002e84:	2120      	movs	r1, #32
 8002e86:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2240      	movs	r2, #64	; 0x40
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002e90:	2300      	movs	r3, #0
 8002e92:	e000      	b.n	8002e96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e94:	2302      	movs	r3, #2
  }
}
 8002e96:	0018      	movs	r0, r3
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	b002      	add	sp, #8
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	46c0      	nop			; (mov r8, r8)
 8002ea0:	ffffefff 	.word	0xffffefff

08002ea4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2241      	movs	r2, #65	; 0x41
 8002eb2:	5c9b      	ldrb	r3, [r3, r2]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b20      	cmp	r3, #32
 8002eb8:	d139      	bne.n	8002f2e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2240      	movs	r2, #64	; 0x40
 8002ebe:	5c9b      	ldrb	r3, [r3, r2]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d101      	bne.n	8002ec8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	e033      	b.n	8002f30 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2240      	movs	r2, #64	; 0x40
 8002ecc:	2101      	movs	r1, #1
 8002ece:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2241      	movs	r2, #65	; 0x41
 8002ed4:	2124      	movs	r1, #36	; 0x24
 8002ed6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	438a      	bics	r2, r1
 8002ee6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4a11      	ldr	r2, [pc, #68]	; (8002f38 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	021b      	lsls	r3, r3, #8
 8002efc:	68fa      	ldr	r2, [r7, #12]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2101      	movs	r1, #1
 8002f16:	430a      	orrs	r2, r1
 8002f18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2241      	movs	r2, #65	; 0x41
 8002f1e:	2120      	movs	r1, #32
 8002f20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2240      	movs	r2, #64	; 0x40
 8002f26:	2100      	movs	r1, #0
 8002f28:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	e000      	b.n	8002f30 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f2e:	2302      	movs	r3, #2
  }
}
 8002f30:	0018      	movs	r0, r3
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b004      	add	sp, #16
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	fffff0ff 	.word	0xfffff0ff

08002f3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b088      	sub	sp, #32
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e301      	b.n	8003552 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2201      	movs	r2, #1
 8002f54:	4013      	ands	r3, r2
 8002f56:	d100      	bne.n	8002f5a <HAL_RCC_OscConfig+0x1e>
 8002f58:	e08d      	b.n	8003076 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002f5a:	4bc3      	ldr	r3, [pc, #780]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	220c      	movs	r2, #12
 8002f60:	4013      	ands	r3, r2
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	d00e      	beq.n	8002f84 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f66:	4bc0      	ldr	r3, [pc, #768]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	220c      	movs	r2, #12
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	2b08      	cmp	r3, #8
 8002f70:	d116      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x64>
 8002f72:	4bbd      	ldr	r3, [pc, #756]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	2380      	movs	r3, #128	; 0x80
 8002f78:	025b      	lsls	r3, r3, #9
 8002f7a:	401a      	ands	r2, r3
 8002f7c:	2380      	movs	r3, #128	; 0x80
 8002f7e:	025b      	lsls	r3, r3, #9
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d10d      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f84:	4bb8      	ldr	r3, [pc, #736]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	2380      	movs	r3, #128	; 0x80
 8002f8a:	029b      	lsls	r3, r3, #10
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d100      	bne.n	8002f92 <HAL_RCC_OscConfig+0x56>
 8002f90:	e070      	b.n	8003074 <HAL_RCC_OscConfig+0x138>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d000      	beq.n	8002f9c <HAL_RCC_OscConfig+0x60>
 8002f9a:	e06b      	b.n	8003074 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e2d8      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d107      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x7c>
 8002fa8:	4baf      	ldr	r3, [pc, #700]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	4bae      	ldr	r3, [pc, #696]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002fae:	2180      	movs	r1, #128	; 0x80
 8002fb0:	0249      	lsls	r1, r1, #9
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	e02f      	b.n	8003018 <HAL_RCC_OscConfig+0xdc>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10c      	bne.n	8002fda <HAL_RCC_OscConfig+0x9e>
 8002fc0:	4ba9      	ldr	r3, [pc, #676]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	4ba8      	ldr	r3, [pc, #672]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002fc6:	49a9      	ldr	r1, [pc, #676]	; (800326c <HAL_RCC_OscConfig+0x330>)
 8002fc8:	400a      	ands	r2, r1
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	4ba6      	ldr	r3, [pc, #664]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	4ba5      	ldr	r3, [pc, #660]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002fd2:	49a7      	ldr	r1, [pc, #668]	; (8003270 <HAL_RCC_OscConfig+0x334>)
 8002fd4:	400a      	ands	r2, r1
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	e01e      	b.n	8003018 <HAL_RCC_OscConfig+0xdc>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b05      	cmp	r3, #5
 8002fe0:	d10e      	bne.n	8003000 <HAL_RCC_OscConfig+0xc4>
 8002fe2:	4ba1      	ldr	r3, [pc, #644]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	4ba0      	ldr	r3, [pc, #640]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002fe8:	2180      	movs	r1, #128	; 0x80
 8002fea:	02c9      	lsls	r1, r1, #11
 8002fec:	430a      	orrs	r2, r1
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	4b9d      	ldr	r3, [pc, #628]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	4b9c      	ldr	r3, [pc, #624]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8002ff6:	2180      	movs	r1, #128	; 0x80
 8002ff8:	0249      	lsls	r1, r1, #9
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	e00b      	b.n	8003018 <HAL_RCC_OscConfig+0xdc>
 8003000:	4b99      	ldr	r3, [pc, #612]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	4b98      	ldr	r3, [pc, #608]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003006:	4999      	ldr	r1, [pc, #612]	; (800326c <HAL_RCC_OscConfig+0x330>)
 8003008:	400a      	ands	r2, r1
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	4b96      	ldr	r3, [pc, #600]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	4b95      	ldr	r3, [pc, #596]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003012:	4997      	ldr	r1, [pc, #604]	; (8003270 <HAL_RCC_OscConfig+0x334>)
 8003014:	400a      	ands	r2, r1
 8003016:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d014      	beq.n	800304a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003020:	f7fe fd10 	bl	8001a44 <HAL_GetTick>
 8003024:	0003      	movs	r3, r0
 8003026:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003028:	e008      	b.n	800303c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800302a:	f7fe fd0b 	bl	8001a44 <HAL_GetTick>
 800302e:	0002      	movs	r2, r0
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b64      	cmp	r3, #100	; 0x64
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e28a      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303c:	4b8a      	ldr	r3, [pc, #552]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	2380      	movs	r3, #128	; 0x80
 8003042:	029b      	lsls	r3, r3, #10
 8003044:	4013      	ands	r3, r2
 8003046:	d0f0      	beq.n	800302a <HAL_RCC_OscConfig+0xee>
 8003048:	e015      	b.n	8003076 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304a:	f7fe fcfb 	bl	8001a44 <HAL_GetTick>
 800304e:	0003      	movs	r3, r0
 8003050:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003054:	f7fe fcf6 	bl	8001a44 <HAL_GetTick>
 8003058:	0002      	movs	r2, r0
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b64      	cmp	r3, #100	; 0x64
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e275      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003066:	4b80      	ldr	r3, [pc, #512]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	2380      	movs	r3, #128	; 0x80
 800306c:	029b      	lsls	r3, r3, #10
 800306e:	4013      	ands	r3, r2
 8003070:	d1f0      	bne.n	8003054 <HAL_RCC_OscConfig+0x118>
 8003072:	e000      	b.n	8003076 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003074:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2202      	movs	r2, #2
 800307c:	4013      	ands	r3, r2
 800307e:	d100      	bne.n	8003082 <HAL_RCC_OscConfig+0x146>
 8003080:	e069      	b.n	8003156 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003082:	4b79      	ldr	r3, [pc, #484]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	220c      	movs	r2, #12
 8003088:	4013      	ands	r3, r2
 800308a:	d00b      	beq.n	80030a4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800308c:	4b76      	ldr	r3, [pc, #472]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	220c      	movs	r2, #12
 8003092:	4013      	ands	r3, r2
 8003094:	2b08      	cmp	r3, #8
 8003096:	d11c      	bne.n	80030d2 <HAL_RCC_OscConfig+0x196>
 8003098:	4b73      	ldr	r3, [pc, #460]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	2380      	movs	r3, #128	; 0x80
 800309e:	025b      	lsls	r3, r3, #9
 80030a0:	4013      	ands	r3, r2
 80030a2:	d116      	bne.n	80030d2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030a4:	4b70      	ldr	r3, [pc, #448]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2202      	movs	r2, #2
 80030aa:	4013      	ands	r3, r2
 80030ac:	d005      	beq.n	80030ba <HAL_RCC_OscConfig+0x17e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d001      	beq.n	80030ba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e24b      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ba:	4b6b      	ldr	r3, [pc, #428]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	22f8      	movs	r2, #248	; 0xf8
 80030c0:	4393      	bics	r3, r2
 80030c2:	0019      	movs	r1, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	00da      	lsls	r2, r3, #3
 80030ca:	4b67      	ldr	r3, [pc, #412]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80030cc:	430a      	orrs	r2, r1
 80030ce:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030d0:	e041      	b.n	8003156 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d024      	beq.n	8003124 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030da:	4b63      	ldr	r3, [pc, #396]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	4b62      	ldr	r3, [pc, #392]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80030e0:	2101      	movs	r1, #1
 80030e2:	430a      	orrs	r2, r1
 80030e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e6:	f7fe fcad 	bl	8001a44 <HAL_GetTick>
 80030ea:	0003      	movs	r3, r0
 80030ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030f0:	f7fe fca8 	bl	8001a44 <HAL_GetTick>
 80030f4:	0002      	movs	r2, r0
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e227      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003102:	4b59      	ldr	r3, [pc, #356]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2202      	movs	r2, #2
 8003108:	4013      	ands	r3, r2
 800310a:	d0f1      	beq.n	80030f0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800310c:	4b56      	ldr	r3, [pc, #344]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	22f8      	movs	r2, #248	; 0xf8
 8003112:	4393      	bics	r3, r2
 8003114:	0019      	movs	r1, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	00da      	lsls	r2, r3, #3
 800311c:	4b52      	ldr	r3, [pc, #328]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800311e:	430a      	orrs	r2, r1
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	e018      	b.n	8003156 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003124:	4b50      	ldr	r3, [pc, #320]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	4b4f      	ldr	r3, [pc, #316]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800312a:	2101      	movs	r1, #1
 800312c:	438a      	bics	r2, r1
 800312e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003130:	f7fe fc88 	bl	8001a44 <HAL_GetTick>
 8003134:	0003      	movs	r3, r0
 8003136:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003138:	e008      	b.n	800314c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800313a:	f7fe fc83 	bl	8001a44 <HAL_GetTick>
 800313e:	0002      	movs	r2, r0
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e202      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314c:	4b46      	ldr	r3, [pc, #280]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2202      	movs	r2, #2
 8003152:	4013      	ands	r3, r2
 8003154:	d1f1      	bne.n	800313a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2208      	movs	r2, #8
 800315c:	4013      	ands	r3, r2
 800315e:	d036      	beq.n	80031ce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d019      	beq.n	800319c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003168:	4b3f      	ldr	r3, [pc, #252]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800316a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800316c:	4b3e      	ldr	r3, [pc, #248]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800316e:	2101      	movs	r1, #1
 8003170:	430a      	orrs	r2, r1
 8003172:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003174:	f7fe fc66 	bl	8001a44 <HAL_GetTick>
 8003178:	0003      	movs	r3, r0
 800317a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800317c:	e008      	b.n	8003190 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800317e:	f7fe fc61 	bl	8001a44 <HAL_GetTick>
 8003182:	0002      	movs	r2, r0
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e1e0      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003190:	4b35      	ldr	r3, [pc, #212]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003194:	2202      	movs	r2, #2
 8003196:	4013      	ands	r3, r2
 8003198:	d0f1      	beq.n	800317e <HAL_RCC_OscConfig+0x242>
 800319a:	e018      	b.n	80031ce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800319c:	4b32      	ldr	r3, [pc, #200]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800319e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031a0:	4b31      	ldr	r3, [pc, #196]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80031a2:	2101      	movs	r1, #1
 80031a4:	438a      	bics	r2, r1
 80031a6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a8:	f7fe fc4c 	bl	8001a44 <HAL_GetTick>
 80031ac:	0003      	movs	r3, r0
 80031ae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b0:	e008      	b.n	80031c4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031b2:	f7fe fc47 	bl	8001a44 <HAL_GetTick>
 80031b6:	0002      	movs	r2, r0
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e1c6      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c4:	4b28      	ldr	r3, [pc, #160]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80031c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c8:	2202      	movs	r2, #2
 80031ca:	4013      	ands	r3, r2
 80031cc:	d1f1      	bne.n	80031b2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2204      	movs	r2, #4
 80031d4:	4013      	ands	r3, r2
 80031d6:	d100      	bne.n	80031da <HAL_RCC_OscConfig+0x29e>
 80031d8:	e0b4      	b.n	8003344 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031da:	201f      	movs	r0, #31
 80031dc:	183b      	adds	r3, r7, r0
 80031de:	2200      	movs	r2, #0
 80031e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e2:	4b21      	ldr	r3, [pc, #132]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80031e4:	69da      	ldr	r2, [r3, #28]
 80031e6:	2380      	movs	r3, #128	; 0x80
 80031e8:	055b      	lsls	r3, r3, #21
 80031ea:	4013      	ands	r3, r2
 80031ec:	d110      	bne.n	8003210 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ee:	4b1e      	ldr	r3, [pc, #120]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80031f0:	69da      	ldr	r2, [r3, #28]
 80031f2:	4b1d      	ldr	r3, [pc, #116]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80031f4:	2180      	movs	r1, #128	; 0x80
 80031f6:	0549      	lsls	r1, r1, #21
 80031f8:	430a      	orrs	r2, r1
 80031fa:	61da      	str	r2, [r3, #28]
 80031fc:	4b1a      	ldr	r3, [pc, #104]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 80031fe:	69da      	ldr	r2, [r3, #28]
 8003200:	2380      	movs	r3, #128	; 0x80
 8003202:	055b      	lsls	r3, r3, #21
 8003204:	4013      	ands	r3, r2
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800320a:	183b      	adds	r3, r7, r0
 800320c:	2201      	movs	r2, #1
 800320e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003210:	4b18      	ldr	r3, [pc, #96]	; (8003274 <HAL_RCC_OscConfig+0x338>)
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	2380      	movs	r3, #128	; 0x80
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	4013      	ands	r3, r2
 800321a:	d11a      	bne.n	8003252 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800321c:	4b15      	ldr	r3, [pc, #84]	; (8003274 <HAL_RCC_OscConfig+0x338>)
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	4b14      	ldr	r3, [pc, #80]	; (8003274 <HAL_RCC_OscConfig+0x338>)
 8003222:	2180      	movs	r1, #128	; 0x80
 8003224:	0049      	lsls	r1, r1, #1
 8003226:	430a      	orrs	r2, r1
 8003228:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800322a:	f7fe fc0b 	bl	8001a44 <HAL_GetTick>
 800322e:	0003      	movs	r3, r0
 8003230:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003234:	f7fe fc06 	bl	8001a44 <HAL_GetTick>
 8003238:	0002      	movs	r2, r0
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b64      	cmp	r3, #100	; 0x64
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e185      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003246:	4b0b      	ldr	r3, [pc, #44]	; (8003274 <HAL_RCC_OscConfig+0x338>)
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	2380      	movs	r3, #128	; 0x80
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	4013      	ands	r3, r2
 8003250:	d0f0      	beq.n	8003234 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d10e      	bne.n	8003278 <HAL_RCC_OscConfig+0x33c>
 800325a:	4b03      	ldr	r3, [pc, #12]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 800325c:	6a1a      	ldr	r2, [r3, #32]
 800325e:	4b02      	ldr	r3, [pc, #8]	; (8003268 <HAL_RCC_OscConfig+0x32c>)
 8003260:	2101      	movs	r1, #1
 8003262:	430a      	orrs	r2, r1
 8003264:	621a      	str	r2, [r3, #32]
 8003266:	e035      	b.n	80032d4 <HAL_RCC_OscConfig+0x398>
 8003268:	40021000 	.word	0x40021000
 800326c:	fffeffff 	.word	0xfffeffff
 8003270:	fffbffff 	.word	0xfffbffff
 8003274:	40007000 	.word	0x40007000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10c      	bne.n	800329a <HAL_RCC_OscConfig+0x35e>
 8003280:	4bb6      	ldr	r3, [pc, #728]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003282:	6a1a      	ldr	r2, [r3, #32]
 8003284:	4bb5      	ldr	r3, [pc, #724]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003286:	2101      	movs	r1, #1
 8003288:	438a      	bics	r2, r1
 800328a:	621a      	str	r2, [r3, #32]
 800328c:	4bb3      	ldr	r3, [pc, #716]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800328e:	6a1a      	ldr	r2, [r3, #32]
 8003290:	4bb2      	ldr	r3, [pc, #712]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003292:	2104      	movs	r1, #4
 8003294:	438a      	bics	r2, r1
 8003296:	621a      	str	r2, [r3, #32]
 8003298:	e01c      	b.n	80032d4 <HAL_RCC_OscConfig+0x398>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	2b05      	cmp	r3, #5
 80032a0:	d10c      	bne.n	80032bc <HAL_RCC_OscConfig+0x380>
 80032a2:	4bae      	ldr	r3, [pc, #696]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032a4:	6a1a      	ldr	r2, [r3, #32]
 80032a6:	4bad      	ldr	r3, [pc, #692]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032a8:	2104      	movs	r1, #4
 80032aa:	430a      	orrs	r2, r1
 80032ac:	621a      	str	r2, [r3, #32]
 80032ae:	4bab      	ldr	r3, [pc, #684]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032b0:	6a1a      	ldr	r2, [r3, #32]
 80032b2:	4baa      	ldr	r3, [pc, #680]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032b4:	2101      	movs	r1, #1
 80032b6:	430a      	orrs	r2, r1
 80032b8:	621a      	str	r2, [r3, #32]
 80032ba:	e00b      	b.n	80032d4 <HAL_RCC_OscConfig+0x398>
 80032bc:	4ba7      	ldr	r3, [pc, #668]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032be:	6a1a      	ldr	r2, [r3, #32]
 80032c0:	4ba6      	ldr	r3, [pc, #664]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032c2:	2101      	movs	r1, #1
 80032c4:	438a      	bics	r2, r1
 80032c6:	621a      	str	r2, [r3, #32]
 80032c8:	4ba4      	ldr	r3, [pc, #656]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032ca:	6a1a      	ldr	r2, [r3, #32]
 80032cc:	4ba3      	ldr	r3, [pc, #652]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032ce:	2104      	movs	r1, #4
 80032d0:	438a      	bics	r2, r1
 80032d2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d014      	beq.n	8003306 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032dc:	f7fe fbb2 	bl	8001a44 <HAL_GetTick>
 80032e0:	0003      	movs	r3, r0
 80032e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032e4:	e009      	b.n	80032fa <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032e6:	f7fe fbad 	bl	8001a44 <HAL_GetTick>
 80032ea:	0002      	movs	r2, r0
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	4a9b      	ldr	r2, [pc, #620]	; (8003560 <HAL_RCC_OscConfig+0x624>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e12b      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032fa:	4b98      	ldr	r3, [pc, #608]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	2202      	movs	r2, #2
 8003300:	4013      	ands	r3, r2
 8003302:	d0f0      	beq.n	80032e6 <HAL_RCC_OscConfig+0x3aa>
 8003304:	e013      	b.n	800332e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003306:	f7fe fb9d 	bl	8001a44 <HAL_GetTick>
 800330a:	0003      	movs	r3, r0
 800330c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800330e:	e009      	b.n	8003324 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003310:	f7fe fb98 	bl	8001a44 <HAL_GetTick>
 8003314:	0002      	movs	r2, r0
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	4a91      	ldr	r2, [pc, #580]	; (8003560 <HAL_RCC_OscConfig+0x624>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d901      	bls.n	8003324 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e116      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003324:	4b8d      	ldr	r3, [pc, #564]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	2202      	movs	r2, #2
 800332a:	4013      	ands	r3, r2
 800332c:	d1f0      	bne.n	8003310 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800332e:	231f      	movs	r3, #31
 8003330:	18fb      	adds	r3, r7, r3
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d105      	bne.n	8003344 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003338:	4b88      	ldr	r3, [pc, #544]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800333a:	69da      	ldr	r2, [r3, #28]
 800333c:	4b87      	ldr	r3, [pc, #540]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800333e:	4989      	ldr	r1, [pc, #548]	; (8003564 <HAL_RCC_OscConfig+0x628>)
 8003340:	400a      	ands	r2, r1
 8003342:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2210      	movs	r2, #16
 800334a:	4013      	ands	r3, r2
 800334c:	d063      	beq.n	8003416 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d12a      	bne.n	80033ac <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003356:	4b81      	ldr	r3, [pc, #516]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003358:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800335a:	4b80      	ldr	r3, [pc, #512]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800335c:	2104      	movs	r1, #4
 800335e:	430a      	orrs	r2, r1
 8003360:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003362:	4b7e      	ldr	r3, [pc, #504]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003364:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003366:	4b7d      	ldr	r3, [pc, #500]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003368:	2101      	movs	r1, #1
 800336a:	430a      	orrs	r2, r1
 800336c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800336e:	f7fe fb69 	bl	8001a44 <HAL_GetTick>
 8003372:	0003      	movs	r3, r0
 8003374:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003376:	e008      	b.n	800338a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003378:	f7fe fb64 	bl	8001a44 <HAL_GetTick>
 800337c:	0002      	movs	r2, r0
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d901      	bls.n	800338a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e0e3      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800338a:	4b74      	ldr	r3, [pc, #464]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800338c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800338e:	2202      	movs	r2, #2
 8003390:	4013      	ands	r3, r2
 8003392:	d0f1      	beq.n	8003378 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003394:	4b71      	ldr	r3, [pc, #452]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003398:	22f8      	movs	r2, #248	; 0xf8
 800339a:	4393      	bics	r3, r2
 800339c:	0019      	movs	r1, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	00da      	lsls	r2, r3, #3
 80033a4:	4b6d      	ldr	r3, [pc, #436]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033a6:	430a      	orrs	r2, r1
 80033a8:	635a      	str	r2, [r3, #52]	; 0x34
 80033aa:	e034      	b.n	8003416 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	695b      	ldr	r3, [r3, #20]
 80033b0:	3305      	adds	r3, #5
 80033b2:	d111      	bne.n	80033d8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80033b4:	4b69      	ldr	r3, [pc, #420]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033b8:	4b68      	ldr	r3, [pc, #416]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033ba:	2104      	movs	r1, #4
 80033bc:	438a      	bics	r2, r1
 80033be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80033c0:	4b66      	ldr	r3, [pc, #408]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c4:	22f8      	movs	r2, #248	; 0xf8
 80033c6:	4393      	bics	r3, r2
 80033c8:	0019      	movs	r1, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	00da      	lsls	r2, r3, #3
 80033d0:	4b62      	ldr	r3, [pc, #392]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033d2:	430a      	orrs	r2, r1
 80033d4:	635a      	str	r2, [r3, #52]	; 0x34
 80033d6:	e01e      	b.n	8003416 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80033d8:	4b60      	ldr	r3, [pc, #384]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033dc:	4b5f      	ldr	r3, [pc, #380]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033de:	2104      	movs	r1, #4
 80033e0:	430a      	orrs	r2, r1
 80033e2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80033e4:	4b5d      	ldr	r3, [pc, #372]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033e8:	4b5c      	ldr	r3, [pc, #368]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80033ea:	2101      	movs	r1, #1
 80033ec:	438a      	bics	r2, r1
 80033ee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f0:	f7fe fb28 	bl	8001a44 <HAL_GetTick>
 80033f4:	0003      	movs	r3, r0
 80033f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80033f8:	e008      	b.n	800340c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80033fa:	f7fe fb23 	bl	8001a44 <HAL_GetTick>
 80033fe:	0002      	movs	r2, r0
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b02      	cmp	r3, #2
 8003406:	d901      	bls.n	800340c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e0a2      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800340c:	4b53      	ldr	r3, [pc, #332]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800340e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003410:	2202      	movs	r2, #2
 8003412:	4013      	ands	r3, r2
 8003414:	d1f1      	bne.n	80033fa <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d100      	bne.n	8003420 <HAL_RCC_OscConfig+0x4e4>
 800341e:	e097      	b.n	8003550 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003420:	4b4e      	ldr	r3, [pc, #312]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	220c      	movs	r2, #12
 8003426:	4013      	ands	r3, r2
 8003428:	2b08      	cmp	r3, #8
 800342a:	d100      	bne.n	800342e <HAL_RCC_OscConfig+0x4f2>
 800342c:	e06b      	b.n	8003506 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	2b02      	cmp	r3, #2
 8003434:	d14c      	bne.n	80034d0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003436:	4b49      	ldr	r3, [pc, #292]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	4b48      	ldr	r3, [pc, #288]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800343c:	494a      	ldr	r1, [pc, #296]	; (8003568 <HAL_RCC_OscConfig+0x62c>)
 800343e:	400a      	ands	r2, r1
 8003440:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003442:	f7fe faff 	bl	8001a44 <HAL_GetTick>
 8003446:	0003      	movs	r3, r0
 8003448:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800344c:	f7fe fafa 	bl	8001a44 <HAL_GetTick>
 8003450:	0002      	movs	r2, r0
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e079      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800345e:	4b3f      	ldr	r3, [pc, #252]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	2380      	movs	r3, #128	; 0x80
 8003464:	049b      	lsls	r3, r3, #18
 8003466:	4013      	ands	r3, r2
 8003468:	d1f0      	bne.n	800344c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800346a:	4b3c      	ldr	r3, [pc, #240]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800346c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346e:	220f      	movs	r2, #15
 8003470:	4393      	bics	r3, r2
 8003472:	0019      	movs	r1, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003478:	4b38      	ldr	r3, [pc, #224]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800347a:	430a      	orrs	r2, r1
 800347c:	62da      	str	r2, [r3, #44]	; 0x2c
 800347e:	4b37      	ldr	r3, [pc, #220]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	4a3a      	ldr	r2, [pc, #232]	; (800356c <HAL_RCC_OscConfig+0x630>)
 8003484:	4013      	ands	r3, r2
 8003486:	0019      	movs	r1, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003490:	431a      	orrs	r2, r3
 8003492:	4b32      	ldr	r3, [pc, #200]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003494:	430a      	orrs	r2, r1
 8003496:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003498:	4b30      	ldr	r3, [pc, #192]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	4b2f      	ldr	r3, [pc, #188]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800349e:	2180      	movs	r1, #128	; 0x80
 80034a0:	0449      	lsls	r1, r1, #17
 80034a2:	430a      	orrs	r2, r1
 80034a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a6:	f7fe facd 	bl	8001a44 <HAL_GetTick>
 80034aa:	0003      	movs	r3, r0
 80034ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034ae:	e008      	b.n	80034c2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034b0:	f7fe fac8 	bl	8001a44 <HAL_GetTick>
 80034b4:	0002      	movs	r2, r0
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d901      	bls.n	80034c2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e047      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034c2:	4b26      	ldr	r3, [pc, #152]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	049b      	lsls	r3, r3, #18
 80034ca:	4013      	ands	r3, r2
 80034cc:	d0f0      	beq.n	80034b0 <HAL_RCC_OscConfig+0x574>
 80034ce:	e03f      	b.n	8003550 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034d0:	4b22      	ldr	r3, [pc, #136]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	4b21      	ldr	r3, [pc, #132]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80034d6:	4924      	ldr	r1, [pc, #144]	; (8003568 <HAL_RCC_OscConfig+0x62c>)
 80034d8:	400a      	ands	r2, r1
 80034da:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034dc:	f7fe fab2 	bl	8001a44 <HAL_GetTick>
 80034e0:	0003      	movs	r3, r0
 80034e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034e6:	f7fe faad 	bl	8001a44 <HAL_GetTick>
 80034ea:	0002      	movs	r2, r0
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e02c      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034f8:	4b18      	ldr	r3, [pc, #96]	; (800355c <HAL_RCC_OscConfig+0x620>)
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	2380      	movs	r3, #128	; 0x80
 80034fe:	049b      	lsls	r3, r3, #18
 8003500:	4013      	ands	r3, r2
 8003502:	d1f0      	bne.n	80034e6 <HAL_RCC_OscConfig+0x5aa>
 8003504:	e024      	b.n	8003550 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d101      	bne.n	8003512 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e01f      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003512:	4b12      	ldr	r3, [pc, #72]	; (800355c <HAL_RCC_OscConfig+0x620>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003518:	4b10      	ldr	r3, [pc, #64]	; (800355c <HAL_RCC_OscConfig+0x620>)
 800351a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	2380      	movs	r3, #128	; 0x80
 8003522:	025b      	lsls	r3, r3, #9
 8003524:	401a      	ands	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	429a      	cmp	r2, r3
 800352c:	d10e      	bne.n	800354c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	220f      	movs	r2, #15
 8003532:	401a      	ands	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003538:	429a      	cmp	r2, r3
 800353a:	d107      	bne.n	800354c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	23f0      	movs	r3, #240	; 0xf0
 8003540:	039b      	lsls	r3, r3, #14
 8003542:	401a      	ands	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003548:	429a      	cmp	r2, r3
 800354a:	d001      	beq.n	8003550 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e000      	b.n	8003552 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	0018      	movs	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	b008      	add	sp, #32
 8003558:	bd80      	pop	{r7, pc}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	40021000 	.word	0x40021000
 8003560:	00001388 	.word	0x00001388
 8003564:	efffffff 	.word	0xefffffff
 8003568:	feffffff 	.word	0xfeffffff
 800356c:	ffc2ffff 	.word	0xffc2ffff

08003570 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e0b3      	b.n	80036ec <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003584:	4b5b      	ldr	r3, [pc, #364]	; (80036f4 <HAL_RCC_ClockConfig+0x184>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2201      	movs	r2, #1
 800358a:	4013      	ands	r3, r2
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	429a      	cmp	r2, r3
 8003590:	d911      	bls.n	80035b6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003592:	4b58      	ldr	r3, [pc, #352]	; (80036f4 <HAL_RCC_ClockConfig+0x184>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2201      	movs	r2, #1
 8003598:	4393      	bics	r3, r2
 800359a:	0019      	movs	r1, r3
 800359c:	4b55      	ldr	r3, [pc, #340]	; (80036f4 <HAL_RCC_ClockConfig+0x184>)
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a4:	4b53      	ldr	r3, [pc, #332]	; (80036f4 <HAL_RCC_ClockConfig+0x184>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2201      	movs	r2, #1
 80035aa:	4013      	ands	r3, r2
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d001      	beq.n	80035b6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e09a      	b.n	80036ec <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2202      	movs	r2, #2
 80035bc:	4013      	ands	r3, r2
 80035be:	d015      	beq.n	80035ec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2204      	movs	r2, #4
 80035c6:	4013      	ands	r3, r2
 80035c8:	d006      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80035ca:	4b4b      	ldr	r3, [pc, #300]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 80035cc:	685a      	ldr	r2, [r3, #4]
 80035ce:	4b4a      	ldr	r3, [pc, #296]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 80035d0:	21e0      	movs	r1, #224	; 0xe0
 80035d2:	00c9      	lsls	r1, r1, #3
 80035d4:	430a      	orrs	r2, r1
 80035d6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035d8:	4b47      	ldr	r3, [pc, #284]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	22f0      	movs	r2, #240	; 0xf0
 80035de:	4393      	bics	r3, r2
 80035e0:	0019      	movs	r1, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	4b44      	ldr	r3, [pc, #272]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 80035e8:	430a      	orrs	r2, r1
 80035ea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2201      	movs	r2, #1
 80035f2:	4013      	ands	r3, r2
 80035f4:	d040      	beq.n	8003678 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d107      	bne.n	800360e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035fe:	4b3e      	ldr	r3, [pc, #248]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	2380      	movs	r3, #128	; 0x80
 8003604:	029b      	lsls	r3, r3, #10
 8003606:	4013      	ands	r3, r2
 8003608:	d114      	bne.n	8003634 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e06e      	b.n	80036ec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d107      	bne.n	8003626 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003616:	4b38      	ldr	r3, [pc, #224]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	2380      	movs	r3, #128	; 0x80
 800361c:	049b      	lsls	r3, r3, #18
 800361e:	4013      	ands	r3, r2
 8003620:	d108      	bne.n	8003634 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e062      	b.n	80036ec <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003626:	4b34      	ldr	r3, [pc, #208]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2202      	movs	r2, #2
 800362c:	4013      	ands	r3, r2
 800362e:	d101      	bne.n	8003634 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e05b      	b.n	80036ec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003634:	4b30      	ldr	r3, [pc, #192]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	2203      	movs	r2, #3
 800363a:	4393      	bics	r3, r2
 800363c:	0019      	movs	r1, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	4b2d      	ldr	r3, [pc, #180]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 8003644:	430a      	orrs	r2, r1
 8003646:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003648:	f7fe f9fc 	bl	8001a44 <HAL_GetTick>
 800364c:	0003      	movs	r3, r0
 800364e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003650:	e009      	b.n	8003666 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003652:	f7fe f9f7 	bl	8001a44 <HAL_GetTick>
 8003656:	0002      	movs	r2, r0
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	4a27      	ldr	r2, [pc, #156]	; (80036fc <HAL_RCC_ClockConfig+0x18c>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e042      	b.n	80036ec <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003666:	4b24      	ldr	r3, [pc, #144]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	220c      	movs	r2, #12
 800366c:	401a      	ands	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	429a      	cmp	r2, r3
 8003676:	d1ec      	bne.n	8003652 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003678:	4b1e      	ldr	r3, [pc, #120]	; (80036f4 <HAL_RCC_ClockConfig+0x184>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2201      	movs	r2, #1
 800367e:	4013      	ands	r3, r2
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	429a      	cmp	r2, r3
 8003684:	d211      	bcs.n	80036aa <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003686:	4b1b      	ldr	r3, [pc, #108]	; (80036f4 <HAL_RCC_ClockConfig+0x184>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2201      	movs	r2, #1
 800368c:	4393      	bics	r3, r2
 800368e:	0019      	movs	r1, r3
 8003690:	4b18      	ldr	r3, [pc, #96]	; (80036f4 <HAL_RCC_ClockConfig+0x184>)
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	430a      	orrs	r2, r1
 8003696:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003698:	4b16      	ldr	r3, [pc, #88]	; (80036f4 <HAL_RCC_ClockConfig+0x184>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2201      	movs	r2, #1
 800369e:	4013      	ands	r3, r2
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d001      	beq.n	80036aa <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e020      	b.n	80036ec <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2204      	movs	r2, #4
 80036b0:	4013      	ands	r3, r2
 80036b2:	d009      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80036b4:	4b10      	ldr	r3, [pc, #64]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	4a11      	ldr	r2, [pc, #68]	; (8003700 <HAL_RCC_ClockConfig+0x190>)
 80036ba:	4013      	ands	r3, r2
 80036bc:	0019      	movs	r1, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	4b0d      	ldr	r3, [pc, #52]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 80036c4:	430a      	orrs	r2, r1
 80036c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80036c8:	f000 f820 	bl	800370c <HAL_RCC_GetSysClockFreq>
 80036cc:	0001      	movs	r1, r0
 80036ce:	4b0a      	ldr	r3, [pc, #40]	; (80036f8 <HAL_RCC_ClockConfig+0x188>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	091b      	lsrs	r3, r3, #4
 80036d4:	220f      	movs	r2, #15
 80036d6:	4013      	ands	r3, r2
 80036d8:	4a0a      	ldr	r2, [pc, #40]	; (8003704 <HAL_RCC_ClockConfig+0x194>)
 80036da:	5cd3      	ldrb	r3, [r2, r3]
 80036dc:	000a      	movs	r2, r1
 80036de:	40da      	lsrs	r2, r3
 80036e0:	4b09      	ldr	r3, [pc, #36]	; (8003708 <HAL_RCC_ClockConfig+0x198>)
 80036e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80036e4:	2003      	movs	r0, #3
 80036e6:	f7fe f967 	bl	80019b8 <HAL_InitTick>
  
  return HAL_OK;
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	0018      	movs	r0, r3
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b004      	add	sp, #16
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40022000 	.word	0x40022000
 80036f8:	40021000 	.word	0x40021000
 80036fc:	00001388 	.word	0x00001388
 8003700:	fffff8ff 	.word	0xfffff8ff
 8003704:	0800674c 	.word	0x0800674c
 8003708:	20000044 	.word	0x20000044

0800370c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800370c:	b590      	push	{r4, r7, lr}
 800370e:	b08f      	sub	sp, #60	; 0x3c
 8003710:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003712:	2314      	movs	r3, #20
 8003714:	18fb      	adds	r3, r7, r3
 8003716:	4a2b      	ldr	r2, [pc, #172]	; (80037c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003718:	ca13      	ldmia	r2!, {r0, r1, r4}
 800371a:	c313      	stmia	r3!, {r0, r1, r4}
 800371c:	6812      	ldr	r2, [r2, #0]
 800371e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003720:	1d3b      	adds	r3, r7, #4
 8003722:	4a29      	ldr	r2, [pc, #164]	; (80037c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003724:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003726:	c313      	stmia	r3!, {r0, r1, r4}
 8003728:	6812      	ldr	r2, [r2, #0]
 800372a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800372c:	2300      	movs	r3, #0
 800372e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003730:	2300      	movs	r3, #0
 8003732:	62bb      	str	r3, [r7, #40]	; 0x28
 8003734:	2300      	movs	r3, #0
 8003736:	637b      	str	r3, [r7, #52]	; 0x34
 8003738:	2300      	movs	r3, #0
 800373a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003740:	4b22      	ldr	r3, [pc, #136]	; (80037cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003748:	220c      	movs	r2, #12
 800374a:	4013      	ands	r3, r2
 800374c:	2b04      	cmp	r3, #4
 800374e:	d002      	beq.n	8003756 <HAL_RCC_GetSysClockFreq+0x4a>
 8003750:	2b08      	cmp	r3, #8
 8003752:	d003      	beq.n	800375c <HAL_RCC_GetSysClockFreq+0x50>
 8003754:	e02d      	b.n	80037b2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003756:	4b1e      	ldr	r3, [pc, #120]	; (80037d0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003758:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800375a:	e02d      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800375c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800375e:	0c9b      	lsrs	r3, r3, #18
 8003760:	220f      	movs	r2, #15
 8003762:	4013      	ands	r3, r2
 8003764:	2214      	movs	r2, #20
 8003766:	18ba      	adds	r2, r7, r2
 8003768:	5cd3      	ldrb	r3, [r2, r3]
 800376a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800376c:	4b17      	ldr	r3, [pc, #92]	; (80037cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800376e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003770:	220f      	movs	r2, #15
 8003772:	4013      	ands	r3, r2
 8003774:	1d3a      	adds	r2, r7, #4
 8003776:	5cd3      	ldrb	r3, [r2, r3]
 8003778:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800377a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800377c:	2380      	movs	r3, #128	; 0x80
 800377e:	025b      	lsls	r3, r3, #9
 8003780:	4013      	ands	r3, r2
 8003782:	d009      	beq.n	8003798 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003784:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003786:	4812      	ldr	r0, [pc, #72]	; (80037d0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003788:	f7fc fcc6 	bl	8000118 <__udivsi3>
 800378c:	0003      	movs	r3, r0
 800378e:	001a      	movs	r2, r3
 8003790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003792:	4353      	muls	r3, r2
 8003794:	637b      	str	r3, [r7, #52]	; 0x34
 8003796:	e009      	b.n	80037ac <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003798:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800379a:	000a      	movs	r2, r1
 800379c:	0152      	lsls	r2, r2, #5
 800379e:	1a52      	subs	r2, r2, r1
 80037a0:	0193      	lsls	r3, r2, #6
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	185b      	adds	r3, r3, r1
 80037a8:	021b      	lsls	r3, r3, #8
 80037aa:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80037ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80037b0:	e002      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037b2:	4b07      	ldr	r3, [pc, #28]	; (80037d0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80037b4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80037b6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80037b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80037ba:	0018      	movs	r0, r3
 80037bc:	46bd      	mov	sp, r7
 80037be:	b00f      	add	sp, #60	; 0x3c
 80037c0:	bd90      	pop	{r4, r7, pc}
 80037c2:	46c0      	nop			; (mov r8, r8)
 80037c4:	08006608 	.word	0x08006608
 80037c8:	08006618 	.word	0x08006618
 80037cc:	40021000 	.word	0x40021000
 80037d0:	007a1200 	.word	0x007a1200

080037d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037d8:	4b02      	ldr	r3, [pc, #8]	; (80037e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80037da:	681b      	ldr	r3, [r3, #0]
}
 80037dc:	0018      	movs	r0, r3
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	20000044 	.word	0x20000044

080037e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80037ec:	f7ff fff2 	bl	80037d4 <HAL_RCC_GetHCLKFreq>
 80037f0:	0001      	movs	r1, r0
 80037f2:	4b06      	ldr	r3, [pc, #24]	; (800380c <HAL_RCC_GetPCLK1Freq+0x24>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	0a1b      	lsrs	r3, r3, #8
 80037f8:	2207      	movs	r2, #7
 80037fa:	4013      	ands	r3, r2
 80037fc:	4a04      	ldr	r2, [pc, #16]	; (8003810 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037fe:	5cd3      	ldrb	r3, [r2, r3]
 8003800:	40d9      	lsrs	r1, r3
 8003802:	000b      	movs	r3, r1
}    
 8003804:	0018      	movs	r0, r3
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	40021000 	.word	0x40021000
 8003810:	0800675c 	.word	0x0800675c

08003814 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800381c:	2300      	movs	r3, #0
 800381e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003820:	2300      	movs	r3, #0
 8003822:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	2380      	movs	r3, #128	; 0x80
 800382a:	025b      	lsls	r3, r3, #9
 800382c:	4013      	ands	r3, r2
 800382e:	d100      	bne.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003830:	e08e      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003832:	2017      	movs	r0, #23
 8003834:	183b      	adds	r3, r7, r0
 8003836:	2200      	movs	r2, #0
 8003838:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800383a:	4b5f      	ldr	r3, [pc, #380]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800383c:	69da      	ldr	r2, [r3, #28]
 800383e:	2380      	movs	r3, #128	; 0x80
 8003840:	055b      	lsls	r3, r3, #21
 8003842:	4013      	ands	r3, r2
 8003844:	d110      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003846:	4b5c      	ldr	r3, [pc, #368]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003848:	69da      	ldr	r2, [r3, #28]
 800384a:	4b5b      	ldr	r3, [pc, #364]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800384c:	2180      	movs	r1, #128	; 0x80
 800384e:	0549      	lsls	r1, r1, #21
 8003850:	430a      	orrs	r2, r1
 8003852:	61da      	str	r2, [r3, #28]
 8003854:	4b58      	ldr	r3, [pc, #352]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003856:	69da      	ldr	r2, [r3, #28]
 8003858:	2380      	movs	r3, #128	; 0x80
 800385a:	055b      	lsls	r3, r3, #21
 800385c:	4013      	ands	r3, r2
 800385e:	60bb      	str	r3, [r7, #8]
 8003860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003862:	183b      	adds	r3, r7, r0
 8003864:	2201      	movs	r2, #1
 8003866:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003868:	4b54      	ldr	r3, [pc, #336]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	2380      	movs	r3, #128	; 0x80
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	4013      	ands	r3, r2
 8003872:	d11a      	bne.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003874:	4b51      	ldr	r3, [pc, #324]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	4b50      	ldr	r3, [pc, #320]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800387a:	2180      	movs	r1, #128	; 0x80
 800387c:	0049      	lsls	r1, r1, #1
 800387e:	430a      	orrs	r2, r1
 8003880:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003882:	f7fe f8df 	bl	8001a44 <HAL_GetTick>
 8003886:	0003      	movs	r3, r0
 8003888:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800388a:	e008      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800388c:	f7fe f8da 	bl	8001a44 <HAL_GetTick>
 8003890:	0002      	movs	r2, r0
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	2b64      	cmp	r3, #100	; 0x64
 8003898:	d901      	bls.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e087      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800389e:	4b47      	ldr	r3, [pc, #284]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	2380      	movs	r3, #128	; 0x80
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	4013      	ands	r3, r2
 80038a8:	d0f0      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038aa:	4b43      	ldr	r3, [pc, #268]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80038ac:	6a1a      	ldr	r2, [r3, #32]
 80038ae:	23c0      	movs	r3, #192	; 0xc0
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	4013      	ands	r3, r2
 80038b4:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d034      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	23c0      	movs	r3, #192	; 0xc0
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4013      	ands	r3, r2
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d02c      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038cc:	4b3a      	ldr	r3, [pc, #232]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	4a3b      	ldr	r2, [pc, #236]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038d2:	4013      	ands	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038d6:	4b38      	ldr	r3, [pc, #224]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80038d8:	6a1a      	ldr	r2, [r3, #32]
 80038da:	4b37      	ldr	r3, [pc, #220]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80038dc:	2180      	movs	r1, #128	; 0x80
 80038de:	0249      	lsls	r1, r1, #9
 80038e0:	430a      	orrs	r2, r1
 80038e2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038e4:	4b34      	ldr	r3, [pc, #208]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80038e6:	6a1a      	ldr	r2, [r3, #32]
 80038e8:	4b33      	ldr	r3, [pc, #204]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80038ea:	4936      	ldr	r1, [pc, #216]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80038ec:	400a      	ands	r2, r1
 80038ee:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038f0:	4b31      	ldr	r3, [pc, #196]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2201      	movs	r2, #1
 80038fa:	4013      	ands	r3, r2
 80038fc:	d013      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fe:	f7fe f8a1 	bl	8001a44 <HAL_GetTick>
 8003902:	0003      	movs	r3, r0
 8003904:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003906:	e009      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003908:	f7fe f89c 	bl	8001a44 <HAL_GetTick>
 800390c:	0002      	movs	r2, r0
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	4a2d      	ldr	r2, [pc, #180]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d901      	bls.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e048      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800391c:	4b26      	ldr	r3, [pc, #152]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800391e:	6a1b      	ldr	r3, [r3, #32]
 8003920:	2202      	movs	r2, #2
 8003922:	4013      	ands	r3, r2
 8003924:	d0f0      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003926:	4b24      	ldr	r3, [pc, #144]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	4a25      	ldr	r2, [pc, #148]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800392c:	4013      	ands	r3, r2
 800392e:	0019      	movs	r1, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	4b20      	ldr	r3, [pc, #128]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003936:	430a      	orrs	r2, r1
 8003938:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800393a:	2317      	movs	r3, #23
 800393c:	18fb      	adds	r3, r7, r3
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d105      	bne.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003944:	4b1c      	ldr	r3, [pc, #112]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003946:	69da      	ldr	r2, [r3, #28]
 8003948:	4b1b      	ldr	r3, [pc, #108]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800394a:	4920      	ldr	r1, [pc, #128]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800394c:	400a      	ands	r2, r1
 800394e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2201      	movs	r2, #1
 8003956:	4013      	ands	r3, r2
 8003958:	d009      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800395a:	4b17      	ldr	r3, [pc, #92]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800395c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395e:	2203      	movs	r2, #3
 8003960:	4393      	bics	r3, r2
 8003962:	0019      	movs	r1, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	4b13      	ldr	r3, [pc, #76]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800396a:	430a      	orrs	r2, r1
 800396c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2220      	movs	r2, #32
 8003974:	4013      	ands	r3, r2
 8003976:	d009      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003978:	4b0f      	ldr	r3, [pc, #60]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800397a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397c:	2210      	movs	r2, #16
 800397e:	4393      	bics	r3, r2
 8003980:	0019      	movs	r1, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68da      	ldr	r2, [r3, #12]
 8003986:	4b0c      	ldr	r3, [pc, #48]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003988:	430a      	orrs	r2, r1
 800398a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	2380      	movs	r3, #128	; 0x80
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	4013      	ands	r3, r2
 8003996:	d009      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003998:	4b07      	ldr	r3, [pc, #28]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800399a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399c:	2240      	movs	r2, #64	; 0x40
 800399e:	4393      	bics	r3, r2
 80039a0:	0019      	movs	r1, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	691a      	ldr	r2, [r3, #16]
 80039a6:	4b04      	ldr	r3, [pc, #16]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80039a8:	430a      	orrs	r2, r1
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	0018      	movs	r0, r3
 80039b0:	46bd      	mov	sp, r7
 80039b2:	b006      	add	sp, #24
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	46c0      	nop			; (mov r8, r8)
 80039b8:	40021000 	.word	0x40021000
 80039bc:	40007000 	.word	0x40007000
 80039c0:	fffffcff 	.word	0xfffffcff
 80039c4:	fffeffff 	.word	0xfffeffff
 80039c8:	00001388 	.word	0x00001388
 80039cc:	efffffff 	.word	0xefffffff

080039d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e0a8      	b.n	8003b34 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d109      	bne.n	80039fe <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	2382      	movs	r3, #130	; 0x82
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d009      	beq.n	8003a0a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	61da      	str	r2, [r3, #28]
 80039fc:	e005      	b.n	8003a0a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	225d      	movs	r2, #93	; 0x5d
 8003a14:	5c9b      	ldrb	r3, [r3, r2]
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d107      	bne.n	8003a2c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	225c      	movs	r2, #92	; 0x5c
 8003a20:	2100      	movs	r1, #0
 8003a22:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	0018      	movs	r0, r3
 8003a28:	f7fd fd98 	bl	800155c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	225d      	movs	r2, #93	; 0x5d
 8003a30:	2102      	movs	r1, #2
 8003a32:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2140      	movs	r1, #64	; 0x40
 8003a40:	438a      	bics	r2, r1
 8003a42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68da      	ldr	r2, [r3, #12]
 8003a48:	23e0      	movs	r3, #224	; 0xe0
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d902      	bls.n	8003a56 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a50:	2300      	movs	r3, #0
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	e002      	b.n	8003a5c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a56:	2380      	movs	r3, #128	; 0x80
 8003a58:	015b      	lsls	r3, r3, #5
 8003a5a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	23f0      	movs	r3, #240	; 0xf0
 8003a62:	011b      	lsls	r3, r3, #4
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d008      	beq.n	8003a7a <HAL_SPI_Init+0xaa>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68da      	ldr	r2, [r3, #12]
 8003a6c:	23e0      	movs	r3, #224	; 0xe0
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d002      	beq.n	8003a7a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	2382      	movs	r3, #130	; 0x82
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	401a      	ands	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6899      	ldr	r1, [r3, #8]
 8003a88:	2384      	movs	r3, #132	; 0x84
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	400b      	ands	r3, r1
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	2102      	movs	r1, #2
 8003a96:	400b      	ands	r3, r1
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	400b      	ands	r3, r1
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6999      	ldr	r1, [r3, #24]
 8003aa8:	2380      	movs	r3, #128	; 0x80
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	400b      	ands	r3, r1
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	69db      	ldr	r3, [r3, #28]
 8003ab4:	2138      	movs	r1, #56	; 0x38
 8003ab6:	400b      	ands	r3, r1
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	2180      	movs	r1, #128	; 0x80
 8003ac0:	400b      	ands	r3, r1
 8003ac2:	431a      	orrs	r2, r3
 8003ac4:	0011      	movs	r1, r2
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003aca:	2380      	movs	r3, #128	; 0x80
 8003acc:	019b      	lsls	r3, r3, #6
 8003ace:	401a      	ands	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	0c1b      	lsrs	r3, r3, #16
 8003ade:	2204      	movs	r2, #4
 8003ae0:	401a      	ands	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	2110      	movs	r1, #16
 8003ae8:	400b      	ands	r3, r1
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af0:	2108      	movs	r1, #8
 8003af2:	400b      	ands	r3, r1
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68d9      	ldr	r1, [r3, #12]
 8003afa:	23f0      	movs	r3, #240	; 0xf0
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	400b      	ands	r3, r1
 8003b00:	431a      	orrs	r2, r3
 8003b02:	0011      	movs	r1, r2
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	2380      	movs	r3, #128	; 0x80
 8003b08:	015b      	lsls	r3, r3, #5
 8003b0a:	401a      	ands	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	430a      	orrs	r2, r1
 8003b12:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	69da      	ldr	r2, [r3, #28]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4907      	ldr	r1, [pc, #28]	; (8003b3c <HAL_SPI_Init+0x16c>)
 8003b20:	400a      	ands	r2, r1
 8003b22:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	225d      	movs	r2, #93	; 0x5d
 8003b2e:	2101      	movs	r1, #1
 8003b30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	0018      	movs	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	b004      	add	sp, #16
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	fffff7ff 	.word	0xfffff7ff

08003b40 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	603b      	str	r3, [r7, #0]
 8003b4c:	1dbb      	adds	r3, r7, #6
 8003b4e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b50:	231f      	movs	r3, #31
 8003b52:	18fb      	adds	r3, r7, r3
 8003b54:	2200      	movs	r2, #0
 8003b56:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	225c      	movs	r2, #92	; 0x5c
 8003b5c:	5c9b      	ldrb	r3, [r3, r2]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d101      	bne.n	8003b66 <HAL_SPI_Transmit+0x26>
 8003b62:	2302      	movs	r3, #2
 8003b64:	e140      	b.n	8003de8 <HAL_SPI_Transmit+0x2a8>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	225c      	movs	r2, #92	; 0x5c
 8003b6a:	2101      	movs	r1, #1
 8003b6c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b6e:	f7fd ff69 	bl	8001a44 <HAL_GetTick>
 8003b72:	0003      	movs	r3, r0
 8003b74:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003b76:	2316      	movs	r3, #22
 8003b78:	18fb      	adds	r3, r7, r3
 8003b7a:	1dba      	adds	r2, r7, #6
 8003b7c:	8812      	ldrh	r2, [r2, #0]
 8003b7e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	225d      	movs	r2, #93	; 0x5d
 8003b84:	5c9b      	ldrb	r3, [r3, r2]
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d004      	beq.n	8003b96 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003b8c:	231f      	movs	r3, #31
 8003b8e:	18fb      	adds	r3, r7, r3
 8003b90:	2202      	movs	r2, #2
 8003b92:	701a      	strb	r2, [r3, #0]
    goto error;
 8003b94:	e11d      	b.n	8003dd2 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d003      	beq.n	8003ba4 <HAL_SPI_Transmit+0x64>
 8003b9c:	1dbb      	adds	r3, r7, #6
 8003b9e:	881b      	ldrh	r3, [r3, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d104      	bne.n	8003bae <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003ba4:	231f      	movs	r3, #31
 8003ba6:	18fb      	adds	r3, r7, r3
 8003ba8:	2201      	movs	r2, #1
 8003baa:	701a      	strb	r2, [r3, #0]
    goto error;
 8003bac:	e111      	b.n	8003dd2 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	225d      	movs	r2, #93	; 0x5d
 8003bb2:	2103      	movs	r1, #3
 8003bb4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	1dba      	adds	r2, r7, #6
 8003bc6:	8812      	ldrh	r2, [r2, #0]
 8003bc8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	1dba      	adds	r2, r7, #6
 8003bce:	8812      	ldrh	r2, [r2, #0]
 8003bd0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2244      	movs	r2, #68	; 0x44
 8003bdc:	2100      	movs	r1, #0
 8003bde:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2246      	movs	r2, #70	; 0x46
 8003be4:	2100      	movs	r1, #0
 8003be6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	2380      	movs	r3, #128	; 0x80
 8003bfa:	021b      	lsls	r3, r3, #8
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d110      	bne.n	8003c22 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2140      	movs	r1, #64	; 0x40
 8003c0c:	438a      	bics	r2, r1
 8003c0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2180      	movs	r1, #128	; 0x80
 8003c1c:	01c9      	lsls	r1, r1, #7
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2240      	movs	r2, #64	; 0x40
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b40      	cmp	r3, #64	; 0x40
 8003c2e:	d007      	beq.n	8003c40 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2140      	movs	r1, #64	; 0x40
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	68da      	ldr	r2, [r3, #12]
 8003c44:	23e0      	movs	r3, #224	; 0xe0
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d94e      	bls.n	8003cea <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d004      	beq.n	8003c5e <HAL_SPI_Transmit+0x11e>
 8003c54:	2316      	movs	r3, #22
 8003c56:	18fb      	adds	r3, r7, r3
 8003c58:	881b      	ldrh	r3, [r3, #0]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d13f      	bne.n	8003cde <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c62:	881a      	ldrh	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6e:	1c9a      	adds	r2, r3, #2
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	b29a      	uxth	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c82:	e02c      	b.n	8003cde <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d112      	bne.n	8003cb8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c96:	881a      	ldrh	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca2:	1c9a      	adds	r2, r3, #2
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003cb6:	e012      	b.n	8003cde <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cb8:	f7fd fec4 	bl	8001a44 <HAL_GetTick>
 8003cbc:	0002      	movs	r2, r0
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d802      	bhi.n	8003cce <HAL_SPI_Transmit+0x18e>
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	d102      	bne.n	8003cd4 <HAL_SPI_Transmit+0x194>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d104      	bne.n	8003cde <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8003cd4:	231f      	movs	r3, #31
 8003cd6:	18fb      	adds	r3, r7, r3
 8003cd8:	2203      	movs	r2, #3
 8003cda:	701a      	strb	r2, [r3, #0]
          goto error;
 8003cdc:	e079      	b.n	8003dd2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1cd      	bne.n	8003c84 <HAL_SPI_Transmit+0x144>
 8003ce8:	e04f      	b.n	8003d8a <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d004      	beq.n	8003cfc <HAL_SPI_Transmit+0x1bc>
 8003cf2:	2316      	movs	r3, #22
 8003cf4:	18fb      	adds	r3, r7, r3
 8003cf6:	881b      	ldrh	r3, [r3, #0]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d141      	bne.n	8003d80 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	330c      	adds	r3, #12
 8003d06:	7812      	ldrb	r2, [r2, #0]
 8003d08:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d0e:	1c5a      	adds	r2, r3, #1
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003d22:	e02d      	b.n	8003d80 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d113      	bne.n	8003d5a <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	330c      	adds	r3, #12
 8003d3c:	7812      	ldrb	r2, [r2, #0]
 8003d3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003d58:	e012      	b.n	8003d80 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d5a:	f7fd fe73 	bl	8001a44 <HAL_GetTick>
 8003d5e:	0002      	movs	r2, r0
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d802      	bhi.n	8003d70 <HAL_SPI_Transmit+0x230>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	d102      	bne.n	8003d76 <HAL_SPI_Transmit+0x236>
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d104      	bne.n	8003d80 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8003d76:	231f      	movs	r3, #31
 8003d78:	18fb      	adds	r3, r7, r3
 8003d7a:	2203      	movs	r2, #3
 8003d7c:	701a      	strb	r2, [r3, #0]
          goto error;
 8003d7e:	e028      	b.n	8003dd2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1cc      	bne.n	8003d24 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	6839      	ldr	r1, [r7, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	0018      	movs	r0, r3
 8003d92:	f000 f95d 	bl	8004050 <SPI_EndRxTxTransaction>
 8003d96:	1e03      	subs	r3, r0, #0
 8003d98:	d002      	beq.n	8003da0 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2220      	movs	r2, #32
 8003d9e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d10a      	bne.n	8003dbe <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003da8:	2300      	movs	r3, #0
 8003daa:	613b      	str	r3, [r7, #16]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	613b      	str	r3, [r7, #16]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d004      	beq.n	8003dd0 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8003dc6:	231f      	movs	r3, #31
 8003dc8:	18fb      	adds	r3, r7, r3
 8003dca:	2201      	movs	r2, #1
 8003dcc:	701a      	strb	r2, [r3, #0]
 8003dce:	e000      	b.n	8003dd2 <HAL_SPI_Transmit+0x292>
  }

error:
 8003dd0:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	225d      	movs	r2, #93	; 0x5d
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	225c      	movs	r2, #92	; 0x5c
 8003dde:	2100      	movs	r1, #0
 8003de0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003de2:	231f      	movs	r3, #31
 8003de4:	18fb      	adds	r3, r7, r3
 8003de6:	781b      	ldrb	r3, [r3, #0]
}
 8003de8:	0018      	movs	r0, r3
 8003dea:	46bd      	mov	sp, r7
 8003dec:	b008      	add	sp, #32
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	603b      	str	r3, [r7, #0]
 8003dfc:	1dfb      	adds	r3, r7, #7
 8003dfe:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e00:	f7fd fe20 	bl	8001a44 <HAL_GetTick>
 8003e04:	0002      	movs	r2, r0
 8003e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e08:	1a9b      	subs	r3, r3, r2
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	18d3      	adds	r3, r2, r3
 8003e0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e10:	f7fd fe18 	bl	8001a44 <HAL_GetTick>
 8003e14:	0003      	movs	r3, r0
 8003e16:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e18:	4b3a      	ldr	r3, [pc, #232]	; (8003f04 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	015b      	lsls	r3, r3, #5
 8003e1e:	0d1b      	lsrs	r3, r3, #20
 8003e20:	69fa      	ldr	r2, [r7, #28]
 8003e22:	4353      	muls	r3, r2
 8003e24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e26:	e058      	b.n	8003eda <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	d055      	beq.n	8003eda <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e2e:	f7fd fe09 	bl	8001a44 <HAL_GetTick>
 8003e32:	0002      	movs	r2, r0
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	69fa      	ldr	r2, [r7, #28]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d902      	bls.n	8003e44 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d142      	bne.n	8003eca <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	685a      	ldr	r2, [r3, #4]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	21e0      	movs	r1, #224	; 0xe0
 8003e50:	438a      	bics	r2, r1
 8003e52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	2382      	movs	r3, #130	; 0x82
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d113      	bne.n	8003e88 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	2380      	movs	r3, #128	; 0x80
 8003e66:	021b      	lsls	r3, r3, #8
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d005      	beq.n	8003e78 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d107      	bne.n	8003e88 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2140      	movs	r1, #64	; 0x40
 8003e84:	438a      	bics	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e8c:	2380      	movs	r3, #128	; 0x80
 8003e8e:	019b      	lsls	r3, r3, #6
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d110      	bne.n	8003eb6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	491a      	ldr	r1, [pc, #104]	; (8003f08 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003ea0:	400a      	ands	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2180      	movs	r1, #128	; 0x80
 8003eb0:	0189      	lsls	r1, r1, #6
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	225d      	movs	r2, #93	; 0x5d
 8003eba:	2101      	movs	r1, #1
 8003ebc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	225c      	movs	r2, #92	; 0x5c
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e017      	b.n	8003efa <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	68ba      	ldr	r2, [r7, #8]
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	425a      	negs	r2, r3
 8003eea:	4153      	adcs	r3, r2
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	001a      	movs	r2, r3
 8003ef0:	1dfb      	adds	r3, r7, #7
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d197      	bne.n	8003e28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	0018      	movs	r0, r3
 8003efc:	46bd      	mov	sp, r7
 8003efe:	b008      	add	sp, #32
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	46c0      	nop			; (mov r8, r8)
 8003f04:	20000044 	.word	0x20000044
 8003f08:	ffffdfff 	.word	0xffffdfff

08003f0c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08a      	sub	sp, #40	; 0x28
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
 8003f18:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003f1a:	2317      	movs	r3, #23
 8003f1c:	18fb      	adds	r3, r7, r3
 8003f1e:	2200      	movs	r2, #0
 8003f20:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003f22:	f7fd fd8f 	bl	8001a44 <HAL_GetTick>
 8003f26:	0002      	movs	r2, r0
 8003f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2a:	1a9b      	subs	r3, r3, r2
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	18d3      	adds	r3, r2, r3
 8003f30:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003f32:	f7fd fd87 	bl	8001a44 <HAL_GetTick>
 8003f36:	0003      	movs	r3, r0
 8003f38:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	330c      	adds	r3, #12
 8003f40:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003f42:	4b41      	ldr	r3, [pc, #260]	; (8004048 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	0013      	movs	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	189b      	adds	r3, r3, r2
 8003f4c:	00da      	lsls	r2, r3, #3
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	0d1b      	lsrs	r3, r3, #20
 8003f52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f54:	4353      	muls	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003f58:	e068      	b.n	800402c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003f5a:	68ba      	ldr	r2, [r7, #8]
 8003f5c:	23c0      	movs	r3, #192	; 0xc0
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d10a      	bne.n	8003f7a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d107      	bne.n	8003f7a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	2117      	movs	r1, #23
 8003f72:	187b      	adds	r3, r7, r1
 8003f74:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003f76:	187b      	adds	r3, r7, r1
 8003f78:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	d055      	beq.n	800402c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f80:	f7fd fd60 	bl	8001a44 <HAL_GetTick>
 8003f84:	0002      	movs	r2, r0
 8003f86:	6a3b      	ldr	r3, [r7, #32]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d902      	bls.n	8003f96 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d142      	bne.n	800401c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	21e0      	movs	r1, #224	; 0xe0
 8003fa2:	438a      	bics	r2, r1
 8003fa4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	685a      	ldr	r2, [r3, #4]
 8003faa:	2382      	movs	r3, #130	; 0x82
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d113      	bne.n	8003fda <SPI_WaitFifoStateUntilTimeout+0xce>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	2380      	movs	r3, #128	; 0x80
 8003fb8:	021b      	lsls	r3, r3, #8
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d005      	beq.n	8003fca <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	2380      	movs	r3, #128	; 0x80
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d107      	bne.n	8003fda <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2140      	movs	r1, #64	; 0x40
 8003fd6:	438a      	bics	r2, r1
 8003fd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fde:	2380      	movs	r3, #128	; 0x80
 8003fe0:	019b      	lsls	r3, r3, #6
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d110      	bne.n	8004008 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4916      	ldr	r1, [pc, #88]	; (800404c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003ff2:	400a      	ands	r2, r1
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2180      	movs	r1, #128	; 0x80
 8004002:	0189      	lsls	r1, r1, #6
 8004004:	430a      	orrs	r2, r1
 8004006:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	225d      	movs	r2, #93	; 0x5d
 800400c:	2101      	movs	r1, #1
 800400e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	225c      	movs	r2, #92	; 0x5c
 8004014:	2100      	movs	r1, #0
 8004016:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e010      	b.n	800403e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004022:	2300      	movs	r3, #0
 8004024:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	3b01      	subs	r3, #1
 800402a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	4013      	ands	r3, r2
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	429a      	cmp	r2, r3
 800403a:	d18e      	bne.n	8003f5a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800403c:	2300      	movs	r3, #0
}
 800403e:	0018      	movs	r0, r3
 8004040:	46bd      	mov	sp, r7
 8004042:	b00a      	add	sp, #40	; 0x28
 8004044:	bd80      	pop	{r7, pc}
 8004046:	46c0      	nop			; (mov r8, r8)
 8004048:	20000044 	.word	0x20000044
 800404c:	ffffdfff 	.word	0xffffdfff

08004050 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af02      	add	r7, sp, #8
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	23c0      	movs	r3, #192	; 0xc0
 8004060:	0159      	lsls	r1, r3, #5
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	0013      	movs	r3, r2
 800406a:	2200      	movs	r2, #0
 800406c:	f7ff ff4e 	bl	8003f0c <SPI_WaitFifoStateUntilTimeout>
 8004070:	1e03      	subs	r3, r0, #0
 8004072:	d007      	beq.n	8004084 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004078:	2220      	movs	r2, #32
 800407a:	431a      	orrs	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e027      	b.n	80040d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	0013      	movs	r3, r2
 800408e:	2200      	movs	r2, #0
 8004090:	2180      	movs	r1, #128	; 0x80
 8004092:	f7ff fead 	bl	8003df0 <SPI_WaitFlagStateUntilTimeout>
 8004096:	1e03      	subs	r3, r0, #0
 8004098:	d007      	beq.n	80040aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800409e:	2220      	movs	r2, #32
 80040a0:	431a      	orrs	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e014      	b.n	80040d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	23c0      	movs	r3, #192	; 0xc0
 80040ae:	00d9      	lsls	r1, r3, #3
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	0013      	movs	r3, r2
 80040b8:	2200      	movs	r2, #0
 80040ba:	f7ff ff27 	bl	8003f0c <SPI_WaitFifoStateUntilTimeout>
 80040be:	1e03      	subs	r3, r0, #0
 80040c0:	d007      	beq.n	80040d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040c6:	2220      	movs	r2, #32
 80040c8:	431a      	orrs	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e000      	b.n	80040d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	0018      	movs	r0, r3
 80040d6:	46bd      	mov	sp, r7
 80040d8:	b004      	add	sp, #16
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e042      	b.n	8004174 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	223d      	movs	r2, #61	; 0x3d
 80040f2:	5c9b      	ldrb	r3, [r3, r2]
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d107      	bne.n	800410a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	223c      	movs	r2, #60	; 0x3c
 80040fe:	2100      	movs	r1, #0
 8004100:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	0018      	movs	r0, r3
 8004106:	f7fd fab1 	bl	800166c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	223d      	movs	r2, #61	; 0x3d
 800410e:	2102      	movs	r1, #2
 8004110:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	3304      	adds	r3, #4
 800411a:	0019      	movs	r1, r3
 800411c:	0010      	movs	r0, r2
 800411e:	f000 fbe7 	bl	80048f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2246      	movs	r2, #70	; 0x46
 8004126:	2101      	movs	r1, #1
 8004128:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	223e      	movs	r2, #62	; 0x3e
 800412e:	2101      	movs	r1, #1
 8004130:	5499      	strb	r1, [r3, r2]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	223f      	movs	r2, #63	; 0x3f
 8004136:	2101      	movs	r1, #1
 8004138:	5499      	strb	r1, [r3, r2]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2240      	movs	r2, #64	; 0x40
 800413e:	2101      	movs	r1, #1
 8004140:	5499      	strb	r1, [r3, r2]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2241      	movs	r2, #65	; 0x41
 8004146:	2101      	movs	r1, #1
 8004148:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2242      	movs	r2, #66	; 0x42
 800414e:	2101      	movs	r1, #1
 8004150:	5499      	strb	r1, [r3, r2]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2243      	movs	r2, #67	; 0x43
 8004156:	2101      	movs	r1, #1
 8004158:	5499      	strb	r1, [r3, r2]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2244      	movs	r2, #68	; 0x44
 800415e:	2101      	movs	r1, #1
 8004160:	5499      	strb	r1, [r3, r2]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2245      	movs	r2, #69	; 0x45
 8004166:	2101      	movs	r1, #1
 8004168:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	223d      	movs	r2, #61	; 0x3d
 800416e:	2101      	movs	r1, #1
 8004170:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004172:	2300      	movs	r3, #0
}
 8004174:	0018      	movs	r0, r3
 8004176:	46bd      	mov	sp, r7
 8004178:	b002      	add	sp, #8
 800417a:	bd80      	pop	{r7, pc}

0800417c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e042      	b.n	8004214 <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	223d      	movs	r2, #61	; 0x3d
 8004192:	5c9b      	ldrb	r3, [r3, r2]
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d107      	bne.n	80041aa <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	223c      	movs	r2, #60	; 0x3c
 800419e:	2100      	movs	r1, #0
 80041a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	0018      	movs	r0, r3
 80041a6:	f000 f839 	bl	800421c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	223d      	movs	r2, #61	; 0x3d
 80041ae:	2102      	movs	r1, #2
 80041b0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3304      	adds	r3, #4
 80041ba:	0019      	movs	r1, r3
 80041bc:	0010      	movs	r0, r2
 80041be:	f000 fb97 	bl	80048f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2246      	movs	r2, #70	; 0x46
 80041c6:	2101      	movs	r1, #1
 80041c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	223e      	movs	r2, #62	; 0x3e
 80041ce:	2101      	movs	r1, #1
 80041d0:	5499      	strb	r1, [r3, r2]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	223f      	movs	r2, #63	; 0x3f
 80041d6:	2101      	movs	r1, #1
 80041d8:	5499      	strb	r1, [r3, r2]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2240      	movs	r2, #64	; 0x40
 80041de:	2101      	movs	r1, #1
 80041e0:	5499      	strb	r1, [r3, r2]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2241      	movs	r2, #65	; 0x41
 80041e6:	2101      	movs	r1, #1
 80041e8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2242      	movs	r2, #66	; 0x42
 80041ee:	2101      	movs	r1, #1
 80041f0:	5499      	strb	r1, [r3, r2]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2243      	movs	r2, #67	; 0x43
 80041f6:	2101      	movs	r1, #1
 80041f8:	5499      	strb	r1, [r3, r2]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2244      	movs	r2, #68	; 0x44
 80041fe:	2101      	movs	r1, #1
 8004200:	5499      	strb	r1, [r3, r2]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2245      	movs	r2, #69	; 0x45
 8004206:	2101      	movs	r1, #1
 8004208:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	223d      	movs	r2, #61	; 0x3d
 800420e:	2101      	movs	r1, #1
 8004210:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	0018      	movs	r0, r3
 8004216:	46bd      	mov	sp, r7
 8004218:	b002      	add	sp, #8
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004224:	46c0      	nop			; (mov r8, r8)
 8004226:	46bd      	mov	sp, r7
 8004228:	b002      	add	sp, #8
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004236:	230f      	movs	r3, #15
 8004238:	18fb      	adds	r3, r7, r3
 800423a:	2200      	movs	r2, #0
 800423c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d108      	bne.n	8004256 <HAL_TIM_OC_Start_IT+0x2a>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	223e      	movs	r2, #62	; 0x3e
 8004248:	5c9b      	ldrb	r3, [r3, r2]
 800424a:	b2db      	uxtb	r3, r3
 800424c:	3b01      	subs	r3, #1
 800424e:	1e5a      	subs	r2, r3, #1
 8004250:	4193      	sbcs	r3, r2
 8004252:	b2db      	uxtb	r3, r3
 8004254:	e01f      	b.n	8004296 <HAL_TIM_OC_Start_IT+0x6a>
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	2b04      	cmp	r3, #4
 800425a:	d108      	bne.n	800426e <HAL_TIM_OC_Start_IT+0x42>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	223f      	movs	r2, #63	; 0x3f
 8004260:	5c9b      	ldrb	r3, [r3, r2]
 8004262:	b2db      	uxtb	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	1e5a      	subs	r2, r3, #1
 8004268:	4193      	sbcs	r3, r2
 800426a:	b2db      	uxtb	r3, r3
 800426c:	e013      	b.n	8004296 <HAL_TIM_OC_Start_IT+0x6a>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	2b08      	cmp	r3, #8
 8004272:	d108      	bne.n	8004286 <HAL_TIM_OC_Start_IT+0x5a>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2240      	movs	r2, #64	; 0x40
 8004278:	5c9b      	ldrb	r3, [r3, r2]
 800427a:	b2db      	uxtb	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	1e5a      	subs	r2, r3, #1
 8004280:	4193      	sbcs	r3, r2
 8004282:	b2db      	uxtb	r3, r3
 8004284:	e007      	b.n	8004296 <HAL_TIM_OC_Start_IT+0x6a>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2241      	movs	r2, #65	; 0x41
 800428a:	5c9b      	ldrb	r3, [r3, r2]
 800428c:	b2db      	uxtb	r3, r3
 800428e:	3b01      	subs	r3, #1
 8004290:	1e5a      	subs	r2, r3, #1
 8004292:	4193      	sbcs	r3, r2
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e0b7      	b.n	800440e <HAL_TIM_OC_Start_IT+0x1e2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d104      	bne.n	80042ae <HAL_TIM_OC_Start_IT+0x82>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	223e      	movs	r2, #62	; 0x3e
 80042a8:	2102      	movs	r1, #2
 80042aa:	5499      	strb	r1, [r3, r2]
 80042ac:	e013      	b.n	80042d6 <HAL_TIM_OC_Start_IT+0xaa>
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b04      	cmp	r3, #4
 80042b2:	d104      	bne.n	80042be <HAL_TIM_OC_Start_IT+0x92>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	223f      	movs	r2, #63	; 0x3f
 80042b8:	2102      	movs	r1, #2
 80042ba:	5499      	strb	r1, [r3, r2]
 80042bc:	e00b      	b.n	80042d6 <HAL_TIM_OC_Start_IT+0xaa>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d104      	bne.n	80042ce <HAL_TIM_OC_Start_IT+0xa2>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2240      	movs	r2, #64	; 0x40
 80042c8:	2102      	movs	r1, #2
 80042ca:	5499      	strb	r1, [r3, r2]
 80042cc:	e003      	b.n	80042d6 <HAL_TIM_OC_Start_IT+0xaa>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2241      	movs	r2, #65	; 0x41
 80042d2:	2102      	movs	r1, #2
 80042d4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b0c      	cmp	r3, #12
 80042da:	d02a      	beq.n	8004332 <HAL_TIM_OC_Start_IT+0x106>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	2b0c      	cmp	r3, #12
 80042e0:	d830      	bhi.n	8004344 <HAL_TIM_OC_Start_IT+0x118>
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b08      	cmp	r3, #8
 80042e6:	d01b      	beq.n	8004320 <HAL_TIM_OC_Start_IT+0xf4>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b08      	cmp	r3, #8
 80042ec:	d82a      	bhi.n	8004344 <HAL_TIM_OC_Start_IT+0x118>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d003      	beq.n	80042fc <HAL_TIM_OC_Start_IT+0xd0>
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	d009      	beq.n	800430e <HAL_TIM_OC_Start_IT+0xe2>
 80042fa:	e023      	b.n	8004344 <HAL_TIM_OC_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68da      	ldr	r2, [r3, #12]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2102      	movs	r1, #2
 8004308:	430a      	orrs	r2, r1
 800430a:	60da      	str	r2, [r3, #12]
      break;
 800430c:	e01f      	b.n	800434e <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68da      	ldr	r2, [r3, #12]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2104      	movs	r1, #4
 800431a:	430a      	orrs	r2, r1
 800431c:	60da      	str	r2, [r3, #12]
      break;
 800431e:	e016      	b.n	800434e <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2108      	movs	r1, #8
 800432c:	430a      	orrs	r2, r1
 800432e:	60da      	str	r2, [r3, #12]
      break;
 8004330:	e00d      	b.n	800434e <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68da      	ldr	r2, [r3, #12]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2110      	movs	r1, #16
 800433e:	430a      	orrs	r2, r1
 8004340:	60da      	str	r2, [r3, #12]
      break;
 8004342:	e004      	b.n	800434e <HAL_TIM_OC_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 8004344:	230f      	movs	r3, #15
 8004346:	18fb      	adds	r3, r7, r3
 8004348:	2201      	movs	r2, #1
 800434a:	701a      	strb	r2, [r3, #0]
      break;
 800434c:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800434e:	230f      	movs	r3, #15
 8004350:	18fb      	adds	r3, r7, r3
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d157      	bne.n	8004408 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6839      	ldr	r1, [r7, #0]
 800435e:	2201      	movs	r2, #1
 8004360:	0018      	movs	r0, r3
 8004362:	f000 fddb 	bl	8004f1c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a2b      	ldr	r2, [pc, #172]	; (8004418 <HAL_TIM_OC_Start_IT+0x1ec>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00e      	beq.n	800438e <HAL_TIM_OC_Start_IT+0x162>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a29      	ldr	r2, [pc, #164]	; (800441c <HAL_TIM_OC_Start_IT+0x1f0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d009      	beq.n	800438e <HAL_TIM_OC_Start_IT+0x162>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a28      	ldr	r2, [pc, #160]	; (8004420 <HAL_TIM_OC_Start_IT+0x1f4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d004      	beq.n	800438e <HAL_TIM_OC_Start_IT+0x162>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a26      	ldr	r2, [pc, #152]	; (8004424 <HAL_TIM_OC_Start_IT+0x1f8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d101      	bne.n	8004392 <HAL_TIM_OC_Start_IT+0x166>
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <HAL_TIM_OC_Start_IT+0x168>
 8004392:	2300      	movs	r3, #0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d008      	beq.n	80043aa <HAL_TIM_OC_Start_IT+0x17e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2180      	movs	r1, #128	; 0x80
 80043a4:	0209      	lsls	r1, r1, #8
 80043a6:	430a      	orrs	r2, r1
 80043a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a1a      	ldr	r2, [pc, #104]	; (8004418 <HAL_TIM_OC_Start_IT+0x1ec>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d00f      	beq.n	80043d4 <HAL_TIM_OC_Start_IT+0x1a8>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	2380      	movs	r3, #128	; 0x80
 80043ba:	05db      	lsls	r3, r3, #23
 80043bc:	429a      	cmp	r2, r3
 80043be:	d009      	beq.n	80043d4 <HAL_TIM_OC_Start_IT+0x1a8>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a18      	ldr	r2, [pc, #96]	; (8004428 <HAL_TIM_OC_Start_IT+0x1fc>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d004      	beq.n	80043d4 <HAL_TIM_OC_Start_IT+0x1a8>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a13      	ldr	r2, [pc, #76]	; (800441c <HAL_TIM_OC_Start_IT+0x1f0>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d111      	bne.n	80043f8 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	2207      	movs	r2, #7
 80043dc:	4013      	ands	r3, r2
 80043de:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2b06      	cmp	r3, #6
 80043e4:	d010      	beq.n	8004408 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2101      	movs	r1, #1
 80043f2:	430a      	orrs	r2, r1
 80043f4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043f6:	e007      	b.n	8004408 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2101      	movs	r1, #1
 8004404:	430a      	orrs	r2, r1
 8004406:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004408:	230f      	movs	r3, #15
 800440a:	18fb      	adds	r3, r7, r3
 800440c:	781b      	ldrb	r3, [r3, #0]
}
 800440e:	0018      	movs	r0, r3
 8004410:	46bd      	mov	sp, r7
 8004412:	b004      	add	sp, #16
 8004414:	bd80      	pop	{r7, pc}
 8004416:	46c0      	nop			; (mov r8, r8)
 8004418:	40012c00 	.word	0x40012c00
 800441c:	40014000 	.word	0x40014000
 8004420:	40014400 	.word	0x40014400
 8004424:	40014800 	.word	0x40014800
 8004428:	40000400 	.word	0x40000400

0800442c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b082      	sub	sp, #8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	2202      	movs	r2, #2
 800443c:	4013      	ands	r3, r2
 800443e:	2b02      	cmp	r3, #2
 8004440:	d124      	bne.n	800448c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	2202      	movs	r2, #2
 800444a:	4013      	ands	r3, r2
 800444c:	2b02      	cmp	r3, #2
 800444e:	d11d      	bne.n	800448c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2203      	movs	r2, #3
 8004456:	4252      	negs	r2, r2
 8004458:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	2203      	movs	r2, #3
 8004468:	4013      	ands	r3, r2
 800446a:	d004      	beq.n	8004476 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	0018      	movs	r0, r3
 8004470:	f000 fa26 	bl	80048c0 <HAL_TIM_IC_CaptureCallback>
 8004474:	e007      	b.n	8004486 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	0018      	movs	r0, r3
 800447a:	f7fb ff05 	bl	8000288 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	0018      	movs	r0, r3
 8004482:	f000 fa25 	bl	80048d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	2204      	movs	r2, #4
 8004494:	4013      	ands	r3, r2
 8004496:	2b04      	cmp	r3, #4
 8004498:	d125      	bne.n	80044e6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	2204      	movs	r2, #4
 80044a2:	4013      	ands	r3, r2
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d11e      	bne.n	80044e6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2205      	movs	r2, #5
 80044ae:	4252      	negs	r2, r2
 80044b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2202      	movs	r2, #2
 80044b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699a      	ldr	r2, [r3, #24]
 80044be:	23c0      	movs	r3, #192	; 0xc0
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	4013      	ands	r3, r2
 80044c4:	d004      	beq.n	80044d0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	0018      	movs	r0, r3
 80044ca:	f000 f9f9 	bl	80048c0 <HAL_TIM_IC_CaptureCallback>
 80044ce:	e007      	b.n	80044e0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	0018      	movs	r0, r3
 80044d4:	f7fb fed8 	bl	8000288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	0018      	movs	r0, r3
 80044dc:	f000 f9f8 	bl	80048d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	2208      	movs	r2, #8
 80044ee:	4013      	ands	r3, r2
 80044f0:	2b08      	cmp	r3, #8
 80044f2:	d124      	bne.n	800453e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	2208      	movs	r2, #8
 80044fc:	4013      	ands	r3, r2
 80044fe:	2b08      	cmp	r3, #8
 8004500:	d11d      	bne.n	800453e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2209      	movs	r2, #9
 8004508:	4252      	negs	r2, r2
 800450a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2204      	movs	r2, #4
 8004510:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	2203      	movs	r2, #3
 800451a:	4013      	ands	r3, r2
 800451c:	d004      	beq.n	8004528 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	0018      	movs	r0, r3
 8004522:	f000 f9cd 	bl	80048c0 <HAL_TIM_IC_CaptureCallback>
 8004526:	e007      	b.n	8004538 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	0018      	movs	r0, r3
 800452c:	f7fb feac 	bl	8000288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	0018      	movs	r0, r3
 8004534:	f000 f9cc 	bl	80048d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	2210      	movs	r2, #16
 8004546:	4013      	ands	r3, r2
 8004548:	2b10      	cmp	r3, #16
 800454a:	d125      	bne.n	8004598 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	2210      	movs	r2, #16
 8004554:	4013      	ands	r3, r2
 8004556:	2b10      	cmp	r3, #16
 8004558:	d11e      	bne.n	8004598 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2211      	movs	r2, #17
 8004560:	4252      	negs	r2, r2
 8004562:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2208      	movs	r2, #8
 8004568:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	69da      	ldr	r2, [r3, #28]
 8004570:	23c0      	movs	r3, #192	; 0xc0
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4013      	ands	r3, r2
 8004576:	d004      	beq.n	8004582 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	0018      	movs	r0, r3
 800457c:	f000 f9a0 	bl	80048c0 <HAL_TIM_IC_CaptureCallback>
 8004580:	e007      	b.n	8004592 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	0018      	movs	r0, r3
 8004586:	f7fb fe7f 	bl	8000288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	0018      	movs	r0, r3
 800458e:	f000 f99f 	bl	80048d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	2201      	movs	r2, #1
 80045a0:	4013      	ands	r3, r2
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d10f      	bne.n	80045c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	2201      	movs	r2, #1
 80045ae:	4013      	ands	r3, r2
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d108      	bne.n	80045c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2202      	movs	r2, #2
 80045ba:	4252      	negs	r2, r2
 80045bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	0018      	movs	r0, r3
 80045c2:	f000 f975 	bl	80048b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	2280      	movs	r2, #128	; 0x80
 80045ce:	4013      	ands	r3, r2
 80045d0:	2b80      	cmp	r3, #128	; 0x80
 80045d2:	d10f      	bne.n	80045f4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	2280      	movs	r2, #128	; 0x80
 80045dc:	4013      	ands	r3, r2
 80045de:	2b80      	cmp	r3, #128	; 0x80
 80045e0:	d108      	bne.n	80045f4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2281      	movs	r2, #129	; 0x81
 80045e8:	4252      	negs	r2, r2
 80045ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	0018      	movs	r0, r3
 80045f0:	f000 fd7c 	bl	80050ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	2240      	movs	r2, #64	; 0x40
 80045fc:	4013      	ands	r3, r2
 80045fe:	2b40      	cmp	r3, #64	; 0x40
 8004600:	d10f      	bne.n	8004622 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	2240      	movs	r2, #64	; 0x40
 800460a:	4013      	ands	r3, r2
 800460c:	2b40      	cmp	r3, #64	; 0x40
 800460e:	d108      	bne.n	8004622 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2241      	movs	r2, #65	; 0x41
 8004616:	4252      	negs	r2, r2
 8004618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	0018      	movs	r0, r3
 800461e:	f000 f95f 	bl	80048e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	2220      	movs	r2, #32
 800462a:	4013      	ands	r3, r2
 800462c:	2b20      	cmp	r3, #32
 800462e:	d10f      	bne.n	8004650 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	2220      	movs	r2, #32
 8004638:	4013      	ands	r3, r2
 800463a:	2b20      	cmp	r3, #32
 800463c:	d108      	bne.n	8004650 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2221      	movs	r2, #33	; 0x21
 8004644:	4252      	negs	r2, r2
 8004646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	0018      	movs	r0, r3
 800464c:	f000 fd46 	bl	80050dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004650:	46c0      	nop			; (mov r8, r8)
 8004652:	46bd      	mov	sp, r7
 8004654:	b002      	add	sp, #8
 8004656:	bd80      	pop	{r7, pc}

08004658 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b086      	sub	sp, #24
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004664:	2317      	movs	r3, #23
 8004666:	18fb      	adds	r3, r7, r3
 8004668:	2200      	movs	r2, #0
 800466a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	223c      	movs	r2, #60	; 0x3c
 8004670:	5c9b      	ldrb	r3, [r3, r2]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d101      	bne.n	800467a <HAL_TIM_OC_ConfigChannel+0x22>
 8004676:	2302      	movs	r3, #2
 8004678:	e042      	b.n	8004700 <HAL_TIM_OC_ConfigChannel+0xa8>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	223c      	movs	r2, #60	; 0x3c
 800467e:	2101      	movs	r1, #1
 8004680:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2b0c      	cmp	r3, #12
 8004686:	d027      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0x80>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b0c      	cmp	r3, #12
 800468c:	d82c      	bhi.n	80046e8 <HAL_TIM_OC_ConfigChannel+0x90>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b08      	cmp	r3, #8
 8004692:	d019      	beq.n	80046c8 <HAL_TIM_OC_ConfigChannel+0x70>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b08      	cmp	r3, #8
 8004698:	d826      	bhi.n	80046e8 <HAL_TIM_OC_ConfigChannel+0x90>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <HAL_TIM_OC_ConfigChannel+0x50>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b04      	cmp	r3, #4
 80046a4:	d008      	beq.n	80046b8 <HAL_TIM_OC_ConfigChannel+0x60>
 80046a6:	e01f      	b.n	80046e8 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	0011      	movs	r1, r2
 80046b0:	0018      	movs	r0, r3
 80046b2:	f000 f99d 	bl	80049f0 <TIM_OC1_SetConfig>
      break;
 80046b6:	e01c      	b.n	80046f2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	0011      	movs	r1, r2
 80046c0:	0018      	movs	r0, r3
 80046c2:	f000 fa1d 	bl	8004b00 <TIM_OC2_SetConfig>
      break;
 80046c6:	e014      	b.n	80046f2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	0011      	movs	r1, r2
 80046d0:	0018      	movs	r0, r3
 80046d2:	f000 fa99 	bl	8004c08 <TIM_OC3_SetConfig>
      break;
 80046d6:	e00c      	b.n	80046f2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	0011      	movs	r1, r2
 80046e0:	0018      	movs	r0, r3
 80046e2:	f000 fb17 	bl	8004d14 <TIM_OC4_SetConfig>
      break;
 80046e6:	e004      	b.n	80046f2 <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 80046e8:	2317      	movs	r3, #23
 80046ea:	18fb      	adds	r3, r7, r3
 80046ec:	2201      	movs	r2, #1
 80046ee:	701a      	strb	r2, [r3, #0]
      break;
 80046f0:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	223c      	movs	r2, #60	; 0x3c
 80046f6:	2100      	movs	r1, #0
 80046f8:	5499      	strb	r1, [r3, r2]

  return status;
 80046fa:	2317      	movs	r3, #23
 80046fc:	18fb      	adds	r3, r7, r3
 80046fe:	781b      	ldrb	r3, [r3, #0]
}
 8004700:	0018      	movs	r0, r3
 8004702:	46bd      	mov	sp, r7
 8004704:	b006      	add	sp, #24
 8004706:	bd80      	pop	{r7, pc}

08004708 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004712:	230f      	movs	r3, #15
 8004714:	18fb      	adds	r3, r7, r3
 8004716:	2200      	movs	r2, #0
 8004718:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	223c      	movs	r2, #60	; 0x3c
 800471e:	5c9b      	ldrb	r3, [r3, r2]
 8004720:	2b01      	cmp	r3, #1
 8004722:	d101      	bne.n	8004728 <HAL_TIM_ConfigClockSource+0x20>
 8004724:	2302      	movs	r3, #2
 8004726:	e0bc      	b.n	80048a2 <HAL_TIM_ConfigClockSource+0x19a>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	223c      	movs	r2, #60	; 0x3c
 800472c:	2101      	movs	r1, #1
 800472e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	223d      	movs	r2, #61	; 0x3d
 8004734:	2102      	movs	r1, #2
 8004736:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	2277      	movs	r2, #119	; 0x77
 8004744:	4393      	bics	r3, r2
 8004746:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	4a58      	ldr	r2, [pc, #352]	; (80048ac <HAL_TIM_ConfigClockSource+0x1a4>)
 800474c:	4013      	ands	r3, r2
 800474e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2280      	movs	r2, #128	; 0x80
 800475e:	0192      	lsls	r2, r2, #6
 8004760:	4293      	cmp	r3, r2
 8004762:	d040      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0xde>
 8004764:	2280      	movs	r2, #128	; 0x80
 8004766:	0192      	lsls	r2, r2, #6
 8004768:	4293      	cmp	r3, r2
 800476a:	d900      	bls.n	800476e <HAL_TIM_ConfigClockSource+0x66>
 800476c:	e088      	b.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
 800476e:	2280      	movs	r2, #128	; 0x80
 8004770:	0152      	lsls	r2, r2, #5
 8004772:	4293      	cmp	r3, r2
 8004774:	d100      	bne.n	8004778 <HAL_TIM_ConfigClockSource+0x70>
 8004776:	e088      	b.n	800488a <HAL_TIM_ConfigClockSource+0x182>
 8004778:	2280      	movs	r2, #128	; 0x80
 800477a:	0152      	lsls	r2, r2, #5
 800477c:	4293      	cmp	r3, r2
 800477e:	d900      	bls.n	8004782 <HAL_TIM_ConfigClockSource+0x7a>
 8004780:	e07e      	b.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
 8004782:	2b70      	cmp	r3, #112	; 0x70
 8004784:	d018      	beq.n	80047b8 <HAL_TIM_ConfigClockSource+0xb0>
 8004786:	d900      	bls.n	800478a <HAL_TIM_ConfigClockSource+0x82>
 8004788:	e07a      	b.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
 800478a:	2b60      	cmp	r3, #96	; 0x60
 800478c:	d04f      	beq.n	800482e <HAL_TIM_ConfigClockSource+0x126>
 800478e:	d900      	bls.n	8004792 <HAL_TIM_ConfigClockSource+0x8a>
 8004790:	e076      	b.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
 8004792:	2b50      	cmp	r3, #80	; 0x50
 8004794:	d03b      	beq.n	800480e <HAL_TIM_ConfigClockSource+0x106>
 8004796:	d900      	bls.n	800479a <HAL_TIM_ConfigClockSource+0x92>
 8004798:	e072      	b.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
 800479a:	2b40      	cmp	r3, #64	; 0x40
 800479c:	d057      	beq.n	800484e <HAL_TIM_ConfigClockSource+0x146>
 800479e:	d900      	bls.n	80047a2 <HAL_TIM_ConfigClockSource+0x9a>
 80047a0:	e06e      	b.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
 80047a2:	2b30      	cmp	r3, #48	; 0x30
 80047a4:	d063      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x166>
 80047a6:	d86b      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
 80047a8:	2b20      	cmp	r3, #32
 80047aa:	d060      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x166>
 80047ac:	d868      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d05d      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x166>
 80047b2:	2b10      	cmp	r3, #16
 80047b4:	d05b      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x166>
 80047b6:	e063      	b.n	8004880 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6818      	ldr	r0, [r3, #0]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	6899      	ldr	r1, [r3, #8]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	f000 fb88 	bl	8004edc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	2277      	movs	r2, #119	; 0x77
 80047d8:	4313      	orrs	r3, r2
 80047da:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68ba      	ldr	r2, [r7, #8]
 80047e2:	609a      	str	r2, [r3, #8]
      break;
 80047e4:	e052      	b.n	800488c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6818      	ldr	r0, [r3, #0]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	6899      	ldr	r1, [r3, #8]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f000 fb71 	bl	8004edc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	689a      	ldr	r2, [r3, #8]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2180      	movs	r1, #128	; 0x80
 8004806:	01c9      	lsls	r1, r1, #7
 8004808:	430a      	orrs	r2, r1
 800480a:	609a      	str	r2, [r3, #8]
      break;
 800480c:	e03e      	b.n	800488c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6818      	ldr	r0, [r3, #0]
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	6859      	ldr	r1, [r3, #4]
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	001a      	movs	r2, r3
 800481c:	f000 fae4 	bl	8004de8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2150      	movs	r1, #80	; 0x50
 8004826:	0018      	movs	r0, r3
 8004828:	f000 fb3e 	bl	8004ea8 <TIM_ITRx_SetConfig>
      break;
 800482c:	e02e      	b.n	800488c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6818      	ldr	r0, [r3, #0]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	6859      	ldr	r1, [r3, #4]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	001a      	movs	r2, r3
 800483c:	f000 fb02 	bl	8004e44 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2160      	movs	r1, #96	; 0x60
 8004846:	0018      	movs	r0, r3
 8004848:	f000 fb2e 	bl	8004ea8 <TIM_ITRx_SetConfig>
      break;
 800484c:	e01e      	b.n	800488c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6818      	ldr	r0, [r3, #0]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	6859      	ldr	r1, [r3, #4]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	001a      	movs	r2, r3
 800485c:	f000 fac4 	bl	8004de8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2140      	movs	r1, #64	; 0x40
 8004866:	0018      	movs	r0, r3
 8004868:	f000 fb1e 	bl	8004ea8 <TIM_ITRx_SetConfig>
      break;
 800486c:	e00e      	b.n	800488c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	0019      	movs	r1, r3
 8004878:	0010      	movs	r0, r2
 800487a:	f000 fb15 	bl	8004ea8 <TIM_ITRx_SetConfig>
      break;
 800487e:	e005      	b.n	800488c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004880:	230f      	movs	r3, #15
 8004882:	18fb      	adds	r3, r7, r3
 8004884:	2201      	movs	r2, #1
 8004886:	701a      	strb	r2, [r3, #0]
      break;
 8004888:	e000      	b.n	800488c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800488a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	223d      	movs	r2, #61	; 0x3d
 8004890:	2101      	movs	r1, #1
 8004892:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	223c      	movs	r2, #60	; 0x3c
 8004898:	2100      	movs	r1, #0
 800489a:	5499      	strb	r1, [r3, r2]

  return status;
 800489c:	230f      	movs	r3, #15
 800489e:	18fb      	adds	r3, r7, r3
 80048a0:	781b      	ldrb	r3, [r3, #0]
}
 80048a2:	0018      	movs	r0, r3
 80048a4:	46bd      	mov	sp, r7
 80048a6:	b004      	add	sp, #16
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	46c0      	nop			; (mov r8, r8)
 80048ac:	ffff00ff 	.word	0xffff00ff

080048b0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b082      	sub	sp, #8
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048b8:	46c0      	nop			; (mov r8, r8)
 80048ba:	46bd      	mov	sp, r7
 80048bc:	b002      	add	sp, #8
 80048be:	bd80      	pop	{r7, pc}

080048c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048c8:	46c0      	nop			; (mov r8, r8)
 80048ca:	46bd      	mov	sp, r7
 80048cc:	b002      	add	sp, #8
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048d8:	46c0      	nop			; (mov r8, r8)
 80048da:	46bd      	mov	sp, r7
 80048dc:	b002      	add	sp, #8
 80048de:	bd80      	pop	{r7, pc}

080048e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048e8:	46c0      	nop			; (mov r8, r8)
 80048ea:	46bd      	mov	sp, r7
 80048ec:	b002      	add	sp, #8
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a34      	ldr	r2, [pc, #208]	; (80049d4 <TIM_Base_SetConfig+0xe4>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d008      	beq.n	800491a <TIM_Base_SetConfig+0x2a>
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	2380      	movs	r3, #128	; 0x80
 800490c:	05db      	lsls	r3, r3, #23
 800490e:	429a      	cmp	r2, r3
 8004910:	d003      	beq.n	800491a <TIM_Base_SetConfig+0x2a>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a30      	ldr	r2, [pc, #192]	; (80049d8 <TIM_Base_SetConfig+0xe8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d108      	bne.n	800492c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2270      	movs	r2, #112	; 0x70
 800491e:	4393      	bics	r3, r2
 8004920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	4313      	orrs	r3, r2
 800492a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a29      	ldr	r2, [pc, #164]	; (80049d4 <TIM_Base_SetConfig+0xe4>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d018      	beq.n	8004966 <TIM_Base_SetConfig+0x76>
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	2380      	movs	r3, #128	; 0x80
 8004938:	05db      	lsls	r3, r3, #23
 800493a:	429a      	cmp	r2, r3
 800493c:	d013      	beq.n	8004966 <TIM_Base_SetConfig+0x76>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a25      	ldr	r2, [pc, #148]	; (80049d8 <TIM_Base_SetConfig+0xe8>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d00f      	beq.n	8004966 <TIM_Base_SetConfig+0x76>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a24      	ldr	r2, [pc, #144]	; (80049dc <TIM_Base_SetConfig+0xec>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d00b      	beq.n	8004966 <TIM_Base_SetConfig+0x76>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a23      	ldr	r2, [pc, #140]	; (80049e0 <TIM_Base_SetConfig+0xf0>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d007      	beq.n	8004966 <TIM_Base_SetConfig+0x76>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a22      	ldr	r2, [pc, #136]	; (80049e4 <TIM_Base_SetConfig+0xf4>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d003      	beq.n	8004966 <TIM_Base_SetConfig+0x76>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a21      	ldr	r2, [pc, #132]	; (80049e8 <TIM_Base_SetConfig+0xf8>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d108      	bne.n	8004978 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	4a20      	ldr	r2, [pc, #128]	; (80049ec <TIM_Base_SetConfig+0xfc>)
 800496a:	4013      	ands	r3, r2
 800496c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	4313      	orrs	r3, r2
 8004976:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2280      	movs	r2, #128	; 0x80
 800497c:	4393      	bics	r3, r2
 800497e:	001a      	movs	r2, r3
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	4313      	orrs	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	689a      	ldr	r2, [r3, #8]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a0c      	ldr	r2, [pc, #48]	; (80049d4 <TIM_Base_SetConfig+0xe4>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d00b      	beq.n	80049be <TIM_Base_SetConfig+0xce>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a0d      	ldr	r2, [pc, #52]	; (80049e0 <TIM_Base_SetConfig+0xf0>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d007      	beq.n	80049be <TIM_Base_SetConfig+0xce>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a0c      	ldr	r2, [pc, #48]	; (80049e4 <TIM_Base_SetConfig+0xf4>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d003      	beq.n	80049be <TIM_Base_SetConfig+0xce>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a0b      	ldr	r2, [pc, #44]	; (80049e8 <TIM_Base_SetConfig+0xf8>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d103      	bne.n	80049c6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	691a      	ldr	r2, [r3, #16]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	615a      	str	r2, [r3, #20]
}
 80049cc:	46c0      	nop			; (mov r8, r8)
 80049ce:	46bd      	mov	sp, r7
 80049d0:	b004      	add	sp, #16
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40012c00 	.word	0x40012c00
 80049d8:	40000400 	.word	0x40000400
 80049dc:	40002000 	.word	0x40002000
 80049e0:	40014000 	.word	0x40014000
 80049e4:	40014400 	.word	0x40014400
 80049e8:	40014800 	.word	0x40014800
 80049ec:	fffffcff 	.word	0xfffffcff

080049f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	2201      	movs	r2, #1
 8004a00:	4393      	bics	r3, r2
 8004a02:	001a      	movs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2270      	movs	r2, #112	; 0x70
 8004a1e:	4393      	bics	r3, r2
 8004a20:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2203      	movs	r2, #3
 8004a26:	4393      	bics	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	2202      	movs	r2, #2
 8004a38:	4393      	bics	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a27      	ldr	r2, [pc, #156]	; (8004ae8 <TIM_OC1_SetConfig+0xf8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d00b      	beq.n	8004a66 <TIM_OC1_SetConfig+0x76>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a26      	ldr	r2, [pc, #152]	; (8004aec <TIM_OC1_SetConfig+0xfc>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d007      	beq.n	8004a66 <TIM_OC1_SetConfig+0x76>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a25      	ldr	r2, [pc, #148]	; (8004af0 <TIM_OC1_SetConfig+0x100>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d003      	beq.n	8004a66 <TIM_OC1_SetConfig+0x76>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a24      	ldr	r2, [pc, #144]	; (8004af4 <TIM_OC1_SetConfig+0x104>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d10c      	bne.n	8004a80 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	2208      	movs	r2, #8
 8004a6a:	4393      	bics	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	2204      	movs	r2, #4
 8004a7c:	4393      	bics	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a19      	ldr	r2, [pc, #100]	; (8004ae8 <TIM_OC1_SetConfig+0xf8>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d00b      	beq.n	8004aa0 <TIM_OC1_SetConfig+0xb0>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a18      	ldr	r2, [pc, #96]	; (8004aec <TIM_OC1_SetConfig+0xfc>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d007      	beq.n	8004aa0 <TIM_OC1_SetConfig+0xb0>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a17      	ldr	r2, [pc, #92]	; (8004af0 <TIM_OC1_SetConfig+0x100>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d003      	beq.n	8004aa0 <TIM_OC1_SetConfig+0xb0>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a16      	ldr	r2, [pc, #88]	; (8004af4 <TIM_OC1_SetConfig+0x104>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d111      	bne.n	8004ac4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4a15      	ldr	r2, [pc, #84]	; (8004af8 <TIM_OC1_SetConfig+0x108>)
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	4a14      	ldr	r2, [pc, #80]	; (8004afc <TIM_OC1_SetConfig+0x10c>)
 8004aac:	4013      	ands	r3, r2
 8004aae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	697a      	ldr	r2, [r7, #20]
 8004adc:	621a      	str	r2, [r3, #32]
}
 8004ade:	46c0      	nop			; (mov r8, r8)
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	b006      	add	sp, #24
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	46c0      	nop			; (mov r8, r8)
 8004ae8:	40012c00 	.word	0x40012c00
 8004aec:	40014000 	.word	0x40014000
 8004af0:	40014400 	.word	0x40014400
 8004af4:	40014800 	.word	0x40014800
 8004af8:	fffffeff 	.word	0xfffffeff
 8004afc:	fffffdff 	.word	0xfffffdff

08004b00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	2210      	movs	r2, #16
 8004b10:	4393      	bics	r3, r2
 8004b12:	001a      	movs	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	4a2e      	ldr	r2, [pc, #184]	; (8004be8 <TIM_OC2_SetConfig+0xe8>)
 8004b2e:	4013      	ands	r3, r2
 8004b30:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4a2d      	ldr	r2, [pc, #180]	; (8004bec <TIM_OC2_SetConfig+0xec>)
 8004b36:	4013      	ands	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	021b      	lsls	r3, r3, #8
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2220      	movs	r2, #32
 8004b4a:	4393      	bics	r3, r2
 8004b4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	011b      	lsls	r3, r3, #4
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a24      	ldr	r2, [pc, #144]	; (8004bf0 <TIM_OC2_SetConfig+0xf0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d10d      	bne.n	8004b7e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2280      	movs	r2, #128	; 0x80
 8004b66:	4393      	bics	r3, r2
 8004b68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	011b      	lsls	r3, r3, #4
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	2240      	movs	r2, #64	; 0x40
 8004b7a:	4393      	bics	r3, r2
 8004b7c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a1b      	ldr	r2, [pc, #108]	; (8004bf0 <TIM_OC2_SetConfig+0xf0>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d00b      	beq.n	8004b9e <TIM_OC2_SetConfig+0x9e>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a1a      	ldr	r2, [pc, #104]	; (8004bf4 <TIM_OC2_SetConfig+0xf4>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d007      	beq.n	8004b9e <TIM_OC2_SetConfig+0x9e>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a19      	ldr	r2, [pc, #100]	; (8004bf8 <TIM_OC2_SetConfig+0xf8>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d003      	beq.n	8004b9e <TIM_OC2_SetConfig+0x9e>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a18      	ldr	r2, [pc, #96]	; (8004bfc <TIM_OC2_SetConfig+0xfc>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d113      	bne.n	8004bc6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	4a17      	ldr	r2, [pc, #92]	; (8004c00 <TIM_OC2_SetConfig+0x100>)
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	4a16      	ldr	r2, [pc, #88]	; (8004c04 <TIM_OC2_SetConfig+0x104>)
 8004baa:	4013      	ands	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	621a      	str	r2, [r3, #32]
}
 8004be0:	46c0      	nop			; (mov r8, r8)
 8004be2:	46bd      	mov	sp, r7
 8004be4:	b006      	add	sp, #24
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	ffff8fff 	.word	0xffff8fff
 8004bec:	fffffcff 	.word	0xfffffcff
 8004bf0:	40012c00 	.word	0x40012c00
 8004bf4:	40014000 	.word	0x40014000
 8004bf8:	40014400 	.word	0x40014400
 8004bfc:	40014800 	.word	0x40014800
 8004c00:	fffffbff 	.word	0xfffffbff
 8004c04:	fffff7ff 	.word	0xfffff7ff

08004c08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	4a35      	ldr	r2, [pc, #212]	; (8004cec <TIM_OC3_SetConfig+0xe4>)
 8004c18:	401a      	ands	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2270      	movs	r2, #112	; 0x70
 8004c34:	4393      	bics	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2203      	movs	r2, #3
 8004c3c:	4393      	bics	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	4a28      	ldr	r2, [pc, #160]	; (8004cf0 <TIM_OC3_SetConfig+0xe8>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a24      	ldr	r2, [pc, #144]	; (8004cf4 <TIM_OC3_SetConfig+0xec>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d10d      	bne.n	8004c82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	4a23      	ldr	r2, [pc, #140]	; (8004cf8 <TIM_OC3_SetConfig+0xf0>)
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	021b      	lsls	r3, r3, #8
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	4a1f      	ldr	r2, [pc, #124]	; (8004cfc <TIM_OC3_SetConfig+0xf4>)
 8004c7e:	4013      	ands	r3, r2
 8004c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a1b      	ldr	r2, [pc, #108]	; (8004cf4 <TIM_OC3_SetConfig+0xec>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d00b      	beq.n	8004ca2 <TIM_OC3_SetConfig+0x9a>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a1c      	ldr	r2, [pc, #112]	; (8004d00 <TIM_OC3_SetConfig+0xf8>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d007      	beq.n	8004ca2 <TIM_OC3_SetConfig+0x9a>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a1b      	ldr	r2, [pc, #108]	; (8004d04 <TIM_OC3_SetConfig+0xfc>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d003      	beq.n	8004ca2 <TIM_OC3_SetConfig+0x9a>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a1a      	ldr	r2, [pc, #104]	; (8004d08 <TIM_OC3_SetConfig+0x100>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d113      	bne.n	8004cca <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	4a19      	ldr	r2, [pc, #100]	; (8004d0c <TIM_OC3_SetConfig+0x104>)
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	4a18      	ldr	r2, [pc, #96]	; (8004d10 <TIM_OC3_SetConfig+0x108>)
 8004cae:	4013      	ands	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	621a      	str	r2, [r3, #32]
}
 8004ce4:	46c0      	nop			; (mov r8, r8)
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	b006      	add	sp, #24
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	fffffeff 	.word	0xfffffeff
 8004cf0:	fffffdff 	.word	0xfffffdff
 8004cf4:	40012c00 	.word	0x40012c00
 8004cf8:	fffff7ff 	.word	0xfffff7ff
 8004cfc:	fffffbff 	.word	0xfffffbff
 8004d00:	40014000 	.word	0x40014000
 8004d04:	40014400 	.word	0x40014400
 8004d08:	40014800 	.word	0x40014800
 8004d0c:	ffffefff 	.word	0xffffefff
 8004d10:	ffffdfff 	.word	0xffffdfff

08004d14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	4a28      	ldr	r2, [pc, #160]	; (8004dc4 <TIM_OC4_SetConfig+0xb0>)
 8004d24:	401a      	ands	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	69db      	ldr	r3, [r3, #28]
 8004d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	4a22      	ldr	r2, [pc, #136]	; (8004dc8 <TIM_OC4_SetConfig+0xb4>)
 8004d40:	4013      	ands	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	4a21      	ldr	r2, [pc, #132]	; (8004dcc <TIM_OC4_SetConfig+0xb8>)
 8004d48:	4013      	ands	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	021b      	lsls	r3, r3, #8
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	4a1d      	ldr	r2, [pc, #116]	; (8004dd0 <TIM_OC4_SetConfig+0xbc>)
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	031b      	lsls	r3, r3, #12
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a19      	ldr	r2, [pc, #100]	; (8004dd4 <TIM_OC4_SetConfig+0xc0>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d00b      	beq.n	8004d8c <TIM_OC4_SetConfig+0x78>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a18      	ldr	r2, [pc, #96]	; (8004dd8 <TIM_OC4_SetConfig+0xc4>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d007      	beq.n	8004d8c <TIM_OC4_SetConfig+0x78>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a17      	ldr	r2, [pc, #92]	; (8004ddc <TIM_OC4_SetConfig+0xc8>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d003      	beq.n	8004d8c <TIM_OC4_SetConfig+0x78>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a16      	ldr	r2, [pc, #88]	; (8004de0 <TIM_OC4_SetConfig+0xcc>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d109      	bne.n	8004da0 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	4a15      	ldr	r2, [pc, #84]	; (8004de4 <TIM_OC4_SetConfig+0xd0>)
 8004d90:	4013      	ands	r3, r2
 8004d92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	019b      	lsls	r3, r3, #6
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	621a      	str	r2, [r3, #32]
}
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	b006      	add	sp, #24
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	ffffefff 	.word	0xffffefff
 8004dc8:	ffff8fff 	.word	0xffff8fff
 8004dcc:	fffffcff 	.word	0xfffffcff
 8004dd0:	ffffdfff 	.word	0xffffdfff
 8004dd4:	40012c00 	.word	0x40012c00
 8004dd8:	40014000 	.word	0x40014000
 8004ddc:	40014400 	.word	0x40014400
 8004de0:	40014800 	.word	0x40014800
 8004de4:	ffffbfff 	.word	0xffffbfff

08004de8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6a1b      	ldr	r3, [r3, #32]
 8004df8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	4393      	bics	r3, r2
 8004e02:	001a      	movs	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	22f0      	movs	r2, #240	; 0xf0
 8004e12:	4393      	bics	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	011b      	lsls	r3, r3, #4
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	220a      	movs	r2, #10
 8004e24:	4393      	bics	r3, r2
 8004e26:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e28:	697a      	ldr	r2, [r7, #20]
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	621a      	str	r2, [r3, #32]
}
 8004e3c:	46c0      	nop			; (mov r8, r8)
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	b006      	add	sp, #24
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b086      	sub	sp, #24
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a1b      	ldr	r3, [r3, #32]
 8004e54:	2210      	movs	r2, #16
 8004e56:	4393      	bics	r3, r2
 8004e58:	001a      	movs	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	4a0d      	ldr	r2, [pc, #52]	; (8004ea4 <TIM_TI2_ConfigInputStage+0x60>)
 8004e6e:	4013      	ands	r3, r2
 8004e70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	031b      	lsls	r3, r3, #12
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	22a0      	movs	r2, #160	; 0xa0
 8004e80:	4393      	bics	r3, r2
 8004e82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	011b      	lsls	r3, r3, #4
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	693a      	ldr	r2, [r7, #16]
 8004e98:	621a      	str	r2, [r3, #32]
}
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	b006      	add	sp, #24
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	46c0      	nop			; (mov r8, r8)
 8004ea4:	ffff0fff 	.word	0xffff0fff

08004ea8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2270      	movs	r2, #112	; 0x70
 8004ebc:	4393      	bics	r3, r2
 8004ebe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ec0:	683a      	ldr	r2, [r7, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	2207      	movs	r2, #7
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	609a      	str	r2, [r3, #8]
}
 8004ed2:	46c0      	nop			; (mov r8, r8)
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	b004      	add	sp, #16
 8004ed8:	bd80      	pop	{r7, pc}
	...

08004edc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b086      	sub	sp, #24
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	4a09      	ldr	r2, [pc, #36]	; (8004f18 <TIM_ETR_SetConfig+0x3c>)
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	021a      	lsls	r2, r3, #8
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	431a      	orrs	r2, r3
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	609a      	str	r2, [r3, #8]
}
 8004f10:	46c0      	nop			; (mov r8, r8)
 8004f12:	46bd      	mov	sp, r7
 8004f14:	b006      	add	sp, #24
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	ffff00ff 	.word	0xffff00ff

08004f1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	221f      	movs	r2, #31
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	2201      	movs	r2, #1
 8004f30:	409a      	lsls	r2, r3
 8004f32:	0013      	movs	r3, r2
 8004f34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	43d2      	mvns	r2, r2
 8004f3e:	401a      	ands	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a1a      	ldr	r2, [r3, #32]
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	211f      	movs	r1, #31
 8004f4c:	400b      	ands	r3, r1
 8004f4e:	6879      	ldr	r1, [r7, #4]
 8004f50:	4099      	lsls	r1, r3
 8004f52:	000b      	movs	r3, r1
 8004f54:	431a      	orrs	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	621a      	str	r2, [r3, #32]
}
 8004f5a:	46c0      	nop			; (mov r8, r8)
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	b006      	add	sp, #24
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	223c      	movs	r2, #60	; 0x3c
 8004f72:	5c9b      	ldrb	r3, [r3, r2]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d101      	bne.n	8004f7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f78:	2302      	movs	r3, #2
 8004f7a:	e047      	b.n	800500c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	223c      	movs	r2, #60	; 0x3c
 8004f80:	2101      	movs	r1, #1
 8004f82:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	223d      	movs	r2, #61	; 0x3d
 8004f88:	2102      	movs	r1, #2
 8004f8a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2270      	movs	r2, #112	; 0x70
 8004fa0:	4393      	bics	r3, r2
 8004fa2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a16      	ldr	r2, [pc, #88]	; (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d00f      	beq.n	8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	2380      	movs	r3, #128	; 0x80
 8004fc6:	05db      	lsls	r3, r3, #23
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d009      	beq.n	8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a11      	ldr	r2, [pc, #68]	; (8005018 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d004      	beq.n	8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a10      	ldr	r2, [pc, #64]	; (800501c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d10c      	bne.n	8004ffa <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2280      	movs	r2, #128	; 0x80
 8004fe4:	4393      	bics	r3, r2
 8004fe6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	223d      	movs	r2, #61	; 0x3d
 8004ffe:	2101      	movs	r1, #1
 8005000:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	223c      	movs	r2, #60	; 0x3c
 8005006:	2100      	movs	r1, #0
 8005008:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	0018      	movs	r0, r3
 800500e:	46bd      	mov	sp, r7
 8005010:	b004      	add	sp, #16
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40012c00 	.word	0x40012c00
 8005018:	40000400 	.word	0x40000400
 800501c:	40014000 	.word	0x40014000

08005020 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800502a:	2300      	movs	r3, #0
 800502c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	223c      	movs	r2, #60	; 0x3c
 8005032:	5c9b      	ldrb	r3, [r3, r2]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005038:	2302      	movs	r3, #2
 800503a:	e03e      	b.n	80050ba <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	223c      	movs	r2, #60	; 0x3c
 8005040:	2101      	movs	r1, #1
 8005042:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	22ff      	movs	r2, #255	; 0xff
 8005048:	4393      	bics	r3, r2
 800504a:	001a      	movs	r2, r3
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	4313      	orrs	r3, r2
 8005052:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4a1b      	ldr	r2, [pc, #108]	; (80050c4 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8005058:	401a      	ands	r2, r3
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	4313      	orrs	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	4a18      	ldr	r2, [pc, #96]	; (80050c8 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8005066:	401a      	ands	r2, r3
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	4313      	orrs	r3, r2
 800506e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	4a16      	ldr	r2, [pc, #88]	; (80050cc <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8005074:	401a      	ands	r2, r3
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4313      	orrs	r3, r2
 800507c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	4a13      	ldr	r2, [pc, #76]	; (80050d0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8005082:	401a      	ands	r2, r3
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	4313      	orrs	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	4a11      	ldr	r2, [pc, #68]	; (80050d4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8005090:	401a      	ands	r2, r3
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4a0e      	ldr	r2, [pc, #56]	; (80050d8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800509e:	401a      	ands	r2, r3
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	223c      	movs	r2, #60	; 0x3c
 80050b4:	2100      	movs	r1, #0
 80050b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	0018      	movs	r0, r3
 80050bc:	46bd      	mov	sp, r7
 80050be:	b004      	add	sp, #16
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	46c0      	nop			; (mov r8, r8)
 80050c4:	fffffcff 	.word	0xfffffcff
 80050c8:	fffffbff 	.word	0xfffffbff
 80050cc:	fffff7ff 	.word	0xfffff7ff
 80050d0:	ffffefff 	.word	0xffffefff
 80050d4:	ffffdfff 	.word	0xffffdfff
 80050d8:	ffffbfff 	.word	0xffffbfff

080050dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050e4:	46c0      	nop			; (mov r8, r8)
 80050e6:	46bd      	mov	sp, r7
 80050e8:	b002      	add	sp, #8
 80050ea:	bd80      	pop	{r7, pc}

080050ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050f4:	46c0      	nop			; (mov r8, r8)
 80050f6:	46bd      	mov	sp, r7
 80050f8:	b002      	add	sp, #8
 80050fa:	bd80      	pop	{r7, pc}

080050fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e044      	b.n	8005198 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005112:	2b00      	cmp	r3, #0
 8005114:	d107      	bne.n	8005126 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2274      	movs	r2, #116	; 0x74
 800511a:	2100      	movs	r1, #0
 800511c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	0018      	movs	r0, r3
 8005122:	f7fc fb5b 	bl	80017dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2224      	movs	r2, #36	; 0x24
 800512a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2101      	movs	r1, #1
 8005138:	438a      	bics	r2, r1
 800513a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	0018      	movs	r0, r3
 8005140:	f000 fc2e 	bl	80059a0 <UART_SetConfig>
 8005144:	0003      	movs	r3, r0
 8005146:	2b01      	cmp	r3, #1
 8005148:	d101      	bne.n	800514e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e024      	b.n	8005198 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	0018      	movs	r0, r3
 800515a:	f000 fd61 	bl	8005c20 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	490d      	ldr	r1, [pc, #52]	; (80051a0 <HAL_UART_Init+0xa4>)
 800516a:	400a      	ands	r2, r1
 800516c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	212a      	movs	r1, #42	; 0x2a
 800517a:	438a      	bics	r2, r1
 800517c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2101      	movs	r1, #1
 800518a:	430a      	orrs	r2, r1
 800518c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	0018      	movs	r0, r3
 8005192:	f000 fdf9 	bl	8005d88 <UART_CheckIdleState>
 8005196:	0003      	movs	r3, r0
}
 8005198:	0018      	movs	r0, r3
 800519a:	46bd      	mov	sp, r7
 800519c:	b002      	add	sp, #8
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	ffffb7ff 	.word	0xffffb7ff

080051a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08a      	sub	sp, #40	; 0x28
 80051a8:	af02      	add	r7, sp, #8
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	603b      	str	r3, [r7, #0]
 80051b0:	1dbb      	adds	r3, r7, #6
 80051b2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051b8:	2b20      	cmp	r3, #32
 80051ba:	d000      	beq.n	80051be <HAL_UART_Transmit+0x1a>
 80051bc:	e096      	b.n	80052ec <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d003      	beq.n	80051cc <HAL_UART_Transmit+0x28>
 80051c4:	1dbb      	adds	r3, r7, #6
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e08e      	b.n	80052ee <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	2380      	movs	r3, #128	; 0x80
 80051d6:	015b      	lsls	r3, r3, #5
 80051d8:	429a      	cmp	r2, r3
 80051da:	d109      	bne.n	80051f0 <HAL_UART_Transmit+0x4c>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d105      	bne.n	80051f0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2201      	movs	r2, #1
 80051e8:	4013      	ands	r3, r2
 80051ea:	d001      	beq.n	80051f0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e07e      	b.n	80052ee <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2274      	movs	r2, #116	; 0x74
 80051f4:	5c9b      	ldrb	r3, [r3, r2]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_UART_Transmit+0x5a>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e077      	b.n	80052ee <HAL_UART_Transmit+0x14a>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2274      	movs	r2, #116	; 0x74
 8005202:	2101      	movs	r1, #1
 8005204:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2280      	movs	r2, #128	; 0x80
 800520a:	2100      	movs	r1, #0
 800520c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2221      	movs	r2, #33	; 0x21
 8005212:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005214:	f7fc fc16 	bl	8001a44 <HAL_GetTick>
 8005218:	0003      	movs	r3, r0
 800521a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	1dba      	adds	r2, r7, #6
 8005220:	2150      	movs	r1, #80	; 0x50
 8005222:	8812      	ldrh	r2, [r2, #0]
 8005224:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	1dba      	adds	r2, r7, #6
 800522a:	2152      	movs	r1, #82	; 0x52
 800522c:	8812      	ldrh	r2, [r2, #0]
 800522e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	689a      	ldr	r2, [r3, #8]
 8005234:	2380      	movs	r3, #128	; 0x80
 8005236:	015b      	lsls	r3, r3, #5
 8005238:	429a      	cmp	r2, r3
 800523a:	d108      	bne.n	800524e <HAL_UART_Transmit+0xaa>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d104      	bne.n	800524e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005244:	2300      	movs	r3, #0
 8005246:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	61bb      	str	r3, [r7, #24]
 800524c:	e003      	b.n	8005256 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005252:	2300      	movs	r3, #0
 8005254:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2274      	movs	r2, #116	; 0x74
 800525a:	2100      	movs	r1, #0
 800525c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800525e:	e02d      	b.n	80052bc <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	0013      	movs	r3, r2
 800526a:	2200      	movs	r2, #0
 800526c:	2180      	movs	r1, #128	; 0x80
 800526e:	f000 fdd3 	bl	8005e18 <UART_WaitOnFlagUntilTimeout>
 8005272:	1e03      	subs	r3, r0, #0
 8005274:	d001      	beq.n	800527a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e039      	b.n	80052ee <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d10b      	bne.n	8005298 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	881a      	ldrh	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	05d2      	lsls	r2, r2, #23
 800528a:	0dd2      	lsrs	r2, r2, #23
 800528c:	b292      	uxth	r2, r2
 800528e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	3302      	adds	r3, #2
 8005294:	61bb      	str	r3, [r7, #24]
 8005296:	e008      	b.n	80052aa <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	781a      	ldrb	r2, [r3, #0]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	b292      	uxth	r2, r2
 80052a2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	3301      	adds	r3, #1
 80052a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2252      	movs	r2, #82	; 0x52
 80052ae:	5a9b      	ldrh	r3, [r3, r2]
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b299      	uxth	r1, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2252      	movs	r2, #82	; 0x52
 80052ba:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2252      	movs	r2, #82	; 0x52
 80052c0:	5a9b      	ldrh	r3, [r3, r2]
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1cb      	bne.n	8005260 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	9300      	str	r3, [sp, #0]
 80052d0:	0013      	movs	r3, r2
 80052d2:	2200      	movs	r2, #0
 80052d4:	2140      	movs	r1, #64	; 0x40
 80052d6:	f000 fd9f 	bl	8005e18 <UART_WaitOnFlagUntilTimeout>
 80052da:	1e03      	subs	r3, r0, #0
 80052dc:	d001      	beq.n	80052e2 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e005      	b.n	80052ee <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2220      	movs	r2, #32
 80052e6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80052e8:	2300      	movs	r3, #0
 80052ea:	e000      	b.n	80052ee <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80052ec:	2302      	movs	r3, #2
  }
}
 80052ee:	0018      	movs	r0, r3
 80052f0:	46bd      	mov	sp, r7
 80052f2:	b008      	add	sp, #32
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	b088      	sub	sp, #32
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	60f8      	str	r0, [r7, #12]
 80052fe:	60b9      	str	r1, [r7, #8]
 8005300:	1dbb      	adds	r3, r7, #6
 8005302:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005308:	2b20      	cmp	r3, #32
 800530a:	d150      	bne.n	80053ae <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d003      	beq.n	800531a <HAL_UART_Receive_IT+0x24>
 8005312:	1dbb      	adds	r3, r7, #6
 8005314:	881b      	ldrh	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d101      	bne.n	800531e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e048      	b.n	80053b0 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	2380      	movs	r3, #128	; 0x80
 8005324:	015b      	lsls	r3, r3, #5
 8005326:	429a      	cmp	r2, r3
 8005328:	d109      	bne.n	800533e <HAL_UART_Receive_IT+0x48>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d105      	bne.n	800533e <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2201      	movs	r2, #1
 8005336:	4013      	ands	r3, r2
 8005338:	d001      	beq.n	800533e <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e038      	b.n	80053b0 <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2274      	movs	r2, #116	; 0x74
 8005342:	5c9b      	ldrb	r3, [r3, r2]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d101      	bne.n	800534c <HAL_UART_Receive_IT+0x56>
 8005348:	2302      	movs	r3, #2
 800534a:	e031      	b.n	80053b0 <HAL_UART_Receive_IT+0xba>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2274      	movs	r2, #116	; 0x74
 8005350:	2101      	movs	r1, #1
 8005352:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2200      	movs	r2, #0
 8005358:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	2380      	movs	r3, #128	; 0x80
 8005362:	041b      	lsls	r3, r3, #16
 8005364:	4013      	ands	r3, r2
 8005366:	d019      	beq.n	800539c <HAL_UART_Receive_IT+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005368:	f3ef 8310 	mrs	r3, PRIMASK
 800536c:	613b      	str	r3, [r7, #16]
  return(result);
 800536e:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005370:	61fb      	str	r3, [r7, #28]
 8005372:	2301      	movs	r3, #1
 8005374:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f383 8810 	msr	PRIMASK, r3
}
 800537c:	46c0      	nop			; (mov r8, r8)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2180      	movs	r1, #128	; 0x80
 800538a:	04c9      	lsls	r1, r1, #19
 800538c:	430a      	orrs	r2, r1
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	f383 8810 	msr	PRIMASK, r3
}
 800539a:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800539c:	1dbb      	adds	r3, r7, #6
 800539e:	881a      	ldrh	r2, [r3, #0]
 80053a0:	68b9      	ldr	r1, [r7, #8]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	0018      	movs	r0, r3
 80053a6:	f000 fdfb 	bl	8005fa0 <UART_Start_Receive_IT>
 80053aa:	0003      	movs	r3, r0
 80053ac:	e000      	b.n	80053b0 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 80053ae:	2302      	movs	r3, #2
  }
}
 80053b0:	0018      	movs	r0, r3
 80053b2:	46bd      	mov	sp, r7
 80053b4:	b008      	add	sp, #32
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053b8:	b590      	push	{r4, r7, lr}
 80053ba:	b0ab      	sub	sp, #172	; 0xac
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	69db      	ldr	r3, [r3, #28]
 80053c6:	22a4      	movs	r2, #164	; 0xa4
 80053c8:	18b9      	adds	r1, r7, r2
 80053ca:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	20a0      	movs	r0, #160	; 0xa0
 80053d4:	1839      	adds	r1, r7, r0
 80053d6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	219c      	movs	r1, #156	; 0x9c
 80053e0:	1879      	adds	r1, r7, r1
 80053e2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053e4:	0011      	movs	r1, r2
 80053e6:	18bb      	adds	r3, r7, r2
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a99      	ldr	r2, [pc, #612]	; (8005650 <HAL_UART_IRQHandler+0x298>)
 80053ec:	4013      	ands	r3, r2
 80053ee:	2298      	movs	r2, #152	; 0x98
 80053f0:	18bc      	adds	r4, r7, r2
 80053f2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80053f4:	18bb      	adds	r3, r7, r2
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d114      	bne.n	8005426 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80053fc:	187b      	adds	r3, r7, r1
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2220      	movs	r2, #32
 8005402:	4013      	ands	r3, r2
 8005404:	d00f      	beq.n	8005426 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005406:	183b      	adds	r3, r7, r0
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2220      	movs	r2, #32
 800540c:	4013      	ands	r3, r2
 800540e:	d00a      	beq.n	8005426 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005414:	2b00      	cmp	r3, #0
 8005416:	d100      	bne.n	800541a <HAL_UART_IRQHandler+0x62>
 8005418:	e296      	b.n	8005948 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	0010      	movs	r0, r2
 8005422:	4798      	blx	r3
      }
      return;
 8005424:	e290      	b.n	8005948 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005426:	2398      	movs	r3, #152	; 0x98
 8005428:	18fb      	adds	r3, r7, r3
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d100      	bne.n	8005432 <HAL_UART_IRQHandler+0x7a>
 8005430:	e114      	b.n	800565c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005432:	239c      	movs	r3, #156	; 0x9c
 8005434:	18fb      	adds	r3, r7, r3
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2201      	movs	r2, #1
 800543a:	4013      	ands	r3, r2
 800543c:	d106      	bne.n	800544c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800543e:	23a0      	movs	r3, #160	; 0xa0
 8005440:	18fb      	adds	r3, r7, r3
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a83      	ldr	r2, [pc, #524]	; (8005654 <HAL_UART_IRQHandler+0x29c>)
 8005446:	4013      	ands	r3, r2
 8005448:	d100      	bne.n	800544c <HAL_UART_IRQHandler+0x94>
 800544a:	e107      	b.n	800565c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800544c:	23a4      	movs	r3, #164	; 0xa4
 800544e:	18fb      	adds	r3, r7, r3
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2201      	movs	r2, #1
 8005454:	4013      	ands	r3, r2
 8005456:	d012      	beq.n	800547e <HAL_UART_IRQHandler+0xc6>
 8005458:	23a0      	movs	r3, #160	; 0xa0
 800545a:	18fb      	adds	r3, r7, r3
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	2380      	movs	r3, #128	; 0x80
 8005460:	005b      	lsls	r3, r3, #1
 8005462:	4013      	ands	r3, r2
 8005464:	d00b      	beq.n	800547e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2201      	movs	r2, #1
 800546c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2280      	movs	r2, #128	; 0x80
 8005472:	589b      	ldr	r3, [r3, r2]
 8005474:	2201      	movs	r2, #1
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2180      	movs	r1, #128	; 0x80
 800547c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800547e:	23a4      	movs	r3, #164	; 0xa4
 8005480:	18fb      	adds	r3, r7, r3
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2202      	movs	r2, #2
 8005486:	4013      	ands	r3, r2
 8005488:	d011      	beq.n	80054ae <HAL_UART_IRQHandler+0xf6>
 800548a:	239c      	movs	r3, #156	; 0x9c
 800548c:	18fb      	adds	r3, r7, r3
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2201      	movs	r2, #1
 8005492:	4013      	ands	r3, r2
 8005494:	d00b      	beq.n	80054ae <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2202      	movs	r2, #2
 800549c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2280      	movs	r2, #128	; 0x80
 80054a2:	589b      	ldr	r3, [r3, r2]
 80054a4:	2204      	movs	r2, #4
 80054a6:	431a      	orrs	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2180      	movs	r1, #128	; 0x80
 80054ac:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054ae:	23a4      	movs	r3, #164	; 0xa4
 80054b0:	18fb      	adds	r3, r7, r3
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2204      	movs	r2, #4
 80054b6:	4013      	ands	r3, r2
 80054b8:	d011      	beq.n	80054de <HAL_UART_IRQHandler+0x126>
 80054ba:	239c      	movs	r3, #156	; 0x9c
 80054bc:	18fb      	adds	r3, r7, r3
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2201      	movs	r2, #1
 80054c2:	4013      	ands	r3, r2
 80054c4:	d00b      	beq.n	80054de <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2204      	movs	r2, #4
 80054cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2280      	movs	r2, #128	; 0x80
 80054d2:	589b      	ldr	r3, [r3, r2]
 80054d4:	2202      	movs	r2, #2
 80054d6:	431a      	orrs	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2180      	movs	r1, #128	; 0x80
 80054dc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054de:	23a4      	movs	r3, #164	; 0xa4
 80054e0:	18fb      	adds	r3, r7, r3
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2208      	movs	r2, #8
 80054e6:	4013      	ands	r3, r2
 80054e8:	d017      	beq.n	800551a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054ea:	23a0      	movs	r3, #160	; 0xa0
 80054ec:	18fb      	adds	r3, r7, r3
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2220      	movs	r2, #32
 80054f2:	4013      	ands	r3, r2
 80054f4:	d105      	bne.n	8005502 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80054f6:	239c      	movs	r3, #156	; 0x9c
 80054f8:	18fb      	adds	r3, r7, r3
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2201      	movs	r2, #1
 80054fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005500:	d00b      	beq.n	800551a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2208      	movs	r2, #8
 8005508:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2280      	movs	r2, #128	; 0x80
 800550e:	589b      	ldr	r3, [r3, r2]
 8005510:	2208      	movs	r2, #8
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2180      	movs	r1, #128	; 0x80
 8005518:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800551a:	23a4      	movs	r3, #164	; 0xa4
 800551c:	18fb      	adds	r3, r7, r3
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	2380      	movs	r3, #128	; 0x80
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	4013      	ands	r3, r2
 8005526:	d013      	beq.n	8005550 <HAL_UART_IRQHandler+0x198>
 8005528:	23a0      	movs	r3, #160	; 0xa0
 800552a:	18fb      	adds	r3, r7, r3
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	2380      	movs	r3, #128	; 0x80
 8005530:	04db      	lsls	r3, r3, #19
 8005532:	4013      	ands	r3, r2
 8005534:	d00c      	beq.n	8005550 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2280      	movs	r2, #128	; 0x80
 800553c:	0112      	lsls	r2, r2, #4
 800553e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2280      	movs	r2, #128	; 0x80
 8005544:	589b      	ldr	r3, [r3, r2]
 8005546:	2220      	movs	r2, #32
 8005548:	431a      	orrs	r2, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2180      	movs	r1, #128	; 0x80
 800554e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2280      	movs	r2, #128	; 0x80
 8005554:	589b      	ldr	r3, [r3, r2]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d100      	bne.n	800555c <HAL_UART_IRQHandler+0x1a4>
 800555a:	e1f7      	b.n	800594c <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800555c:	23a4      	movs	r3, #164	; 0xa4
 800555e:	18fb      	adds	r3, r7, r3
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2220      	movs	r2, #32
 8005564:	4013      	ands	r3, r2
 8005566:	d00e      	beq.n	8005586 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005568:	23a0      	movs	r3, #160	; 0xa0
 800556a:	18fb      	adds	r3, r7, r3
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2220      	movs	r2, #32
 8005570:	4013      	ands	r3, r2
 8005572:	d008      	beq.n	8005586 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005578:	2b00      	cmp	r3, #0
 800557a:	d004      	beq.n	8005586 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	0010      	movs	r0, r2
 8005584:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2280      	movs	r2, #128	; 0x80
 800558a:	589b      	ldr	r3, [r3, r2]
 800558c:	2194      	movs	r1, #148	; 0x94
 800558e:	187a      	adds	r2, r7, r1
 8005590:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	2240      	movs	r2, #64	; 0x40
 800559a:	4013      	ands	r3, r2
 800559c:	2b40      	cmp	r3, #64	; 0x40
 800559e:	d004      	beq.n	80055aa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80055a0:	187b      	adds	r3, r7, r1
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2228      	movs	r2, #40	; 0x28
 80055a6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055a8:	d047      	beq.n	800563a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	0018      	movs	r0, r3
 80055ae:	f000 fd93 	bl	80060d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	2240      	movs	r2, #64	; 0x40
 80055ba:	4013      	ands	r3, r2
 80055bc:	2b40      	cmp	r3, #64	; 0x40
 80055be:	d137      	bne.n	8005630 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055c0:	f3ef 8310 	mrs	r3, PRIMASK
 80055c4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80055c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055c8:	2090      	movs	r0, #144	; 0x90
 80055ca:	183a      	adds	r2, r7, r0
 80055cc:	6013      	str	r3, [r2, #0]
 80055ce:	2301      	movs	r3, #1
 80055d0:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055d4:	f383 8810 	msr	PRIMASK, r3
}
 80055d8:	46c0      	nop			; (mov r8, r8)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	689a      	ldr	r2, [r3, #8]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2140      	movs	r1, #64	; 0x40
 80055e6:	438a      	bics	r2, r1
 80055e8:	609a      	str	r2, [r3, #8]
 80055ea:	183b      	adds	r3, r7, r0
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80055f2:	f383 8810 	msr	PRIMASK, r3
}
 80055f6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d012      	beq.n	8005626 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005604:	4a14      	ldr	r2, [pc, #80]	; (8005658 <HAL_UART_IRQHandler+0x2a0>)
 8005606:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800560c:	0018      	movs	r0, r3
 800560e:	f7fd f871 	bl	80026f4 <HAL_DMA_Abort_IT>
 8005612:	1e03      	subs	r3, r0, #0
 8005614:	d01a      	beq.n	800564c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800561a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005620:	0018      	movs	r0, r3
 8005622:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005624:	e012      	b.n	800564c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	0018      	movs	r0, r3
 800562a:	f000 f9a5 	bl	8005978 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562e:	e00d      	b.n	800564c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	0018      	movs	r0, r3
 8005634:	f000 f9a0 	bl	8005978 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005638:	e008      	b.n	800564c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	0018      	movs	r0, r3
 800563e:	f000 f99b 	bl	8005978 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2280      	movs	r2, #128	; 0x80
 8005646:	2100      	movs	r1, #0
 8005648:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800564a:	e17f      	b.n	800594c <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800564c:	46c0      	nop			; (mov r8, r8)
    return;
 800564e:	e17d      	b.n	800594c <HAL_UART_IRQHandler+0x594>
 8005650:	0000080f 	.word	0x0000080f
 8005654:	04000120 	.word	0x04000120
 8005658:	0800619d 	.word	0x0800619d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005660:	2b01      	cmp	r3, #1
 8005662:	d000      	beq.n	8005666 <HAL_UART_IRQHandler+0x2ae>
 8005664:	e131      	b.n	80058ca <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005666:	23a4      	movs	r3, #164	; 0xa4
 8005668:	18fb      	adds	r3, r7, r3
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2210      	movs	r2, #16
 800566e:	4013      	ands	r3, r2
 8005670:	d100      	bne.n	8005674 <HAL_UART_IRQHandler+0x2bc>
 8005672:	e12a      	b.n	80058ca <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005674:	23a0      	movs	r3, #160	; 0xa0
 8005676:	18fb      	adds	r3, r7, r3
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2210      	movs	r2, #16
 800567c:	4013      	ands	r3, r2
 800567e:	d100      	bne.n	8005682 <HAL_UART_IRQHandler+0x2ca>
 8005680:	e123      	b.n	80058ca <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2210      	movs	r2, #16
 8005688:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	2240      	movs	r2, #64	; 0x40
 8005692:	4013      	ands	r3, r2
 8005694:	2b40      	cmp	r3, #64	; 0x40
 8005696:	d000      	beq.n	800569a <HAL_UART_IRQHandler+0x2e2>
 8005698:	e09b      	b.n	80057d2 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685a      	ldr	r2, [r3, #4]
 80056a2:	217e      	movs	r1, #126	; 0x7e
 80056a4:	187b      	adds	r3, r7, r1
 80056a6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80056a8:	187b      	adds	r3, r7, r1
 80056aa:	881b      	ldrh	r3, [r3, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d100      	bne.n	80056b2 <HAL_UART_IRQHandler+0x2fa>
 80056b0:	e14e      	b.n	8005950 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2258      	movs	r2, #88	; 0x58
 80056b6:	5a9b      	ldrh	r3, [r3, r2]
 80056b8:	187a      	adds	r2, r7, r1
 80056ba:	8812      	ldrh	r2, [r2, #0]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d300      	bcc.n	80056c2 <HAL_UART_IRQHandler+0x30a>
 80056c0:	e146      	b.n	8005950 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	187a      	adds	r2, r7, r1
 80056c6:	215a      	movs	r1, #90	; 0x5a
 80056c8:	8812      	ldrh	r2, [r2, #0]
 80056ca:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	2b20      	cmp	r3, #32
 80056d4:	d06e      	beq.n	80057b4 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056d6:	f3ef 8310 	mrs	r3, PRIMASK
 80056da:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80056dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056de:	67bb      	str	r3, [r7, #120]	; 0x78
 80056e0:	2301      	movs	r3, #1
 80056e2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056e6:	f383 8810 	msr	PRIMASK, r3
}
 80056ea:	46c0      	nop			; (mov r8, r8)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	499a      	ldr	r1, [pc, #616]	; (8005960 <HAL_UART_IRQHandler+0x5a8>)
 80056f8:	400a      	ands	r2, r1
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056fe:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005702:	f383 8810 	msr	PRIMASK, r3
}
 8005706:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005708:	f3ef 8310 	mrs	r3, PRIMASK
 800570c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800570e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005710:	677b      	str	r3, [r7, #116]	; 0x74
 8005712:	2301      	movs	r3, #1
 8005714:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005718:	f383 8810 	msr	PRIMASK, r3
}
 800571c:	46c0      	nop			; (mov r8, r8)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	689a      	ldr	r2, [r3, #8]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2101      	movs	r1, #1
 800572a:	438a      	bics	r2, r1
 800572c:	609a      	str	r2, [r3, #8]
 800572e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005730:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005732:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005734:	f383 8810 	msr	PRIMASK, r3
}
 8005738:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800573a:	f3ef 8310 	mrs	r3, PRIMASK
 800573e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005740:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005742:	673b      	str	r3, [r7, #112]	; 0x70
 8005744:	2301      	movs	r3, #1
 8005746:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800574a:	f383 8810 	msr	PRIMASK, r3
}
 800574e:	46c0      	nop			; (mov r8, r8)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689a      	ldr	r2, [r3, #8]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2140      	movs	r1, #64	; 0x40
 800575c:	438a      	bics	r2, r1
 800575e:	609a      	str	r2, [r3, #8]
 8005760:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005762:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005764:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005766:	f383 8810 	msr	PRIMASK, r3
}
 800576a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005778:	f3ef 8310 	mrs	r3, PRIMASK
 800577c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800577e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005780:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005782:	2301      	movs	r3, #1
 8005784:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005786:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005788:	f383 8810 	msr	PRIMASK, r3
}
 800578c:	46c0      	nop			; (mov r8, r8)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2110      	movs	r1, #16
 800579a:	438a      	bics	r2, r1
 800579c:	601a      	str	r2, [r3, #0]
 800579e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057a4:	f383 8810 	msr	PRIMASK, r3
}
 80057a8:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ae:	0018      	movs	r0, r3
 80057b0:	f7fc ff68 	bl	8002684 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2258      	movs	r2, #88	; 0x58
 80057b8:	5a9a      	ldrh	r2, [r3, r2]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	215a      	movs	r1, #90	; 0x5a
 80057be:	5a5b      	ldrh	r3, [r3, r1]
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	b29a      	uxth	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	0011      	movs	r1, r2
 80057ca:	0018      	movs	r0, r3
 80057cc:	f000 f8dc 	bl	8005988 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80057d0:	e0be      	b.n	8005950 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2258      	movs	r2, #88	; 0x58
 80057d6:	5a99      	ldrh	r1, [r3, r2]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	225a      	movs	r2, #90	; 0x5a
 80057dc:	5a9b      	ldrh	r3, [r3, r2]
 80057de:	b29a      	uxth	r2, r3
 80057e0:	208e      	movs	r0, #142	; 0x8e
 80057e2:	183b      	adds	r3, r7, r0
 80057e4:	1a8a      	subs	r2, r1, r2
 80057e6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	225a      	movs	r2, #90	; 0x5a
 80057ec:	5a9b      	ldrh	r3, [r3, r2]
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d100      	bne.n	80057f6 <HAL_UART_IRQHandler+0x43e>
 80057f4:	e0ae      	b.n	8005954 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80057f6:	183b      	adds	r3, r7, r0
 80057f8:	881b      	ldrh	r3, [r3, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d100      	bne.n	8005800 <HAL_UART_IRQHandler+0x448>
 80057fe:	e0a9      	b.n	8005954 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005800:	f3ef 8310 	mrs	r3, PRIMASK
 8005804:	60fb      	str	r3, [r7, #12]
  return(result);
 8005806:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005808:	2488      	movs	r4, #136	; 0x88
 800580a:	193a      	adds	r2, r7, r4
 800580c:	6013      	str	r3, [r2, #0]
 800580e:	2301      	movs	r3, #1
 8005810:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	f383 8810 	msr	PRIMASK, r3
}
 8005818:	46c0      	nop			; (mov r8, r8)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	494f      	ldr	r1, [pc, #316]	; (8005964 <HAL_UART_IRQHandler+0x5ac>)
 8005826:	400a      	ands	r2, r1
 8005828:	601a      	str	r2, [r3, #0]
 800582a:	193b      	adds	r3, r7, r4
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	f383 8810 	msr	PRIMASK, r3
}
 8005836:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005838:	f3ef 8310 	mrs	r3, PRIMASK
 800583c:	61bb      	str	r3, [r7, #24]
  return(result);
 800583e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005840:	2484      	movs	r4, #132	; 0x84
 8005842:	193a      	adds	r2, r7, r4
 8005844:	6013      	str	r3, [r2, #0]
 8005846:	2301      	movs	r3, #1
 8005848:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	f383 8810 	msr	PRIMASK, r3
}
 8005850:	46c0      	nop			; (mov r8, r8)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2101      	movs	r1, #1
 800585e:	438a      	bics	r2, r1
 8005860:	609a      	str	r2, [r3, #8]
 8005862:	193b      	adds	r3, r7, r4
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005868:	6a3b      	ldr	r3, [r7, #32]
 800586a:	f383 8810 	msr	PRIMASK, r3
}
 800586e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2220      	movs	r2, #32
 8005874:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005882:	f3ef 8310 	mrs	r3, PRIMASK
 8005886:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005888:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800588a:	2480      	movs	r4, #128	; 0x80
 800588c:	193a      	adds	r2, r7, r4
 800588e:	6013      	str	r3, [r2, #0]
 8005890:	2301      	movs	r3, #1
 8005892:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005896:	f383 8810 	msr	PRIMASK, r3
}
 800589a:	46c0      	nop			; (mov r8, r8)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2110      	movs	r1, #16
 80058a8:	438a      	bics	r2, r1
 80058aa:	601a      	str	r2, [r3, #0]
 80058ac:	193b      	adds	r3, r7, r4
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058b4:	f383 8810 	msr	PRIMASK, r3
}
 80058b8:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058ba:	183b      	adds	r3, r7, r0
 80058bc:	881a      	ldrh	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	0011      	movs	r1, r2
 80058c2:	0018      	movs	r0, r3
 80058c4:	f000 f860 	bl	8005988 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80058c8:	e044      	b.n	8005954 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80058ca:	23a4      	movs	r3, #164	; 0xa4
 80058cc:	18fb      	adds	r3, r7, r3
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	2380      	movs	r3, #128	; 0x80
 80058d2:	035b      	lsls	r3, r3, #13
 80058d4:	4013      	ands	r3, r2
 80058d6:	d010      	beq.n	80058fa <HAL_UART_IRQHandler+0x542>
 80058d8:	239c      	movs	r3, #156	; 0x9c
 80058da:	18fb      	adds	r3, r7, r3
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	2380      	movs	r3, #128	; 0x80
 80058e0:	03db      	lsls	r3, r3, #15
 80058e2:	4013      	ands	r3, r2
 80058e4:	d009      	beq.n	80058fa <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2280      	movs	r2, #128	; 0x80
 80058ec:	0352      	lsls	r2, r2, #13
 80058ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	0018      	movs	r0, r3
 80058f4:	f000 fdfc 	bl	80064f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80058f8:	e02f      	b.n	800595a <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80058fa:	23a4      	movs	r3, #164	; 0xa4
 80058fc:	18fb      	adds	r3, r7, r3
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2280      	movs	r2, #128	; 0x80
 8005902:	4013      	ands	r3, r2
 8005904:	d00f      	beq.n	8005926 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005906:	23a0      	movs	r3, #160	; 0xa0
 8005908:	18fb      	adds	r3, r7, r3
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2280      	movs	r2, #128	; 0x80
 800590e:	4013      	ands	r3, r2
 8005910:	d009      	beq.n	8005926 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005916:	2b00      	cmp	r3, #0
 8005918:	d01e      	beq.n	8005958 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	0010      	movs	r0, r2
 8005922:	4798      	blx	r3
    }
    return;
 8005924:	e018      	b.n	8005958 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005926:	23a4      	movs	r3, #164	; 0xa4
 8005928:	18fb      	adds	r3, r7, r3
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2240      	movs	r2, #64	; 0x40
 800592e:	4013      	ands	r3, r2
 8005930:	d013      	beq.n	800595a <HAL_UART_IRQHandler+0x5a2>
 8005932:	23a0      	movs	r3, #160	; 0xa0
 8005934:	18fb      	adds	r3, r7, r3
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2240      	movs	r2, #64	; 0x40
 800593a:	4013      	ands	r3, r2
 800593c:	d00d      	beq.n	800595a <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	0018      	movs	r0, r3
 8005942:	f000 fc42 	bl	80061ca <UART_EndTransmit_IT>
    return;
 8005946:	e008      	b.n	800595a <HAL_UART_IRQHandler+0x5a2>
      return;
 8005948:	46c0      	nop			; (mov r8, r8)
 800594a:	e006      	b.n	800595a <HAL_UART_IRQHandler+0x5a2>
    return;
 800594c:	46c0      	nop			; (mov r8, r8)
 800594e:	e004      	b.n	800595a <HAL_UART_IRQHandler+0x5a2>
      return;
 8005950:	46c0      	nop			; (mov r8, r8)
 8005952:	e002      	b.n	800595a <HAL_UART_IRQHandler+0x5a2>
      return;
 8005954:	46c0      	nop			; (mov r8, r8)
 8005956:	e000      	b.n	800595a <HAL_UART_IRQHandler+0x5a2>
    return;
 8005958:	46c0      	nop			; (mov r8, r8)
  }

}
 800595a:	46bd      	mov	sp, r7
 800595c:	b02b      	add	sp, #172	; 0xac
 800595e:	bd90      	pop	{r4, r7, pc}
 8005960:	fffffeff 	.word	0xfffffeff
 8005964:	fffffedf 	.word	0xfffffedf

08005968 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005970:	46c0      	nop			; (mov r8, r8)
 8005972:	46bd      	mov	sp, r7
 8005974:	b002      	add	sp, #8
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005980:	46c0      	nop			; (mov r8, r8)
 8005982:	46bd      	mov	sp, r7
 8005984:	b002      	add	sp, #8
 8005986:	bd80      	pop	{r7, pc}

08005988 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	000a      	movs	r2, r1
 8005992:	1cbb      	adds	r3, r7, #2
 8005994:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005996:	46c0      	nop			; (mov r8, r8)
 8005998:	46bd      	mov	sp, r7
 800599a:	b002      	add	sp, #8
 800599c:	bd80      	pop	{r7, pc}
	...

080059a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b088      	sub	sp, #32
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059a8:	231e      	movs	r3, #30
 80059aa:	18fb      	adds	r3, r7, r3
 80059ac:	2200      	movs	r2, #0
 80059ae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	689a      	ldr	r2, [r3, #8]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	431a      	orrs	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	431a      	orrs	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a8d      	ldr	r2, [pc, #564]	; (8005c04 <UART_SetConfig+0x264>)
 80059d0:	4013      	ands	r3, r2
 80059d2:	0019      	movs	r1, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	430a      	orrs	r2, r1
 80059dc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	4a88      	ldr	r2, [pc, #544]	; (8005c08 <UART_SetConfig+0x268>)
 80059e6:	4013      	ands	r3, r2
 80059e8:	0019      	movs	r1, r3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	430a      	orrs	r2, r1
 80059f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	697a      	ldr	r2, [r7, #20]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	4a7f      	ldr	r2, [pc, #508]	; (8005c0c <UART_SetConfig+0x26c>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	0019      	movs	r1, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	697a      	ldr	r2, [r7, #20]
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a7b      	ldr	r2, [pc, #492]	; (8005c10 <UART_SetConfig+0x270>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d127      	bne.n	8005a76 <UART_SetConfig+0xd6>
 8005a26:	4b7b      	ldr	r3, [pc, #492]	; (8005c14 <UART_SetConfig+0x274>)
 8005a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a2a:	2203      	movs	r2, #3
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	2b03      	cmp	r3, #3
 8005a30:	d00d      	beq.n	8005a4e <UART_SetConfig+0xae>
 8005a32:	d81b      	bhi.n	8005a6c <UART_SetConfig+0xcc>
 8005a34:	2b02      	cmp	r3, #2
 8005a36:	d014      	beq.n	8005a62 <UART_SetConfig+0xc2>
 8005a38:	d818      	bhi.n	8005a6c <UART_SetConfig+0xcc>
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d002      	beq.n	8005a44 <UART_SetConfig+0xa4>
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d00a      	beq.n	8005a58 <UART_SetConfig+0xb8>
 8005a42:	e013      	b.n	8005a6c <UART_SetConfig+0xcc>
 8005a44:	231f      	movs	r3, #31
 8005a46:	18fb      	adds	r3, r7, r3
 8005a48:	2200      	movs	r2, #0
 8005a4a:	701a      	strb	r2, [r3, #0]
 8005a4c:	e021      	b.n	8005a92 <UART_SetConfig+0xf2>
 8005a4e:	231f      	movs	r3, #31
 8005a50:	18fb      	adds	r3, r7, r3
 8005a52:	2202      	movs	r2, #2
 8005a54:	701a      	strb	r2, [r3, #0]
 8005a56:	e01c      	b.n	8005a92 <UART_SetConfig+0xf2>
 8005a58:	231f      	movs	r3, #31
 8005a5a:	18fb      	adds	r3, r7, r3
 8005a5c:	2204      	movs	r2, #4
 8005a5e:	701a      	strb	r2, [r3, #0]
 8005a60:	e017      	b.n	8005a92 <UART_SetConfig+0xf2>
 8005a62:	231f      	movs	r3, #31
 8005a64:	18fb      	adds	r3, r7, r3
 8005a66:	2208      	movs	r2, #8
 8005a68:	701a      	strb	r2, [r3, #0]
 8005a6a:	e012      	b.n	8005a92 <UART_SetConfig+0xf2>
 8005a6c:	231f      	movs	r3, #31
 8005a6e:	18fb      	adds	r3, r7, r3
 8005a70:	2210      	movs	r2, #16
 8005a72:	701a      	strb	r2, [r3, #0]
 8005a74:	e00d      	b.n	8005a92 <UART_SetConfig+0xf2>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a67      	ldr	r2, [pc, #412]	; (8005c18 <UART_SetConfig+0x278>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d104      	bne.n	8005a8a <UART_SetConfig+0xea>
 8005a80:	231f      	movs	r3, #31
 8005a82:	18fb      	adds	r3, r7, r3
 8005a84:	2200      	movs	r2, #0
 8005a86:	701a      	strb	r2, [r3, #0]
 8005a88:	e003      	b.n	8005a92 <UART_SetConfig+0xf2>
 8005a8a:	231f      	movs	r3, #31
 8005a8c:	18fb      	adds	r3, r7, r3
 8005a8e:	2210      	movs	r2, #16
 8005a90:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69da      	ldr	r2, [r3, #28]
 8005a96:	2380      	movs	r3, #128	; 0x80
 8005a98:	021b      	lsls	r3, r3, #8
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d15d      	bne.n	8005b5a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8005a9e:	231f      	movs	r3, #31
 8005aa0:	18fb      	adds	r3, r7, r3
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	2b08      	cmp	r3, #8
 8005aa6:	d015      	beq.n	8005ad4 <UART_SetConfig+0x134>
 8005aa8:	dc18      	bgt.n	8005adc <UART_SetConfig+0x13c>
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	d00d      	beq.n	8005aca <UART_SetConfig+0x12a>
 8005aae:	dc15      	bgt.n	8005adc <UART_SetConfig+0x13c>
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d002      	beq.n	8005aba <UART_SetConfig+0x11a>
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d005      	beq.n	8005ac4 <UART_SetConfig+0x124>
 8005ab8:	e010      	b.n	8005adc <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005aba:	f7fd fe95 	bl	80037e8 <HAL_RCC_GetPCLK1Freq>
 8005abe:	0003      	movs	r3, r0
 8005ac0:	61bb      	str	r3, [r7, #24]
        break;
 8005ac2:	e012      	b.n	8005aea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ac4:	4b55      	ldr	r3, [pc, #340]	; (8005c1c <UART_SetConfig+0x27c>)
 8005ac6:	61bb      	str	r3, [r7, #24]
        break;
 8005ac8:	e00f      	b.n	8005aea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005aca:	f7fd fe1f 	bl	800370c <HAL_RCC_GetSysClockFreq>
 8005ace:	0003      	movs	r3, r0
 8005ad0:	61bb      	str	r3, [r7, #24]
        break;
 8005ad2:	e00a      	b.n	8005aea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ad4:	2380      	movs	r3, #128	; 0x80
 8005ad6:	021b      	lsls	r3, r3, #8
 8005ad8:	61bb      	str	r3, [r7, #24]
        break;
 8005ada:	e006      	b.n	8005aea <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8005adc:	2300      	movs	r3, #0
 8005ade:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005ae0:	231e      	movs	r3, #30
 8005ae2:	18fb      	adds	r3, r7, r3
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	701a      	strb	r2, [r3, #0]
        break;
 8005ae8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005aea:	69bb      	ldr	r3, [r7, #24]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d100      	bne.n	8005af2 <UART_SetConfig+0x152>
 8005af0:	e07b      	b.n	8005bea <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	005a      	lsls	r2, r3, #1
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	085b      	lsrs	r3, r3, #1
 8005afc:	18d2      	adds	r2, r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	0019      	movs	r1, r3
 8005b04:	0010      	movs	r0, r2
 8005b06:	f7fa fb07 	bl	8000118 <__udivsi3>
 8005b0a:	0003      	movs	r3, r0
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	2b0f      	cmp	r3, #15
 8005b14:	d91c      	bls.n	8005b50 <UART_SetConfig+0x1b0>
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	2380      	movs	r3, #128	; 0x80
 8005b1a:	025b      	lsls	r3, r3, #9
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d217      	bcs.n	8005b50 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	200e      	movs	r0, #14
 8005b26:	183b      	adds	r3, r7, r0
 8005b28:	210f      	movs	r1, #15
 8005b2a:	438a      	bics	r2, r1
 8005b2c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	085b      	lsrs	r3, r3, #1
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	2207      	movs	r2, #7
 8005b36:	4013      	ands	r3, r2
 8005b38:	b299      	uxth	r1, r3
 8005b3a:	183b      	adds	r3, r7, r0
 8005b3c:	183a      	adds	r2, r7, r0
 8005b3e:	8812      	ldrh	r2, [r2, #0]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	183a      	adds	r2, r7, r0
 8005b4a:	8812      	ldrh	r2, [r2, #0]
 8005b4c:	60da      	str	r2, [r3, #12]
 8005b4e:	e04c      	b.n	8005bea <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8005b50:	231e      	movs	r3, #30
 8005b52:	18fb      	adds	r3, r7, r3
 8005b54:	2201      	movs	r2, #1
 8005b56:	701a      	strb	r2, [r3, #0]
 8005b58:	e047      	b.n	8005bea <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b5a:	231f      	movs	r3, #31
 8005b5c:	18fb      	adds	r3, r7, r3
 8005b5e:	781b      	ldrb	r3, [r3, #0]
 8005b60:	2b08      	cmp	r3, #8
 8005b62:	d015      	beq.n	8005b90 <UART_SetConfig+0x1f0>
 8005b64:	dc18      	bgt.n	8005b98 <UART_SetConfig+0x1f8>
 8005b66:	2b04      	cmp	r3, #4
 8005b68:	d00d      	beq.n	8005b86 <UART_SetConfig+0x1e6>
 8005b6a:	dc15      	bgt.n	8005b98 <UART_SetConfig+0x1f8>
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d002      	beq.n	8005b76 <UART_SetConfig+0x1d6>
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d005      	beq.n	8005b80 <UART_SetConfig+0x1e0>
 8005b74:	e010      	b.n	8005b98 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b76:	f7fd fe37 	bl	80037e8 <HAL_RCC_GetPCLK1Freq>
 8005b7a:	0003      	movs	r3, r0
 8005b7c:	61bb      	str	r3, [r7, #24]
        break;
 8005b7e:	e012      	b.n	8005ba6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b80:	4b26      	ldr	r3, [pc, #152]	; (8005c1c <UART_SetConfig+0x27c>)
 8005b82:	61bb      	str	r3, [r7, #24]
        break;
 8005b84:	e00f      	b.n	8005ba6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b86:	f7fd fdc1 	bl	800370c <HAL_RCC_GetSysClockFreq>
 8005b8a:	0003      	movs	r3, r0
 8005b8c:	61bb      	str	r3, [r7, #24]
        break;
 8005b8e:	e00a      	b.n	8005ba6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b90:	2380      	movs	r3, #128	; 0x80
 8005b92:	021b      	lsls	r3, r3, #8
 8005b94:	61bb      	str	r3, [r7, #24]
        break;
 8005b96:	e006      	b.n	8005ba6 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b9c:	231e      	movs	r3, #30
 8005b9e:	18fb      	adds	r3, r7, r3
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	701a      	strb	r2, [r3, #0]
        break;
 8005ba4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d01e      	beq.n	8005bea <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	085a      	lsrs	r2, r3, #1
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	18d2      	adds	r2, r2, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	0019      	movs	r1, r3
 8005bbc:	0010      	movs	r0, r2
 8005bbe:	f7fa faab 	bl	8000118 <__udivsi3>
 8005bc2:	0003      	movs	r3, r0
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	2b0f      	cmp	r3, #15
 8005bcc:	d909      	bls.n	8005be2 <UART_SetConfig+0x242>
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	2380      	movs	r3, #128	; 0x80
 8005bd2:	025b      	lsls	r3, r3, #9
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d204      	bcs.n	8005be2 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	60da      	str	r2, [r3, #12]
 8005be0:	e003      	b.n	8005bea <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8005be2:	231e      	movs	r3, #30
 8005be4:	18fb      	adds	r3, r7, r3
 8005be6:	2201      	movs	r2, #1
 8005be8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005bf6:	231e      	movs	r3, #30
 8005bf8:	18fb      	adds	r3, r7, r3
 8005bfa:	781b      	ldrb	r3, [r3, #0]
}
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	b008      	add	sp, #32
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	ffff69f3 	.word	0xffff69f3
 8005c08:	ffffcfff 	.word	0xffffcfff
 8005c0c:	fffff4ff 	.word	0xfffff4ff
 8005c10:	40013800 	.word	0x40013800
 8005c14:	40021000 	.word	0x40021000
 8005c18:	40004400 	.word	0x40004400
 8005c1c:	007a1200 	.word	0x007a1200

08005c20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	4013      	ands	r3, r2
 8005c30:	d00b      	beq.n	8005c4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	4a4a      	ldr	r2, [pc, #296]	; (8005d64 <UART_AdvFeatureConfig+0x144>)
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	0019      	movs	r1, r3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4e:	2202      	movs	r2, #2
 8005c50:	4013      	ands	r3, r2
 8005c52:	d00b      	beq.n	8005c6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	4a43      	ldr	r2, [pc, #268]	; (8005d68 <UART_AdvFeatureConfig+0x148>)
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	0019      	movs	r1, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c70:	2204      	movs	r2, #4
 8005c72:	4013      	ands	r3, r2
 8005c74:	d00b      	beq.n	8005c8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	4a3b      	ldr	r2, [pc, #236]	; (8005d6c <UART_AdvFeatureConfig+0x14c>)
 8005c7e:	4013      	ands	r3, r2
 8005c80:	0019      	movs	r1, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c92:	2208      	movs	r2, #8
 8005c94:	4013      	ands	r3, r2
 8005c96:	d00b      	beq.n	8005cb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	4a34      	ldr	r2, [pc, #208]	; (8005d70 <UART_AdvFeatureConfig+0x150>)
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	0019      	movs	r1, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb4:	2210      	movs	r2, #16
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	d00b      	beq.n	8005cd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	4a2c      	ldr	r2, [pc, #176]	; (8005d74 <UART_AdvFeatureConfig+0x154>)
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	0019      	movs	r1, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	430a      	orrs	r2, r1
 8005cd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd6:	2220      	movs	r2, #32
 8005cd8:	4013      	ands	r3, r2
 8005cda:	d00b      	beq.n	8005cf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	4a25      	ldr	r2, [pc, #148]	; (8005d78 <UART_AdvFeatureConfig+0x158>)
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	0019      	movs	r1, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf8:	2240      	movs	r2, #64	; 0x40
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	d01d      	beq.n	8005d3a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	4a1d      	ldr	r2, [pc, #116]	; (8005d7c <UART_AdvFeatureConfig+0x15c>)
 8005d06:	4013      	ands	r3, r2
 8005d08:	0019      	movs	r1, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	430a      	orrs	r2, r1
 8005d14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d1a:	2380      	movs	r3, #128	; 0x80
 8005d1c:	035b      	lsls	r3, r3, #13
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d10b      	bne.n	8005d3a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	4a15      	ldr	r2, [pc, #84]	; (8005d80 <UART_AdvFeatureConfig+0x160>)
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	0019      	movs	r1, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3e:	2280      	movs	r2, #128	; 0x80
 8005d40:	4013      	ands	r3, r2
 8005d42:	d00b      	beq.n	8005d5c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	4a0e      	ldr	r2, [pc, #56]	; (8005d84 <UART_AdvFeatureConfig+0x164>)
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	0019      	movs	r1, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	605a      	str	r2, [r3, #4]
  }
}
 8005d5c:	46c0      	nop			; (mov r8, r8)
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	b002      	add	sp, #8
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	fffdffff 	.word	0xfffdffff
 8005d68:	fffeffff 	.word	0xfffeffff
 8005d6c:	fffbffff 	.word	0xfffbffff
 8005d70:	ffff7fff 	.word	0xffff7fff
 8005d74:	ffffefff 	.word	0xffffefff
 8005d78:	ffffdfff 	.word	0xffffdfff
 8005d7c:	ffefffff 	.word	0xffefffff
 8005d80:	ff9fffff 	.word	0xff9fffff
 8005d84:	fff7ffff 	.word	0xfff7ffff

08005d88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b086      	sub	sp, #24
 8005d8c:	af02      	add	r7, sp, #8
 8005d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2280      	movs	r2, #128	; 0x80
 8005d94:	2100      	movs	r1, #0
 8005d96:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d98:	f7fb fe54 	bl	8001a44 <HAL_GetTick>
 8005d9c:	0003      	movs	r3, r0
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2208      	movs	r2, #8
 8005da8:	4013      	ands	r3, r2
 8005daa:	2b08      	cmp	r3, #8
 8005dac:	d10c      	bne.n	8005dc8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2280      	movs	r2, #128	; 0x80
 8005db2:	0391      	lsls	r1, r2, #14
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	4a17      	ldr	r2, [pc, #92]	; (8005e14 <UART_CheckIdleState+0x8c>)
 8005db8:	9200      	str	r2, [sp, #0]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f000 f82c 	bl	8005e18 <UART_WaitOnFlagUntilTimeout>
 8005dc0:	1e03      	subs	r3, r0, #0
 8005dc2:	d001      	beq.n	8005dc8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e021      	b.n	8005e0c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2204      	movs	r2, #4
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d10c      	bne.n	8005df0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2280      	movs	r2, #128	; 0x80
 8005dda:	03d1      	lsls	r1, r2, #15
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	4a0d      	ldr	r2, [pc, #52]	; (8005e14 <UART_CheckIdleState+0x8c>)
 8005de0:	9200      	str	r2, [sp, #0]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f000 f818 	bl	8005e18 <UART_WaitOnFlagUntilTimeout>
 8005de8:	1e03      	subs	r3, r0, #0
 8005dea:	d001      	beq.n	8005df0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e00d      	b.n	8005e0c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2220      	movs	r2, #32
 8005df4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2274      	movs	r2, #116	; 0x74
 8005e06:	2100      	movs	r1, #0
 8005e08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	0018      	movs	r0, r3
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	b004      	add	sp, #16
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	01ffffff 	.word	0x01ffffff

08005e18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b094      	sub	sp, #80	; 0x50
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	603b      	str	r3, [r7, #0]
 8005e24:	1dfb      	adds	r3, r7, #7
 8005e26:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e28:	e0a3      	b.n	8005f72 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	d100      	bne.n	8005e32 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005e30:	e09f      	b.n	8005f72 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e32:	f7fb fe07 	bl	8001a44 <HAL_GetTick>
 8005e36:	0002      	movs	r2, r0
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d302      	bcc.n	8005e48 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d13d      	bne.n	8005ec4 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e48:	f3ef 8310 	mrs	r3, PRIMASK
 8005e4c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e50:	647b      	str	r3, [r7, #68]	; 0x44
 8005e52:	2301      	movs	r3, #1
 8005e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e58:	f383 8810 	msr	PRIMASK, r3
}
 8005e5c:	46c0      	nop			; (mov r8, r8)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	494c      	ldr	r1, [pc, #304]	; (8005f9c <UART_WaitOnFlagUntilTimeout+0x184>)
 8005e6a:	400a      	ands	r2, r1
 8005e6c:	601a      	str	r2, [r3, #0]
 8005e6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e70:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e74:	f383 8810 	msr	PRIMASK, r3
}
 8005e78:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e7a:	f3ef 8310 	mrs	r3, PRIMASK
 8005e7e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005e80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e82:	643b      	str	r3, [r7, #64]	; 0x40
 8005e84:	2301      	movs	r3, #1
 8005e86:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e8a:	f383 8810 	msr	PRIMASK, r3
}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689a      	ldr	r2, [r3, #8]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2101      	movs	r1, #1
 8005e9c:	438a      	bics	r2, r1
 8005e9e:	609a      	str	r2, [r3, #8]
 8005ea0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ea6:	f383 8810 	msr	PRIMASK, r3
}
 8005eaa:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2220      	movs	r2, #32
 8005eb0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2274      	movs	r2, #116	; 0x74
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	e067      	b.n	8005f94 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2204      	movs	r2, #4
 8005ecc:	4013      	ands	r3, r2
 8005ece:	d050      	beq.n	8005f72 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	69da      	ldr	r2, [r3, #28]
 8005ed6:	2380      	movs	r3, #128	; 0x80
 8005ed8:	011b      	lsls	r3, r3, #4
 8005eda:	401a      	ands	r2, r3
 8005edc:	2380      	movs	r3, #128	; 0x80
 8005ede:	011b      	lsls	r3, r3, #4
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d146      	bne.n	8005f72 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2280      	movs	r2, #128	; 0x80
 8005eea:	0112      	lsls	r2, r2, #4
 8005eec:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eee:	f3ef 8310 	mrs	r3, PRIMASK
 8005ef2:	613b      	str	r3, [r7, #16]
  return(result);
 8005ef4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ef8:	2301      	movs	r3, #1
 8005efa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f383 8810 	msr	PRIMASK, r3
}
 8005f02:	46c0      	nop			; (mov r8, r8)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4923      	ldr	r1, [pc, #140]	; (8005f9c <UART_WaitOnFlagUntilTimeout+0x184>)
 8005f10:	400a      	ands	r2, r1
 8005f12:	601a      	str	r2, [r3, #0]
 8005f14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f16:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	f383 8810 	msr	PRIMASK, r3
}
 8005f1e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f20:	f3ef 8310 	mrs	r3, PRIMASK
 8005f24:	61fb      	str	r3, [r7, #28]
  return(result);
 8005f26:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f28:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f2e:	6a3b      	ldr	r3, [r7, #32]
 8005f30:	f383 8810 	msr	PRIMASK, r3
}
 8005f34:	46c0      	nop			; (mov r8, r8)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	689a      	ldr	r2, [r3, #8]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2101      	movs	r1, #1
 8005f42:	438a      	bics	r2, r1
 8005f44:	609a      	str	r2, [r3, #8]
 8005f46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f48:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4c:	f383 8810 	msr	PRIMASK, r3
}
 8005f50:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2220      	movs	r2, #32
 8005f56:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2280      	movs	r2, #128	; 0x80
 8005f62:	2120      	movs	r1, #32
 8005f64:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2274      	movs	r2, #116	; 0x74
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e010      	b.n	8005f94 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69db      	ldr	r3, [r3, #28]
 8005f78:	68ba      	ldr	r2, [r7, #8]
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	425a      	negs	r2, r3
 8005f82:	4153      	adcs	r3, r2
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	001a      	movs	r2, r3
 8005f88:	1dfb      	adds	r3, r7, #7
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d100      	bne.n	8005f92 <UART_WaitOnFlagUntilTimeout+0x17a>
 8005f90:	e74b      	b.n	8005e2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	0018      	movs	r0, r3
 8005f96:	46bd      	mov	sp, r7
 8005f98:	b014      	add	sp, #80	; 0x50
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	fffffe5f 	.word	0xfffffe5f

08005fa0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b08c      	sub	sp, #48	; 0x30
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	60b9      	str	r1, [r7, #8]
 8005faa:	1dbb      	adds	r3, r7, #6
 8005fac:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	1dba      	adds	r2, r7, #6
 8005fb8:	2158      	movs	r1, #88	; 0x58
 8005fba:	8812      	ldrh	r2, [r2, #0]
 8005fbc:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	1dba      	adds	r2, r7, #6
 8005fc2:	215a      	movs	r1, #90	; 0x5a
 8005fc4:	8812      	ldrh	r2, [r2, #0]
 8005fc6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	689a      	ldr	r2, [r3, #8]
 8005fd2:	2380      	movs	r3, #128	; 0x80
 8005fd4:	015b      	lsls	r3, r3, #5
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d10d      	bne.n	8005ff6 <UART_Start_Receive_IT+0x56>
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d104      	bne.n	8005fec <UART_Start_Receive_IT+0x4c>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	225c      	movs	r2, #92	; 0x5c
 8005fe6:	4939      	ldr	r1, [pc, #228]	; (80060cc <UART_Start_Receive_IT+0x12c>)
 8005fe8:	5299      	strh	r1, [r3, r2]
 8005fea:	e01a      	b.n	8006022 <UART_Start_Receive_IT+0x82>
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	225c      	movs	r2, #92	; 0x5c
 8005ff0:	21ff      	movs	r1, #255	; 0xff
 8005ff2:	5299      	strh	r1, [r3, r2]
 8005ff4:	e015      	b.n	8006022 <UART_Start_Receive_IT+0x82>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d10d      	bne.n	800601a <UART_Start_Receive_IT+0x7a>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d104      	bne.n	8006010 <UART_Start_Receive_IT+0x70>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	225c      	movs	r2, #92	; 0x5c
 800600a:	21ff      	movs	r1, #255	; 0xff
 800600c:	5299      	strh	r1, [r3, r2]
 800600e:	e008      	b.n	8006022 <UART_Start_Receive_IT+0x82>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	225c      	movs	r2, #92	; 0x5c
 8006014:	217f      	movs	r1, #127	; 0x7f
 8006016:	5299      	strh	r1, [r3, r2]
 8006018:	e003      	b.n	8006022 <UART_Start_Receive_IT+0x82>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	225c      	movs	r2, #92	; 0x5c
 800601e:	2100      	movs	r1, #0
 8006020:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2280      	movs	r2, #128	; 0x80
 8006026:	2100      	movs	r1, #0
 8006028:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2222      	movs	r2, #34	; 0x22
 800602e:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006030:	f3ef 8310 	mrs	r3, PRIMASK
 8006034:	61fb      	str	r3, [r7, #28]
  return(result);
 8006036:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006038:	62fb      	str	r3, [r7, #44]	; 0x2c
 800603a:	2301      	movs	r3, #1
 800603c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800603e:	6a3b      	ldr	r3, [r7, #32]
 8006040:	f383 8810 	msr	PRIMASK, r3
}
 8006044:	46c0      	nop			; (mov r8, r8)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2101      	movs	r1, #1
 8006052:	430a      	orrs	r2, r1
 8006054:	609a      	str	r2, [r3, #8]
 8006056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006058:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800605a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605c:	f383 8810 	msr	PRIMASK, r3
}
 8006060:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	689a      	ldr	r2, [r3, #8]
 8006066:	2380      	movs	r3, #128	; 0x80
 8006068:	015b      	lsls	r3, r3, #5
 800606a:	429a      	cmp	r2, r3
 800606c:	d107      	bne.n	800607e <UART_Start_Receive_IT+0xde>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d103      	bne.n	800607e <UART_Start_Receive_IT+0xde>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	4a15      	ldr	r2, [pc, #84]	; (80060d0 <UART_Start_Receive_IT+0x130>)
 800607a:	665a      	str	r2, [r3, #100]	; 0x64
 800607c:	e002      	b.n	8006084 <UART_Start_Receive_IT+0xe4>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	4a14      	ldr	r2, [pc, #80]	; (80060d4 <UART_Start_Receive_IT+0x134>)
 8006082:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2274      	movs	r2, #116	; 0x74
 8006088:	2100      	movs	r1, #0
 800608a:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800608c:	f3ef 8310 	mrs	r3, PRIMASK
 8006090:	613b      	str	r3, [r7, #16]
  return(result);
 8006092:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006094:	62bb      	str	r3, [r7, #40]	; 0x28
 8006096:	2301      	movs	r3, #1
 8006098:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f383 8810 	msr	PRIMASK, r3
}
 80060a0:	46c0      	nop			; (mov r8, r8)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2190      	movs	r1, #144	; 0x90
 80060ae:	0049      	lsls	r1, r1, #1
 80060b0:	430a      	orrs	r2, r1
 80060b2:	601a      	str	r2, [r3, #0]
 80060b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	f383 8810 	msr	PRIMASK, r3
}
 80060be:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	0018      	movs	r0, r3
 80060c4:	46bd      	mov	sp, r7
 80060c6:	b00c      	add	sp, #48	; 0x30
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	46c0      	nop			; (mov r8, r8)
 80060cc:	000001ff 	.word	0x000001ff
 80060d0:	08006389 	.word	0x08006389
 80060d4:	08006221 	.word	0x08006221

080060d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b08e      	sub	sp, #56	; 0x38
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e0:	f3ef 8310 	mrs	r3, PRIMASK
 80060e4:	617b      	str	r3, [r7, #20]
  return(result);
 80060e6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060e8:	637b      	str	r3, [r7, #52]	; 0x34
 80060ea:	2301      	movs	r3, #1
 80060ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	f383 8810 	msr	PRIMASK, r3
}
 80060f4:	46c0      	nop			; (mov r8, r8)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4925      	ldr	r1, [pc, #148]	; (8006198 <UART_EndRxTransfer+0xc0>)
 8006102:	400a      	ands	r2, r1
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006108:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	f383 8810 	msr	PRIMASK, r3
}
 8006110:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006112:	f3ef 8310 	mrs	r3, PRIMASK
 8006116:	623b      	str	r3, [r7, #32]
  return(result);
 8006118:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800611a:	633b      	str	r3, [r7, #48]	; 0x30
 800611c:	2301      	movs	r3, #1
 800611e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006122:	f383 8810 	msr	PRIMASK, r3
}
 8006126:	46c0      	nop			; (mov r8, r8)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2101      	movs	r1, #1
 8006134:	438a      	bics	r2, r1
 8006136:	609a      	str	r2, [r3, #8]
 8006138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800613a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800613c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800613e:	f383 8810 	msr	PRIMASK, r3
}
 8006142:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006148:	2b01      	cmp	r3, #1
 800614a:	d118      	bne.n	800617e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800614c:	f3ef 8310 	mrs	r3, PRIMASK
 8006150:	60bb      	str	r3, [r7, #8]
  return(result);
 8006152:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006154:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006156:	2301      	movs	r3, #1
 8006158:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f383 8810 	msr	PRIMASK, r3
}
 8006160:	46c0      	nop			; (mov r8, r8)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2110      	movs	r1, #16
 800616e:	438a      	bics	r2, r1
 8006170:	601a      	str	r2, [r3, #0]
 8006172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006174:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	f383 8810 	msr	PRIMASK, r3
}
 800617c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2220      	movs	r2, #32
 8006182:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006190:	46c0      	nop			; (mov r8, r8)
 8006192:	46bd      	mov	sp, r7
 8006194:	b00e      	add	sp, #56	; 0x38
 8006196:	bd80      	pop	{r7, pc}
 8006198:	fffffedf 	.word	0xfffffedf

0800619c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	225a      	movs	r2, #90	; 0x5a
 80061ae:	2100      	movs	r1, #0
 80061b0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2252      	movs	r2, #82	; 0x52
 80061b6:	2100      	movs	r1, #0
 80061b8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	0018      	movs	r0, r3
 80061be:	f7ff fbdb 	bl	8005978 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061c2:	46c0      	nop			; (mov r8, r8)
 80061c4:	46bd      	mov	sp, r7
 80061c6:	b004      	add	sp, #16
 80061c8:	bd80      	pop	{r7, pc}

080061ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b086      	sub	sp, #24
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061d2:	f3ef 8310 	mrs	r3, PRIMASK
 80061d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80061d8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80061da:	617b      	str	r3, [r7, #20]
 80061dc:	2301      	movs	r3, #1
 80061de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f383 8810 	msr	PRIMASK, r3
}
 80061e6:	46c0      	nop			; (mov r8, r8)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2140      	movs	r1, #64	; 0x40
 80061f4:	438a      	bics	r2, r1
 80061f6:	601a      	str	r2, [r3, #0]
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	f383 8810 	msr	PRIMASK, r3
}
 8006202:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2220      	movs	r2, #32
 8006208:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	0018      	movs	r0, r3
 8006214:	f7ff fba8 	bl	8005968 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006218:	46c0      	nop			; (mov r8, r8)
 800621a:	46bd      	mov	sp, r7
 800621c:	b006      	add	sp, #24
 800621e:	bd80      	pop	{r7, pc}

08006220 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b090      	sub	sp, #64	; 0x40
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006228:	203e      	movs	r0, #62	; 0x3e
 800622a:	183b      	adds	r3, r7, r0
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	215c      	movs	r1, #92	; 0x5c
 8006230:	5a52      	ldrh	r2, [r2, r1]
 8006232:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006238:	2b22      	cmp	r3, #34	; 0x22
 800623a:	d000      	beq.n	800623e <UART_RxISR_8BIT+0x1e>
 800623c:	e095      	b.n	800636a <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	213c      	movs	r1, #60	; 0x3c
 8006244:	187b      	adds	r3, r7, r1
 8006246:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8006248:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800624a:	187b      	adds	r3, r7, r1
 800624c:	881b      	ldrh	r3, [r3, #0]
 800624e:	b2da      	uxtb	r2, r3
 8006250:	183b      	adds	r3, r7, r0
 8006252:	881b      	ldrh	r3, [r3, #0]
 8006254:	b2d9      	uxtb	r1, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800625a:	400a      	ands	r2, r1
 800625c:	b2d2      	uxtb	r2, r2
 800625e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006264:	1c5a      	adds	r2, r3, #1
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	225a      	movs	r2, #90	; 0x5a
 800626e:	5a9b      	ldrh	r3, [r3, r2]
 8006270:	b29b      	uxth	r3, r3
 8006272:	3b01      	subs	r3, #1
 8006274:	b299      	uxth	r1, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	225a      	movs	r2, #90	; 0x5a
 800627a:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	225a      	movs	r2, #90	; 0x5a
 8006280:	5a9b      	ldrh	r3, [r3, r2]
 8006282:	b29b      	uxth	r3, r3
 8006284:	2b00      	cmp	r3, #0
 8006286:	d178      	bne.n	800637a <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006288:	f3ef 8310 	mrs	r3, PRIMASK
 800628c:	61bb      	str	r3, [r7, #24]
  return(result);
 800628e:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006290:	63bb      	str	r3, [r7, #56]	; 0x38
 8006292:	2301      	movs	r3, #1
 8006294:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	f383 8810 	msr	PRIMASK, r3
}
 800629c:	46c0      	nop			; (mov r8, r8)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4936      	ldr	r1, [pc, #216]	; (8006384 <UART_RxISR_8BIT+0x164>)
 80062aa:	400a      	ands	r2, r1
 80062ac:	601a      	str	r2, [r3, #0]
 80062ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062b2:	6a3b      	ldr	r3, [r7, #32]
 80062b4:	f383 8810 	msr	PRIMASK, r3
}
 80062b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062ba:	f3ef 8310 	mrs	r3, PRIMASK
 80062be:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062c2:	637b      	str	r3, [r7, #52]	; 0x34
 80062c4:	2301      	movs	r3, #1
 80062c6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ca:	f383 8810 	msr	PRIMASK, r3
}
 80062ce:	46c0      	nop			; (mov r8, r8)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	689a      	ldr	r2, [r3, #8]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2101      	movs	r1, #1
 80062dc:	438a      	bics	r2, r1
 80062de:	609a      	str	r2, [r3, #8]
 80062e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e6:	f383 8810 	msr	PRIMASK, r3
}
 80062ea:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2220      	movs	r2, #32
 80062f0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d12f      	bne.n	8006360 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006306:	f3ef 8310 	mrs	r3, PRIMASK
 800630a:	60fb      	str	r3, [r7, #12]
  return(result);
 800630c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800630e:	633b      	str	r3, [r7, #48]	; 0x30
 8006310:	2301      	movs	r3, #1
 8006312:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f383 8810 	msr	PRIMASK, r3
}
 800631a:	46c0      	nop			; (mov r8, r8)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2110      	movs	r1, #16
 8006328:	438a      	bics	r2, r1
 800632a:	601a      	str	r2, [r3, #0]
 800632c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800632e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	f383 8810 	msr	PRIMASK, r3
}
 8006336:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	2210      	movs	r2, #16
 8006340:	4013      	ands	r3, r2
 8006342:	2b10      	cmp	r3, #16
 8006344:	d103      	bne.n	800634e <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2210      	movs	r2, #16
 800634c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2258      	movs	r2, #88	; 0x58
 8006352:	5a9a      	ldrh	r2, [r3, r2]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	0011      	movs	r1, r2
 8006358:	0018      	movs	r0, r3
 800635a:	f7ff fb15 	bl	8005988 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800635e:	e00c      	b.n	800637a <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	0018      	movs	r0, r3
 8006364:	f7fa f9de 	bl	8000724 <HAL_UART_RxCpltCallback>
}
 8006368:	e007      	b.n	800637a <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	699a      	ldr	r2, [r3, #24]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2108      	movs	r1, #8
 8006376:	430a      	orrs	r2, r1
 8006378:	619a      	str	r2, [r3, #24]
}
 800637a:	46c0      	nop			; (mov r8, r8)
 800637c:	46bd      	mov	sp, r7
 800637e:	b010      	add	sp, #64	; 0x40
 8006380:	bd80      	pop	{r7, pc}
 8006382:	46c0      	nop			; (mov r8, r8)
 8006384:	fffffedf 	.word	0xfffffedf

08006388 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b090      	sub	sp, #64	; 0x40
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006390:	203e      	movs	r0, #62	; 0x3e
 8006392:	183b      	adds	r3, r7, r0
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	215c      	movs	r1, #92	; 0x5c
 8006398:	5a52      	ldrh	r2, [r2, r1]
 800639a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063a0:	2b22      	cmp	r3, #34	; 0x22
 80063a2:	d000      	beq.n	80063a6 <UART_RxISR_16BIT+0x1e>
 80063a4:	e095      	b.n	80064d2 <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	213c      	movs	r1, #60	; 0x3c
 80063ac:	187b      	adds	r3, r7, r1
 80063ae:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80063b0:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063b6:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80063b8:	187b      	adds	r3, r7, r1
 80063ba:	183a      	adds	r2, r7, r0
 80063bc:	881b      	ldrh	r3, [r3, #0]
 80063be:	8812      	ldrh	r2, [r2, #0]
 80063c0:	4013      	ands	r3, r2
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063cc:	1c9a      	adds	r2, r3, #2
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	225a      	movs	r2, #90	; 0x5a
 80063d6:	5a9b      	ldrh	r3, [r3, r2]
 80063d8:	b29b      	uxth	r3, r3
 80063da:	3b01      	subs	r3, #1
 80063dc:	b299      	uxth	r1, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	225a      	movs	r2, #90	; 0x5a
 80063e2:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	225a      	movs	r2, #90	; 0x5a
 80063e8:	5a9b      	ldrh	r3, [r3, r2]
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d178      	bne.n	80064e2 <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063f0:	f3ef 8310 	mrs	r3, PRIMASK
 80063f4:	617b      	str	r3, [r7, #20]
  return(result);
 80063f6:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063f8:	637b      	str	r3, [r7, #52]	; 0x34
 80063fa:	2301      	movs	r3, #1
 80063fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	f383 8810 	msr	PRIMASK, r3
}
 8006404:	46c0      	nop			; (mov r8, r8)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4936      	ldr	r1, [pc, #216]	; (80064ec <UART_RxISR_16BIT+0x164>)
 8006412:	400a      	ands	r2, r1
 8006414:	601a      	str	r2, [r3, #0]
 8006416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006418:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	f383 8810 	msr	PRIMASK, r3
}
 8006420:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006422:	f3ef 8310 	mrs	r3, PRIMASK
 8006426:	623b      	str	r3, [r7, #32]
  return(result);
 8006428:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642a:	633b      	str	r3, [r7, #48]	; 0x30
 800642c:	2301      	movs	r3, #1
 800642e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006432:	f383 8810 	msr	PRIMASK, r3
}
 8006436:	46c0      	nop			; (mov r8, r8)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689a      	ldr	r2, [r3, #8]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2101      	movs	r1, #1
 8006444:	438a      	bics	r2, r1
 8006446:	609a      	str	r2, [r3, #8]
 8006448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800644a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800644c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800644e:	f383 8810 	msr	PRIMASK, r3
}
 8006452:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2220      	movs	r2, #32
 8006458:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006464:	2b01      	cmp	r3, #1
 8006466:	d12f      	bne.n	80064c8 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800646e:	f3ef 8310 	mrs	r3, PRIMASK
 8006472:	60bb      	str	r3, [r7, #8]
  return(result);
 8006474:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006476:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006478:	2301      	movs	r3, #1
 800647a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f383 8810 	msr	PRIMASK, r3
}
 8006482:	46c0      	nop			; (mov r8, r8)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2110      	movs	r1, #16
 8006490:	438a      	bics	r2, r1
 8006492:	601a      	str	r2, [r3, #0]
 8006494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006496:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	f383 8810 	msr	PRIMASK, r3
}
 800649e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	2210      	movs	r2, #16
 80064a8:	4013      	ands	r3, r2
 80064aa:	2b10      	cmp	r3, #16
 80064ac:	d103      	bne.n	80064b6 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2210      	movs	r2, #16
 80064b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2258      	movs	r2, #88	; 0x58
 80064ba:	5a9a      	ldrh	r2, [r3, r2]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	0011      	movs	r1, r2
 80064c0:	0018      	movs	r0, r3
 80064c2:	f7ff fa61 	bl	8005988 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80064c6:	e00c      	b.n	80064e2 <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	0018      	movs	r0, r3
 80064cc:	f7fa f92a 	bl	8000724 <HAL_UART_RxCpltCallback>
}
 80064d0:	e007      	b.n	80064e2 <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	699a      	ldr	r2, [r3, #24]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2108      	movs	r1, #8
 80064de:	430a      	orrs	r2, r1
 80064e0:	619a      	str	r2, [r3, #24]
}
 80064e2:	46c0      	nop			; (mov r8, r8)
 80064e4:	46bd      	mov	sp, r7
 80064e6:	b010      	add	sp, #64	; 0x40
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	46c0      	nop			; (mov r8, r8)
 80064ec:	fffffedf 	.word	0xfffffedf

080064f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80064f8:	46c0      	nop			; (mov r8, r8)
 80064fa:	46bd      	mov	sp, r7
 80064fc:	b002      	add	sp, #8
 80064fe:	bd80      	pop	{r7, pc}

08006500 <__libc_init_array>:
 8006500:	b570      	push	{r4, r5, r6, lr}
 8006502:	2600      	movs	r6, #0
 8006504:	4d0c      	ldr	r5, [pc, #48]	; (8006538 <__libc_init_array+0x38>)
 8006506:	4c0d      	ldr	r4, [pc, #52]	; (800653c <__libc_init_array+0x3c>)
 8006508:	1b64      	subs	r4, r4, r5
 800650a:	10a4      	asrs	r4, r4, #2
 800650c:	42a6      	cmp	r6, r4
 800650e:	d109      	bne.n	8006524 <__libc_init_array+0x24>
 8006510:	2600      	movs	r6, #0
 8006512:	f000 f835 	bl	8006580 <_init>
 8006516:	4d0a      	ldr	r5, [pc, #40]	; (8006540 <__libc_init_array+0x40>)
 8006518:	4c0a      	ldr	r4, [pc, #40]	; (8006544 <__libc_init_array+0x44>)
 800651a:	1b64      	subs	r4, r4, r5
 800651c:	10a4      	asrs	r4, r4, #2
 800651e:	42a6      	cmp	r6, r4
 8006520:	d105      	bne.n	800652e <__libc_init_array+0x2e>
 8006522:	bd70      	pop	{r4, r5, r6, pc}
 8006524:	00b3      	lsls	r3, r6, #2
 8006526:	58eb      	ldr	r3, [r5, r3]
 8006528:	4798      	blx	r3
 800652a:	3601      	adds	r6, #1
 800652c:	e7ee      	b.n	800650c <__libc_init_array+0xc>
 800652e:	00b3      	lsls	r3, r6, #2
 8006530:	58eb      	ldr	r3, [r5, r3]
 8006532:	4798      	blx	r3
 8006534:	3601      	adds	r6, #1
 8006536:	e7f2      	b.n	800651e <__libc_init_array+0x1e>
 8006538:	08006764 	.word	0x08006764
 800653c:	08006764 	.word	0x08006764
 8006540:	08006764 	.word	0x08006764
 8006544:	08006768 	.word	0x08006768

08006548 <memset>:
 8006548:	0003      	movs	r3, r0
 800654a:	1882      	adds	r2, r0, r2
 800654c:	4293      	cmp	r3, r2
 800654e:	d100      	bne.n	8006552 <memset+0xa>
 8006550:	4770      	bx	lr
 8006552:	7019      	strb	r1, [r3, #0]
 8006554:	3301      	adds	r3, #1
 8006556:	e7f9      	b.n	800654c <memset+0x4>

08006558 <strncpy>:
 8006558:	0003      	movs	r3, r0
 800655a:	b530      	push	{r4, r5, lr}
 800655c:	001d      	movs	r5, r3
 800655e:	2a00      	cmp	r2, #0
 8006560:	d006      	beq.n	8006570 <strncpy+0x18>
 8006562:	780c      	ldrb	r4, [r1, #0]
 8006564:	3a01      	subs	r2, #1
 8006566:	3301      	adds	r3, #1
 8006568:	702c      	strb	r4, [r5, #0]
 800656a:	3101      	adds	r1, #1
 800656c:	2c00      	cmp	r4, #0
 800656e:	d1f5      	bne.n	800655c <strncpy+0x4>
 8006570:	2100      	movs	r1, #0
 8006572:	189a      	adds	r2, r3, r2
 8006574:	4293      	cmp	r3, r2
 8006576:	d100      	bne.n	800657a <strncpy+0x22>
 8006578:	bd30      	pop	{r4, r5, pc}
 800657a:	7019      	strb	r1, [r3, #0]
 800657c:	3301      	adds	r3, #1
 800657e:	e7f9      	b.n	8006574 <strncpy+0x1c>

08006580 <_init>:
 8006580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006582:	46c0      	nop			; (mov r8, r8)
 8006584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006586:	bc08      	pop	{r3}
 8006588:	469e      	mov	lr, r3
 800658a:	4770      	bx	lr

0800658c <_fini>:
 800658c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800658e:	46c0      	nop			; (mov r8, r8)
 8006590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006592:	bc08      	pop	{r3}
 8006594:	469e      	mov	lr, r3
 8006596:	4770      	bx	lr
