M_input_inc
{
  STRUCT inc_spec_USCM_input
  {
      int tx_uscm;
      int ty_uscm;
      string port_name_uscm;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_USCM_input inc_USCM_input_spec[] = 
  {
   //tx_uscm   ty      port_name_uscm           port_name_con              device_name_con      tx_con  ty_con
      {9,    15,    "CLK_IN[0]",    "CLK_PIO_OUT[0]",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[1]",    "CLK_PIO_OUT[1]",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[2]",    "CLK_OUT",    "CLKDLYT_TILE",    9,    26},    
      {9,    15,    "CLK_IN[3]",    "CLK_OUT_L",    "CLKDLYB_TILE",    9,    1},    
      {9,    15,    "CLK_IN[4]",    "CLK_OUT_M",    "CLKDLYB_TILE",    9,    1},    
      {9,    15,    "CLK_IN[5]",    "CLK_OUT_R",    "CLKDLYB_TILE",    9,    1},    
      {9,    15,    "CLK_IN[6]",    "CLK_PIO_OUT[0]",    "CKEB2_TILE",    12,    14},    
      {9,    15,    "CLK_IN[7]",    "CLK_PIO_OUT[1]",    "CKEB2_TILE",    12,    14},    
      {9,    15,    "CLK_IN[8]",    "TIEHI",    "USCM_TILE",    9,    15},    
      {9,    15,    "CLK_IN[9]",    "TIEHI",    "USCM_TILE",    9,    15},    
      {9,    15,    "CLK_IN[10]",    "CLK_DIV0_OUT[0]",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[11]",    "CLK_DIV0_OUT[1]",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[12]",    "CLK_DIV1_OUT[0]",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[13]",    "CLK_DIV1_OUT[1]",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[14]",    "CLK_DIV0_OUT[0]",    "CKEB2_TILE",    12,    14},    
      {9,    15,    "CLK_IN[15]",    "CLK_DIV0_OUT[1]",    "CKEB2_TILE",    12,    14},    
      {9,    15,    "CLK_IN[16]",    "CLK_DIV1_OUT[0]",    "CKEB2_TILE",    12,    14},    
      {9,    15,    "CLK_IN[17]",    "CLK_DIV1_OUT[1]",    "CKEB2_TILE",    12,    14}, 
      {9,    15,    "CLK_IN[18]",    "CLKOP_PLL0_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[19]",    "CLKOS_PLL0_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[20]",    "CLKOS2_PLL0_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[21]",    "CLKOS3_PLL0_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[22]",    "CLKOP_PLL1_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[23]",    "CLKOS_PLL1_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[24]",    "CLKOS2_PLL1_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[25]",    "CLKOS3_PLL1_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IN[26]",    "CLK_CFGS_OUT",    "CKEB2_TILE",    5,    14},    
      {9,    15,    "CLK_IOCKBRGMUX_L0[1]",    "CLKOP_PLL0_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L0[2]",    "CLKOS_PLL1_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L0[3]",    "CLK_PIO_OUT[0]",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L0[4]",    "CLK_OUT",    "CLKDLYT_TILE",    9,    26},
      {9,    15,    "CLK_IOCKBRGMUX_L0[5]",    "CLK_IOPRE2BRG_O[0]",    "CKEB2_TILE",    12,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L0[6]",    "CLK_IOPRE2BRG_O[0]",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L1[1]",    "CLKOP_PLL1_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L1[2]",    "CLKOS_PLL0_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L1[3]",    "CLK_PIO_OUT[1]",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L1[4]",    "CLK_OUT",    "CLKDLYT_TILE",    9,    26},
      {9,    15,    "CLK_IOCKBRGMUX_L1[5]",    "CLK_IOPRE2BRG_O[1]",    "CKEB2_TILE",    12,    14},
      {9,    15,    "CLK_IOCKBRGMUX_L1[6]",    "CLK_IOPRE2BRG_O[1]",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R0[1]",    "CLKOP_PLL0_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R0[2]",    "CLKOS_PLL1_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R0[3]",    "CLK_PIO_OUT[0]",    "CKEB2_TILE",    12,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R0[4]",    "CLK_OUT_L",    "CLKDLYB_TILE",    9,    1},
      {9,    15,    "CLK_IOCKBRGMUX_R0[5]",    "CLK_IOPRE2BRG_O[0]",    "CKEB2_TILE",    12,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R0[6]",    "CLK_IOPRE2BRG_O[0]",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R1[1]",    "CLKOP_PLL1_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R1[2]",    "CLKOS_PLL0_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R1[3]",    "CLK_PIO_OUT[1]",    "CKEB2_TILE",    12,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R1[4]",    "CLK_OUT_M",    "CLKDLYB_TILE",    9,    1},
      {9,    15,    "CLK_IOCKBRGMUX_R1[5]",    "CLK_IOPRE2BRG_O[1]",    "CKEB2_TILE",    12,    14},
      {9,    15,    "CLK_IOCKBRGMUX_R1[6]",    "CLK_IOPRE2BRG_O[1]",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLKOP_PLL_D",    "CLKOP_PLL0_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLKOS_PLL_D",    "CLKOS_PLL0_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLKOP_PLL_U",    "CLKOP_PLL1_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLKOS_PLL_U",    "CLKOS_PLL1_OUT",    "CKEB2_TILE",    5,    14},
      {9,    15,    "CLK_P_BL",    "CLK_OUT_L",    "CLKDLYB_TILE",    9,    1},
      {9,    15,    "CLK_P_BM",    "CLK_OUT_M",    "CLKDLYB_TILE",    9,    1},
      {9,    15,    "CLK_P_BR",    "CLK_OUT_R",    "CLKDLYB_TILE",    9,    1},
      {9,    15,    "CLK_P_TL",    "TIEHI",    "USCM_TILE",    9,    15},
      {9,    15,    "CLK_P_TM",    "CLK_OUT",    "CLKDLYT_TILE",    9,    26},
      {9,    15,    "CLK_P_TR",    "TIEHI",    "USCM_TILE",    9,    15},
      {9,    15,    "CLK_IOMUX2PLL_R",    "CLK_IOMUX2PLL_O",    "CKEB2_TILE",    12,    14}
  };
 }
