vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\UART_transmitter.vhd"
vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\UART_receiver.vhd"
vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\ALU.vhd"
vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\ROM.vhd"
vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\RAM.vhd"
vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\LOGIC.vhd"
vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\I_O.vhd"
vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\CORE_MS2.vhd"
vhdl work "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ818\DCE_Q818.vhd"
