$date
	Sun Oct 23 02:26:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#409363
b100 !
1"
#409366
b100 &
b100 %
1$
#409367
0"
#409370
b10 &
b10 %
#409374
b1 &
1#
b1 %
#409378
b0 &
b0 %
0#
0$
#1432401
b1010 !
1"
#1432402
b1010 &
b1010 %
1$
#1432403
0"
#1432406
b101 &
b101 %
#1432410
b10000 &
b10000 %
#1432414
b1000 &
b1000 %
#1432418
b100 &
b100 %
#1432422
b10 &
b10 %
#1432426
b1 &
b1 %
1#
#1432430
b0 &
0#
b0 %
0$
#2485011
b1011 !
1"
#2485014
b1011 &
b1011 %
1$
#2485015
0"
#2485018
b100010 &
b100010 %
#2485022
b10001 &
b10001 %
#2485026
b110100 &
b110100 %
#2485030
b11010 &
b11010 %
#2485034
b1101 &
b1101 %
#2485038
b101000 &
b101000 %
#2485042
b10100 &
b10100 %
#2485046
b1010 &
b1010 %
#2485050
b101 &
b101 %
#2485054
b10000 &
b10000 %
#2485058
b1000 &
b1000 %
#2485062
b100 &
b100 %
#2485066
b10 &
b10 %
#2485070
b1 &
1#
b1 %
#2485074
b0 &
b0 %
0#
0$
#4500012
