# Ripple Carry Adder â€“ RTL to GDSII Flow

## Overview
This project demonstrates a complete RTL to GDSII implementation of a Ripple Carry Adder.
The flow includes RTL design, functional verification, logic synthesis, and backend
preparation using Cadence.

## Files Description
- rtl/        : Verilog RTL for Full Adder and RCA
- tb/         : Testbenches for functional verification
- synthesis/  : Genus synthesis scripts and LEC setup
- netlist/    : Gate-level synthesized netlist

## Tools Used
- Cadence incisive
- Voltus
- Tempus
- Cadence Genus
- Conformal
- Cadence Innovus

## Author
Deepthi D
