// -------------------------------------------------------------
// 
// File Name: D:\NU\OF\WHDLOFDMTransmitterExample_all_new\hdl_prj\hdlsrc3\whdlOFDMTransmitter_up_con\whdlOFDMTx\whdlOFDMTx_CPAddition.v
// Created: 2023-05-02 12:36:36
// 
// Generated by MATLAB 9.13 and HDL Coder 4.0
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: whdlOFDMTx_CPAddition
// Source Path: 
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module whdlOFDMTx_CPAddition
          (clk,
           reset,
           enb_1_32_0,
           varargout_1_re,
           varargout_1_im,
           varargout_2,
           varargout_1_re_1,
           varargout_1_im_1,
           varargout_2_1);


  input   clk;
  input   reset;
  input   enb_1_32_0;
  input   signed [15:0] varargout_1_re;  // sfix16_En14
  input   signed [15:0] varargout_1_im;  // sfix16_En14
  input   varargout_2;
  output  signed [15:0] varargout_1_re_1;  // sfix16_En14
  output  signed [15:0] varargout_1_im_1;  // sfix16_En14
  output  varargout_2_1;


  reg  obj_CPAdditionObj_validInReg;
  wire [7:0] obj_CPAdditionObj_FFTLenInReg;  // ufix8
  reg [7:0] obj_CPAdditionObj_FFTLenInReg_1;  // ufix8
  wire [7:0] tmp;  // ufix8
  wire [7:0] obj_CPAdditionObj_inCount;  // ufix8
  reg [7:0] obj_CPAdditionObj_inCount_1;  // ufix8
  wire [7:0] tmp_1;  // ufix8
  wire tmp_2;
  reg [7:0] obj_CPAdditionObj_FFTLenMinusVecLen;  // ufix8
  wire [7:0] tmp_3;  // ufix8
  wire [7:0] tmp_4;  // ufix8
  wire tmp_5;
  wire [7:0] tmp_6;  // ufix8
  wire [7:0] tmp_7;  // ufix8
  wire tmp_8;
  reg  obj_CPAdditionObj_RAM2WriteSelect;
  wire tmp_9;
  wire tmp_10;
  wire tmp_11;
  wire tmp_12;
  wire out;
  wire out_1;
  wire tmp_13;
  reg  obj_CPAdditionObj_writeEnbRAM1;
  wire tmp_14;
  wire out_2;
  wire out_3;
  wire tmp_15;
  reg  obj_CPAdditionObj_writeEnbRAM2;
  wire obj_CPAdditionObj_sym2Done;
  reg [7:0] obj_CPAdditionObj_inCountReg;  // ufix8
  wire tmp_16;
  wire obj_CPAdditionObj_sym2Done_1;
  wire obj_CPAdditionObj_startRead2;
  wire obj_CPAdditionObj_startRead2_1;
  wire tmp_17;
  reg [7:0] obj_CPAdditionObj_FFTSampledAtIn;  // ufix8
  wire [7:0] tmp_18;  // ufix8
  wire [7:0] tmp_19;  // ufix8
  wire tmp_20;
  wire [7:0] obj_CPAdditionObj_CPLenInReg;  // ufix8
  reg [7:0] obj_CPAdditionObj_CPLenInReg_1;  // ufix8
  reg [7:0] obj_CPAdditionObj_CPSampledAtIn;  // ufix8
  wire [7:0] tmp_21;  // ufix8
  wire [7:0] tmp_22;  // ufix8
  wire [7:0] tmp_23;  // ufix8
  wire [7:0] obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen;  // ufix8
  wire [7:0] obj_CPAdditionObj_outCount;  // ufix8
  wire [7:0] obj_CPAdditionObj_outCount_1;  // ufix8
  wire obj_CPAdditionObj_startRead2_2;
  wire obj_CPAdditionObj_sym1Done;
  wire tmp_24;
  wire obj_CPAdditionObj_sym1Done_1;
  wire obj_CPAdditionObj_startRead1;
  wire obj_CPAdditionObj_startRead1_1;
  wire obj_CPAdditionObj_startRead1_2;
  wire tmp_25;
  wire tmp_26;
  reg [7:0] obj_CPAdditionObj_outCount_2;  // ufix8
  wire [7:0] tmp_27;  // ufix8
  wire tmp_28;
  reg  obj_CPAdditionObj_startRead1_3;
  wire tmp_29;
  reg  obj_CPAdditionObj_startRead2_3;
  wire tmp_30;
  wire tmp_31;
  wire tmp_32;
  wire tmp_33;
  wire [7:0] tmp_34;  // ufix8
  wire tmp_35;
  wire [7:0] tmp_36;  // ufix8
  wire [7:0] tmp_37;  // ufix8
  reg [7:0] obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen_1;  // ufix8
  wire tmp_38;
  wire tmp_39;
  wire [7:0] tmp_40;  // ufix8
  wire tmp_41;
  wire [7:0] tmp_42;  // ufix8
  wire tmp_43;
  wire [7:0] tmp_44;  // ufix8
  wire tmp_45;
  wire tmp_46;
  wire tmp_47;
  wire tmp_48;
  wire tmp_49;
  wire tmp_50;
  wire tmp_51;
  wire tmp_52;
  reg  obj_CPAdditionObj_sym2Done_2;
  wire tmp_53;
  wire tmp_54;
  wire tmp_55;
  wire tmp_56;
  wire tmp_57;
  reg  obj_CPAdditionObj_sym1Done_2;
  wire tmp_58;
  wire tmp_59;
  reg  obj_CPAdditionObj_startRead1Reg;
  reg  obj_CPAdditionObj_startRead2Reg;
  wire tmp_60;
  reg  obj_CPAdditionObj_startOutput;
  reg  obj_CPAdditionObj_startOutputReg;
  wire obj_CPAdditionObj_sendOutput;
  reg [7:0] obj_CPAdditionObj_outCountReg;  // ufix8
  reg [7:0] obj_CPAdditionObj_outCountReg2;  // ufix8
  reg [7:0] obj_CPAdditionObj_outCountReg3;  // ufix8
  reg [7:0] obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg;  // ufix8
  reg [7:0] obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg2;  // ufix8
  reg [7:0] obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;  // ufix8
  wire tmp_61;
  wire tmp_62;
  wire obj_CPAdditionObj_hasPrevSymbData;
  wire tmp_63;
  wire tmp_64;
  reg  obj_CPAdditionObj_startRead1Reg2;
  reg  obj_CPAdditionObj_startRead2Reg2;
  wire tmp_65;
  wire tmp_66;
  wire tmp_67;
  wire tmp_68;
  wire tmp_69;
  wire tmp_70;
  wire [7:0] obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen;  // ufix8
  reg [7:0] obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;  // ufix8
  wire [7:0] tmp_71;  // ufix8
  wire [7:0] tmp_72;  // ufix8
  wire tmp_73;
  wire obj_CPAdditionObj_storeInitReadAddrRAM1;
  wire tmp_74;
  wire obj_CPAdditionObj_storeInitReadAddrRAM1_1;
  wire tmp_75;
  wire tmp_76;
  wire obj_CPAdditionObj_storeInitReadAddrRAM1_2;
  wire tmp_77;
  wire obj_CPAdditionObj_storeInitReadAddrRAM1_3;
  wire tmp_78;
  wire obj_CPAdditionObj_storeInitReadAddrRAM1_4;
  wire tmp_79;
  wire tmp_80;
  reg  obj_CPAdditionObj_storeInitReadAddrRAM1_5;
  wire tmp_81;
  wire tmp_82;
  wire tmp_83;
  wire tmp_84;
  wire tmp_85;
  wire tmp_86;
  wire tmp_87;
  wire tmp_88;
  wire tmp_89;
  wire tmp_90;
  wire tmp_91;
  wire tmp_92;
  wire tmp_93;
  wire tmp_94;
  wire obj_CPAdditionObj_storeInitReadAddrRAM2;
  wire tmp_95;
  wire obj_CPAdditionObj_storeInitReadAddrRAM2_1;
  wire tmp_96;
  wire tmp_97;
  wire obj_CPAdditionObj_storeInitReadAddrRAM2_2;
  wire tmp_98;
  wire obj_CPAdditionObj_storeInitReadAddrRAM2_3;
  wire tmp_99;
  wire obj_CPAdditionObj_storeInitReadAddrRAM2_4;
  wire tmp_100;
  wire tmp_101;
  reg  obj_CPAdditionObj_storeInitReadAddrRAM2_5;
  wire tmp_102;
  wire tmp_103;
  wire tmp_104;
  wire tmp_105;
  wire tmp_106;
  wire tmp_107;
  wire tmp_108;
  wire tmp_109;
  wire tmp_110;
  wire tmp_111;
  wire tmp_112;
  wire tmp_113;
  wire tmp_114;
  wire tmp_115;
  wire tmp_116;
  wire tmp_117;  // ufix1
  wire [8:0] p712tmp_sub_temp;  // ufix9
  wire [8:0] p712tmp_1;  // ufix9
  wire [8:0] p712tmp_2;  // ufix9
  wire [7:0] obj_CPAdditionObj_numSamp;  // ufix8
  wire tmp_118;
  wire tmp_119;  // ufix1
  wire [8:0] p728tmp_sub_temp;  // ufix9
  wire [8:0] p728tmp_1;  // ufix9
  wire [8:0] p728tmp_2;  // ufix9
  wire [7:0] obj_CPAdditionObj_numSamp_1;  // ufix8
  wire tmp_120;
  wire tmp_121;
  wire [7:0] obj_CPAdditionObj_numSamp_2;  // ufix8
  wire tmp_122;
  wire tmp_123;
  wire tmp_124;
  wire tmp_125;
  wire tmp_126;  // ufix1
  wire [8:0] p798tmp_sub_temp;  // ufix9
  wire [8:0] p798tmp_1;  // ufix9
  wire [8:0] p798tmp_2;  // ufix9
  wire [7:0] obj_CPAdditionObj_numSamp_3;  // ufix8
  wire tmp_127;
  wire tmp_128;  // ufix1
  wire [8:0] p814tmp_sub_temp;  // ufix9
  wire [8:0] p814tmp_1;  // ufix9
  wire [8:0] p814tmp_2;  // ufix9
  wire [7:0] obj_CPAdditionObj_numSamp_4;  // ufix8
  wire tmp_129;
  wire tmp_130;
  wire [7:0] obj_CPAdditionObj_numSamp_5;  // ufix8
  wire tmp_131;
  reg [7:0] obj_CPAdditionObj_numSamp_6;  // ufix8
  wire [7:0] tmp_132;  // ufix8
  wire [7:0] tmp_133;  // ufix8
  wire [7:0] tmp_134;  // ufix8
  wire [7:0] tmp_135;  // ufix8
  wire [7:0] tmp_136;  // ufix8
  wire [7:0] tmp_137;  // ufix8
  wire [7:0] tmp_138;  // ufix8
  wire [7:0] tmp_139;  // ufix8
  wire [7:0] tmp_140;  // ufix8
  wire [7:0] tmp_141;  // ufix8
  wire [7:0] tmp_142;  // ufix8
  wire [7:0] tmp_143;  // ufix8
  wire [7:0] tmp_144;  // ufix8
  wire [7:0] tmp_145;  // ufix8
  wire [7:0] tmp_146;  // ufix8
  wire [7:0] tmp_147;  // ufix8
  wire tmp_148;
  reg [7:0] obj_CPAdditionObj_numCurrVecSamples;  // ufix8
  wire [7:0] tmp_149;  // ufix8
  wire [7:0] tmp_150;  // ufix8
  wire [7:0] tmp_151;  // ufix8
  wire [7:0] tmp_152;  // ufix8
  wire tmp_153;
  wire tmp_154;
  wire tmp_155;
  wire tmp_156;
  wire tmp_157;  // ufix1
  wire tmp_158;  // ufix1
  wire tmp_159;
  wire tmp_160;  // ufix1
  wire obj_CPAdditionObj_idxpos;  // ufix1
  wire tmp_161;
  wire tmp_162;
  wire tmp_163;
  wire tmp_164;
  wire tmp_165;
  wire tmp_166;
  wire obj_CPAdditionObj_idxpos2Reg;  // ufix1
  wire [8:0] p0obj_CPAdditionObj_idxpos2Reg_sub_temp;  // ufix9
  wire [8:0] p0obj_CPAdditionObj_idxpos2Reg_1;  // ufix9
  wire tmp_167;
  wire obj_CPAdditionObj_idxpos2Reg_1;  // ufix1
  wire [8:0] p0obj_CPAdditionObj_idxpos2Reg_sub_temp_1;  // ufix9
  wire [8:0] p0obj_CPAdditionObj_idxpos2Reg_3;  // ufix9
  wire tmp_168;
  wire tmp_169;
  wire obj_CPAdditionObj_idxpos2Reg_2;  // ufix1
  wire tmp_170;
  wire tmp_171;  // ufix1
  wire [8:0] p761tmp_sub_temp;  // ufix9
  wire [8:0] p761tmp_1;  // ufix9
  reg  obj_CPAdditionObj_idxpos2Reg_3;  // ufix1
  wire tmp_172;  // ufix1
  wire tmp_173;  // ufix1
  wire tmp_174;  // ufix1
  wire tmp_175;  // ufix1
  wire tmp_176;  // ufix1
  wire tmp_177;  // ufix1
  wire tmp_178;  // ufix1
  wire tmp_179;  // ufix1
  wire tmp_180;  // ufix1
  reg  obj_CPAdditionObj_idxpos2Reg2;  // ufix1
  wire tmp_181;
  wire tmp_182;
  wire tmp_183;
  wire tmp_184;
  wire tmp_185;
  wire obj_CPAdditionObj_idxpos1Reg;  // ufix1
  wire [8:0] p0obj_CPAdditionObj_idxpos1Reg_sub_temp;  // ufix9
  wire [8:0] p0obj_CPAdditionObj_idxpos1Reg_1;  // ufix9
  wire tmp_186;
  wire obj_CPAdditionObj_idxpos1Reg_1;  // ufix1
  wire [8:0] p0obj_CPAdditionObj_idxpos1Reg_sub_temp_1;  // ufix9
  wire [8:0] p0obj_CPAdditionObj_idxpos1Reg_3;  // ufix9
  wire tmp_187;
  wire tmp_188;
  wire obj_CPAdditionObj_idxpos1Reg_2;  // ufix1
  wire tmp_189;
  wire tmp_190;  // ufix1
  wire [8:0] p847tmp_sub_temp;  // ufix9
  wire [8:0] p847tmp_1;  // ufix9
  reg  obj_CPAdditionObj_idxpos1Reg_3;  // ufix1
  wire tmp_191;  // ufix1
  wire tmp_192;  // ufix1
  wire tmp_193;  // ufix1
  wire tmp_194;  // ufix1
  wire tmp_195;  // ufix1
  wire tmp_196;  // ufix1
  wire tmp_197;  // ufix1
  wire tmp_198;  // ufix1
  reg  obj_CPAdditionObj_idxpos1Reg2;  // ufix1
  wire [7:0] tmp_199;  // ufix8
  wire obj_CPAdditionObj_carryForward;
  wire obj_CPAdditionObj_carryForward_1;
  wire obj_CPAdditionObj_carryForward_2;
  wire obj_CPAdditionObj_carryForward_3;
  wire obj_CPAdditionObj_hasPrevSymbData_1;
  wire obj_CPAdditionObj_hasPrevSymbData_2;
  wire tmp_200;
  wire obj_CPAdditionObj_hasPrevSymbData_3;
  reg  obj_CPAdditionObj_idxpos_1;  // ufix1
  wire tmp_201;
  wire tmp_202;
  reg  obj_CPAdditionObj_carryForward_4;
  wire tmp_203;
  wire obj_CPAdditionObj_idxpos_2;  // ufix1
  wire tmp_204;
  wire [7:0] p586tmp_1;  // ufix8
  wire tmp_205;
  wire tmp_206;  // ufix1
  wire [8:0] p650tmp_sub_temp;  // ufix9
  wire [8:0] p650tmp_1;  // ufix9
  wire [7:0] obj_CPAdditionObj_numPrevVecSamples;  // ufix8
  wire tmp_207;  // ufix1
  wire [8:0] p649tmp_sub_temp;  // ufix9
  wire [8:0] p649tmp_1;  // ufix9
  wire [7:0] tmp_208;  // ufix8
  wire tmp_209;  // ufix1
  wire tmp_210;  // ufix1
  wire tmp_211;  // ufix1
  wire tmp_212;
  reg  obj_CPAdditionObj_prevSymbStartIndex;  // ufix1
  wire tmp_213;  // ufix1
  wire tmp_214;  // ufix1
  wire tmp_215;  // ufix1
  wire tmp_216;  // ufix1
  wire tmp_217;  // ufix1
  wire tmp_218;
  wire [7:0] p589tmp_1;  // ufix8
  wire tmp_219;  // ufix1
  wire [7:0] tmp_220;  // ufix8
  wire tmp_221;  // ufix1
  wire [8:0] p0tmp_sub_temp;  // ufix9
  wire [8:0] p0tmp_1;  // ufix9
  reg  obj_CPAdditionObj_hasPrevSymbData_4;
  wire tmp_222;  // ufix1
  wire tmp_223;
  wire tmp_224;  // ufix1
  wire tmp_225;  // ufix1
  wire tmp_226;  // ufix1
  wire tmp_227;  // ufix1
  wire tmp_228;  // ufix1
  wire tmp_229;  // ufix1
  wire tmp_230;
  reg [7:0] obj_CPAdditionObj_numPrevVecSamples_1;  // ufix8
  wire [7:0] tmp_231;  // ufix8
  wire [7:0] tmp_232;  // ufix8
  wire [7:0] tmp_233;  // ufix8
  wire [7:0] tmp_234;  // ufix8
  wire [7:0] tmp_235;  // ufix8
  wire tmp_236;
  wire tmp_237;
  wire tmp_238;
  wire tmp_239;
  wire tmp_240;
  wire tmp_241;
  wire tmp_242;
  wire tmp_243;
  wire tmp_244;
  wire obj_CPAdditionObj_sendOutput_1;
  wire tmp_245;
  wire tmp_246;
  wire obj_CPAdditionObj_sendOutput_2;
  wire obj_CPAdditionObj_sendOutput_3;
  wire tmp_247;
  wire tmp_248;
  wire tmp_249;
  wire tmp_250;
  wire obj_CPAdditionObj_sendOutput_4;
  wire obj_CPAdditionObj_sendOutput_5;
  wire tmp_251;
  wire tmp_252;
  wire tmp_253;
  wire obj_CPAdditionObj_sendOutput_6;
  wire tmp_254;
  wire tmp_255;
  wire tmp_256;
  reg  obj_CPAdditionObj_sendOutput_7;
  wire signed [15:0] obj_CPAdditionObj_dataOutReg_re;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataOutReg_im;  // sfix16_En14
  wire tmp_257;
  wire tmp_258;  // ufix1
  wire [8:0] p579tmp_sub_temp;  // ufix9
  wire [8:0] p579tmp_1;  // ufix9
  wire tmp_259;  // ufix1
  wire tmp_260;
  wire tmp_261;  // ufix1
  wire tmp_262;  // ufix1
  wire tmp_263;  // ufix1
  wire tmp_264;  // ufix1
  wire [8:0] p582tmp_sub_temp;  // ufix9
  wire [8:0] p582tmp_1;  // ufix9
  wire tmp_265;  // ufix1
  wire tmp_266;  // ufix1
  wire tmp_267;  // ufix1
  wire obj_CPAdditionObj_dataVec1Samples;  // ufix1
  wire obj_CPAdditionObj_dataVec1Samples_1;  // ufix1
  wire tmp_268;  // ufix1
  wire tmp_269;  // ufix1
  reg  obj_CPAdditionObj_dataVec1Samples_2;  // ufix1
  wire tmp_270;  // ufix1
  wire tmp_271;
  wire [8:0] p459tmp_1;  // ufix9
  wire tmp_272;
  wire tmp_273;
  wire tmp_274;
  reg signed [15:0] obj_CPAdditionObj_dataInReg_re;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataInReg_im;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataInReg1_re;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataInReg1_im;  // sfix16_En14
  wire tmp_275;
  wire [8:0] obj_CPAdditionObj_writeAddrRAM2;  // ufix9
  reg [8:0] obj_CPAdditionObj_writeAddrRAM2_1;  // ufix9
  wire [8:0] tmp_276;  // ufix9
  wire [8:0] tmp_277;  // ufix9
  wire [8:0] tmp_278;  // ufix9
  wire [8:0] tmp_279;  // ufix9
  wire tmp_280;
  wire tmp_281;
  wire tmp_282;
  wire [7:0] tmp_283;  // ufix8
  reg [7:0] obj_CPAdditionObj_FFTLengthAtOutMinusVecLen;  // ufix8
  wire [8:0] obj_CPAdditionObj_readAddrRAM2;  // ufix9
  wire tmp_284;
  wire tmp_285;
  wire tmp_286;
  wire tmp_287;
  wire tmp_288;
  wire tmp_289;
  wire [8:0] obj_CPAdditionObj_readAddrRAM2Reg;  // ufix9
  wire tmp_290;
  wire tmp_291;
  wire [8:0] obj_CPAdditionObj_readAddrRAM2Reg_1;  // ufix9
  wire tmp_292;
  reg [8:0] obj_CPAdditionObj_readAddrRAM2Reg_2;  // ufix9
  wire [8:0] tmp_293;  // ufix9
  wire [8:0] tmp_294;  // ufix9
  wire [8:0] tmp_295;  // ufix9
  wire [8:0] tmp_296;  // ufix9
  wire [8:0] tmp_297;  // ufix9
  wire [8:0] tmp_298;  // ufix9
  wire [8:0] tmp_299;  // ufix9
  wire [8:0] tmp_300;  // ufix9
  wire [8:0] tmp_301;  // ufix9
  wire [8:0] tmp_302;  // ufix9
  wire [8:0] tmp_303;  // ufix9
  reg [8:0] obj_CPAdditionObj_readAddrRAM2_1;  // ufix9
  wire [8:0] tmp_304;  // ufix9
  wire tmp_305;
  wire [8:0] p398tmp_1;  // ufix9
  wire [8:0] tmp_306;  // ufix9
  wire [8:0] tmp_307;  // ufix9
  wire [8:0] tmp_308;  // ufix9
  wire signed [15:0] tmp_re;  // sfix16_En14
  wire signed [15:0] tmp_im;  // sfix16_En14
  wire tmp_309;
  wire [8:0] obj_CPAdditionObj_writeAddrRAM1;  // ufix9
  reg [8:0] obj_CPAdditionObj_writeAddrRAM1_1;  // ufix9
  wire [8:0] tmp_310;  // ufix9
  wire [8:0] tmp_311;  // ufix9
  wire [8:0] tmp_312;  // ufix9
  wire tmp_313;
  wire [8:0] obj_CPAdditionObj_readAddrRAM1;  // ufix9
  wire tmp_314;
  wire tmp_315;
  wire tmp_316;
  wire tmp_317;
  wire tmp_318;
  wire [8:0] obj_CPAdditionObj_readAddrRAM1Reg;  // ufix9
  wire tmp_319;
  wire tmp_320;
  wire [8:0] obj_CPAdditionObj_readAddrRAM1Reg_1;  // ufix9
  wire tmp_321;
  reg [8:0] obj_CPAdditionObj_readAddrRAM1Reg_2;  // ufix9
  wire [8:0] tmp_322;  // ufix9
  wire [8:0] tmp_323;  // ufix9
  wire [8:0] tmp_324;  // ufix9
  wire [8:0] tmp_325;  // ufix9
  wire [8:0] tmp_326;  // ufix9
  wire [8:0] tmp_327;  // ufix9
  wire [8:0] tmp_328;  // ufix9
  wire [8:0] tmp_329;  // ufix9
  wire [8:0] tmp_330;  // ufix9
  wire [8:0] tmp_331;  // ufix9
  reg [8:0] obj_CPAdditionObj_readAddrRAM1_1;  // ufix9
  wire [8:0] tmp_332;  // ufix9
  wire tmp_333;
  wire [8:0] p402tmp_1;  // ufix9
  wire [8:0] tmp_334;  // ufix9
  wire [8:0] tmp_335;  // ufix9
  wire signed [15:0] tmp_re_1;  // sfix16_En14
  wire signed [15:0] tmp_im_1;  // sfix16_En14
  wire signed [15:0] tmp_re_2;  // sfix16_En14
  wire signed [15:0] tmp_im_2;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_currVecData_re;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_currVecData_im;  // sfix16_En14
  wire signed [15:0] tmp_re_3;  // sfix16_En14
  wire signed [15:0] tmp_im_3;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataVec_re;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataVec_im;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataVecReg_re;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataVecReg_im;  // sfix16_En14
  wire signed [15:0] tmp_re_4;  // sfix16_En14
  wire signed [15:0] tmp_im_4;  // sfix16_En14
  wire signed [15:0] tmp_re_5;  // sfix16_En14
  wire signed [15:0] tmp_im_5;  // sfix16_En14
  wire tmp_336;
  wire signed [15:0] tmp_re_6;  // sfix16_En14
  wire signed [15:0] tmp_im_6;  // sfix16_En14
  wire signed [15:0] tmp_re_7;  // sfix16_En14
  wire signed [15:0] tmp_im_7;  // sfix16_En14
  wire signed [15:0] tmp_re_8;  // sfix16_En14
  wire signed [15:0] tmp_im_8;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataVec2_re;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataVec2_im;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataVec2_re_1;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataVec2_im_1;  // sfix16_En14
  wire signed [15:0] tmp_re_9;  // sfix16_En14
  wire signed [15:0] tmp_im_9;  // sfix16_En14
  wire signed [15:0] tmp_re_10;  // sfix16_En14
  wire signed [15:0] tmp_im_10;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataVec2_re_2;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataVec2_im_2;  // sfix16_En14
  wire signed [15:0] tmp_re_11;  // sfix16_En14
  wire signed [15:0] tmp_im_11;  // sfix16_En14
  wire tmp_337;
  wire tmp_338;
  wire signed [15:0] tmp_re_12;  // sfix16_En14
  wire signed [15:0] tmp_im_12;  // sfix16_En14
  wire tmp_339;
  wire tmp_340;
  wire [8:0] p2tmp_4;  // ufix9
  wire tmp_341;  // ufix1
  wire [8:0] p581tmp_sub_temp;  // ufix9
  wire [8:0] p581tmp_1;  // ufix9
  wire [8:0] p581tmp_2;  // ufix9
  wire tmp_342;
  wire [8:0] p5tmp_1;  // ufix9
  wire tmp_343;
  wire tmp_344;
  wire signed [15:0] tmp_re_13;  // sfix16_En14
  wire signed [15:0] tmp_im_13;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_prevSymb_re;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_prevSymb_im;  // sfix16_En14
  wire signed [15:0] tmp_re_14;  // sfix16_En14
  wire signed [15:0] tmp_im_14;  // sfix16_En14
  wire signed [15:0] tmp_re_15;  // sfix16_En14
  wire signed [15:0] tmp_im_15;  // sfix16_En14
  wire signed [15:0] tmp_re_16;  // sfix16_En14
  wire signed [15:0] tmp_im_16;  // sfix16_En14
  wire signed [15:0] tmp_re_17;  // sfix16_En14
  wire signed [15:0] tmp_im_17;  // sfix16_En14
  wire signed [15:0] tmp_re_18;  // sfix16_En14
  wire signed [15:0] tmp_im_18;  // sfix16_En14
  wire tmp_345;
  wire [7:0] p592tmp_1;  // ufix8
  reg signed [15:0] obj_CPAdditionObj_prevVecData_re;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_prevVecData_im;  // sfix16_En14
  wire signed [15:0] tmp_re_19;  // sfix16_En14
  wire signed [15:0] tmp_im_19;  // sfix16_En14
  wire signed [15:0] tmp_re_20;  // sfix16_En14
  wire signed [15:0] tmp_im_20;  // sfix16_En14
  wire signed [15:0] tmp_re_21;  // sfix16_En14
  wire signed [15:0] tmp_im_21;  // sfix16_En14
  wire signed [15:0] tmp_re_22;  // sfix16_En14
  wire signed [15:0] tmp_im_22;  // sfix16_En14
  wire signed [15:0] tmp_re_23;  // sfix16_En14
  wire signed [15:0] tmp_im_23;  // sfix16_En14
  wire signed [15:0] tmp_re_24;  // sfix16_En14
  wire signed [15:0] tmp_im_24;  // sfix16_En14
  wire signed [15:0] tmp_re_25;  // sfix16_En14
  wire signed [15:0] tmp_im_25;  // sfix16_En14
  wire signed [15:0] tmp_re_26;  // sfix16_En14
  wire signed [15:0] tmp_im_26;  // sfix16_En14
  wire signed [15:0] tmp_re_27;  // sfix16_En14
  wire signed [15:0] tmp_im_27;  // sfix16_En14
  wire signed [15:0] tmp_re_28;  // sfix16_En14
  wire signed [15:0] tmp_im_28;  // sfix16_En14
  wire tmp_346;
  wire tmp_347;
  wire [8:0] p2tmp_6;  // ufix9
  wire tmp_348;
  wire [8:0] p5tmp_3;  // ufix9
  wire signed [15:0] tmp_re_29;  // sfix16_En14
  wire signed [15:0] tmp_im_29;  // sfix16_En14
  wire signed [15:0] tmp_re_30;  // sfix16_En14
  wire signed [15:0] tmp_im_30;  // sfix16_En14
  wire signed [15:0] tmp_re_31;  // sfix16_En14
  wire signed [15:0] tmp_im_31;  // sfix16_En14
  wire signed [15:0] tmp_re_32;  // sfix16_En14
  wire signed [15:0] tmp_im_32;  // sfix16_En14
  wire signed [15:0] tmp_re_33;  // sfix16_En14
  wire signed [15:0] tmp_im_33;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataVec1_re;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataVec1_im;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataVec1_re_1;  // sfix16_En14
  wire signed [15:0] obj_CPAdditionObj_dataVec1_im_1;  // sfix16_En14
  wire signed [15:0] tmp_re_34;  // sfix16_En14
  wire signed [15:0] tmp_im_34;  // sfix16_En14
  wire signed [15:0] tmp_re_35;  // sfix16_En14
  wire signed [15:0] tmp_im_35;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataVec1_re_2;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataVec1_im_2;  // sfix16_En14
  wire signed [15:0] tmp_re_36;  // sfix16_En14
  wire signed [15:0] tmp_im_36;  // sfix16_En14
  wire signed [15:0] tmp_re_37;  // sfix16_En14
  wire signed [15:0] tmp_im_37;  // sfix16_En14
  wire signed [15:0] tmp_re_38;  // sfix16_En14
  wire signed [15:0] tmp_im_38;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataOutReg_re_1;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataOutReg_im_1;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataOut_re;  // sfix16_En14
  reg signed [15:0] obj_CPAdditionObj_dataOut_im;  // sfix16_En14
  wire obj_CPAdditionObj_validOutReg;
  wire obj_CPAdditionObj_validOutReg_1;
  wire tmp_349;
  reg  obj_CPAdditionObj_validOutReg_2;
  reg  obj_CPAdditionObj_validOut;


  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_validInReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_validInReg <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_validInReg <= varargout_2;
        end
      end
    end



  assign obj_CPAdditionObj_FFTLenInReg = 8'b10000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp857
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTLenInReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTLenInReg_1 <= 8'b01000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTLenInReg_1 <= obj_CPAdditionObj_FFTLenInReg;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp863
  assign tmp = obj_CPAdditionObj_FFTLenInReg_1 - 8'b00000001;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp99
  assign obj_CPAdditionObj_inCount = 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp99
  assign tmp_1 = obj_CPAdditionObj_inCount_1 + 8'b00000001;



  assign tmp_2 = obj_CPAdditionObj_inCount_1 == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp116
  assign tmp_3 = (tmp_2 == 1'b0 ? obj_CPAdditionObj_FFTLenMinusVecLen :
              tmp);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp426
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTLenMinusVecLen_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTLenMinusVecLen <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTLenMinusVecLen <= tmp_4;
        end
      end
    end



  assign tmp_4 = (obj_CPAdditionObj_validInReg == 1'b0 ? obj_CPAdditionObj_FFTLenMinusVecLen :
              tmp_3);



  assign tmp_5 = obj_CPAdditionObj_inCount_1 == tmp_4;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp93
  assign tmp_6 = (tmp_5 == 1'b0 ? tmp_1 :
              obj_CPAdditionObj_inCount);



  assign tmp_7 = (obj_CPAdditionObj_validInReg == 1'b0 ? obj_CPAdditionObj_inCount_1 :
              tmp_6);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_inCount_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_inCount_1 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_inCount_1 <= tmp_7;
        end
      end
    end



  assign tmp_8 = obj_CPAdditionObj_inCount_1 == tmp_4;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp96
  assign tmp_9 =  ! obj_CPAdditionObj_RAM2WriteSelect;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp89
  assign tmp_10 = (tmp_8 == 1'b0 ? obj_CPAdditionObj_RAM2WriteSelect :
              tmp_9);



  assign tmp_11 = (obj_CPAdditionObj_validInReg == 1'b0 ? obj_CPAdditionObj_RAM2WriteSelect :
              tmp_10);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_RAM2WriteSelect_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_RAM2WriteSelect <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_RAM2WriteSelect <= tmp_11;
        end
      end
    end



  assign tmp_12 = obj_CPAdditionObj_validInReg && ( ! obj_CPAdditionObj_RAM2WriteSelect);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp125
  assign out = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp125
  assign out_1 = 1'b1;



  assign tmp_13 = (tmp_12 == 1'b0 ? out :
              out_1);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_writeEnbRAM1_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_writeEnbRAM1 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_writeEnbRAM1 <= tmp_13;
        end
      end
    end



  assign tmp_14 = obj_CPAdditionObj_validInReg && obj_CPAdditionObj_RAM2WriteSelect;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp120
  assign out_2 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp120
  assign out_3 = 1'b1;



  assign tmp_15 = (tmp_14 == 1'b0 ? out_2 :
              out_3);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_writeEnbRAM2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_writeEnbRAM2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_writeEnbRAM2 <= tmp_15;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp221
  assign obj_CPAdditionObj_sym2Done = 1'b0;



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_inCountReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_inCountReg <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_inCountReg <= obj_CPAdditionObj_inCount_1;
        end
      end
    end



  assign tmp_16 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp175
  assign obj_CPAdditionObj_sym2Done_1 = 1'b1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp227
  assign obj_CPAdditionObj_startRead2 = 1'b1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp227
  assign obj_CPAdditionObj_startRead2_1 = 1'b0;



  assign tmp_17 = obj_CPAdditionObj_inCount_1 == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp108
  assign tmp_18 = (tmp_17 == 1'b0 ? obj_CPAdditionObj_FFTSampledAtIn :
              obj_CPAdditionObj_FFTLenInReg_1);



  assign tmp_19 = (obj_CPAdditionObj_validInReg == 1'b0 ? obj_CPAdditionObj_FFTSampledAtIn :
              tmp_18);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTSampledAtIn_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTSampledAtIn <= 8'b01000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTSampledAtIn <= tmp_19;
        end
      end
    end



  assign tmp_20 = obj_CPAdditionObj_inCount_1 == 8'b00000000;



  assign obj_CPAdditionObj_CPLenInReg = 8'b00100000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp854
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_CPLenInReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_CPLenInReg_1 <= 8'b00010000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_CPLenInReg_1 <= obj_CPAdditionObj_CPLenInReg;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp104
  assign tmp_21 = (tmp_20 == 1'b0 ? obj_CPAdditionObj_CPSampledAtIn :
              obj_CPAdditionObj_CPLenInReg_1);



  assign tmp_22 = (obj_CPAdditionObj_validInReg == 1'b0 ? obj_CPAdditionObj_CPSampledAtIn :
              tmp_21);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp749
  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp835
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_CPSampledAtIn_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_CPSampledAtIn <= 8'b00010000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_CPSampledAtIn <= tmp_22;
        end
      end
    end



  assign tmp_23 = obj_CPAdditionObj_FFTSampledAtIn + obj_CPAdditionObj_CPSampledAtIn;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp418
  assign obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen = tmp_23 - 8'b00000001;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp406
  assign obj_CPAdditionObj_outCount = 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp413
  assign obj_CPAdditionObj_outCount_1 = 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp403
  assign obj_CPAdditionObj_startRead2_2 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp242
  assign obj_CPAdditionObj_sym1Done = 1'b0;



  assign tmp_24 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp156
  assign obj_CPAdditionObj_sym1Done_1 = 1'b1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp410
  assign obj_CPAdditionObj_startRead1 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp246
  assign obj_CPAdditionObj_startRead1_1 = 1'b1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp246
  assign obj_CPAdditionObj_startRead1_2 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp239
  assign tmp_26 = (tmp_25 == 1'b0 ? obj_CPAdditionObj_startRead1_1 :
              obj_CPAdditionObj_startRead1_2);



  assign tmp_28 = obj_CPAdditionObj_outCount_2 >= tmp_27;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp255
  assign tmp_29 = (tmp_28 == 1'b0 ? obj_CPAdditionObj_startRead1_3 :
              obj_CPAdditionObj_startRead1);



  assign tmp_30 = obj_CPAdditionObj_startRead1_3 && ( ! obj_CPAdditionObj_startRead2_3);



  assign tmp_31 = (tmp_30 == 1'b0 ? obj_CPAdditionObj_startRead1_3 :
              tmp_29);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp146
  assign tmp_33 = (tmp_24 == 1'b0 ? tmp_32 :
              obj_CPAdditionObj_sym1Done_1);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp413
  assign tmp_34 = obj_CPAdditionObj_outCount_2 + 8'b00000001;



  assign tmp_35 = obj_CPAdditionObj_outCount_2 >= tmp_27;



  assign tmp_36 = (tmp_35 == 1'b0 ? tmp_34 :
              obj_CPAdditionObj_outCount_1);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp406
  assign tmp_37 = obj_CPAdditionObj_outCount_2 + 8'b00000001;



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen_1 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen_1 <= tmp_27;
        end
      end
    end



  assign tmp_38 = obj_CPAdditionObj_outCount_2 == 8'b00000000;



  assign tmp_27 = (tmp_38 == 1'b0 ? obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen_1 :
              obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen);



  assign tmp_39 = obj_CPAdditionObj_outCount_2 >= tmp_27;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp389
  assign tmp_40 = (tmp_39 == 1'b0 ? tmp_37 :
              obj_CPAdditionObj_outCount);



  assign tmp_41 = obj_CPAdditionObj_startRead2_3 && ( ! obj_CPAdditionObj_startRead1_3);



  assign tmp_42 = (tmp_41 == 1'b0 ? obj_CPAdditionObj_outCount_2 :
              tmp_40);



  assign tmp_43 = obj_CPAdditionObj_startRead1_3 && ( ! obj_CPAdditionObj_startRead2_3);



  assign tmp_44 = (tmp_43 == 1'b0 ? tmp_42 :
              tmp_36);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_outCount_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_outCount_2 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_outCount_2 <= tmp_44;
        end
      end
    end



  assign tmp_45 = obj_CPAdditionObj_outCount_2 >= tmp_27;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp386
  assign tmp_46 = (tmp_45 == 1'b0 ? obj_CPAdditionObj_startRead2_3 :
              obj_CPAdditionObj_startRead2_2);



  assign tmp_47 = obj_CPAdditionObj_startRead2_3 && ( ! obj_CPAdditionObj_startRead1_3);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp249
  assign tmp_48 = (tmp_47 == 1'b0 ? obj_CPAdditionObj_startRead2_3 :
              tmp_46);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp218
  assign tmp_50 = (tmp_49 == 1'b0 ? obj_CPAdditionObj_startRead2 :
              obj_CPAdditionObj_startRead2_1);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp166
  assign tmp_52 = (tmp_16 == 1'b0 ? tmp_51 :
              obj_CPAdditionObj_sym2Done_1);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp210
  assign tmp_53 = (tmp_49 == 1'b0 ? obj_CPAdditionObj_sym2Done :
              obj_CPAdditionObj_sym2Done_2);



  assign tmp_51 = (obj_CPAdditionObj_sym2Done_2 == 1'b0 ? obj_CPAdditionObj_sym2Done_2 :
              tmp_53);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp134
  assign tmp_54 = (obj_CPAdditionObj_writeEnbRAM2 == 1'b0 ? tmp_51 :
              tmp_52);



  assign tmp_55 = (obj_CPAdditionObj_writeEnbRAM1 == 1'b0 ? tmp_54 :
              tmp_51);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_sym2Done_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_sym2Done_2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_sym2Done_2 <= tmp_55;
        end
      end
    end



  assign tmp_56 = (obj_CPAdditionObj_sym2Done_2 == 1'b0 ? tmp_25 :
              tmp_50);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_startRead2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_startRead2_3 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_startRead2_3 <= tmp_56;
        end
      end
    end



  assign tmp_57 = obj_CPAdditionObj_startRead1_3 && ( ! obj_CPAdditionObj_startRead2_3);



  assign tmp_25 = (tmp_57 == 1'b0 ? tmp_48 :
              obj_CPAdditionObj_startRead2_3);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp231
  assign tmp_58 = (tmp_25 == 1'b0 ? obj_CPAdditionObj_sym1Done :
              obj_CPAdditionObj_sym1Done_2);



  assign tmp_32 = (obj_CPAdditionObj_sym1Done_2 == 1'b0 ? obj_CPAdditionObj_sym1Done_2 :
              tmp_58);



  assign tmp_59 = (obj_CPAdditionObj_writeEnbRAM1 == 1'b0 ? tmp_32 :
              tmp_33);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_sym1Done_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_sym1Done_2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_sym1Done_2 <= tmp_59;
        end
      end
    end



  assign tmp_49 = (obj_CPAdditionObj_sym1Done_2 == 1'b0 ? tmp_31 :
              tmp_26);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_startRead1_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_startRead1_3 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_startRead1_3 <= tmp_49;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_startRead1Reg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_startRead1Reg <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_startRead1Reg <= obj_CPAdditionObj_startRead1_3;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_startRead2Reg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_startRead2Reg <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_startRead2Reg <= obj_CPAdditionObj_startRead2_3;
        end
      end
    end



  assign tmp_60 = obj_CPAdditionObj_startRead1Reg ^ obj_CPAdditionObj_startRead2Reg;



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_startOutput_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_startOutput <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_startOutput <= tmp_60;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_startOutputReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_startOutputReg <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_startOutputReg <= obj_CPAdditionObj_startOutput;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp364
  assign obj_CPAdditionObj_sendOutput = 1'b0;



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_outCountReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_outCountReg <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_outCountReg <= obj_CPAdditionObj_outCount_2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_outCountReg2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_outCountReg2 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_outCountReg2 <= obj_CPAdditionObj_outCountReg;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_outCountReg3_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_outCountReg3 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_outCountReg3 <= obj_CPAdditionObj_outCountReg2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg <= tmp_27;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg2 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg2 <= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3 <= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg2;
        end
      end
    end



  assign tmp_61 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign tmp_62 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp502
  assign obj_CPAdditionObj_hasPrevSymbData = 1'b0;



  assign tmp_63 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign tmp_64 = 1'b0;



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_startRead1Reg2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_startRead1Reg2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_startRead1Reg2 <= obj_CPAdditionObj_startRead1Reg;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_startRead2Reg2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_startRead2Reg2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_startRead2Reg2 <= obj_CPAdditionObj_startRead2Reg;
        end
      end
    end



  assign tmp_65 = obj_CPAdditionObj_startRead1Reg2 && ( ! obj_CPAdditionObj_startRead2Reg2);



  assign tmp_66 = ( ! obj_CPAdditionObj_startRead1Reg2) && obj_CPAdditionObj_startRead2Reg2;



  assign tmp_67 = obj_CPAdditionObj_outCountReg2 == 8'b00000000;



  assign tmp_68 = obj_CPAdditionObj_CPSampledAtIn <= 8'b00000001;



  assign tmp_69 = obj_CPAdditionObj_CPSampledAtIn >= obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_70 = obj_CPAdditionObj_inCount_1 == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp860
  assign obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen = tmp - obj_CPAdditionObj_CPLenInReg_1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp112
  assign tmp_71 = (tmp_70 == 1'b0 ? obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1 :
              obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen);



  assign tmp_72 = (obj_CPAdditionObj_validInReg == 1'b0 ? obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1 :
              tmp_71);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1 <= tmp_72;
        end
      end
    end



  assign tmp_73 = obj_CPAdditionObj_inCountReg > obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp792
  assign obj_CPAdditionObj_storeInitReadAddrRAM1 = 1'b1;



  assign tmp_74 = obj_CPAdditionObj_inCountReg == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp799
  assign obj_CPAdditionObj_storeInitReadAddrRAM1_1 = 1'b1;



  assign tmp_75 = obj_CPAdditionObj_CPSampledAtIn != 8'b00000000;



  assign tmp_76 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp826
  assign obj_CPAdditionObj_storeInitReadAddrRAM1_2 = 1'b1;



  assign tmp_77 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp838
  assign obj_CPAdditionObj_storeInitReadAddrRAM1_3 = 1'b1;



  assign tmp_78 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp153
  assign obj_CPAdditionObj_storeInitReadAddrRAM1_4 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp142
  assign tmp_80 = (tmp_78 == 1'b0 ? tmp_79 :
              obj_CPAdditionObj_storeInitReadAddrRAM1_4);



  assign tmp_81 = (tmp_77 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM1_5 :
              obj_CPAdditionObj_storeInitReadAddrRAM1_3);



  assign tmp_82 = (tmp_76 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM1_5 :
              obj_CPAdditionObj_storeInitReadAddrRAM1_2);



  assign tmp_83 = (tmp_75 == 1'b0 ? tmp_82 :
              tmp_81);



  assign tmp_84 = (tmp_74 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM1_5 :
              obj_CPAdditionObj_storeInitReadAddrRAM1_1);



  assign tmp_85 = (tmp_73 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM1_5 :
              obj_CPAdditionObj_storeInitReadAddrRAM1);



  assign tmp_86 = (tmp_69 == 1'b0 ? tmp_85 :
              tmp_84);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp199
  assign tmp_87 = (tmp_68 == 1'b0 ? tmp_86 :
              tmp_83);



  assign tmp_88 = obj_CPAdditionObj_writeEnbRAM1 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM1_5);



  assign tmp_79 = (tmp_88 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM1_5 :
              tmp_87);



  assign tmp_89 = (obj_CPAdditionObj_writeEnbRAM1 == 1'b0 ? tmp_79 :
              tmp_80);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_storeInitReadAddrRAM1_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_storeInitReadAddrRAM1_5 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_storeInitReadAddrRAM1_5 <= tmp_89;
        end
      end
    end



  assign tmp_90 = obj_CPAdditionObj_writeEnbRAM1 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM1_5);



  assign tmp_91 = obj_CPAdditionObj_writeEnbRAM1 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM1_5);



  assign tmp_92 = obj_CPAdditionObj_CPSampledAtIn <= 8'b00000001;



  assign tmp_93 = obj_CPAdditionObj_CPSampledAtIn >= obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_94 = obj_CPAdditionObj_inCountReg > obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp706
  assign obj_CPAdditionObj_storeInitReadAddrRAM2 = 1'b1;



  assign tmp_95 = obj_CPAdditionObj_inCountReg == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp713
  assign obj_CPAdditionObj_storeInitReadAddrRAM2_1 = 1'b1;



  assign tmp_96 = obj_CPAdditionObj_CPSampledAtIn != 8'b00000000;



  assign tmp_97 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp740
  assign obj_CPAdditionObj_storeInitReadAddrRAM2_2 = 1'b1;



  assign tmp_98 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp752
  assign obj_CPAdditionObj_storeInitReadAddrRAM2_3 = 1'b1;



  assign tmp_99 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp172
  assign obj_CPAdditionObj_storeInitReadAddrRAM2_4 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp163
  assign tmp_101 = (tmp_99 == 1'b0 ? tmp_100 :
              obj_CPAdditionObj_storeInitReadAddrRAM2_4);



  assign tmp_102 = (tmp_98 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM2_5 :
              obj_CPAdditionObj_storeInitReadAddrRAM2_3);



  assign tmp_103 = (tmp_97 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM2_5 :
              obj_CPAdditionObj_storeInitReadAddrRAM2_2);



  assign tmp_104 = (tmp_96 == 1'b0 ? tmp_103 :
              tmp_102);



  assign tmp_105 = (tmp_95 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM2_5 :
              obj_CPAdditionObj_storeInitReadAddrRAM2_1);



  assign tmp_106 = (tmp_94 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM2_5 :
              obj_CPAdditionObj_storeInitReadAddrRAM2);



  assign tmp_107 = (tmp_93 == 1'b0 ? tmp_106 :
              tmp_105);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp667
  assign tmp_108 = (tmp_92 == 1'b0 ? tmp_107 :
              tmp_104);



  assign tmp_109 = obj_CPAdditionObj_writeEnbRAM2 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM2_5);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp182
  assign tmp_110 = (tmp_109 == 1'b0 ? obj_CPAdditionObj_storeInitReadAddrRAM2_5 :
              tmp_108);



  assign tmp_100 = (tmp_91 == 1'b0 ? tmp_110 :
              obj_CPAdditionObj_storeInitReadAddrRAM2_5);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp130
  assign tmp_111 = (obj_CPAdditionObj_writeEnbRAM2 == 1'b0 ? tmp_100 :
              tmp_101);



  assign tmp_112 = (obj_CPAdditionObj_writeEnbRAM1 == 1'b0 ? tmp_111 :
              tmp_100);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_storeInitReadAddrRAM2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_storeInitReadAddrRAM2_5 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_storeInitReadAddrRAM2_5 <= tmp_112;
        end
      end
    end



  assign tmp_113 = obj_CPAdditionObj_writeEnbRAM2 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM2_5);



  assign tmp_114 = obj_CPAdditionObj_CPSampledAtIn <= 8'b00000001;



  assign tmp_115 = obj_CPAdditionObj_CPSampledAtIn >= obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_116 = obj_CPAdditionObj_inCountReg > obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;



  assign p712tmp_1 = {1'b0, obj_CPAdditionObj_inCountReg};
  assign p712tmp_2 = {1'b0, obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1};
  assign p712tmp_sub_temp = p712tmp_1 - p712tmp_2;
  assign tmp_117 = p712tmp_sub_temp[0];



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp700
  assign obj_CPAdditionObj_numSamp = {7'b0, tmp_117};



  assign tmp_118 = obj_CPAdditionObj_inCountReg == 8'b00000000;



  assign p728tmp_1 = {1'b0, obj_CPAdditionObj_CPSampledAtIn};
  assign p728tmp_2 = {1'b0, obj_CPAdditionObj_FFTLenMinusVecLen};
  assign p728tmp_sub_temp = p728tmp_1 - p728tmp_2;
  assign tmp_119 = p728tmp_sub_temp[0];



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp719
  assign obj_CPAdditionObj_numSamp_1 = {7'b0, tmp_119};



  assign tmp_120 = obj_CPAdditionObj_CPSampledAtIn != 8'b00000000;



  assign tmp_121 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp737
  assign obj_CPAdditionObj_numSamp_2 = 8'b00000000;



  assign tmp_122 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_123 = obj_CPAdditionObj_CPSampledAtIn <= 8'b00000001;



  assign tmp_124 = obj_CPAdditionObj_CPSampledAtIn >= obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_125 = obj_CPAdditionObj_inCountReg > obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;



  assign p798tmp_1 = {1'b0, obj_CPAdditionObj_inCountReg};
  assign p798tmp_2 = {1'b0, obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1};
  assign p798tmp_sub_temp = p798tmp_1 - p798tmp_2;
  assign tmp_126 = p798tmp_sub_temp[0];



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp786
  assign obj_CPAdditionObj_numSamp_3 = {7'b0, tmp_126};



  assign tmp_127 = obj_CPAdditionObj_inCountReg == 8'b00000000;



  assign p814tmp_1 = {1'b0, obj_CPAdditionObj_CPSampledAtIn};
  assign p814tmp_2 = {1'b0, obj_CPAdditionObj_FFTLenMinusVecLen};
  assign p814tmp_sub_temp = p814tmp_1 - p814tmp_2;
  assign tmp_128 = p814tmp_sub_temp[0];



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp805
  assign obj_CPAdditionObj_numSamp_4 = {7'b0, tmp_128};



  assign tmp_129 = obj_CPAdditionObj_CPSampledAtIn != 8'b00000000;



  assign tmp_130 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp823
  assign obj_CPAdditionObj_numSamp_5 = 8'b00000000;



  assign tmp_131 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_132 = (tmp_131 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              obj_CPAdditionObj_CPSampledAtIn);



  assign tmp_133 = (tmp_130 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              obj_CPAdditionObj_numSamp_5);



  assign tmp_134 = (tmp_129 == 1'b0 ? tmp_133 :
              tmp_132);



  assign tmp_135 = (tmp_127 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              obj_CPAdditionObj_numSamp_4);



  assign tmp_136 = (tmp_125 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              obj_CPAdditionObj_numSamp_3);



  assign tmp_137 = (tmp_124 == 1'b0 ? tmp_136 :
              tmp_135);



  assign tmp_138 = (tmp_123 == 1'b0 ? tmp_137 :
              tmp_134);



  assign tmp_139 = (tmp_122 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              obj_CPAdditionObj_CPSampledAtIn);



  assign tmp_140 = (tmp_121 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              obj_CPAdditionObj_numSamp_2);



  assign tmp_141 = (tmp_120 == 1'b0 ? tmp_140 :
              tmp_139);



  assign tmp_142 = (tmp_118 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              obj_CPAdditionObj_numSamp_1);



  assign tmp_143 = (tmp_116 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              obj_CPAdditionObj_numSamp);



  assign tmp_144 = (tmp_115 == 1'b0 ? tmp_143 :
              tmp_142);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp664
  assign tmp_145 = (tmp_114 == 1'b0 ? tmp_144 :
              tmp_141);



  assign tmp_146 = (tmp_113 == 1'b0 ? obj_CPAdditionObj_numSamp_6 :
              tmp_145);



  assign tmp_147 = (tmp_90 == 1'b0 ? tmp_146 :
              tmp_138);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp290
  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp299
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_numSamp_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_numSamp_6 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_numSamp_6 <= tmp_147;
        end
      end
    end



  assign tmp_148 = obj_CPAdditionObj_outCountReg2 == 8'b00000000;



  assign tmp_149 = (tmp_148 == 1'b0 ? obj_CPAdditionObj_numCurrVecSamples :
              obj_CPAdditionObj_numSamp_6);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp281
  assign tmp_150 = (tmp_67 == 1'b0 ? obj_CPAdditionObj_numCurrVecSamples :
              obj_CPAdditionObj_numSamp_6);



  assign tmp_151 = (tmp_66 == 1'b0 ? obj_CPAdditionObj_numCurrVecSamples :
              tmp_150);



  assign tmp_152 = (tmp_65 == 1'b0 ? tmp_151 :
              tmp_149);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_numCurrVecSamples_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_numCurrVecSamples <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_numCurrVecSamples <= tmp_152;
        end
      end
    end



  assign tmp_153 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign tmp_154 = obj_CPAdditionObj_startRead1Reg2 && ( ! obj_CPAdditionObj_startRead2Reg2);



  assign tmp_155 = ( ! obj_CPAdditionObj_startRead1Reg2) && obj_CPAdditionObj_startRead2Reg2;



  assign tmp_156 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign tmp_157 = 1'b0;



  assign tmp_158 = 1'b0;



  assign tmp_159 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign tmp_160 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp587
  assign obj_CPAdditionObj_idxpos = 1'b0;



  assign tmp_161 = obj_CPAdditionObj_outCountReg2 == 8'b00000000;



  assign tmp_162 = obj_CPAdditionObj_writeEnbRAM1 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM1_5);



  assign tmp_163 = obj_CPAdditionObj_writeEnbRAM2 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM2_5);



  assign tmp_164 = obj_CPAdditionObj_CPSampledAtIn <= 8'b00000001;



  assign tmp_165 = obj_CPAdditionObj_CPSampledAtIn >= obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_166 = obj_CPAdditionObj_inCountReg > obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp697
  assign p0obj_CPAdditionObj_idxpos2Reg_1 = {8'b0, tmp_117};
  assign p0obj_CPAdditionObj_idxpos2Reg_sub_temp = 9'b000000001 - p0obj_CPAdditionObj_idxpos2Reg_1;
  assign obj_CPAdditionObj_idxpos2Reg = p0obj_CPAdditionObj_idxpos2Reg_sub_temp[0];



  assign tmp_167 = obj_CPAdditionObj_inCountReg == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp716
  assign p0obj_CPAdditionObj_idxpos2Reg_3 = {8'b0, tmp_119};
  assign p0obj_CPAdditionObj_idxpos2Reg_sub_temp_1 = 9'b000000001 - p0obj_CPAdditionObj_idxpos2Reg_3;
  assign obj_CPAdditionObj_idxpos2Reg_1 = p0obj_CPAdditionObj_idxpos2Reg_sub_temp_1[0];



  assign tmp_168 = obj_CPAdditionObj_CPSampledAtIn != 8'b00000000;



  assign tmp_169 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp743
  assign obj_CPAdditionObj_idxpos2Reg_2 = 1'b0;



  assign tmp_170 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp755
  assign p761tmp_1 = {1'b0, obj_CPAdditionObj_CPSampledAtIn};
  assign p761tmp_sub_temp = 9'b000000001 - p761tmp_1;
  assign tmp_171 = p761tmp_sub_temp[0];



  assign tmp_172 = (tmp_170 == 1'b0 ? obj_CPAdditionObj_idxpos2Reg_3 :
              tmp_171);



  assign tmp_173 = (tmp_169 == 1'b0 ? obj_CPAdditionObj_idxpos2Reg_3 :
              obj_CPAdditionObj_idxpos2Reg_2);



  assign tmp_174 = (tmp_168 == 1'b0 ? tmp_173 :
              tmp_172);



  assign tmp_175 = (tmp_167 == 1'b0 ? obj_CPAdditionObj_idxpos2Reg_3 :
              obj_CPAdditionObj_idxpos2Reg_1);



  assign tmp_176 = (tmp_166 == 1'b0 ? obj_CPAdditionObj_idxpos2Reg_3 :
              obj_CPAdditionObj_idxpos2Reg);



  assign tmp_177 = (tmp_165 == 1'b0 ? tmp_176 :
              tmp_175);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp670
  assign tmp_178 = (tmp_164 == 1'b0 ? tmp_177 :
              tmp_174);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp186
  assign tmp_179 = (tmp_163 == 1'b0 ? obj_CPAdditionObj_idxpos2Reg_3 :
              tmp_178);



  assign tmp_180 = (tmp_162 == 1'b0 ? tmp_179 :
              obj_CPAdditionObj_idxpos2Reg_3);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_idxpos2Reg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_idxpos2Reg_3 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_idxpos2Reg_3 <= tmp_180;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp293
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_idxpos2Reg2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_idxpos2Reg2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_idxpos2Reg2 <= obj_CPAdditionObj_idxpos2Reg_3;
        end
      end
    end



  assign tmp_181 = obj_CPAdditionObj_outCountReg2 == 8'b00000000;



  assign tmp_182 = obj_CPAdditionObj_writeEnbRAM1 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM1_5);



  assign tmp_183 = obj_CPAdditionObj_CPSampledAtIn <= 8'b00000001;



  assign tmp_184 = obj_CPAdditionObj_CPSampledAtIn >= obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_185 = obj_CPAdditionObj_inCountReg > obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp783
  assign p0obj_CPAdditionObj_idxpos1Reg_1 = {8'b0, tmp_126};
  assign p0obj_CPAdditionObj_idxpos1Reg_sub_temp = 9'b000000001 - p0obj_CPAdditionObj_idxpos1Reg_1;
  assign obj_CPAdditionObj_idxpos1Reg = p0obj_CPAdditionObj_idxpos1Reg_sub_temp[0];



  assign tmp_186 = obj_CPAdditionObj_inCountReg == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp802
  assign p0obj_CPAdditionObj_idxpos1Reg_3 = {8'b0, tmp_128};
  assign p0obj_CPAdditionObj_idxpos1Reg_sub_temp_1 = 9'b000000001 - p0obj_CPAdditionObj_idxpos1Reg_3;
  assign obj_CPAdditionObj_idxpos1Reg_1 = p0obj_CPAdditionObj_idxpos1Reg_sub_temp_1[0];



  assign tmp_187 = obj_CPAdditionObj_CPSampledAtIn != 8'b00000000;



  assign tmp_188 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp829
  assign obj_CPAdditionObj_idxpos1Reg_2 = 1'b0;



  assign tmp_189 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp841
  assign p847tmp_1 = {1'b0, obj_CPAdditionObj_CPSampledAtIn};
  assign p847tmp_sub_temp = 9'b000000001 - p847tmp_1;
  assign tmp_190 = p847tmp_sub_temp[0];



  assign tmp_191 = (tmp_189 == 1'b0 ? obj_CPAdditionObj_idxpos1Reg_3 :
              tmp_190);



  assign tmp_192 = (tmp_188 == 1'b0 ? obj_CPAdditionObj_idxpos1Reg_3 :
              obj_CPAdditionObj_idxpos1Reg_2);



  assign tmp_193 = (tmp_187 == 1'b0 ? tmp_192 :
              tmp_191);



  assign tmp_194 = (tmp_186 == 1'b0 ? obj_CPAdditionObj_idxpos1Reg_3 :
              obj_CPAdditionObj_idxpos1Reg_1);



  assign tmp_195 = (tmp_185 == 1'b0 ? obj_CPAdditionObj_idxpos1Reg_3 :
              obj_CPAdditionObj_idxpos1Reg);



  assign tmp_196 = (tmp_184 == 1'b0 ? tmp_195 :
              tmp_194);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp203
  assign tmp_197 = (tmp_183 == 1'b0 ? tmp_196 :
              tmp_193);



  assign tmp_198 = (tmp_182 == 1'b0 ? obj_CPAdditionObj_idxpos1Reg_3 :
              tmp_197);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_idxpos1Reg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_idxpos1Reg_3 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_idxpos1Reg_3 <= tmp_198;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp302
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_idxpos1Reg2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_idxpos1Reg2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_idxpos1Reg2 <= obj_CPAdditionObj_idxpos1Reg_3;
        end
      end
    end



  assign tmp_199 = 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp583
  assign obj_CPAdditionObj_carryForward = 1'b1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp541_falseregionp1
  assign obj_CPAdditionObj_carryForward_1 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp583
  assign obj_CPAdditionObj_carryForward_2 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp498
  assign obj_CPAdditionObj_carryForward_3 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp646_falseregionp1
  assign obj_CPAdditionObj_hasPrevSymbData_1 = 1'b1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp646_trueregionp1
  assign obj_CPAdditionObj_hasPrevSymbData_2 = 1'b0;



  assign tmp_200 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp606
  assign obj_CPAdditionObj_hasPrevSymbData_3 = 1'b1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp646
  assign tmp_201 = obj_CPAdditionObj_idxpos_1 == 1'b0;



  assign tmp_202 = (tmp_201 == 1'b0 ? obj_CPAdditionObj_hasPrevSymbData_1 :
              obj_CPAdditionObj_hasPrevSymbData_2);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp606
  assign tmp_203 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_202 :
              tmp_200);



  assign p586tmp_1 = {7'b0, obj_CPAdditionObj_idxpos_2};
  assign tmp_204 = p586tmp_1 == 8'b00000001;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp541_trueregionp1
  assign tmp_205 = (tmp_204 == 1'b0 ? obj_CPAdditionObj_carryForward :
              obj_CPAdditionObj_carryForward_2);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp614
  assign p650tmp_1 = {8'b0, obj_CPAdditionObj_idxpos_1};
  assign p650tmp_sub_temp = 9'b000000001 - p650tmp_1;
  assign tmp_206 = p650tmp_sub_temp[0];



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp598
  assign obj_CPAdditionObj_numPrevVecSamples = {7'b0, tmp_206};



  assign p649tmp_1 = {8'b0, obj_CPAdditionObj_idxpos_1};
  assign p649tmp_sub_temp = 9'b000000001 - p649tmp_1;
  assign tmp_207 = p649tmp_sub_temp[0];



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp634
  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp634_falseregionp1
  assign tmp_208 = {7'b0, tmp_207};



  assign tmp_210 = (tmp_181 == 1'b0 ? tmp_209 :
              obj_CPAdditionObj_idxpos1Reg2);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp284
  assign tmp_211 = (tmp_161 == 1'b0 ? tmp_209 :
              obj_CPAdditionObj_idxpos2Reg2);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp637
  assign tmp_212 = obj_CPAdditionObj_idxpos_1 == 1'b0;



  assign tmp_213 = (tmp_212 == 1'b0 ? obj_CPAdditionObj_idxpos_1 :
              obj_CPAdditionObj_prevSymbStartIndex);



  assign tmp_214 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_213 :
              tmp_160);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp477
  assign tmp_215 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_214 :
              obj_CPAdditionObj_idxpos_1);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp325
  assign tmp_216 = (tmp_159 == 1'b0 ? obj_CPAdditionObj_prevSymbStartIndex :
              tmp_215);



  assign tmp_217 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_prevSymbStartIndex :
              tmp_216);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_prevSymbStartIndex_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_prevSymbStartIndex <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_prevSymbStartIndex <= tmp_217;
        end
      end
    end



  assign obj_CPAdditionObj_idxpos_2 = obj_CPAdditionObj_idxpos_1 ^ obj_CPAdditionObj_prevSymbStartIndex;



  assign p589tmp_1 = {7'b0, obj_CPAdditionObj_idxpos_2};
  assign tmp_218 = p589tmp_1 == 8'b00000001;



  assign tmp_219 = (tmp_218 == 1'b0 ? obj_CPAdditionObj_idxpos_2 :
              obj_CPAdditionObj_idxpos);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp573
  assign p0tmp_1 = {1'b0, tmp_220};
  assign p0tmp_sub_temp = 9'b000000001 - p0tmp_1;
  assign tmp_221 = p0tmp_sub_temp[0];



  assign tmp_222 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_158 :
              tmp_221);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp547
  assign tmp_223 = tmp_220 >= 8'b00000001;



  assign tmp_224 = (tmp_223 == 1'b0 ? tmp_222 :
              tmp_219);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp509
  assign tmp_225 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_157 :
              tmp_224);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp462
  assign tmp_226 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? obj_CPAdditionObj_idxpos_1 :
              tmp_225);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp305
  assign tmp_227 = (tmp_156 == 1'b0 ? tmp_226 :
              obj_CPAdditionObj_idxpos_1);



  assign tmp_209 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_idxpos_1 :
              tmp_227);



  assign tmp_228 = (tmp_155 == 1'b0 ? tmp_209 :
              tmp_211);



  assign tmp_229 = (tmp_154 == 1'b0 ? tmp_228 :
              tmp_210);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp637_falseregionp1
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_idxpos_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_idxpos_1 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_idxpos_1 <= tmp_229;
        end
      end
    end



  assign tmp_230 = obj_CPAdditionObj_idxpos_1 == 1'b0;



  assign tmp_231 = (tmp_230 == 1'b0 ? tmp_208 :
              obj_CPAdditionObj_numPrevVecSamples_1);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp598
  assign tmp_232 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_231 :
              tmp_199);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp471
  assign tmp_233 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_232 :
              obj_CPAdditionObj_numPrevVecSamples);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp317
  assign tmp_234 = (tmp_153 == 1'b0 ? obj_CPAdditionObj_numPrevVecSamples_1 :
              tmp_233);



  assign tmp_235 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_numPrevVecSamples_1 :
              tmp_234);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_numPrevVecSamples_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_numPrevVecSamples_1 <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_numPrevVecSamples_1 <= tmp_235;
        end
      end
    end



  assign tmp_220 = obj_CPAdditionObj_numCurrVecSamples + obj_CPAdditionObj_numPrevVecSamples_1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp541
  assign tmp_236 = tmp_220 >= 8'b00000001;



  assign tmp_237 = (tmp_236 == 1'b0 ? obj_CPAdditionObj_carryForward_1 :
              tmp_205);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp506
  assign tmp_238 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_64 :
              tmp_237);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp498
  assign tmp_239 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? obj_CPAdditionObj_carryForward_4 :
              tmp_238);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp356
  assign tmp_240 = (tmp_63 == 1'b0 ? tmp_239 :
              obj_CPAdditionObj_carryForward_3);



  assign tmp_241 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_carryForward_4 :
              tmp_240);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_carryForward_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_carryForward_4 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_carryForward_4 <= tmp_241;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp502
  assign tmp_242 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_203 :
              obj_CPAdditionObj_hasPrevSymbData_3);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp360
  assign tmp_243 = (tmp_62 == 1'b0 ? obj_CPAdditionObj_hasPrevSymbData :
              tmp_242);



  assign tmp_244 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_hasPrevSymbData_4 :
              tmp_243);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_hasPrevSymbData_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_hasPrevSymbData_4 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_hasPrevSymbData_4 <= tmp_244;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp524
  assign obj_CPAdditionObj_sendOutput_1 = 1'b1;



  assign tmp_245 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp544
  assign tmp_246 = tmp_220 >= 8'b00000001;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp544_falseregionp1
  assign obj_CPAdditionObj_sendOutput_2 = 1'b1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp544_trueregionp1
  assign obj_CPAdditionObj_sendOutput_3 = 1'b1;



  assign tmp_247 = (tmp_246 == 1'b0 ? obj_CPAdditionObj_sendOutput_2 :
              obj_CPAdditionObj_sendOutput_3);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp524
  assign tmp_248 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_245 :
              tmp_247);



  assign tmp_249 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? obj_CPAdditionObj_sendOutput_1 :
              tmp_248);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp640
  assign tmp_250 = obj_CPAdditionObj_idxpos_1 == 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp640_falseregionp1
  assign obj_CPAdditionObj_sendOutput_4 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp640_trueregionp1
  assign obj_CPAdditionObj_sendOutput_5 = 1'b1;



  assign tmp_251 = (tmp_250 == 1'b0 ? obj_CPAdditionObj_sendOutput_4 :
              obj_CPAdditionObj_sendOutput_5);



  assign tmp_252 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp594
  assign tmp_253 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_251 :
              tmp_252);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp594
  assign obj_CPAdditionObj_sendOutput_6 = 1'b1;



  assign tmp_254 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_253 :
              obj_CPAdditionObj_sendOutput_6);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp364
  assign tmp_255 = (tmp_61 == 1'b0 ? tmp_249 :
              tmp_254);



  assign tmp_256 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_sendOutput :
              tmp_255);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_sendOutput_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_sendOutput_7 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_sendOutput_7 <= tmp_256;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp382
  assign obj_CPAdditionObj_dataOutReg_re = 16'sb0000000000000000;
  assign obj_CPAdditionObj_dataOutReg_im = 16'sb0000000000000000;



  assign tmp_257 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign p579tmp_1 = {8'b0, obj_CPAdditionObj_idxpos_1};
  assign p579tmp_sub_temp = 9'b000000001 - p579tmp_1;
  assign tmp_258 = p579tmp_sub_temp[0];



  assign tmp_259 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp550
  assign tmp_260 = tmp_220 >= 8'b00000001;



  assign tmp_261 = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp576
  assign tmp_262 = tmp_220[0];



  assign tmp_263 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_261 :
              tmp_262);



  assign p582tmp_1 = {8'b0, obj_CPAdditionObj_prevSymbStartIndex};
  assign p582tmp_sub_temp = 9'b000000001 - p582tmp_1;
  assign tmp_264 = p582tmp_sub_temp[0];



  assign tmp_265 = (tmp_260 == 1'b0 ? tmp_263 :
              tmp_264);



  assign tmp_266 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_259 :
              tmp_265);



  assign tmp_267 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_258 :
              tmp_266);



  assign obj_CPAdditionObj_dataVec1Samples = 1'b0;



  assign obj_CPAdditionObj_dataVec1Samples_1 = (obj_CPAdditionObj_carryForward_4 ? obj_CPAdditionObj_dataVec1Samples :
              tmp_207);



  assign tmp_268 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVec1Samples_1 :
              tmp_206);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp333
  assign tmp_269 = (tmp_257 == 1'b0 ? tmp_267 :
              tmp_268);



  assign tmp_270 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_dataVec1Samples_2 :
              tmp_269);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataVec1Samples_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataVec1Samples_2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataVec1Samples_2 <= tmp_270;
        end
      end
    end



  assign p459tmp_1 = {8'b0, obj_CPAdditionObj_dataVec1Samples_2};
  assign tmp_271 = p459tmp_1 > 9'b000000000;



  assign tmp_272 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign tmp_273 = obj_CPAdditionObj_startRead1Reg && ( ! obj_CPAdditionObj_startRead2Reg);



  assign tmp_274 = ( ! obj_CPAdditionObj_startRead1Reg) && obj_CPAdditionObj_startRead2Reg;



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataInReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataInReg_re <= 16'sb0000000000000000;
        obj_CPAdditionObj_dataInReg_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataInReg_re <= varargout_1_re;
          obj_CPAdditionObj_dataInReg_im <= varargout_1_im;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataInReg1_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataInReg1_re <= 16'sb0000000000000000;
        obj_CPAdditionObj_dataInReg1_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataInReg1_re <= obj_CPAdditionObj_dataInReg_re;
          obj_CPAdditionObj_dataInReg1_im <= obj_CPAdditionObj_dataInReg_im;
        end
      end
    end



  assign tmp_275 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp178
  assign obj_CPAdditionObj_writeAddrRAM2 = 9'b000000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp178
  assign tmp_276 = obj_CPAdditionObj_writeAddrRAM2_1 + 9'b000000001;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp169
  assign tmp_277 = (tmp_275 == 1'b0 ? tmp_276 :
              obj_CPAdditionObj_writeAddrRAM2);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp138
  assign tmp_278 = (obj_CPAdditionObj_writeEnbRAM2 == 1'b0 ? obj_CPAdditionObj_writeAddrRAM2_1 :
              tmp_277);



  assign tmp_279 = (obj_CPAdditionObj_writeEnbRAM1 == 1'b0 ? tmp_278 :
              obj_CPAdditionObj_writeAddrRAM2_1);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp709
  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp758
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_writeAddrRAM2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_writeAddrRAM2_1 <= 9'b000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_writeAddrRAM2_1 <= tmp_279;
        end
      end
    end



  assign tmp_280 = obj_CPAdditionObj_startRead1_3 && ( ! obj_CPAdditionObj_startRead2_3);



  assign tmp_281 = obj_CPAdditionObj_startRead2_3 && ( ! obj_CPAdditionObj_startRead1_3);



  assign tmp_282 = obj_CPAdditionObj_outCount_2 == 8'b00000000;



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_FFTLengthAtOutMinusVecLen_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_FFTLengthAtOutMinusVecLen <= 8'b00000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_FFTLengthAtOutMinusVecLen <= tmp_283;
        end
      end
    end



  assign tmp_283 = (tmp_282 == 1'b0 ? obj_CPAdditionObj_FFTLengthAtOutMinusVecLen :
              obj_CPAdditionObj_FFTLenMinusVecLen);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp395
  assign obj_CPAdditionObj_readAddrRAM2 = 9'b000000000;



  assign tmp_284 = obj_CPAdditionObj_writeEnbRAM1 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM1_5);



  assign tmp_285 = obj_CPAdditionObj_writeEnbRAM2 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM2_5);



  assign tmp_286 = obj_CPAdditionObj_CPSampledAtIn <= 8'b00000001;



  assign tmp_287 = obj_CPAdditionObj_CPSampledAtIn >= obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_288 = obj_CPAdditionObj_inCountReg > obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;



  assign tmp_289 = obj_CPAdditionObj_inCountReg == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp725
  assign obj_CPAdditionObj_readAddrRAM2Reg = 9'b000000000;



  assign tmp_290 = obj_CPAdditionObj_CPSampledAtIn != 8'b00000000;



  assign tmp_291 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp746
  assign obj_CPAdditionObj_readAddrRAM2Reg_1 = 9'b000000000;



  assign tmp_292 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_293 = (tmp_292 == 1'b0 ? obj_CPAdditionObj_readAddrRAM2Reg_2 :
              obj_CPAdditionObj_writeAddrRAM2_1);



  assign tmp_294 = (tmp_291 == 1'b0 ? obj_CPAdditionObj_readAddrRAM2Reg_2 :
              obj_CPAdditionObj_readAddrRAM2Reg_1);



  assign tmp_295 = (tmp_290 == 1'b0 ? tmp_294 :
              tmp_293);



  assign tmp_296 = (tmp_289 == 1'b0 ? obj_CPAdditionObj_readAddrRAM2Reg_2 :
              obj_CPAdditionObj_readAddrRAM2Reg);



  assign tmp_297 = (tmp_288 == 1'b0 ? obj_CPAdditionObj_readAddrRAM2Reg_2 :
              obj_CPAdditionObj_writeAddrRAM2_1);



  assign tmp_298 = (tmp_287 == 1'b0 ? tmp_297 :
              tmp_296);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp673
  assign tmp_299 = (tmp_286 == 1'b0 ? tmp_298 :
              tmp_295);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp190
  assign tmp_300 = (tmp_285 == 1'b0 ? obj_CPAdditionObj_readAddrRAM2Reg_2 :
              tmp_299);



  assign tmp_301 = (tmp_284 == 1'b0 ? tmp_300 :
              obj_CPAdditionObj_readAddrRAM2Reg_2);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp224
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_readAddrRAM2Reg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_readAddrRAM2Reg_2 <= 9'b000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_readAddrRAM2Reg_2 <= tmp_301;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp214
  assign tmp_303 = (tmp_49 == 1'b0 ? obj_CPAdditionObj_readAddrRAM2Reg_2 :
              tmp_302);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp395
  assign tmp_304 = obj_CPAdditionObj_readAddrRAM2_1 + 9'b000000001;



  assign p398tmp_1 = {1'b0, tmp_283};
  assign tmp_305 = obj_CPAdditionObj_readAddrRAM2_1 == p398tmp_1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp392
  assign tmp_306 = (tmp_305 == 1'b0 ? tmp_304 :
              obj_CPAdditionObj_readAddrRAM2);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp252
  assign tmp_307 = (tmp_281 == 1'b0 ? obj_CPAdditionObj_readAddrRAM2_1 :
              tmp_306);



  assign tmp_302 = (tmp_280 == 1'b0 ? tmp_307 :
              obj_CPAdditionObj_readAddrRAM2_1);



  assign tmp_308 = (obj_CPAdditionObj_sym2Done_2 == 1'b0 ? tmp_302 :
              tmp_303);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_readAddrRAM2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_readAddrRAM2_1 <= 9'b000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_readAddrRAM2_1 <= tmp_308;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp437
  whdlOFDMTx_SimpleDualPortRAM_generic #(.AddrWidth(9),
                                         .DataWidth(16)
                                         )
                                       u_simpleDualPortRam_generic (.clk(clk),
                                                                    .enb_1_32_0(enb_1_32_0),
                                                                    .wr_din_re(obj_CPAdditionObj_dataInReg1_re),
                                                                    .wr_din_im(obj_CPAdditionObj_dataInReg1_im),
                                                                    .wr_addr(obj_CPAdditionObj_writeAddrRAM2_1),
                                                                    .wr_en(obj_CPAdditionObj_writeEnbRAM2),
                                                                    .rd_addr(obj_CPAdditionObj_readAddrRAM2_1),
                                                                    .rd_dout_re(tmp_re),
                                                                    .rd_dout_im(tmp_im)
                                                                    );

  assign tmp_309 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp159
  assign obj_CPAdditionObj_writeAddrRAM1 = 9'b000000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp159
  assign tmp_310 = obj_CPAdditionObj_writeAddrRAM1_1 + 9'b000000001;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp150
  assign tmp_311 = (tmp_309 == 1'b0 ? tmp_310 :
              obj_CPAdditionObj_writeAddrRAM1);



  assign tmp_312 = (obj_CPAdditionObj_writeEnbRAM1 == 1'b0 ? obj_CPAdditionObj_writeAddrRAM1_1 :
              tmp_311);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp795
  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp844
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_writeAddrRAM1_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_writeAddrRAM1_1 <= 9'b000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_writeAddrRAM1_1 <= tmp_312;
        end
      end
    end



  assign tmp_313 = obj_CPAdditionObj_startRead1_3 && ( ! obj_CPAdditionObj_startRead2_3);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp399
  assign obj_CPAdditionObj_readAddrRAM1 = 9'b000000000;



  assign tmp_314 = obj_CPAdditionObj_writeEnbRAM1 && ( ! obj_CPAdditionObj_storeInitReadAddrRAM1_5);



  assign tmp_315 = obj_CPAdditionObj_CPSampledAtIn <= 8'b00000001;



  assign tmp_316 = obj_CPAdditionObj_CPSampledAtIn >= obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_317 = obj_CPAdditionObj_inCountReg > obj_CPAdditionObj_FFTLenMinusVecLenMinusCPLen_1;



  assign tmp_318 = obj_CPAdditionObj_inCountReg == 8'b00000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp811
  assign obj_CPAdditionObj_readAddrRAM1Reg = 9'b000000000;



  assign tmp_319 = obj_CPAdditionObj_CPSampledAtIn != 8'b00000000;



  assign tmp_320 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp832
  assign obj_CPAdditionObj_readAddrRAM1Reg_1 = 9'b000000000;



  assign tmp_321 = obj_CPAdditionObj_inCountReg == obj_CPAdditionObj_FFTLenMinusVecLen;



  assign tmp_322 = (tmp_321 == 1'b0 ? obj_CPAdditionObj_readAddrRAM1Reg_2 :
              obj_CPAdditionObj_writeAddrRAM1_1);



  assign tmp_323 = (tmp_320 == 1'b0 ? obj_CPAdditionObj_readAddrRAM1Reg_2 :
              obj_CPAdditionObj_readAddrRAM1Reg_1);



  assign tmp_324 = (tmp_319 == 1'b0 ? tmp_323 :
              tmp_322);



  assign tmp_325 = (tmp_318 == 1'b0 ? obj_CPAdditionObj_readAddrRAM1Reg_2 :
              obj_CPAdditionObj_readAddrRAM1Reg);



  assign tmp_326 = (tmp_317 == 1'b0 ? obj_CPAdditionObj_readAddrRAM1Reg_2 :
              obj_CPAdditionObj_writeAddrRAM1_1);



  assign tmp_327 = (tmp_316 == 1'b0 ? tmp_326 :
              tmp_325);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp207
  assign tmp_328 = (tmp_315 == 1'b0 ? tmp_327 :
              tmp_324);



  assign tmp_329 = (tmp_314 == 1'b0 ? obj_CPAdditionObj_readAddrRAM1Reg_2 :
              tmp_328);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp244
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_readAddrRAM1Reg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_readAddrRAM1Reg_2 <= 9'b000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_readAddrRAM1Reg_2 <= tmp_329;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp235
  assign tmp_331 = (tmp_25 == 1'b0 ? obj_CPAdditionObj_readAddrRAM1Reg_2 :
              tmp_330);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp399
  assign tmp_332 = obj_CPAdditionObj_readAddrRAM1_1 + 9'b000000001;



  assign p402tmp_1 = {1'b0, tmp_283};
  assign tmp_333 = obj_CPAdditionObj_readAddrRAM1_1 == p402tmp_1;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp261
  assign tmp_334 = (tmp_333 == 1'b0 ? tmp_332 :
              obj_CPAdditionObj_readAddrRAM1);



  assign tmp_330 = (tmp_313 == 1'b0 ? obj_CPAdditionObj_readAddrRAM1_1 :
              tmp_334);



  assign tmp_335 = (obj_CPAdditionObj_sym1Done_2 == 1'b0 ? tmp_330 :
              tmp_331);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_readAddrRAM1_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_readAddrRAM1_1 <= 9'b000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_readAddrRAM1_1 <= tmp_335;
        end
      end
    end



  whdlOFDMTx_SimpleDualPortRAM_generic #(.AddrWidth(9),
                                         .DataWidth(16)
                                         )
                                       u_simpleDualPortRam (.clk(clk),
                                                            .enb_1_32_0(enb_1_32_0),
                                                            .wr_din_re(obj_CPAdditionObj_dataInReg1_re),
                                                            .wr_din_im(obj_CPAdditionObj_dataInReg1_im),
                                                            .wr_addr(obj_CPAdditionObj_writeAddrRAM1_1),
                                                            .wr_en(obj_CPAdditionObj_writeEnbRAM1),
                                                            .rd_addr(obj_CPAdditionObj_readAddrRAM1_1),
                                                            .rd_dout_re(tmp_re_1),
                                                            .rd_dout_im(tmp_im_1)
                                                            );

  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_currVecData_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_currVecData_re <= 16'sb0000000000000000;
        obj_CPAdditionObj_currVecData_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_currVecData_re <= tmp_re_2;
          obj_CPAdditionObj_currVecData_im <= tmp_im_2;
        end
      end
    end



  assign tmp_re_3 = (tmp_274 == 1'b0 ? obj_CPAdditionObj_currVecData_re :
              tmp_re);
  assign tmp_im_3 = (tmp_274 == 1'b0 ? obj_CPAdditionObj_currVecData_im :
              tmp_im);



  assign tmp_re_2 = (tmp_273 == 1'b0 ? tmp_re_3 :
              tmp_re_1);
  assign tmp_im_2 = (tmp_273 == 1'b0 ? tmp_im_3 :
              tmp_im_1);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataVec_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataVec_re <= 16'sb0000000000000000;
        obj_CPAdditionObj_dataVec_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataVec_re <= tmp_re_2;
          obj_CPAdditionObj_dataVec_im <= tmp_im_2;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp590
  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp620
  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp643_falseregionp1
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataVecReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataVecReg_re <= 16'sb0000000000000000;
        obj_CPAdditionObj_dataVecReg_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataVecReg_re <= obj_CPAdditionObj_dataVec_re;
          obj_CPAdditionObj_dataVecReg_im <= obj_CPAdditionObj_dataVec_im;
        end
      end
    end



  assign tmp_re_4 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVec_re :
              obj_CPAdditionObj_dataVecReg_re);
  assign tmp_im_4 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVec_im :
              obj_CPAdditionObj_dataVecReg_im);



  assign tmp_re_5 = 16'sb0000000000000000;
  assign tmp_im_5 = 16'sb0000000000000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp556
  assign tmp_336 = tmp_220 >= 8'b00000001;



  assign tmp_re_6 = (tmp_336 == 1'b0 ? obj_CPAdditionObj_dataVec_re :
              obj_CPAdditionObj_dataVecReg_re);
  assign tmp_im_6 = (tmp_336 == 1'b0 ? obj_CPAdditionObj_dataVec_im :
              obj_CPAdditionObj_dataVecReg_im);



  assign tmp_re_7 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_re_5 :
              tmp_re_6);
  assign tmp_im_7 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_im_5 :
              tmp_im_6);



  assign tmp_re_8 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_re_4 :
              tmp_re_7);
  assign tmp_im_8 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_im_4 :
              tmp_im_7);



  assign obj_CPAdditionObj_dataVec2_re = 16'sb0000000000000000;
  assign obj_CPAdditionObj_dataVec2_im = 16'sb0000000000000000;



  assign obj_CPAdditionObj_dataVec2_re_1 = (obj_CPAdditionObj_carryForward_4 ? obj_CPAdditionObj_dataVec2_re :
              obj_CPAdditionObj_dataVec_re);
  assign obj_CPAdditionObj_dataVec2_im_1 = (obj_CPAdditionObj_carryForward_4 ? obj_CPAdditionObj_dataVec2_im :
              obj_CPAdditionObj_dataVec_im);



  assign tmp_re_9 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVec2_re_1 :
              obj_CPAdditionObj_dataVecReg_re);
  assign tmp_im_9 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVec2_im_1 :
              obj_CPAdditionObj_dataVecReg_im);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp348
  assign tmp_re_10 = (tmp_272 == 1'b0 ? tmp_re_8 :
              tmp_re_9);
  assign tmp_im_10 = (tmp_272 == 1'b0 ? tmp_im_8 :
              tmp_im_9);



  assign tmp_re_11 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_dataVec2_re_2 :
              tmp_re_10);
  assign tmp_im_11 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_dataVec2_im_2 :
              tmp_im_10);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataVec2_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataVec2_re_2 <= 16'sb0000000000000000;
        obj_CPAdditionObj_dataVec2_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataVec2_re_2 <= tmp_re_11;
          obj_CPAdditionObj_dataVec2_im_2 <= tmp_im_11;
        end
      end
    end



  assign tmp_337 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign tmp_338 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  assign tmp_re_12 = 16'sb0000000000000000;
  assign tmp_im_12 = 16'sb0000000000000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp538
  assign tmp_339 = tmp_220 >= 8'b00000001;



  assign p2tmp_4 = {8'b0, obj_CPAdditionObj_idxpos_1};
  assign tmp_340 = p2tmp_4 == 9'b000000000;



  assign p581tmp_1 = {8'b0, obj_CPAdditionObj_prevSymbStartIndex};
  assign p581tmp_2 = {1'b0, obj_CPAdditionObj_numCurrVecSamples};
  assign p581tmp_sub_temp = p581tmp_1 - p581tmp_2;
  assign tmp_341 = p581tmp_sub_temp[0];



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp538_falseregionp1
  assign p5tmp_1 = {8'b0, tmp_341};
  assign tmp_342 = p5tmp_1 == 9'b000000000;



  assign tmp_343 = obj_CPAdditionObj_outCountReg3 >= obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg3;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp643
  assign tmp_344 = obj_CPAdditionObj_idxpos_1 == 1'b0;



  assign tmp_re_13 = 16'sb0000000000000000;
  assign tmp_im_13 = 16'sb0000000000000000;



  assign tmp_re_14 = (tmp_344 == 1'b0 ? obj_CPAdditionObj_dataVecReg_re :
              obj_CPAdditionObj_prevSymb_re);
  assign tmp_im_14 = (tmp_344 == 1'b0 ? obj_CPAdditionObj_dataVecReg_im :
              obj_CPAdditionObj_prevSymb_im);



  assign tmp_re_15 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_re_14 :
              tmp_re_13);
  assign tmp_im_15 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_im_14 :
              tmp_im_13);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp482
  assign tmp_re_16 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_re_15 :
              obj_CPAdditionObj_dataVecReg_re);
  assign tmp_im_16 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? tmp_im_15 :
              obj_CPAdditionObj_dataVecReg_im);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp329
  assign tmp_re_17 = (tmp_343 == 1'b0 ? obj_CPAdditionObj_prevSymb_re :
              tmp_re_16);
  assign tmp_im_17 = (tmp_343 == 1'b0 ? obj_CPAdditionObj_prevSymb_im :
              tmp_im_16);



  assign tmp_re_18 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_prevSymb_re :
              tmp_re_17);
  assign tmp_im_18 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_prevSymb_im :
              tmp_im_17);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp559_trueregionp1
  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp559_falseregionp1_trueregionp3
  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp538_falseregionp1_trueregionp3
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_prevSymb_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_prevSymb_re <= 16'sb0000000000000000;
        obj_CPAdditionObj_prevSymb_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_prevSymb_re <= tmp_re_18;
          obj_CPAdditionObj_prevSymb_im <= tmp_im_18;
        end
      end
    end



  assign p592tmp_1 = {7'b0, obj_CPAdditionObj_idxpos_2};
  assign tmp_345 = p592tmp_1 == 8'b00000001;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp538_trueregionp1
  assign tmp_re_19 = (tmp_345 == 1'b0 ? obj_CPAdditionObj_dataVecReg_re :
              obj_CPAdditionObj_prevVecData_re);
  assign tmp_im_19 = (tmp_345 == 1'b0 ? obj_CPAdditionObj_dataVecReg_im :
              obj_CPAdditionObj_prevVecData_im);



  assign tmp_re_20 = (tmp_342 == 1'b0 ? obj_CPAdditionObj_prevVecData_re :
              obj_CPAdditionObj_prevSymb_re);
  assign tmp_im_20 = (tmp_342 == 1'b0 ? obj_CPAdditionObj_prevVecData_im :
              obj_CPAdditionObj_prevSymb_im);



  assign tmp_re_21 = (tmp_340 == 1'b0 ? tmp_re_20 :
              obj_CPAdditionObj_dataVecReg_re);
  assign tmp_im_21 = (tmp_340 == 1'b0 ? tmp_im_20 :
              obj_CPAdditionObj_dataVecReg_im);



  assign tmp_re_22 = (tmp_339 == 1'b0 ? tmp_re_21 :
              tmp_re_19);
  assign tmp_im_22 = (tmp_339 == 1'b0 ? tmp_im_21 :
              tmp_im_19);



  assign tmp_re_23 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_re_12 :
              tmp_re_22);
  assign tmp_im_23 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_im_12 :
              tmp_im_22);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp474
  assign tmp_re_24 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? obj_CPAdditionObj_dataVecReg_re :
              tmp_re_23);
  assign tmp_im_24 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? obj_CPAdditionObj_dataVecReg_im :
              tmp_im_23);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp321
  assign tmp_re_25 = (tmp_338 == 1'b0 ? tmp_re_24 :
              obj_CPAdditionObj_prevVecData_re);
  assign tmp_im_25 = (tmp_338 == 1'b0 ? tmp_im_24 :
              obj_CPAdditionObj_prevVecData_im);



  assign tmp_re_26 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_prevVecData_re :
              tmp_re_25);
  assign tmp_im_26 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_prevVecData_im :
              tmp_im_25);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp623
  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_prevVecData_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_prevVecData_re <= 16'sb0000000000000000;
        obj_CPAdditionObj_prevVecData_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_prevVecData_re <= tmp_re_26;
          obj_CPAdditionObj_prevVecData_im <= tmp_im_26;
        end
      end
    end



  assign tmp_re_27 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVecReg_re :
              obj_CPAdditionObj_prevVecData_re);
  assign tmp_im_27 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVecReg_im :
              obj_CPAdditionObj_prevVecData_im);



  assign tmp_re_28 = 16'sb0000000000000000;
  assign tmp_im_28 = 16'sb0000000000000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp559
  assign tmp_346 = tmp_220 >= 8'b00000001;



  assign p2tmp_6 = {8'b0, obj_CPAdditionObj_idxpos_1};
  assign tmp_347 = p2tmp_6 == 9'b000000000;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp559_falseregionp1
  assign p5tmp_3 = {8'b0, tmp_341};
  assign tmp_348 = p5tmp_3 == 9'b000000000;



  assign tmp_re_29 = (tmp_348 == 1'b0 ? obj_CPAdditionObj_prevVecData_re :
              obj_CPAdditionObj_prevSymb_re);
  assign tmp_im_29 = (tmp_348 == 1'b0 ? obj_CPAdditionObj_prevVecData_im :
              obj_CPAdditionObj_prevSymb_im);



  assign tmp_re_30 = (tmp_347 == 1'b0 ? tmp_re_29 :
              obj_CPAdditionObj_dataVecReg_re);
  assign tmp_im_30 = (tmp_347 == 1'b0 ? tmp_im_29 :
              obj_CPAdditionObj_dataVecReg_im);



  assign tmp_re_31 = (tmp_346 == 1'b0 ? tmp_re_30 :
              obj_CPAdditionObj_prevSymb_re);
  assign tmp_im_31 = (tmp_346 == 1'b0 ? tmp_im_30 :
              obj_CPAdditionObj_prevSymb_im);



  assign tmp_re_32 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_re_28 :
              tmp_re_31);
  assign tmp_im_32 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_im_28 :
              tmp_im_31);



  assign tmp_re_33 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_re_27 :
              tmp_re_32);
  assign tmp_im_33 = (obj_CPAdditionObj_hasPrevSymbData_4 == 1'b0 ? tmp_im_27 :
              tmp_im_32);



  assign obj_CPAdditionObj_dataVec1_re = 16'sb0000000000000000;
  assign obj_CPAdditionObj_dataVec1_im = 16'sb0000000000000000;



  assign obj_CPAdditionObj_dataVec1_re_1 = (obj_CPAdditionObj_carryForward_4 ? obj_CPAdditionObj_dataVec1_re :
              obj_CPAdditionObj_dataVecReg_re);
  assign obj_CPAdditionObj_dataVec1_im_1 = (obj_CPAdditionObj_carryForward_4 ? obj_CPAdditionObj_dataVec1_im :
              obj_CPAdditionObj_dataVecReg_im);



  assign tmp_re_34 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVec1_re_1 :
              obj_CPAdditionObj_prevVecData_re);
  assign tmp_im_34 = (obj_CPAdditionObj_carryForward_4 == 1'b0 ? obj_CPAdditionObj_dataVec1_im_1 :
              obj_CPAdditionObj_prevVecData_im);



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp352
  assign tmp_re_35 = (tmp_337 == 1'b0 ? tmp_re_33 :
              tmp_re_34);
  assign tmp_im_35 = (tmp_337 == 1'b0 ? tmp_im_33 :
              tmp_im_34);



  assign tmp_re_36 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_dataVec1_re_2 :
              tmp_re_35);
  assign tmp_im_36 = (obj_CPAdditionObj_startOutputReg == 1'b0 ? obj_CPAdditionObj_dataVec1_im_2 :
              tmp_im_35);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataVec1_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataVec1_re_2 <= 16'sb0000000000000000;
        obj_CPAdditionObj_dataVec1_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataVec1_re_2 <= tmp_re_36;
          obj_CPAdditionObj_dataVec1_im_2 <= tmp_im_36;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp382
  assign tmp_re_37 = (tmp_271 == 1'b0 ? obj_CPAdditionObj_dataVec2_re_2 :
              obj_CPAdditionObj_dataVec1_re_2);
  assign tmp_im_37 = (tmp_271 == 1'b0 ? obj_CPAdditionObj_dataVec2_im_2 :
              obj_CPAdditionObj_dataVec1_im_2);



  assign tmp_re_38 = (obj_CPAdditionObj_sendOutput_7 == 1'b0 ? obj_CPAdditionObj_dataOutReg_re :
              tmp_re_37);
  assign tmp_im_38 = (obj_CPAdditionObj_sendOutput_7 == 1'b0 ? obj_CPAdditionObj_dataOutReg_im :
              tmp_im_37);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataOutReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataOutReg_re_1 <= 16'sb0000000000000000;
        obj_CPAdditionObj_dataOutReg_im_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataOutReg_re_1 <= tmp_re_38;
          obj_CPAdditionObj_dataOutReg_im_1 <= tmp_im_38;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_dataOut_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_dataOut_re <= 16'sb0000000000000000;
        obj_CPAdditionObj_dataOut_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_dataOut_re <= obj_CPAdditionObj_dataOutReg_re_1;
          obj_CPAdditionObj_dataOut_im <= obj_CPAdditionObj_dataOutReg_im_1;
        end
      end
    end



  // HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp377
  assign obj_CPAdditionObj_validOutReg = 1'b0;



  // HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp377
  assign obj_CPAdditionObj_validOutReg_1 = 1'b1;



  assign tmp_349 = (obj_CPAdditionObj_sendOutput_7 == 1'b0 ? obj_CPAdditionObj_validOutReg :
              obj_CPAdditionObj_validOutReg_1);



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_validOutReg_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_validOutReg_2 <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_validOutReg_2 <= tmp_349;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : obj_CPAdditionObj_validOut_reg_process
      if (reset == 1'b1) begin
        obj_CPAdditionObj_validOut <= 1'b0;
      end
      else begin
        if (enb_1_32_0) begin
          obj_CPAdditionObj_validOut <= obj_CPAdditionObj_validOutReg_2;
        end
      end
    end



  assign varargout_1_re_1 = obj_CPAdditionObj_dataOut_re;

  assign varargout_1_im_1 = obj_CPAdditionObj_dataOut_im;

  assign varargout_2_1 = obj_CPAdditionObj_validOut;

endmodule  // whdlOFDMTx_CPAddition

