
crypto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d70  080001e4  080001e4  000081e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000260  20000000  08009f54  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000b40  20000260  0800a1b8  00018260  2**3
                  ALLOC
  4 ._usrstack    00000100  20000da0  0800acf8  00018260  2**0
                  ALLOC
  5 .comment      00000070  00000000  00000000  00018260  2**0
                  CONTENTS, READONLY
  6 .ARM.attributes 00000031  00000000  00000000  000182d0  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000006b8  00000000  00000000  00018301  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001ba61  00000000  00000000  000189b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000066f0  00000000  00000000  0003441a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000770e  00000000  00000000  0003ab0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000044b0  00000000  00000000  00042218  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00007fce  00000000  00000000  000466c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000fc32  00000000  00000000  0004e696  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c28  00000000  00000000  0005e2c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <test2>:
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 80001e4:	4a05      	ldr	r2, [pc, #20]	; (80001fc <test2+0x18>)
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001e6:	4806      	ldr	r0, [pc, #24]	; (8000200 <test2+0x1c>)
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 80001e8:	6813      	ldr	r3, [r2, #0]
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001ea:	2102      	movs	r1, #2
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 80001ec:	3301      	adds	r3, #1
 80001ee:	6013      	str	r3, [r2, #0]
  if (i&1)
 80001f0:	07db      	lsls	r3, r3, #31
 80001f2:	d401      	bmi.n	80001f8 <test2+0x14>
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
  }
  else
  {
    GPIO_SetBits(GPIOB, GPIO_Pin_1);				// org
 80001f4:	f004 be28 	b.w	8004e48 <GPIO_SetBits>
{
	static int i= 0;
	i++;
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001f8:	f004 be28 	b.w	8004e4c <GPIO_ResetBits>
 80001fc:	20000260 	.word	0x20000260
 8000200:	40010c00 	.word	0x40010c00

08000204 <Test1>:
  Test1	- For pin toggle

*******************************************************************************/

void Test1 (void)
{
 8000204:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000206:	2008      	movs	r0, #8
  Test1	- For pin toggle

*******************************************************************************/

void Test1 (void)
{
 8000208:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800020a:	2101      	movs	r1, #1
 800020c:	f005 fa62 	bl	80056d4 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
 8000210:	2402      	movs	r4, #2
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000212:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000214:	2303      	movs	r3, #3
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000216:	4806      	ldr	r0, [pc, #24]	; (8000230 <Test1+0x2c>)
 8000218:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
 800021a:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800021e:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000222:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000226:	f004 fd91 	bl	8004d4c <GPIO_Init>
}
 800022a:	b002      	add	sp, #8
 800022c:	bd10      	pop	{r4, pc}
 800022e:	bf00      	nop
 8000230:	40010c00 	.word	0x40010c00

08000234 <DisableFirmwareDownloadPort>:
  DisableFirmwareDownloadPort

*******************************************************************************/

void DisableFirmwareDownloadPort (void)
{
 8000234:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);
 8000236:	2010      	movs	r0, #16
  DisableFirmwareDownloadPort

*******************************************************************************/

void DisableFirmwareDownloadPort (void)
{
 8000238:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);
 800023a:	2101      	movs	r1, #1
 800023c:	f005 fa4a 	bl	80056d4 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 8000240:	2204      	movs	r2, #4
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000242:	2303      	movs	r3, #3

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8000244:	2430      	movs	r4, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 8000246:	4806      	ldr	r0, [pc, #24]	; (8000260 <DisableFirmwareDownloadPort+0x2c>)
 8000248:	eb0d 0102 	add.w	r1, sp, r2

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 800024c:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 8000250:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000254:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 8000258:	f004 fd78 	bl	8004d4c <GPIO_Init>

}
 800025c:	b002      	add	sp, #8
 800025e:	bd10      	pop	{r4, pc}
 8000260:	40011000 	.word	0x40011000

08000264 <DisableSmartcardLED>:
	not installed

*******************************************************************************/

void DisableSmartcardLED (void)
{
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop

08000268 <EnableSmartcardLED>:


*******************************************************************************/

void EnableSmartcardLED (void)
{
 8000268:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);
 800026a:	2004      	movs	r0, #4


*******************************************************************************/

void EnableSmartcardLED (void)
{
 800026c:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);
 800026e:	2101      	movs	r1, #1
 8000270:	f005 fa30 	bl	80056d4 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
 8000274:	2480      	movs	r4, #128	; 0x80
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000276:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000278:	2303      	movs	r3, #3
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 800027a:	4806      	ldr	r0, [pc, #24]	; (8000294 <EnableSmartcardLED+0x2c>)
 800027c:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
 800027e:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000282:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000286:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 800028a:	f004 fd5f 	bl	8004d4c <GPIO_Init>

}
 800028e:	b002      	add	sp, #8
 8000290:	bd10      	pop	{r4, pc}
 8000292:	bf00      	nop
 8000294:	40010800 	.word	0x40010800

08000298 <EnableOATHLED>:


*******************************************************************************/

void EnableOATHLED (void)
{
 8000298:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);
 800029a:	2008      	movs	r0, #8


*******************************************************************************/

void EnableOATHLED (void)
{
 800029c:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);
 800029e:	2101      	movs	r1, #1
 80002a0:	f005 fa18 	bl	80056d4 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
 80002a4:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80002a6:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002a8:	2303      	movs	r3, #3
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002aa:	4806      	ldr	r0, [pc, #24]	; (80002c4 <EnableOATHLED+0x2c>)
 80002ac:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
 80002ae:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80002b2:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002b6:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002ba:	f004 fd47 	bl	8004d4c <GPIO_Init>

}
 80002be:	b002      	add	sp, #8
 80002c0:	bd10      	pop	{r4, pc}
 80002c2:	bf00      	nop
 80002c4:	40010c00 	.word	0x40010c00

080002c8 <EnableButton>:
  EnableButton

*******************************************************************************/

void EnableButton (void)
{
 80002c8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);
 80002ca:	2004      	movs	r0, #4
  EnableButton

*******************************************************************************/

void EnableButton (void)
{
 80002cc:	b082      	sub	sp, #8

  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);
 80002ce:	2101      	movs	r1, #1
 80002d0:	f005 fa00 	bl	80056d4 <RCC_APB2PeriphClockCmd>

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
 80002d4:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
 80002d6:	2248      	movs	r2, #72	; 0x48
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002d8:	2303      	movs	r3, #3
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002da:	4806      	ldr	r0, [pc, #24]	; (80002f4 <EnableButton+0x2c>)
 80002dc:	a901      	add	r1, sp, #4
  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
 80002de:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
 80002e2:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002e6:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002ea:	f004 fd2f 	bl	8004d4c <GPIO_Init>
}
 80002ee:	b002      	add	sp, #8
 80002f0:	bd10      	pop	{r4, pc}
 80002f2:	bf00      	nop
 80002f4:	40010800 	.word	0x40010800

080002f8 <EnableTimer2>:
  EnableTimer2

*******************************************************************************/

void EnableTimer2 (void)
{
 80002f8:	b510      	push	{r4, lr}


/* TIM2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80002fa:	2001      	movs	r0, #1
  EnableTimer2

*******************************************************************************/

void EnableTimer2 (void)
{
 80002fc:	b084      	sub	sp, #16


/* TIM2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80002fe:	4601      	mov	r1, r0
 8000300:	f005 f9f4 	bl	80056ec <RCC_APB1PeriphClockCmd>
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
 8000304:	2400      	movs	r4, #0

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
 8000306:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
 800030a:	2209      	movs	r2, #9
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800030c:	a901      	add	r1, sp, #4
 800030e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
 8000312:	f8ad 3004 	strh.w	r3, [sp, #4]
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
 8000316:	f8ad 2008 	strh.w	r2, [sp, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
 800031a:	f8ad 400a 	strh.w	r4, [sp, #10]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800031e:	f8ad 4006 	strh.w	r4, [sp, #6]

  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000322:	f005 fe11 	bl	8005f48 <TIM_TimeBaseInit>

/* TIM2 enable counter */
    TIM_Cmd(TIM2, ENABLE);
 8000326:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800032a:	2101      	movs	r1, #1
 800032c:	f006 f8d2 	bl	80064d4 <TIM_Cmd>

    /* Enable TIM2 Update interrupt */
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000330:	2101      	movs	r1, #1
 8000332:	460a      	mov	r2, r1
 8000334:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000338:	f006 f8ea 	bl	8006510 <TIM_ITConfig>

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 800033c:	221c      	movs	r2, #28
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800033e:	2301      	movs	r3, #1
    NVIC_Init(&NVIC_InitStructure);
 8000340:	4668      	mov	r0, sp

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000342:	f88d 4001 	strb.w	r4, [sp, #1]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000346:	f88d 4002 	strb.w	r4, [sp, #2]
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 800034a:	f88d 2000 	strb.w	r2, [sp]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800034e:	f88d 3003 	strb.w	r3, [sp, #3]
    NVIC_Init(&NVIC_InitStructure);
 8000352:	f002 fff5 	bl	8003340 <NVIC_Init>

}
 8000356:	b004      	add	sp, #16
 8000358:	bd10      	pop	{r4, pc}
 800035a:	bf00      	nop

0800035c <ReadButton>:
 ReadButton

*******************************************************************************/

uint8_t ReadButton(void){
return GPIO_ReadInputDataBit(BUTTON_PIN_PORT,BUTTON_PIN);
 800035c:	4801      	ldr	r0, [pc, #4]	; (8000364 <ReadButton+0x8>)
 800035e:	2101      	movs	r1, #1
 8000360:	f004 bd5e 	b.w	8004e20 <GPIO_ReadInputDataBit>
 8000364:	40010800 	.word	0x40010800

08000368 <SwitchSmartcardLED>:
*******************************************************************************/

void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 8000368:	2801      	cmp	r0, #1
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 800036a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800036e:	4803      	ldr	r0, [pc, #12]	; (800037c <SwitchSmartcardLED+0x14>)
*******************************************************************************/

void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 8000370:	d001      	beq.n	8000376 <SwitchSmartcardLED+0xe>
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
  }
  else
  {
    GPIO_SetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 8000372:	f004 bd69 	b.w	8004e48 <GPIO_SetBits>
void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 8000376:	f004 bd69 	b.w	8004e4c <GPIO_ResetBits>
 800037a:	bf00      	nop
 800037c:	40010800 	.word	0x40010800

08000380 <SwitchOATHLED>:
*******************************************************************************/

void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 8000380:	2801      	cmp	r0, #1
 8000382:	d003      	beq.n	800038c <SwitchOATHLED+0xc>
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
  }
  else
  {
    GPIO_ResetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 8000384:	4803      	ldr	r0, [pc, #12]	; (8000394 <SwitchOATHLED+0x14>)
 8000386:	2101      	movs	r1, #1
 8000388:	f004 bd60 	b.w	8004e4c <GPIO_ResetBits>
void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 800038c:	4601      	mov	r1, r0
 800038e:	4801      	ldr	r0, [pc, #4]	; (8000394 <SwitchOATHLED+0x14>)
 8000390:	f004 bd5a 	b.w	8004e48 <GPIO_SetBits>
 8000394:	40010c00 	.word	0x40010c00

08000398 <StartBlinkingOATHLED>:

}


void StartBlinkingOATHLED(uint8_t times){
blinkOATHLEDTimes+=times;
 8000398:	4b02      	ldr	r3, [pc, #8]	; (80003a4 <StartBlinkingOATHLED+0xc>)
 800039a:	781a      	ldrb	r2, [r3, #0]
 800039c:	4410      	add	r0, r2
 800039e:	7018      	strb	r0, [r3, #0]
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	20000270 	.word	0x20000270

080003a8 <Set_USBClock>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void Set_USBClock(void)
{
 80003a8:	b508      	push	{r3, lr}
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 80003aa:	2000      	movs	r0, #0
 80003ac:	f005 f902 	bl	80055b4 <RCC_USBCLKConfig>

  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
}
 80003b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);

  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 80003b4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80003b8:	2101      	movs	r1, #1
 80003ba:	f005 b997 	b.w	80056ec <RCC_APB1PeriphClockCmd>
 80003be:	bf00      	nop

080003c0 <Enter_LowPowerMode>:
*******************************************************************************/

void Enter_LowPowerMode(void)
{
  /* Set the device state to suspend */
  bDeviceState = SUSPENDED;
 80003c0:	4b01      	ldr	r3, [pc, #4]	; (80003c8 <Enter_LowPowerMode+0x8>)
 80003c2:	2203      	movs	r2, #3
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	4770      	bx	lr
 80003c8:	20000528 	.word	0x20000528

080003cc <Leave_LowPowerMode>:
void Leave_LowPowerMode(void)
{
  DEVICE_INFO *pInfo = Device_Info;

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
 80003cc:	4b05      	ldr	r3, [pc, #20]	; (80003e4 <Leave_LowPowerMode+0x18>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	7a9b      	ldrb	r3, [r3, #10]
 80003d2:	b91b      	cbnz	r3, 80003dc <Leave_LowPowerMode+0x10>
    /* Device configured */
    bDeviceState = CONFIGURED;
  }
  else
  {
    bDeviceState = ATTACHED;
 80003d4:	4b04      	ldr	r3, [pc, #16]	; (80003e8 <Leave_LowPowerMode+0x1c>)
 80003d6:	2201      	movs	r2, #1
 80003d8:	601a      	str	r2, [r3, #0]
 80003da:	4770      	bx	lr

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 80003dc:	4b02      	ldr	r3, [pc, #8]	; (80003e8 <Leave_LowPowerMode+0x1c>)
 80003de:	2205      	movs	r2, #5
 80003e0:	601a      	str	r2, [r3, #0]
 80003e2:	4770      	bx	lr
 80003e4:	20000908 	.word	0x20000908
 80003e8:	20000528 	.word	0x20000528

080003ec <USB_Interrupts_Config>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void USB_Interrupts_Config(void)
{
 80003ec:	b530      	push	{r4, r5, lr}
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80003ee:	f44f 60c0 	mov.w	r0, #1536	; 0x600
* Input          : None.
* Return         : None.
*******************************************************************************/

void USB_Interrupts_Config(void)
{
 80003f2:	b083      	sub	sp, #12
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80003f4:	f002 ff9a 	bl	800332c <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80003f8:	2401      	movs	r4, #1
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 80003fa:	a801      	add	r0, sp, #4
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 80003fc:	2314      	movs	r3, #20
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80003fe:	2500      	movs	r5, #0
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8000400:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000404:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000408:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800040c:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000410:	f002 ff96 	bl	8003340 <NVIC_Init>

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000414:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
 8000416:	2313      	movs	r3, #19
 8000418:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800041c:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000420:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000424:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000428:	f002 ff8a 	bl	8003340 <NVIC_Init>

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 800042c:	2331      	movs	r3, #49	; 0x31
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 800042e:	a801      	add	r0, sp, #4

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000430:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000434:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000438:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 800043c:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000440:	f002 ff7e 	bl	8003340 <NVIC_Init>
#endif /* USB_4BIT_SD_CARD_INTERFACE */

}
 8000444:	b003      	add	sp, #12
 8000446:	bd30      	pop	{r4, r5, pc}

08000448 <USB_Cable_Config>:
* Return         : Status
*******************************************************************************/

void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
 8000448:	b920      	cbnz	r0, 8000454 <USB_Cable_Config+0xc>
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
  }
  else
  {
    GPIO_ResetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 800044a:	4805      	ldr	r0, [pc, #20]	; (8000460 <USB_Cable_Config+0x18>)
 800044c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000450:	f004 bcfc 	b.w	8004e4c <GPIO_ResetBits>

void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 8000454:	4802      	ldr	r0, [pc, #8]	; (8000460 <USB_Cable_Config+0x18>)
 8000456:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800045a:	f004 bcf5 	b.w	8004e48 <GPIO_SetBits>
 800045e:	bf00      	nop
 8000460:	40010800 	.word	0x40010800

08000464 <HexToAscii>:

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000464:	2809      	cmp	r0, #9
	{
		return (nHex + '0');
 8000466:	bf94      	ite	ls
 8000468:	3030      	addls	r0, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800046a:	3037      	addhi	r0, #55	; 0x37
 800046c:	b2c0      	uxtb	r0, r0
}
 800046e:	4770      	bx	lr

08000470 <Get_SerialNum>:
*******************************************************************************/

__IO uint32_t cardSerial=0;;

void Get_SerialNum(void)
{
 8000470:	b570      	push	{r4, r5, r6, lr}
//  Device_Serial2 = 0;


//device id from smart card

getAID();
 8000472:	f001 fb19 	bl	8001aa8 <getAID>
uint8_t b0=getByteOfData(10);
 8000476:	200a      	movs	r0, #10
 8000478:	f001 fb42 	bl	8001b00 <getByteOfData>
 800047c:	4604      	mov	r4, r0
uint8_t b1=getByteOfData(11);
 800047e:	200b      	movs	r0, #11
 8000480:	f001 fb3e 	bl	8001b00 <getByteOfData>
 8000484:	4605      	mov	r5, r0
uint8_t b2=getByteOfData(12);
 8000486:	200c      	movs	r0, #12
 8000488:	f001 fb3a 	bl	8001b00 <getByteOfData>
 800048c:	4606      	mov	r6, r0
uint8_t b3=getByteOfData(13);
 800048e:	200d      	movs	r0, #13
 8000490:	f001 fb36 	bl	8001b00 <getByteOfData>


  Device_Serial0 = b3+(b2<<8)+(b1<<16)+(b0<<24);
 8000494:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 8000498:	eb00 4005 	add.w	r0, r0, r5, lsl #16

  cardSerial=Device_Serial0;
 800049c:	4b31      	ldr	r3, [pc, #196]	; (8000564 <Get_SerialNum+0xf4>)
uint8_t b1=getByteOfData(11);
uint8_t b2=getByteOfData(12);
uint8_t b3=getByteOfData(13);


  Device_Serial0 = b3+(b2<<8)+(b1<<16)+(b0<<24);
 800049e:	eb00 6004 	add.w	r0, r0, r4, lsl #24

  cardSerial=Device_Serial0;
 80004a2:	6058      	str	r0, [r3, #4]


SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
 80004a4:	2800      	cmp	r0, #0
 80004a6:	d05c      	beq.n	8000562 <Get_SerialNum+0xf2>
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 80004a8:	4b2f      	ldr	r3, [pc, #188]	; (8000568 <Get_SerialNum+0xf8>)
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
 80004aa:	0f01      	lsrs	r1, r0, #28
SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 80004ac:	2230      	movs	r2, #48	; 0x30

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80004ae:	2909      	cmp	r1, #9
	{
		return (nHex + '0');
 80004b0:	bf98      	it	ls
 80004b2:	1889      	addls	r1, r1, r2
SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 80004b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    SerialString[46] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0F000000) >> 24));
 80004b8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    SerialString[44] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x00F00000) >> 20));
 80004bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    SerialString[42] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x000F0000) >> 16));
 80004c0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    SerialString[40] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0000F000) >> 12));
 80004c4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    SerialString[38] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x00000F00) >>  8));
 80004c8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    SerialString[36] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x000000F0) >>  4));
 80004cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    SerialString[34] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0000000F) >>  0));
 80004d0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

    SerialString[32] = HexToAscii ((uint8_t) ((Device_Serial1 & 0xF0000000) >> 28));
 80004d4:	f883 2020 	strb.w	r2, [r3, #32]
    SerialString[30] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0F000000) >> 24));
 80004d8:	779a      	strb	r2, [r3, #30]
    SerialString[28] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00F00000) >> 20));
 80004da:	771a      	strb	r2, [r3, #28]
    SerialString[26] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000F0000) >> 16));
 80004dc:	769a      	strb	r2, [r3, #26]
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
 80004de:	761a      	strb	r2, [r3, #24]
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
 80004e0:	759a      	strb	r2, [r3, #22]
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
 80004e2:	751a      	strb	r2, [r3, #20]
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));
 80004e4:	749a      	strb	r2, [r3, #18]

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
 80004e6:	f3c0 6203 	ubfx	r2, r0, #24, #4
{
	if (10 > nHex)
	{
		return (nHex + '0');
	}
	return (nHex + 'A' - 10);
 80004ea:	bf88      	it	hi
 80004ec:	3137      	addhi	r1, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80004ee:	2a09      	cmp	r2, #9
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
 80004f0:	7099      	strb	r1, [r3, #2]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 80004f2:	bf94      	ite	ls
 80004f4:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 80004f8:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
 80004fc:	f3c0 5203 	ubfx	r2, r0, #20, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000500:	2a09      	cmp	r2, #9
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
 8000502:	7119      	strb	r1, [r3, #4]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000504:	bf94      	ite	ls
 8000506:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800050a:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
 800050e:	f3c0 4203 	ubfx	r2, r0, #16, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000512:	2a09      	cmp	r2, #9
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
 8000514:	7199      	strb	r1, [r3, #6]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000516:	bf94      	ite	ls
 8000518:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800051c:	f102 0137 	addhi.w	r1, r2, #55	; 0x37

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
 8000520:	f3c0 3203 	ubfx	r2, r0, #12, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000524:	2a09      	cmp	r2, #9
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
 8000526:	7219      	strb	r1, [r3, #8]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000528:	bf94      	ite	ls
 800052a:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800052e:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
 8000532:	f3c0 2203 	ubfx	r2, r0, #8, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000536:	2a09      	cmp	r2, #9

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
 8000538:	7299      	strb	r1, [r3, #10]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 800053a:	bf94      	ite	ls
 800053c:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000540:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 8000544:	f3c0 1203 	ubfx	r2, r0, #4, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000548:	2a09      	cmp	r2, #9
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 800054a:	f000 000f 	and.w	r0, r0, #15

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 800054e:	bf94      	ite	ls
 8000550:	3230      	addls	r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000552:	3237      	addhi	r2, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000554:	2809      	cmp	r0, #9
	{
		return (nHex + '0');
 8000556:	bf94      	ite	ls
 8000558:	3030      	addls	r0, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800055a:	3037      	addhi	r0, #55	; 0x37
    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
 800055c:	7319      	strb	r1, [r3, #12]
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 800055e:	739a      	strb	r2, [r3, #14]
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 8000560:	7418      	strb	r0, [r3, #16]
 8000562:	bd70      	pop	{r4, r5, r6, pc}
 8000564:	20000270 	.word	0x20000270
 8000568:	200000b0 	.word	0x200000b0

0800056c <RCC_Config>:
*******************************************************************************/
void RCC_Config(void)
{
 /* Setup the microcontroller system. Initialize the Embedded Flash Interface,
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 800056c:	f002 bdf4 	b.w	8003158 <SystemInit>

08000570 <MAL_Config>:
{
 // MAL_Init();

#ifdef USB_4BIT_SD_CARD_INTERFACE
  /* Enable the FSMC Clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_FSMC, ENABLE);
 8000570:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000574:	2101      	movs	r1, #1
 8000576:	f005 b8a1 	b.w	80056bc <RCC_AHBPeriphClockCmd>
 800057a:	bf00      	nop

0800057c <USB_Disconnect_Config>:
* Description    : Disconnect pin configuration
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Disconnect_Config(void)
{
 800057c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 800057e:	2004      	movs	r0, #4
* Description    : Disconnect pin configuration
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Disconnect_Config(void)
{
 8000580:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 8000582:	2101      	movs	r1, #1
 8000584:	f005 f8a6 	bl	80056d4 <RCC_APB2PeriphClockCmd>

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
 8000588:	f44f 6480 	mov.w	r4, #1024	; 0x400
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800058c:	2203      	movs	r2, #3
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800058e:	2310      	movs	r3, #16

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 8000590:	a901      	add	r1, sp, #4
 8000592:	4807      	ldr	r0, [pc, #28]	; (80005b0 <USB_Disconnect_Config+0x34>)
  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000594:	f88d 2006 	strb.w	r2, [sp, #6]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000598:	f88d 3007 	strb.w	r3, [sp, #7]

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
 800059c:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 80005a0:	f004 fbd4 	bl	8004d4c <GPIO_Init>

  USB_Cable_Config(DISABLE);
 80005a4:	2000      	movs	r0, #0
 80005a6:	f7ff ff4f 	bl	8000448 <USB_Cable_Config>

}
 80005aa:	b002      	add	sp, #8
 80005ac:	bd10      	pop	{r4, pc}
 80005ae:	bf00      	nop
 80005b0:	40010800 	.word	0x40010800

080005b4 <Set_System>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void Set_System(void)
{
 80005b4:	b508      	push	{r3, lr}
*******************************************************************************/
void RCC_Config(void)
{
 /* Setup the microcontroller system. Initialize the Embedded Flash Interface,
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 80005b6:	f002 fdcf 	bl	8003158 <SystemInit>
{
/* RCC configuration */
  RCC_Config();

/* Enable and GPIOD clock */
  USB_Disconnect_Config();
 80005ba:	f7ff ffdf 	bl	800057c <USB_Disconnect_Config>

/* Disable firmware download port */
 	DisableFirmwareDownloadPort ();
 80005be:	f7ff fe39 	bl	8000234 <DisableFirmwareDownloadPort>

EnableSmartcardLED ();
 80005c2:	f7ff fe51 	bl	8000268 <EnableSmartcardLED>
EnableOATHLED ();
 80005c6:	f7ff fe67 	bl	8000298 <EnableOATHLED>

/*Enable CRC calculator*/
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_CRC, ENABLE);
 80005ca:	2040      	movs	r0, #64	; 0x40
 80005cc:	2101      	movs	r1, #1
 80005ce:	f005 f875 	bl	80056bc <RCC_AHBPeriphClockCmd>

/*Enable Timer 2 */
 EnableTimer2();
 80005d2:	f7ff fe91 	bl	80002f8 <EnableTimer2>

/* Enable button */
	EnableButton();
 80005d6:	f7ff fe77 	bl	80002c8 <EnableButton>

/* MAL configuration */
	CCID_Init();	// set CCID default values

}
 80005da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

/* Enable button */
	EnableButton();

/* MAL configuration */
	CCID_Init();	// set CCID default values
 80005de:	f000 b829 	b.w	8000634 <CCID_Init>
 80005e2:	bf00      	nop

080005e4 <getu16>:
#include "platform_config.h"


uint16_t getu16(uint8_t *array){

uint16_t result=array[0]+(array[1]<<8);
 80005e4:	7842      	ldrb	r2, [r0, #1]
 80005e6:	7803      	ldrb	r3, [r0, #0]
 80005e8:	eb03 2002 	add.w	r0, r3, r2, lsl #8

return result;
}
 80005ec:	b280      	uxth	r0, r0
 80005ee:	4770      	bx	lr

080005f0 <getu32>:


uint32_t getu32(uint8_t *array){
 80005f0:	2300      	movs	r3, #0
uint32_t result=0;
 80005f2:	461a      	mov	r2, r3
 80005f4:	18c1      	adds	r1, r0, r3
int8_t i=0; 


for(i=3;i>=0;i--){
result<<=8;
result+=array[i];
 80005f6:	78c9      	ldrb	r1, [r1, #3]
 80005f8:	3b01      	subs	r3, #1
 80005fa:	eb01 2202 	add.w	r2, r1, r2, lsl #8
uint32_t getu32(uint8_t *array){
uint32_t result=0;
int8_t i=0; 


for(i=3;i>=0;i--){
 80005fe:	1d19      	adds	r1, r3, #4
 8000600:	d1f8      	bne.n	80005f4 <getu32+0x4>
result<<=8;
result+=array[i];
}

return result;
}
 8000602:	4610      	mov	r0, r2
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <getu64>:

uint64_t getu64(uint8_t *array){
 8000608:	b4f0      	push	{r4, r5, r6, r7}
uint64_t result=0;
 800060a:	2100      	movs	r1, #0
}

return result;
}

uint64_t getu64(uint8_t *array){
 800060c:	4607      	mov	r7, r0
 800060e:	2600      	movs	r6, #0
uint64_t result=0;
 8000610:	2000      	movs	r0, #0
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 8000612:	020b      	lsls	r3, r1, #8
 8000614:	19b9      	adds	r1, r7, r6
result+=array[i];
 8000616:	79cc      	ldrb	r4, [r1, #7]
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 8000618:	0202      	lsls	r2, r0, #8
 800061a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800061e:	3e01      	subs	r6, #1
result+=array[i];
 8000620:	18a0      	adds	r0, r4, r2
 8000622:	f04f 0500 	mov.w	r5, #0
 8000626:	eb45 0103 	adc.w	r1, r5, r3
uint64_t getu64(uint8_t *array){
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
 800062a:	f116 0f08 	cmn.w	r6, #8
 800062e:	d1f0      	bne.n	8000612 <getu64+0xa>
result<<=8;
result+=array[i];
}

return result;
 8000630:	bcf0      	pop	{r4, r5, r6, r7}
 8000632:	4770      	bx	lr

08000634 <CCID_Init>:
/*                                                                      */
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
 8000634:	b430      	push	{r4, r5}
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
 8000636:	4806      	ldr	r0, [pc, #24]	; (8000650 <CCID_Init+0x1c>)

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
 8000638:	4d06      	ldr	r5, [pc, #24]	; (8000654 <CCID_Init+0x20>)
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 800063a:	2300      	movs	r3, #0
 800063c:	4c06      	ldr	r4, [pc, #24]	; (8000658 <CCID_Init+0x24>)
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 800063e:	4a07      	ldr	r2, [pc, #28]	; (800065c <CCID_Init+0x28>)
 8000640:	4907      	ldr	r1, [pc, #28]	; (8000660 <CCID_Init+0x2c>)
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
 8000642:	702b      	strb	r3, [r5, #0]
	CrdFlags          = 0x00;
 8000644:	7003      	strb	r3, [r0, #0]
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 8000646:	7023      	strb	r3, [r4, #0]
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 8000648:	6011      	str	r1, [r2, #0]
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
}
 800064a:	bc30      	pop	{r4, r5}
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	200006f9 	.word	0x200006f9
 8000654:	20000590 	.word	0x20000590
 8000658:	200006f5 	.word	0x200006f5
 800065c:	20000280 	.word	0x20000280
 8000660:	20000594 	.word	0x20000594

08000664 <CCID_Init_IT>:
/*                                                                      */
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Init_IT(void)
{
 8000664:	b538      	push	{r3, r4, r5, lr}

	pUsbMessageBuffer 	= UsbMessageBuffer;
 8000666:	4a0a      	ldr	r2, [pc, #40]	; (8000690 <CCID_Init_IT+0x2c>)
 8000668:	4d0a      	ldr	r5, [pc, #40]	; (8000694 <CCID_Init_IT+0x30>)
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 800066a:	7910      	ldrb	r0, [r2, #4]

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 800066c:	4c0a      	ldr	r4, [pc, #40]	; (8000698 <CCID_Init_IT+0x34>)
	UsbMessageFlags 		= 0x00;
 800066e:	490b      	ldr	r1, [pc, #44]	; (800069c <CCID_Init_IT+0x38>)

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 8000670:	2300      	movs	r3, #0
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 8000672:	2801      	cmp	r0, #1
/************************************************************************/

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
 8000674:	6015      	str	r5, [r2, #0]
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 8000676:	7023      	strb	r3, [r4, #0]
	UsbMessageFlags 		= 0x00;
 8000678:	700b      	strb	r3, [r1, #0]
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 800067a:	d103      	bne.n	8000684 <CCID_Init_IT+0x20>
	{
		Set_bSlotChangedFlag;
 800067c:	780b      	ldrb	r3, [r1, #0]
 800067e:	f043 0308 	orr.w	r3, r3, #8
 8000682:	700b      	strb	r3, [r1, #0]
	}
	
	/* Switch off CardVcc   */
	CRD_VccOff_IT();
 8000684:	f000 fcb8 	bl	8000ff8 <CRD_VccOff_IT>
	
	CrdFlags = 0x00;
 8000688:	4b05      	ldr	r3, [pc, #20]	; (80006a0 <CCID_Init_IT+0x3c>)
 800068a:	2200      	movs	r2, #0
 800068c:	701a      	strb	r2, [r3, #0]
 800068e:	bd38      	pop	{r3, r4, r5, pc}
 8000690:	20000280 	.word	0x20000280
 8000694:	20000594 	.word	0x20000594
 8000698:	200006f5 	.word	0x200006f5
 800069c:	20000590 	.word	0x20000590
 80006a0:	200006f9 	.word	0x200006f9

080006a4 <CCID_Suspend_IT>:
/*                                                                      */
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
 80006a4:	b538      	push	{r3, r4, r5, lr}
	pUsbMessageBuffer = UsbMessageBuffer;
 80006a6:	4a0a      	ldr	r2, [pc, #40]	; (80006d0 <CCID_Suspend_IT+0x2c>)
 80006a8:	4d0a      	ldr	r5, [pc, #40]	; (80006d4 <CCID_Suspend_IT+0x30>)
	BulkStatus = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 80006aa:	7910      	ldrb	r0, [r2, #4]
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 80006ac:	4c0a      	ldr	r4, [pc, #40]	; (80006d8 <CCID_Suspend_IT+0x34>)
	UsbMessageFlags = 0x00;
 80006ae:	490b      	ldr	r1, [pc, #44]	; (80006dc <CCID_Suspend_IT+0x38>)
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 80006b0:	2300      	movs	r3, #0
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 80006b2:	2801      	cmp	r0, #1
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 80006b4:	6015      	str	r5, [r2, #0]
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 80006b6:	7023      	strb	r3, [r4, #0]
	UsbMessageFlags = 0x00;
 80006b8:	700b      	strb	r3, [r1, #0]
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 80006ba:	d103      	bne.n	80006c4 <CCID_Suspend_IT+0x20>
	{
		Set_bSlotChangedFlag;
 80006bc:	780b      	ldrb	r3, [r1, #0]
 80006be:	f043 0308 	orr.w	r3, r3, #8
 80006c2:	700b      	strb	r3, [r1, #0]
	}
	
	/* Switch off CardVcc   */
	CRD_VccOff_IT();
 80006c4:	f000 fc98 	bl	8000ff8 <CRD_VccOff_IT>
	
	CrdFlags = 0x00;
 80006c8:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <CCID_Suspend_IT+0x3c>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	701a      	strb	r2, [r3, #0]
 80006ce:	bd38      	pop	{r3, r4, r5, pc}
 80006d0:	20000280 	.word	0x20000280
 80006d4:	20000594 	.word	0x20000594
 80006d8:	200006f5 	.word	0x200006f5
 80006dc:	20000590 	.word	0x20000590
 80006e0:	200006f9 	.word	0x200006f9

080006e4 <CCID_Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 80006e4:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void CCID_Bot_Abort(uint8_t Direction)
{
 80006e6:	b510      	push	{r4, lr}
 80006e8:	4604      	mov	r4, r0
  switch (Direction)
 80006ea:	d013      	beq.n	8000714 <CCID_Bot_Abort+0x30>
 80006ec:	d30c      	bcc.n	8000708 <CCID_Bot_Abort+0x24>
 80006ee:	2802      	cmp	r0, #2
 80006f0:	d109      	bne.n	8000706 <CCID_Bot_Abort+0x22>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 80006f2:	2110      	movs	r1, #16
 80006f4:	f007 fa94 	bl	8007c20 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 80006f8:	4620      	mov	r0, r4
 80006fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 80006fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8000702:	f007 baa3 	b.w	8007c4c <SetEPRxStatus>
 8000706:	bd10      	pop	{r4, pc}
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 8000708:	2002      	movs	r0, #2
 800070a:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800070c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 8000710:	f007 ba86 	b.w	8007c20 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8000714:	2002      	movs	r0, #2
 8000716:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800071a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800071e:	f007 ba95 	b.w	8007c4c <SetEPRxStatus>
 8000722:	bf00      	nop

08000724 <CCID_Storage_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
 8000724:	b510      	push	{r4, lr}
  Data_Len = GetEPRxCount(ENDP2);
 8000726:	2002      	movs	r0, #2
 8000728:	f007 fc5a 	bl	8007fe0 <GetEPRxCount>
 800072c:	4c04      	ldr	r4, [pc, #16]	; (8000740 <CCID_Storage_Out+0x1c>)
 800072e:	4603      	mov	r3, r0

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 8000730:	4602      	mov	r2, r0
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);
 8000732:	8023      	strh	r3, [r4, #0]

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 8000734:	4803      	ldr	r0, [pc, #12]	; (8000744 <CCID_Storage_Out+0x20>)
 8000736:	21d8      	movs	r1, #216	; 0xd8
      break;

    default:
      break;
  }
}
 8000738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 800073c:	f007 ba00 	b.w	8007b40 <PMAToUserBufferCopy>
 8000740:	20000d40 	.word	0x20000d40
 8000744:	20000d5c 	.word	0x20000d5c

08000748 <CCID_BulkOutMessage>:
/*    save this message in UsbMessageBuffer.                            */
/************************************************************************/
static int UsbDataLength = 0;

void CCID_BulkOutMessage (void)
{
 8000748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 800074a:	4d49      	ldr	r5, [pc, #292]	; (8000870 <CCID_BulkOutMessage+0x128>)
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 800074c:	4c49      	ldr	r4, [pc, #292]	; (8000874 <CCID_BulkOutMessage+0x12c>)

void CCID_BulkOutMessage (void)
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 800074e:	782b      	ldrb	r3, [r5, #0]
 8000750:	b913      	cbnz	r3, 8000758 <CCID_BulkOutMessage+0x10>
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 8000752:	4a49      	ldr	r2, [pc, #292]	; (8000878 <CCID_BulkOutMessage+0x130>)
		UsbDataLength     = 0;
 8000754:	60a3      	str	r3, [r4, #8]
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 8000756:	6022      	str	r2, [r4, #0]
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
 8000758:	2002      	movs	r0, #2
 800075a:	f007 fc41 	bl	8007fe0 <GetEPRxCount>
 800075e:	b2c6      	uxtb	r6, r0
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 8000760:	4632      	mov	r2, r6
 8000762:	6820      	ldr	r0, [r4, #0]
 8000764:	21d8      	movs	r1, #216	; 0xd8
 8000766:	f007 f9eb 	bl	8007b40 <PMAToUserBufferCopy>

	UsbDataLength     += cnt;
 800076a:	68a3      	ldr	r3, [r4, #8]
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 800076c:	6822      	ldr	r2, [r4, #0]


/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 800076e:	7829      	ldrb	r1, [r5, #0]

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
 8000770:	4433      	add	r3, r6
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 8000772:	4432      	add	r2, r6

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
 8000774:	60a3      	str	r3, [r4, #8]
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 8000776:	6022      	str	r2, [r4, #0]
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 8000778:	483e      	ldr	r0, [pc, #248]	; (8000874 <CCID_BulkOutMessage+0x12c>)
	UsbDataLength     += cnt;
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer


/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 800077a:	b169      	cbz	r1, 8000798 <CCID_BulkOutMessage+0x50>
 800077c:	68c2      	ldr	r2, [r0, #12]
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 800077e:	1b96      	subs	r6, r2, r6

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000780:	2e00      	cmp	r6, #0
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 8000782:	60e6      	str	r6, [r4, #12]

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000784:	dd1b      	ble.n	80007be <CCID_BulkOutMessage+0x76>
	{	
		BulkStatus = RECEIVE_OTHER_INIT;
 8000786:	2302      	movs	r3, #2
 8000788:	702b      	strb	r3, [r5, #0]


	switch(BulkStatus)
	{	
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
 800078a:	2002      	movs	r0, #2
 800078c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
		default:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	}
}
 8000790:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}


	switch(BulkStatus)
	{	
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
 8000794:	f007 ba5a 	b.w	8007c4c <SetEPRxStatus>
/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
 8000798:	4a37      	ldr	r2, [pc, #220]	; (8000878 <CCID_BulkOutMessage+0x130>)
 800079a:	7851      	ldrb	r1, [r2, #1]
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 800079c:	f892 c002 	ldrb.w	ip, [r2, #2]
/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
 80007a0:	310a      	adds	r1, #10
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 80007a2:	78d7      	ldrb	r7, [r2, #3]
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 80007a4:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 80007a8:	60c1      	str	r1, [r0, #12]

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 80007aa:	b19f      	cbz	r7, 80007d4 <CCID_BulkOutMessage+0x8c>
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 80007ac:	460a      	mov	r2, r1
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 80007ae:	1b96      	subs	r6, r2, r6
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
 80007b0:	4f32      	ldr	r7, [pc, #200]	; (800087c <CCID_BulkOutMessage+0x134>)
/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
 80007b2:	2004      	movs	r0, #4
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet

/* Set transfer state  */
	if(UsbMessageLength > 0)
 80007b4:	2e00      	cmp	r6, #0
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
 80007b6:	6027      	str	r7, [r4, #0]
/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
 80007b8:	7028      	strb	r0, [r5, #0]
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 80007ba:	60e6      	str	r6, [r4, #12]

/* Set transfer state  */
	if(UsbMessageLength > 0)
 80007bc:	dce3      	bgt.n	8000786 <CCID_BulkOutMessage+0x3e>
	{	
		BulkStatus = RECEIVE_OTHER_INIT;
	}

	if(UsbMessageLength == 0)
 80007be:	d111      	bne.n	80007e4 <CCID_BulkOutMessage+0x9c>
	{
		BulkStatus = RECEIVE_FINISHED;
 80007c0:	2307      	movs	r3, #7
 80007c2:	702b      	strb	r3, [r5, #0]
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
 80007c4:	4b2e      	ldr	r3, [pc, #184]	; (8000880 <CCID_BulkOutMessage+0x138>)
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
 80007c6:	2100      	movs	r1, #0
			Set_bBulkOutCompleteFlag;
 80007c8:	781a      	ldrb	r2, [r3, #0]
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
 80007ca:	60a1      	str	r1, [r4, #8]
			Set_bBulkOutCompleteFlag;
 80007cc:	f042 0201 	orr.w	r2, r2, #1
 80007d0:	701a      	strb	r2, [r3, #0]
 80007d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 80007d4:	7912      	ldrb	r2, [r2, #4]
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d1e8      	bne.n	80007ac <CCID_BulkOutMessage+0x64>
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
 80007da:	f5b1 7f8d 	cmp.w	r1, #282	; 0x11a
 80007de:	dae5      	bge.n	80007ac <CCID_BulkOutMessage+0x64>
 80007e0:	460a      	mov	r2, r1
 80007e2:	e7cc      	b.n	800077e <CCID_BulkOutMessage+0x36>
	if(UsbMessageLength == 0)
	{
		BulkStatus = RECEIVE_FINISHED;
	}

	if(UsbMessageLength < 0)
 80007e4:	da08      	bge.n	80007f8 <CCID_BulkOutMessage+0xb0>
	{
		BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
 80007e6:	2306      	movs	r3, #6
 80007e8:	702b      	strb	r3, [r5, #0]
				}
			}
			break;
	
		case RECEIVE_TOOLONGMESSAGE_FINISHED:
			UsbMessageBuffer[OFFSET_DWLENGTH]   = 0xFF;
 80007ea:	4b23      	ldr	r3, [pc, #140]	; (8000878 <CCID_BulkOutMessage+0x130>)
 80007ec:	22ff      	movs	r2, #255	; 0xff
 80007ee:	705a      	strb	r2, [r3, #1]
			UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0xFF;
 80007f0:	709a      	strb	r2, [r3, #2]
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
 80007f2:	70da      	strb	r2, [r3, #3]
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;
 80007f4:	711a      	strb	r2, [r3, #4]
 80007f6:	e7e5      	b.n	80007c4 <CCID_BulkOutMessage+0x7c>
	{
		BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
	}


	switch(BulkStatus)
 80007f8:	782a      	ldrb	r2, [r5, #0]
 80007fa:	1e91      	subs	r1, r2, #2
 80007fc:	2905      	cmp	r1, #5
 80007fe:	d8e1      	bhi.n	80007c4 <CCID_BulkOutMessage+0x7c>
 8000800:	a001      	add	r0, pc, #4	; (adr r0, 8000808 <CCID_BulkOutMessage+0xc0>)
 8000802:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8000806:	bf00      	nop
 8000808:	0800078b 	.word	0x0800078b
 800080c:	08000821 	.word	0x08000821
 8000810:	0800084b 	.word	0x0800084b
 8000814:	08000821 	.word	0x08000821
 8000818:	080007eb 	.word	0x080007eb
 800081c:	080007c5 	.word	0x080007c5
			BulkStatus = RECEIVE_UNCORRECTLENGTH_END;
			break;
	
		case RECEIVE_OTHER_END:
		case RECEIVE_UNCORRECTLENGTH_END:
			if(UsbDataLength == 0)
 8000820:	b9b3      	cbnz	r3, 8000850 <CCID_BulkOutMessage+0x108>
			{
				if (BulkStatus == RECEIVE_OTHER_END)
 8000822:	2a03      	cmp	r2, #3
				{	
					BulkStatus = RECEIVE_FINISHED;	
 8000824:	bf0c      	ite	eq
 8000826:	2207      	moveq	r2, #7
				}
				else
				{	
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
 8000828:	2206      	movne	r2, #6
 800082a:	702a      	strb	r2, [r5, #0]
				}
			}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
 800082c:	1af6      	subs	r6, r6, r3
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
 800082e:	2e00      	cmp	r6, #0
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
				}
			}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
 8000830:	60e6      	str	r6, [r4, #12]
 8000832:	4910      	ldr	r1, [pc, #64]	; (8000874 <CCID_BulkOutMessage+0x12c>)
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
 8000834:	dd0f      	ble.n	8000856 <CCID_BulkOutMessage+0x10e>
 8000836:	782a      	ldrb	r2, [r5, #0]
 8000838:	480d      	ldr	r0, [pc, #52]	; (8000870 <CCID_BulkOutMessage+0x128>)
 800083a:	2a03      	cmp	r2, #3
 800083c:	d1c9      	bne.n	80007d2 <CCID_BulkOutMessage+0x8a>
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 800083e:	680a      	ldr	r2, [r1, #0]
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
 8000840:	2402      	movs	r4, #2
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 8000842:	4413      	add	r3, r2
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
 8000844:	7004      	strb	r4, [r0, #0]
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 8000846:	600b      	str	r3, [r1, #0]
 8000848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
			break;
	
		case RECEIVE_UNCORRECTLENGTH_INIT:
			BulkStatus = RECEIVE_UNCORRECTLENGTH_END;
 800084a:	2305      	movs	r3, #5
 800084c:	702b      	strb	r3, [r5, #0]
			break;
 800084e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				else
				{	
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
				}
			}
			if(UsbDataLength != 0xFF)
 8000850:	2bff      	cmp	r3, #255	; 0xff
 8000852:	d1eb      	bne.n	800082c <CCID_BulkOutMessage+0xe4>
 8000854:	e7bd      	b.n	80007d2 <CCID_BulkOutMessage+0x8a>
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
				}// Jeffery Lee 2002/12/05 <+> <1>
				if(UsbMessageLength == 0)
 8000856:	d107      	bne.n	8000868 <CCID_BulkOutMessage+0x120>
				{
					if(BulkStatus == RECEIVE_OTHER_END)
 8000858:	782a      	ldrb	r2, [r5, #0]
 800085a:	4b05      	ldr	r3, [pc, #20]	; (8000870 <CCID_BulkOutMessage+0x128>)
 800085c:	2a03      	cmp	r2, #3
					{	
						BulkStatus = RECEIVE_FINISHED;	
 800085e:	bf0c      	ite	eq
 8000860:	2207      	moveq	r2, #7
					}
					else
					{	
						BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
 8000862:	2206      	movne	r2, #6
 8000864:	701a      	strb	r2, [r3, #0]
 8000866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					}
				}

				if(UsbMessageLength < 0)
 8000868:	dab3      	bge.n	80007d2 <CCID_BulkOutMessage+0x8a>
				{
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
 800086a:	2306      	movs	r3, #6
 800086c:	702b      	strb	r3, [r5, #0]
 800086e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000870:	200006f5 	.word	0x200006f5
 8000874:	20000280 	.word	0x20000280
 8000878:	20000594 	.word	0x20000594
 800087c:	2000059e 	.word	0x2000059e
 8000880:	20000590 	.word	0x20000590

08000884 <CCID_BulkInMessage>:
/*  Transmit the CCID message by the Bulk In Endpoint 2.								*/
/*    this message was in UsbMessageBuffer.															*/
/************************************************************************/

unsigned char CCID_BulkInMessage (void)
{
 8000884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(BulkStatus)
 8000886:	4c38      	ldr	r4, [pc, #224]	; (8000968 <CCID_BulkInMessage+0xe4>)
 8000888:	7820      	ldrb	r0, [r4, #0]
 800088a:	2809      	cmp	r0, #9
 800088c:	d034      	beq.n	80008f8 <CCID_BulkInMessage+0x74>
 800088e:	280a      	cmp	r0, #10
 8000890:	d021      	beq.n	80008d6 <CCID_BulkInMessage+0x52>
 8000892:	2808      	cmp	r0, #8
 8000894:	d000      	beq.n	8000898 <CCID_BulkInMessage+0x14>
		default:
			break;
	}

	return (BulkStatus);
}
 8000896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);
 8000898:	4834      	ldr	r0, [pc, #208]	; (800096c <CCID_BulkInMessage+0xe8>)

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 800089a:	4d35      	ldr	r5, [pc, #212]	; (8000970 <CCID_BulkInMessage+0xec>)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);
 800089c:	7882      	ldrb	r2, [r0, #2]
 800089e:	7843      	ldrb	r3, [r0, #1]
 80008a0:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 80008a4:	320a      	adds	r2, #10
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
 80008a6:	f5b2 7f97 	cmp.w	r2, #302	; 0x12e
 80008aa:	dd4e      	ble.n	800094a <CCID_BulkInMessage+0xc6>
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 80008ac:	f44f 7397 	mov.w	r3, #302	; 0x12e
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
 80008b0:	6028      	str	r0, [r5, #0]
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 80008b2:	60eb      	str	r3, [r5, #12]
			pUsbMessageBuffer = UsbMessageBuffer;
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 80008b4:	482d      	ldr	r0, [pc, #180]	; (800096c <CCID_BulkInMessage+0xe8>)
 80008b6:	f44f 718c 	mov.w	r1, #280	; 0x118
 80008ba:	2240      	movs	r2, #64	; 0x40
 80008bc:	f007 f922 	bl	8007b04 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80008c0:	682a      	ldr	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80008c2:	68eb      	ldr	r3, [r5, #12]
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80008c4:	3240      	adds	r2, #64	; 0x40
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80008c6:	3b40      	subs	r3, #64	; 0x40
				BulkStatus         = TRANSMIT_OTHER;
 80008c8:	2609      	movs	r6, #9
		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 80008ca:	2002      	movs	r0, #2
 80008cc:	2140      	movs	r1, #64	; 0x40
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80008ce:	602a      	str	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80008d0:	60eb      	str	r3, [r5, #12]
				BulkStatus         = TRANSMIT_OTHER;
 80008d2:	7026      	strb	r6, [r4, #0]
 80008d4:	e022      	b.n	800091c <CCID_BulkInMessage+0x98>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 80008d6:	4b27      	ldr	r3, [pc, #156]	; (8000974 <CCID_BulkInMessage+0xf0>)
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
 80008d8:	4d27      	ldr	r5, [pc, #156]	; (8000978 <CCID_BulkInMessage+0xf4>)
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 80008da:	781f      	ldrb	r7, [r3, #0]
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
 80008dc:	2200      	movs	r2, #0
    	Bot_State        = BOT_DATA_IN_LAST;
 80008de:	2603      	movs	r6, #3
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 80008e0:	f047 0702 	orr.w	r7, r7, #2
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 80008e4:	2002      	movs	r0, #2
 80008e6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 80008ea:	701f      	strb	r7, [r3, #0]
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
 80008ec:	702e      	strb	r6, [r5, #0]
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
 80008ee:	7022      	strb	r2, [r4, #0]
    	Bot_State        = BOT_DATA_IN_LAST;
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 80008f0:	f007 f9ac 	bl	8007c4c <SetEPRxStatus>
 80008f4:	7820      	ldrb	r0, [r4, #0]
		default:
			break;
	}

	return (BulkStatus);
}
 80008f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			}
			break;
	
		case TRANSMIT_OTHER:
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 80008f8:	4d1d      	ldr	r5, [pc, #116]	; (8000970 <CCID_BulkInMessage+0xec>)
 80008fa:	68ea      	ldr	r2, [r5, #12]
 80008fc:	2a3f      	cmp	r2, #63	; 0x3f
 80008fe:	dc15      	bgt.n	800092c <CCID_BulkInMessage+0xa8>
		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
 8000900:	b292      	uxth	r2, r2
 8000902:	6828      	ldr	r0, [r5, #0]
 8000904:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000908:	f007 f8fc 	bl	8007b04 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += UsbMessageLength;
 800090c:	68eb      	ldr	r3, [r5, #12]
 800090e:	682a      	ldr	r2, [r5, #0]
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 8000910:	b299      	uxth	r1, r3
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
				BulkStatus         = TRANSMIT_FINISHED;
 8000912:	260a      	movs	r6, #10
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
 8000914:	4413      	add	r3, r2
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 8000916:	2002      	movs	r0, #2
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
 8000918:	602b      	str	r3, [r5, #0]
				BulkStatus         = TRANSMIT_FINISHED;
 800091a:	7026      	strb	r6, [r4, #0]
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;

		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 800091c:	f007 fb0c 	bl	8007f38 <SetEPTxCount>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
 8000920:	2002      	movs	r0, #2
 8000922:	2130      	movs	r1, #48	; 0x30
 8000924:	f007 f97c 	bl	8007c20 <SetEPTxStatus>
 8000928:	7820      	ldrb	r0, [r4, #0]
 800092a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	
		case TRANSMIT_OTHER:
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 800092c:	6828      	ldr	r0, [r5, #0]
 800092e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000932:	2240      	movs	r2, #64	; 0x40
 8000934:	f007 f8e6 	bl	8007b04 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 8000938:	682a      	ldr	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 800093a:	68eb      	ldr	r3, [r5, #12]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 800093c:	3240      	adds	r2, #64	; 0x40
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 800093e:	3b40      	subs	r3, #64	; 0x40

		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 8000940:	2002      	movs	r0, #2
 8000942:	2140      	movs	r1, #64	; 0x40
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 8000944:	602a      	str	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 8000946:	60eb      	str	r3, [r5, #12]
 8000948:	e7e8      	b.n	800091c <CCID_BulkInMessage+0x98>
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 800094a:	2a3f      	cmp	r2, #63	; 0x3f
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 800094c:	60ea      	str	r2, [r5, #12]
			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
 800094e:	6028      	str	r0, [r5, #0]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 8000950:	dcb0      	bgt.n	80008b4 <CCID_BulkInMessage+0x30>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);

			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
 8000952:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000956:	b292      	uxth	r2, r2
 8000958:	f007 f8d4 	bl	8007b04 <UserToPMABufferCopy>
				BulkStatus         = TRANSMIT_FINISHED;
 800095c:	230a      	movs	r3, #10
		    SetEPTxCount  (ENDP2, UsbMessageLength);
 800095e:	89a9      	ldrh	r1, [r5, #12]
 8000960:	2002      	movs	r0, #2

			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
				BulkStatus         = TRANSMIT_FINISHED;
 8000962:	7023      	strb	r3, [r4, #0]
 8000964:	e7da      	b.n	800091c <CCID_BulkInMessage+0x98>
 8000966:	bf00      	nop
 8000968:	200006f5 	.word	0x200006f5
 800096c:	20000594 	.word	0x20000594
 8000970:	20000280 	.word	0x20000280
 8000974:	20000590 	.word	0x20000590
 8000978:	20000d42 	.word	0x20000d42

0800097c <CCID_DispatchMessage>:
/*  Call the IFD function corresponding to the message received.				*/
/*    this message was in UsbMessageBuffer.															*/
/************************************************************************/

void CCID_DispatchMessage(void)
{
 800097c:	b510      	push	{r4, lr}
	unsigned char ErrorCode = SLOT_NO_ERROR;
 
	if(bBulkOutCompleteFlag)
 800097e:	4c29      	ldr	r4, [pc, #164]	; (8000a24 <CCID_DispatchMessage+0xa8>)
 8000980:	7823      	ldrb	r3, [r4, #0]
 8000982:	07db      	lsls	r3, r3, #31
 8000984:	d51a      	bpl.n	80009bc <CCID_DispatchMessage+0x40>
	{
		switch(UsbMessageBuffer[OFFSET_BMESSAGETYPE])
 8000986:	4b28      	ldr	r3, [pc, #160]	; (8000a28 <CCID_DispatchMessage+0xac>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	3b61      	subs	r3, #97	; 0x61
 800098c:	2b11      	cmp	r3, #17
 800098e:	d845      	bhi.n	8000a1c <CCID_DispatchMessage+0xa0>
 8000990:	e8df f003 	tbb	[pc, r3]
 8000994:	44211a15 	.word	0x44211a15
 8000998:	4444443a 	.word	0x4444443a
 800099c:	263f4444 	.word	0x263f4444
 80009a0:	4435302b 	.word	0x4435302b
 80009a4:	0944      	.short	0x0944
			case PC_TO_RDR_ICCCLOCK:
				ErrorCode = PC_to_RDR_IccClock();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_ABORT:
				ErrorCode = PC_to_RDR_Abort();
 80009a6:	f000 fdcd 	bl	8001544 <PC_to_RDR_Abort>
				RDR_to_PC_SlotStatus(ErrorCode);
 80009aa:	f000 fe13 	bl	80015d4 <RDR_to_PC_SlotStatus>
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
		Reset_bBulkOutCompleteFlag;
 80009ae:	7821      	ldrb	r1, [r4, #0]
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 80009b0:	4b1e      	ldr	r3, [pc, #120]	; (8000a2c <CCID_DispatchMessage+0xb0>)
		Reset_bBulkOutCompleteFlag;
 80009b2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 80009b6:	2208      	movs	r2, #8
		Reset_bBulkOutCompleteFlag;
 80009b8:	7021      	strb	r1, [r4, #0]
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 80009ba:	701a      	strb	r2, [r3, #0]
 80009bc:	bd10      	pop	{r4, pc}
			case PC_TO_RDR_RESETPARAMETERS:
				ErrorCode = PC_to_RDR_ResetParameters();
				RDR_to_PC_Parameters(ErrorCode);
				break;
			case PC_TO_RDR_SETPARAMETERS:
				ErrorCode = PC_to_RDR_SetParameters();
 80009be:	f000 fd17 	bl	80013f0 <PC_to_RDR_SetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 80009c2:	f000 fe2b 	bl	800161c <RDR_to_PC_Parameters>
				break;
 80009c6:	e7f2      	b.n	80009ae <CCID_DispatchMessage+0x32>
	{
		switch(UsbMessageBuffer[OFFSET_BMESSAGETYPE])
		{

			case PC_TO_RDR_ICCPOWERON:
			  ErrorCode	= PC_to_RDR_IccPowerOn();
 80009c8:	f000 fc26 	bl	8001218 <PC_to_RDR_IccPowerOn>
				if (SLOT_NO_ERROR == ErrorCode)
 80009cc:	2881      	cmp	r0, #129	; 0x81
 80009ce:	d118      	bne.n	8000a02 <CCID_DispatchMessage+0x86>
				{
					ErrorCode = IFD_SetATRData ();									// Create ATR output Message
 80009d0:	f000 fab4 	bl	8000f3c <IFD_SetATRData>
 80009d4:	e015      	b.n	8000a02 <CCID_DispatchMessage+0x86>
				}
				RDR_to_PC_DataBlock(ErrorCode);
				break;
			case PC_TO_RDR_ICCPOWEROFF:
				ErrorCode = PC_to_RDR_IccPowerOff();
 80009d6:	f000 fc41 	bl	800125c <PC_to_RDR_IccPowerOff>
//				RDR_to_PC_SlotStatus(ErrorCode);
				RDR_to_PC_SlotStatus_CardStopped (ErrorCode);		 	// simulate power off
 80009da:	f000 fe15 	bl	8001608 <RDR_to_PC_SlotStatus_CardStopped>
				break;
 80009de:	e7e6      	b.n	80009ae <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
				RDR_to_PC_DataBlock(ErrorCode);
				break;
			case PC_TO_RDR_GETPARAMETERS:
				ErrorCode = PC_to_RDR_GetParameters();
 80009e0:	f000 fca6 	bl	8001330 <PC_to_RDR_GetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 80009e4:	f000 fe1a 	bl	800161c <RDR_to_PC_Parameters>
				break;
 80009e8:	e7e1      	b.n	80009ae <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_RESETPARAMETERS:
				ErrorCode = PC_to_RDR_ResetParameters();
 80009ea:	f000 fccd 	bl	8001388 <PC_to_RDR_ResetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 80009ee:	f000 fe15 	bl	800161c <RDR_to_PC_Parameters>
				break;
 80009f2:	e7dc      	b.n	80009ae <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_ESCAPE:
				ErrorCode = PC_to_RDR_Escape();
				RDR_to_PC_Escape(ErrorCode);
				break;
			case PC_TO_RDR_ICCCLOCK:
				ErrorCode = PC_to_RDR_IccClock();
 80009f4:	f000 fd7a 	bl	80014ec <PC_to_RDR_IccClock>
				RDR_to_PC_SlotStatus(ErrorCode);
 80009f8:	f000 fdec 	bl	80015d4 <RDR_to_PC_SlotStatus>
				break;
 80009fc:	e7d7      	b.n	80009ae <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_GETSLOTSTATUS:
				ErrorCode = PC_to_RDR_GetSlotStatus();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
 80009fe:	f000 fc55 	bl	80012ac <PC_to_RDR_XfrBlock>
				RDR_to_PC_DataBlock(ErrorCode);
 8000a02:	f000 fdcf 	bl	80015a4 <RDR_to_PC_DataBlock>
				break;
 8000a06:	e7d2      	b.n	80009ae <CCID_DispatchMessage+0x32>
				ErrorCode = PC_to_RDR_IccPowerOff();
//				RDR_to_PC_SlotStatus(ErrorCode);
				RDR_to_PC_SlotStatus_CardStopped (ErrorCode);		 	// simulate power off
				break;
			case PC_TO_RDR_GETSLOTSTATUS:
				ErrorCode = PC_to_RDR_GetSlotStatus();
 8000a08:	f000 fc2a 	bl	8001260 <PC_to_RDR_GetSlotStatus>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000a0c:	f000 fde2 	bl	80015d4 <RDR_to_PC_SlotStatus>
				break;
 8000a10:	e7cd      	b.n	80009ae <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_SETPARAMETERS:
				ErrorCode = PC_to_RDR_SetParameters();
				RDR_to_PC_Parameters(ErrorCode);
				break;
			case PC_TO_RDR_ESCAPE:
				ErrorCode = PC_to_RDR_Escape();
 8000a12:	f000 fd29 	bl	8001468 <PC_to_RDR_Escape>
				RDR_to_PC_Escape(ErrorCode);
 8000a16:	f000 fe23 	bl	8001660 <RDR_to_PC_Escape>
				break;
 8000a1a:	e7c8      	b.n	80009ae <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_SETDATARATEANDCLOCKFREQUENCY:
			case PC_TO_RDR_SECURE:
			case PC_TO_RDR_T0APDU:
			case PC_TO_RDR_MECHANICAL:
			default:
				CmdNotSupported();
 8000a1c:	f000 fe38 	bl	8001690 <CmdNotSupported>
				break;
 8000a20:	e7c5      	b.n	80009ae <CCID_DispatchMessage+0x32>
 8000a22:	bf00      	nop
 8000a24:	20000590 	.word	0x20000590
 8000a28:	20000594 	.word	0x20000594
 8000a2c:	200006f5 	.word	0x200006f5

08000a30 <CCID_IntMessage>:
/************************************************************************/

unsigned char	SlotStabilizationDelay = 0; // RB INITIALSLOTSTABILIZATIONDELAY;

void CCID_IntMessage(void)
{
 8000a30:	b538      	push	{r3, r4, r5, lr}
	unsigned char MessageSize;
	
	if( bSlotChangedFlag )
 8000a32:	4c36      	ldr	r4, [pc, #216]	; (8000b0c <CCID_IntMessage+0xdc>)
 8000a34:	7823      	ldrb	r3, [r4, #0]
 8000a36:	0718      	lsls	r0, r3, #28
 8000a38:	d417      	bmi.n	8000a6a <CCID_IntMessage+0x3a>
			SetEPTxStatus (ENDP1, EP_TX_VALID);
		  Reset_bSlotChangedFlag;
		}
	}
	
	if( bHardwareErrorFlag )
 8000a3a:	7823      	ldrb	r3, [r4, #0]
 8000a3c:	4c33      	ldr	r4, [pc, #204]	; (8000b0c <CCID_IntMessage+0xdc>)
 8000a3e:	06db      	lsls	r3, r3, #27
 8000a40:	d512      	bpl.n	8000a68 <CCID_IntMessage+0x38>
	{
		RDR_to_PC_HardwareError();
 8000a42:	f000 fe43 	bl	80016cc <RDR_to_PC_HardwareError>
		MessageSize = 0x04;
		UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000a46:	2204      	movs	r2, #4
 8000a48:	4831      	ldr	r0, [pc, #196]	; (8000b10 <CCID_IntMessage+0xe0>)
 8000a4a:	2198      	movs	r1, #152	; 0x98
 8000a4c:	f007 f85a 	bl	8007b04 <UserToPMABufferCopy>
		SetEPTxCount  (ENDP1, MessageSize);
 8000a50:	2001      	movs	r0, #1
 8000a52:	2104      	movs	r1, #4
 8000a54:	f007 fa70 	bl	8007f38 <SetEPTxCount>
		SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000a58:	2001      	movs	r0, #1
 8000a5a:	2130      	movs	r1, #48	; 0x30
 8000a5c:	f007 f8e0 	bl	8007c20 <SetEPTxStatus>
		{	
			Reset_bHardwareErrorFlag;	
 8000a60:	7823      	ldrb	r3, [r4, #0]
 8000a62:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8000a66:	7023      	strb	r3, [r4, #0]
 8000a68:	bd38      	pop	{r3, r4, r5, pc}
{
	unsigned char MessageSize;
	
	if( bSlotChangedFlag )
	{
		RDR_to_PC_NotifySlotChange();
 8000a6a:	f000 fe21 	bl	80016b0 <RDR_to_PC_NotifySlotChange>
		MessageSize = 0x02;

		if( SlotStabilizationDelay == 0x00 )
 8000a6e:	4b29      	ldr	r3, [pc, #164]	; (8000b14 <CCID_IntMessage+0xe4>)
 8000a70:	7c1b      	ldrb	r3, [r3, #16]
 8000a72:	bb13      	cbnz	r3, 8000aba <CCID_IntMessage+0x8a>
		{
			if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x02) && bPreviousSlotStateFlag )
 8000a74:	4826      	ldr	r0, [pc, #152]	; (8000b10 <CCID_IntMessage+0xe0>)
 8000a76:	7845      	ldrb	r5, [r0, #1]
 8000a78:	2d02      	cmp	r5, #2
 8000a7a:	d006      	beq.n	8000a8a <CCID_IntMessage+0x5a>
					Reset_bPreviousSlotStateFlag;	
				}
			}
			else
			{
				if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x03) && (!bPreviousSlotStateFlag) ) 
 8000a7c:	2d03      	cmp	r5, #3
 8000a7e:	d02c      	beq.n	8000ada <CCID_IntMessage+0xaa>
			RDR_to_PC_NotifySlotChange();
			MessageSize = 0x02;
			UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
			SetEPTxCount  (ENDP1, MessageSize);
			SetEPTxStatus (ENDP1, EP_TX_VALID);
		  Reset_bSlotChangedFlag;
 8000a80:	7823      	ldrb	r3, [r4, #0]
 8000a82:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000a86:	7023      	strb	r3, [r4, #0]
 8000a88:	e7d7      	b.n	8000a3a <CCID_IntMessage+0xa>
		RDR_to_PC_NotifySlotChange();
		MessageSize = 0x02;

		if( SlotStabilizationDelay == 0x00 )
		{
			if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x02) && bPreviousSlotStateFlag )
 8000a8a:	7823      	ldrb	r3, [r4, #0]
 8000a8c:	0759      	lsls	r1, r3, #29
 8000a8e:	d5f7      	bpl.n	8000a80 <CCID_IntMessage+0x50>
			{	
				UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000a90:	462a      	mov	r2, r5
 8000a92:	2198      	movs	r1, #152	; 0x98
 8000a94:	f007 f836 	bl	8007b04 <UserToPMABufferCopy>
				SetEPTxCount  (ENDP1, MessageSize);
 8000a98:	4629      	mov	r1, r5
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	f007 fa4c 	bl	8007f38 <SetEPTxCount>
				SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000aa0:	2001      	movs	r0, #1
 8000aa2:	2130      	movs	r1, #48	; 0x30
 8000aa4:	f007 f8bc 	bl	8007c20 <SetEPTxStatus>
// needed ??				if( USB_SendDataEP1(UsbIntMessageBuffer, MessageSize) == REQ_SUCCESS )
				{	
					Reset_bSlotChangedFlag;
 8000aa8:	7823      	ldrb	r3, [r4, #0]
 8000aaa:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000aae:	7023      	strb	r3, [r4, #0]
					Reset_bPreviousSlotStateFlag;	
 8000ab0:	7823      	ldrb	r3, [r4, #0]
 8000ab2:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 8000ab6:	7023      	strb	r3, [r4, #0]
 8000ab8:	e7bf      	b.n	8000a3a <CCID_IntMessage+0xa>
				}
			}
		}
		else
		{
			RDR_to_PC_NotifySlotChange();
 8000aba:	f000 fdf9 	bl	80016b0 <RDR_to_PC_NotifySlotChange>
			MessageSize = 0x02;
			UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000abe:	2202      	movs	r2, #2
 8000ac0:	4813      	ldr	r0, [pc, #76]	; (8000b10 <CCID_IntMessage+0xe0>)
 8000ac2:	2198      	movs	r1, #152	; 0x98
 8000ac4:	f007 f81e 	bl	8007b04 <UserToPMABufferCopy>
			SetEPTxCount  (ENDP1, MessageSize);
 8000ac8:	2001      	movs	r0, #1
 8000aca:	2102      	movs	r1, #2
 8000acc:	f007 fa34 	bl	8007f38 <SetEPTxCount>
			SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	2130      	movs	r1, #48	; 0x30
 8000ad4:	f007 f8a4 	bl	8007c20 <SetEPTxStatus>
 8000ad8:	e7d2      	b.n	8000a80 <CCID_IntMessage+0x50>
					Reset_bPreviousSlotStateFlag;	
				}
			}
			else
			{
				if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x03) && (!bPreviousSlotStateFlag) ) 
 8000ada:	7823      	ldrb	r3, [r4, #0]
 8000adc:	075a      	lsls	r2, r3, #29
 8000ade:	d4cf      	bmi.n	8000a80 <CCID_IntMessage+0x50>
					{	
						UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000ae0:	2202      	movs	r2, #2
 8000ae2:	2198      	movs	r1, #152	; 0x98
 8000ae4:	f007 f80e 	bl	8007b04 <UserToPMABufferCopy>
						SetEPTxCount  (ENDP1, MessageSize);
 8000ae8:	2001      	movs	r0, #1
 8000aea:	2102      	movs	r1, #2
 8000aec:	f007 fa24 	bl	8007f38 <SetEPTxCount>
						SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000af0:	2001      	movs	r0, #1
 8000af2:	2130      	movs	r1, #48	; 0x30
 8000af4:	f007 f894 	bl	8007c20 <SetEPTxStatus>
						{	
							Reset_bSlotChangedFlag;
 8000af8:	7823      	ldrb	r3, [r4, #0]
 8000afa:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000afe:	7023      	strb	r3, [r4, #0]
							Set_bPreviousSlotStateFlag;	
 8000b00:	7823      	ldrb	r3, [r4, #0]
 8000b02:	f043 0304 	orr.w	r3, r3, #4
 8000b06:	7023      	strb	r3, [r4, #0]
 8000b08:	e797      	b.n	8000a3a <CCID_IntMessage+0xa>
 8000b0a:	bf00      	nop
 8000b0c:	20000590 	.word	0x20000590
 8000b10:	2000058c 	.word	0x2000058c
 8000b14:	20000280 	.word	0x20000280

08000b18 <CcidClassRequestAbort>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestAbort(void)
{
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <CcidClassRequestGetClockFrequencies>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestGetClockFrequencies(void)
{
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <CcidClassRequestGetDataRates>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestGetDataRates(void)
{
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <CCID_SendCardDetect>:

************************************************************************/

void CCID_SendCardDetect(void)
{
	Set_bSlotChangedFlag;
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <CCID_SendCardDetect+0x18>)
 8000b26:	781a      	ldrb	r2, [r3, #0]
 8000b28:	f042 0208 	orr.w	r2, r2, #8
 8000b2c:	701a      	strb	r2, [r3, #0]
	Reset_bPreviousSlotStateFlag;
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
 8000b34:	701a      	strb	r2, [r3, #0]

	CCID_IntMessage ();
 8000b36:	f7ff bf7b 	b.w	8000a30 <CCID_IntMessage>
 8000b3a:	bf00      	nop
 8000b3c:	20000590 	.word	0x20000590

08000b40 <CCID_CheckUsbCommunication>:
	CCID_CheckUsbCommunication

************************************************************************/

void CCID_CheckUsbCommunication(void)
{
 8000b40:	b508      	push	{r3, lr}
  CCID_DispatchMessage ();
 8000b42:	f7ff ff1b 	bl	800097c <CCID_DispatchMessage>

  if ((TRANSMIT_HEADER    == BulkStatus)	||
 8000b46:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <CCID_CheckUsbCommunication+0x1c>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8000b4e:	2b08      	cmp	r3, #8
 8000b50:	d000      	beq.n	8000b54 <CCID_CheckUsbCommunication+0x14>
 8000b52:	bd08      	pop	{r3, pc}
			(TRANSMIT_FINISHED  == BulkStatus))
  {
	  CCID_BulkInMessage();									 // something to send ?
	}
}
 8000b54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  CCID_DispatchMessage ();

  if ((TRANSMIT_HEADER    == BulkStatus)	||
			(TRANSMIT_FINISHED  == BulkStatus))
  {
	  CCID_BulkInMessage();									 // something to send ?
 8000b58:	f7ff be94 	b.w	8000884 <CCID_BulkInMessage>
 8000b5c:	200006f5 	.word	0x200006f5

08000b60 <CCID_SetCardState>:

************************************************************************/

void CCID_SetCardState (unsigned char nState)
{
	cCRD_CardPresent = nState;	
 8000b60:	4b01      	ldr	r3, [pc, #4]	; (8000b68 <CCID_SetCardState+0x8>)
 8000b62:	7118      	strb	r0, [r3, #4]
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	20000280 	.word	0x20000280

08000b6c <CCID_GetCardState>:

************************************************************************/

unsigned char CCID_GetCardState (void)
{
	return (cCRD_CardPresent);	
 8000b6c:	4b01      	ldr	r3, [pc, #4]	; (8000b74 <CCID_GetCardState+0x8>)
}
 8000b6e:	7918      	ldrb	r0, [r3, #4]
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20000280 	.word	0x20000280

08000b78 <IFD_Init>:
/* ROUTINE 	void Ifd_Init(void)																					*/
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
 8000b78:	b510      	push	{r4, lr}
	SetChar_bmTransactionLevel;
 8000b7a:	4c11      	ldr	r4, [pc, #68]	; (8000bc0 <IFD_Init+0x48>)
	SetT0_bTransactionType;
	XfrFlag = INS;
 8000b7c:	2300      	movs	r3, #0
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
 8000b7e:	7822      	ldrb	r2, [r4, #0]
	SetT0_bTransactionType;
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
 8000b80:	2111      	movs	r1, #17
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
 8000b82:	f002 02f9 	and.w	r2, r2, #249	; 0xf9
 8000b86:	7022      	strb	r2, [r4, #0]
	SetT0_bTransactionType;
 8000b88:	7822      	ldrb	r2, [r4, #0]
	XfrFlag = INS;
 8000b8a:	7063      	strb	r3, [r4, #1]
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
 8000b8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;
 8000b90:	7163      	strb	r3, [r4, #5]
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
 8000b92:	7121      	strb	r1, [r4, #4]
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
 8000b94:	7022      	strb	r2, [r4, #0]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000b96:	f000 fa37 	bl	8001008 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000b9a:	7963      	ldrb	r3, [r4, #5]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000b9c:	b160      	cbz	r0, 8000bb8 <IFD_Init+0x40>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000b9e:	f043 0302 	orr.w	r3, r3, #2
 8000ba2:	7163      	strb	r3, [r4, #5]
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000ba4:	2300      	movs	r3, #0
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000ba6:	200a      	movs	r0, #10
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000ba8:	2103      	movs	r1, #3
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000baa:	2220      	movs	r2, #32
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000bac:	71a3      	strb	r3, [r4, #6]
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
	IccParameters.Ifsc 						= DEFAULT_IFSC;
	IccParameters.Nad 						= DEFAULT_NAD;
 8000bae:	72a3      	strb	r3, [r4, #10]
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000bb0:	71e0      	strb	r0, [r4, #7]
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000bb2:	7221      	strb	r1, [r4, #8]
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000bb4:	7262      	strb	r2, [r4, #9]
 8000bb6:	bd10      	pop	{r4, pc}
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000bb8:	f023 0302 	bic.w	r3, r3, #2
 8000bbc:	7163      	strb	r3, [r4, #5]
 8000bbe:	e7f1      	b.n	8000ba4 <IFD_Init+0x2c>
 8000bc0:	20000294 	.word	0x20000294

08000bc4 <IFD_ApplyParametersStructure>:
/*	So,  WWT = 960 * WI * D * ETU																				*/
/*			SLOT_NO_ERROR if OK																							*/
/************************************************************************/

unsigned char IFD_ApplyParametersStructure(void)
{
 8000bc4:	b538      	push	{r3, r4, r5, lr}
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000bc6:	4c1e      	ldr	r4, [pc, #120]	; (8000c40 <IFD_ApplyParametersStructure+0x7c>)
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000bc8:	4b1e      	ldr	r3, [pc, #120]	; (8000c44 <IFD_ApplyParametersStructure+0x80>)
{
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000bca:	7922      	ldrb	r2, [r4, #4]
 8000bcc:	0911      	lsrs	r1, r2, #4
 8000bce:	eb03 0181 	add.w	r1, r3, r1, lsl #2
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];

	Comp = 0;
	Etu = ( 2 * 64 ) * F;
 8000bd2:	6c08      	ldr	r0, [r1, #64]	; 0x40
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000bd4:	f002 020f 	and.w	r2, r2, #15
 8000bd8:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]

	Comp = 0;
	Etu = ( 2 * 64 ) * F;
 8000bdc:	01c0      	lsls	r0, r0, #7
	Etu = Etu / D;
 8000bde:	fbb0 f0f5 	udiv	r0, r0, r5

	if( Etu & 1 )
 8000be2:	f010 0101 	ands.w	r1, r0, #1
	{
		Comp = 1;
		Etu ++;
 8000be6:	bf1c      	itt	ne
 8000be8:	3001      	addne	r0, #1
	Etu = ( 2 * 64 ) * F;
	Etu = Etu / D;

	if( Etu & 1 )
	{
		Comp = 1;
 8000bea:	2101      	movne	r1, #1
		Etu ++;
	}

	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);
 8000bec:	0840      	lsrs	r0, r0, #1
 8000bee:	f000 fa11 	bl	8001014 <CRD_SetEtu>

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
 8000bf2:	b9e0      	cbnz	r0, 8000c2e <IFD_ApplyParametersStructure+0x6a>
	
	if( IccParameters.T01ConvChecksum & 0x10 )
 8000bf4:	4b12      	ldr	r3, [pc, #72]	; (8000c40 <IFD_ApplyParametersStructure+0x7c>)
 8000bf6:	7962      	ldrb	r2, [r4, #5]
	else
	{	
		SetT0_bTransactionType;	
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000bf8:	79a0      	ldrb	r0, [r4, #6]
	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
	
	if( IccParameters.T01ConvChecksum & 0x10 )
 8000bfa:	f012 0f10 	tst.w	r2, #16
	{	
		SetT1_bTransactionType;	
 8000bfe:	781a      	ldrb	r2, [r3, #0]
 8000c00:	bf14      	ite	ne
 8000c02:	f042 0201 	orrne.w	r2, r2, #1
	}
	else
	{	
		SetT0_bTransactionType;	
 8000c06:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000c0a:	28ff      	cmp	r0, #255	; 0xff
	{	
		SetT1_bTransactionType;	
	}
	else
	{	
		SetT0_bTransactionType;	
 8000c0c:	701a      	strb	r2, [r3, #0]
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <IFD_ApplyParametersStructure+0x7c>)
 8000c10:	d00f      	beq.n	8000c32 <IFD_ApplyParametersStructure+0x6e>
	{	
		GuardTime = 12 + IccParameters.GuardTime; 
 8000c12:	300c      	adds	r0, #12
		{	
			GuardTime = 11;	
		}
	}

	CRD_SetGuardTime(GuardTime);
 8000c14:	f000 fa06 	bl	8001024 <CRD_SetGuardTime>
	
	XfrWaitingTime = ( 960 / 64 ) * D * ((unsigned long) IccParameters.WaitingInteger);
 8000c18:	79e3      	ldrb	r3, [r4, #7]
 8000c1a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8000c1e:	fb05 f503 	mul.w	r5, r5, r3

	CRD_SetWaitingTime( XfrWaitingTime );
 8000c22:	4628      	mov	r0, r5
		}
	}

	CRD_SetGuardTime(GuardTime);
	
	XfrWaitingTime = ( 960 / 64 ) * D * ((unsigned long) IccParameters.WaitingInteger);
 8000c24:	60e5      	str	r5, [r4, #12]

	CRD_SetWaitingTime( XfrWaitingTime );
 8000c26:	f000 f9ff 	bl	8001028 <CRD_SetWaitingTime>

// use only local setup
//	SC_SetHwParams	(IccParameters.FiDi,IccParameters.T01ConvChecksum,IccParameters.GuardTime,IccParameters.WaitingInteger);
	
	return SLOT_NO_ERROR;
 8000c2a:	2081      	movs	r0, #129	; 0x81
 8000c2c:	bd38      	pop	{r3, r4, r5, pc}
	}

	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
 8000c2e:	200a      	movs	r0, #10

// use only local setup
//	SC_SetHwParams	(IccParameters.FiDi,IccParameters.T01ConvChecksum,IccParameters.GuardTime,IccParameters.WaitingInteger);
	
	return SLOT_NO_ERROR;
}
 8000c30:	bd38      	pop	{r3, r4, r5, pc}
	{	
		GuardTime = 12 + IccParameters.GuardTime; 
	}
	else
	{
		if( bTransactionType == T0_TYPE )
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	f013 0f01 	tst.w	r3, #1
		{	
			GuardTime = 12;	
 8000c38:	bf14      	ite	ne
 8000c3a:	200b      	movne	r0, #11
 8000c3c:	200c      	moveq	r0, #12
 8000c3e:	e7e9      	b.n	8000c14 <IFD_ApplyParametersStructure+0x50>
 8000c40:	20000294 	.word	0x20000294
 8000c44:	08009b70 	.word	0x08009b70

08000c48 <IFD_UpdateConvParameterStructure>:
/*																																			*/
/*   Update Parameters Structure with Convention currently in use.			*/
/************************************************************************/

void IFD_UpdateConvParameterStructure(void)
{
 8000c48:	b508      	push	{r3, lr}
	if( CRD_GetConvention() == CRD_DIRECTCONV )
 8000c4a:	f000 f9dd 	bl	8001008 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <IFD_UpdateConvParameterStructure+0x1c>)
 8000c50:	795a      	ldrb	r2, [r3, #5]
/*   Update Parameters Structure with Convention currently in use.			*/
/************************************************************************/

void IFD_UpdateConvParameterStructure(void)
{
	if( CRD_GetConvention() == CRD_DIRECTCONV )
 8000c52:	b118      	cbz	r0, 8000c5c <IFD_UpdateConvParameterStructure+0x14>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000c54:	f042 0202 	orr.w	r2, r2, #2
 8000c58:	715a      	strb	r2, [r3, #5]
 8000c5a:	bd08      	pop	{r3, pc}

void IFD_UpdateConvParameterStructure(void)
{
	if( CRD_GetConvention() == CRD_DIRECTCONV )
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000c5c:	f022 0202 	bic.w	r2, r2, #2
 8000c60:	715a      	strb	r2, [r3, #5]
 8000c62:	bd08      	pop	{r3, pc}
 8000c64:	20000294 	.word	0x20000294

08000c68 <GetExpectedAnswerSizeFromAPDU>:
*******************************************************************************/
#define TRAILER_SIZE 2

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
 8000c68:	2904      	cmp	r1, #4
 8000c6a:	d00a      	beq.n	8000c82 <GetExpectedAnswerSizeFromAPDU+0x1a>
	{
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
 8000c6c:	2905      	cmp	r1, #5
 8000c6e:	d00a      	beq.n	8000c86 <GetExpectedAnswerSizeFromAPDU+0x1e>
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000c70:	7903      	ldrb	r3, [r0, #4]
 8000c72:	1d5a      	adds	r2, r3, #5
 8000c74:	428a      	cmp	r2, r1
 8000c76:	d004      	beq.n	8000c82 <GetExpectedAnswerSizeFromAPDU+0x1a>
	{
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
 8000c78:	3306      	adds	r3, #6
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d006      	beq.n	8000c8c <GetExpectedAnswerSizeFromAPDU+0x24>
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
	}

	return (0); 										// Error
 8000c7e:	2000      	movs	r0, #0
}
 8000c80:	4770      	bx	lr

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
	{
		return (TRAILER_SIZE);
 8000c82:	2002      	movs	r0, #2
 8000c84:	4770      	bx	lr
	} 

	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
 8000c86:	7900      	ldrb	r0, [r0, #4]
 8000c88:	3002      	adds	r0, #2
 8000c8a:	4770      	bx	lr
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
 8000c8c:	5c80      	ldrb	r0, [r0, r2]
 8000c8e:	3002      	adds	r0, #2
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop

08000c94 <IFD_XfrCharT0>:
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000c94:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000c96:	4d25      	ldr	r5, [pc, #148]	; (8000d2c <IFD_XfrCharT0+0x98>)
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000c98:	b083      	sub	sp, #12
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000c9a:	786c      	ldrb	r4, [r5, #1]
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000c9c:	460f      	mov	r7, r1
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000c9e:	b1d4      	cbz	r4, 8000cd6 <IFD_XfrCharT0+0x42>
 8000ca0:	2c01      	cmp	r4, #1
 8000ca2:	d115      	bne.n	8000cd0 <IFD_XfrCharT0+0x3c>
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
			*pBlockSize = nReceivedAnserSize;
			break;
	
		case DATA:
			if(*pBlockSize != 0)
 8000ca4:	680b      	ldr	r3, [r1, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d133      	bne.n	8000d12 <IFD_XfrCharT0+0x7e>
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000caa:	b13a      	cbz	r2, 8000cbc <IFD_XfrCharT0+0x28>
 8000cac:	696e      	ldr	r6, [r5, #20]
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000cae:	5cf4      	ldrb	r4, [r6, r3]
 8000cb0:	54c4      	strb	r4, [r0, r3]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d1fa      	bne.n	8000cae <IFD_XfrCharT0+0x1a>
 8000cb8:	4416      	add	r6, r2
 8000cba:	616e      	str	r6, [r5, #20]
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
			}

			if(AnswerSize < XfrNbBytesLoaded)
 8000cbc:	692b      	ldr	r3, [r5, #16]
 8000cbe:	491b      	ldr	r1, [pc, #108]	; (8000d2c <IFD_XfrCharT0+0x98>)
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d21e      	bcs.n	8000d02 <IFD_XfrCharT0+0x6e>
			{	
				XfrNbBytesLoaded -= AnswerSize;
 8000cc4:	1a9b      	subs	r3, r3, r2
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000cc6:	2081      	movs	r0, #129	; 0x81
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
			}

			if(AnswerSize < XfrNbBytesLoaded)
			{	
				XfrNbBytesLoaded -= AnswerSize;
 8000cc8:	610b      	str	r3, [r1, #16]
				*pBlockSize = AnswerSize;	
 8000cca:	603a      	str	r2, [r7, #0]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000ccc:	b003      	add	sp, #12
 8000cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000cd0:	2081      	movs	r0, #129	; 0x81
}
 8000cd2:	b003      	add	sp, #12
 8000cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	unsigned int  i;
	
	switch(XfrFlag)
	{
		case INS:
			if(*pBlockSize == 0)
 8000cd6:	6809      	ldr	r1, [r1, #0]
 8000cd8:	b1f1      	cbz	r1, 8000d18 <IFD_XfrCharT0+0x84>
*******************************************************************************/
#define TRAILER_SIZE 2

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
 8000cda:	2904      	cmp	r1, #4
 8000cdc:	d017      	beq.n	8000d0e <IFD_XfrCharT0+0x7a>
	{
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
 8000cde:	2905      	cmp	r1, #5
 8000ce0:	d01d      	beq.n	8000d1e <IFD_XfrCharT0+0x8a>
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000ce2:	7903      	ldrb	r3, [r0, #4]
 8000ce4:	1d5a      	adds	r2, r3, #5
 8000ce6:	4291      	cmp	r1, r2
 8000ce8:	d011      	beq.n	8000d0e <IFD_XfrCharT0+0x7a>
	{
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
 8000cea:	3306      	adds	r3, #6
 8000cec:	4299      	cmp	r1, r3
 8000cee:	d019      	beq.n	8000d24 <IFD_XfrCharT0+0x90>
 8000cf0:	4622      	mov	r2, r4
			{
				return SLOTERROR_BAD_LENTGH;
			}

			AnswerSize = GetExpectedAnswerSizeFromAPDU (pBlockBuffer,*pBlockSize);
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
 8000cf2:	ab01      	add	r3, sp, #4
 8000cf4:	f001 fc92 	bl	800261c <CRD_SendCommand>
			*pBlockSize = nReceivedAnserSize;
 8000cf8:	9b01      	ldr	r3, [sp, #4]
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000cfa:	2081      	movs	r0, #129	; 0x81
				return SLOTERROR_BAD_LENTGH;
			}

			AnswerSize = GetExpectedAnswerSizeFromAPDU (pBlockBuffer,*pBlockSize);
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
			*pBlockSize = nReceivedAnserSize;
 8000cfc:	603b      	str	r3, [r7, #0]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000cfe:	b003      	add	sp, #12
 8000d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
				*pBlockSize = AnswerSize;	
			}
			else
			{	
				*pBlockSize = XfrNbBytesLoaded;
				XfrFlag = INS;	
 8000d02:	2200      	movs	r2, #0
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000d04:	2081      	movs	r0, #129	; 0x81
				XfrNbBytesLoaded -= AnswerSize;
				*pBlockSize = AnswerSize;	
			}
			else
			{	
				*pBlockSize = XfrNbBytesLoaded;
 8000d06:	603b      	str	r3, [r7, #0]
				XfrFlag = INS;	
 8000d08:	704a      	strb	r2, [r1, #1]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000d0a:	b003      	add	sp, #12
 8000d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000d0e:	2202      	movs	r2, #2
 8000d10:	e7ef      	b.n	8000cf2 <IFD_XfrCharT0+0x5e>
			*pBlockSize = nReceivedAnserSize;
			break;
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;
 8000d12:	4620      	mov	r0, r4
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000d14:	b003      	add	sp, #12
 8000d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch(XfrFlag)
	{
		case INS:
			if(*pBlockSize == 0)
			{
				return SLOTERROR_BAD_LENTGH;
 8000d18:	2001      	movs	r0, #1
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000d1a:	b003      	add	sp, #12
 8000d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
 8000d1e:	7902      	ldrb	r2, [r0, #4]
 8000d20:	3202      	adds	r2, #2
 8000d22:	e7e6      	b.n	8000cf2 <IFD_XfrCharT0+0x5e>
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
 8000d24:	5c82      	ldrb	r2, [r0, r2]
 8000d26:	3202      	adds	r2, #2
 8000d28:	e7e3      	b.n	8000cf2 <IFD_XfrCharT0+0x5e>
 8000d2a:	bf00      	nop
 8000d2c:	20000294 	.word	0x20000294

08000d30 <IFD_XfrBlock>:
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000d32:	4c23      	ldr	r4, [pc, #140]	; (8000dc0 <IFD_XfrBlock+0x90>)
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000d34:	4607      	mov	r7, r0
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000d36:	7823      	ldrb	r3, [r4, #0]
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000d38:	460e      	mov	r6, r1
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000d3a:	f013 0f06 	tst.w	r3, #6
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000d3e:	4615      	mov	r5, r2
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000d40:	d002      	beq.n	8000d48 <IFD_XfrBlock+0x18>
 8000d42:	b10a      	cbz	r2, 8000d48 <IFD_XfrBlock+0x18>
	{
		return XFR_BADLEVELPARAMETER;
 8000d44:	2008      	movs	r0, #8
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	return ErrorCode;
}
 8000d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
	{
		return XFR_BADLEVELPARAMETER;
	}
		
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
 8000d48:	7823      	ldrb	r3, [r4, #0]
 8000d4a:	4a1d      	ldr	r2, [pc, #116]	; (8000dc0 <IFD_XfrBlock+0x90>)
 8000d4c:	f013 0f06 	tst.w	r3, #6
 8000d50:	d01a      	beq.n	8000d88 <IFD_XfrBlock+0x58>

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
	unsigned char ErrorCode  = SLOT_NO_ERROR;
 8000d52:	2081      	movs	r0, #129	; 0x81
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}

	if( (bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T1_TYPE) )
 8000d54:	7822      	ldrb	r2, [r4, #0]
 8000d56:	491a      	ldr	r1, [pc, #104]	; (8000dc0 <IFD_XfrBlock+0x90>)
 8000d58:	f012 0f06 	tst.w	r2, #6
 8000d5c:	d102      	bne.n	8000d64 <IFD_XfrBlock+0x34>
 8000d5e:	780a      	ldrb	r2, [r1, #0]
 8000d60:	07d3      	lsls	r3, r2, #31
 8000d62:	d426      	bmi.n	8000db2 <IFD_XfrBlock+0x82>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000d64:	7822      	ldrb	r2, [r4, #0]
 8000d66:	4916      	ldr	r1, [pc, #88]	; (8000dc0 <IFD_XfrBlock+0x90>)
 8000d68:	f002 0206 	and.w	r2, r2, #6
 8000d6c:	2a02      	cmp	r2, #2
 8000d6e:	d014      	beq.n	8000d9a <IFD_XfrBlock+0x6a>
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000d70:	7822      	ldrb	r2, [r4, #0]
 8000d72:	4913      	ldr	r1, [pc, #76]	; (8000dc0 <IFD_XfrBlock+0x90>)
 8000d74:	f002 0206 	and.w	r2, r2, #6
 8000d78:	2a02      	cmp	r2, #2
 8000d7a:	d1e4      	bne.n	8000d46 <IFD_XfrBlock+0x16>
 8000d7c:	780a      	ldrb	r2, [r1, #0]
 8000d7e:	f012 0f01 	tst.w	r2, #1
 8000d82:	bf18      	it	ne
 8000d84:	20f6      	movne	r0, #246	; 0xf6
 8000d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
	{
		return XFR_BADLEVELPARAMETER;
	}
		
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
 8000d88:	7813      	ldrb	r3, [r2, #0]
 8000d8a:	07da      	lsls	r2, r3, #31
 8000d8c:	d4e1      	bmi.n	8000d52 <IFD_XfrBlock+0x22>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4631      	mov	r1, r6
 8000d92:	462a      	mov	r2, r5
 8000d94:	f7ff ff7e 	bl	8000c94 <IFD_XfrCharT0>
 8000d98:	e7dc      	b.n	8000d54 <IFD_XfrBlock+0x24>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000d9a:	780a      	ldrb	r2, [r1, #0]
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000d9c:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <IFD_XfrBlock+0x90>)
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
 8000d9e:	f012 0f01 	tst.w	r2, #1
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000da2:	7822      	ldrb	r2, [r4, #0]
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
 8000da4:	bf08      	it	eq
 8000da6:	20f6      	moveq	r0, #246	; 0xf6
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000da8:	f002 0206 	and.w	r2, r2, #6
 8000dac:	2a02      	cmp	r2, #2
 8000dae:	d1ca      	bne.n	8000d46 <IFD_XfrBlock+0x16>
 8000db0:	e7e4      	b.n	8000d7c <IFD_XfrBlock+0x4c>
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}

	if( (bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T1_TYPE) )
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
 8000db2:	4638      	mov	r0, r7
 8000db4:	4631      	mov	r1, r6
 8000db6:	462a      	mov	r2, r5
 8000db8:	f7ff ff6c 	bl	8000c94 <IFD_XfrCharT0>
 8000dbc:	e7d2      	b.n	8000d64 <IFD_XfrBlock+0x34>
 8000dbe:	bf00      	nop
 8000dc0:	20000294 	.word	0x20000294

08000dc4 <IFD_XfrCharT1>:

unsigned char IFD_XfrCharT1(	unsigned char * pBlockBuffer,
								unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000dc4:	20f6      	movs	r0, #246	; 0xf6
 8000dc6:	4770      	bx	lr

08000dc8 <IFD_XfrTpduT0>:

unsigned char IFD_XfrTpduT0(	unsigned char * pBlockBuffer,
								unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000dc8:	20f6      	movs	r0, #246	; 0xf6
 8000dca:	4770      	bx	lr

08000dcc <IFD_XfrTpduT1>:
/************************************************************************/

unsigned char IFD_XfrTpduT1(	unsigned char * pBlockBuffer,unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000dcc:	20f6      	movs	r0, #246	; 0xf6
 8000dce:	4770      	bx	lr

08000dd0 <IFD_GetParameters>:
/*    	0x00 (for T=0)																									*/
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
 8000dd0:	b4f0      	push	{r4, r5, r6, r7}
	*pParamBuffer     = IccParameters.FiDi;
 8000dd2:	4b09      	ldr	r3, [pc, #36]	; (8000df8 <IFD_GetParameters+0x28>)
 8000dd4:	791f      	ldrb	r7, [r3, #4]
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
 8000dd6:	795e      	ldrb	r6, [r3, #5]
	*(pParamBuffer+2) = IccParameters.GuardTime;
 8000dd8:	799d      	ldrb	r5, [r3, #6]
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
 8000dda:	79dc      	ldrb	r4, [r3, #7]
	*(pParamBuffer+4) = IccParameters.ClockStop;
 8000ddc:	7a19      	ldrb	r1, [r3, #8]
	*(pParamBuffer+5) = IccParameters.Ifsc;
 8000dde:	7a5a      	ldrb	r2, [r3, #9]
	*(pParamBuffer+6) = IccParameters.Nad;
 8000de0:	7a9b      	ldrb	r3, [r3, #10]
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
	*pParamBuffer     = IccParameters.FiDi;
 8000de2:	7007      	strb	r7, [r0, #0]
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
 8000de4:	7046      	strb	r6, [r0, #1]
	*(pParamBuffer+2) = IccParameters.GuardTime;
 8000de6:	7085      	strb	r5, [r0, #2]
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
 8000de8:	70c4      	strb	r4, [r0, #3]
	*(pParamBuffer+4) = IccParameters.ClockStop;
 8000dea:	7101      	strb	r1, [r0, #4]
	*(pParamBuffer+5) = IccParameters.Ifsc;
 8000dec:	7142      	strb	r2, [r0, #5]
	*(pParamBuffer+6) = IccParameters.Nad;
 8000dee:	7183      	strb	r3, [r0, #6]
	if(IccParameters.T01ConvChecksum & 0x10)
		return 0x01;
	
//	return 0x00;
	return 0x01;
}
 8000df0:	bcf0      	pop	{r4, r5, r6, r7}
 8000df2:	2001      	movs	r0, #1
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	20000294 	.word	0x20000294

08000dfc <IFD_SetParameters>:
/*    	0x00 if OK																											*/
/************************************************************************/

unsigned char IFD_SetParameters(unsigned char * pParamBuffer,
								unsigned char T01)
{
 8000dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	NewIccParameters.T01ConvChecksum = *(pParamBuffer+1);
	NewIccParameters.GuardTime       = *(pParamBuffer+2);
	NewIccParameters.WaitingInteger  = *(pParamBuffer+3);
	NewIccParameters.ClockStop       = *(pParamBuffer+4);

	if(T01 == 0x01)
 8000e00:	2901      	cmp	r1, #1
								unsigned char T01)
{
	unsigned char ErrorCode;
	Param NewIccParameters;
	
	NewIccParameters.FiDi            = * pParamBuffer;
 8000e02:	7803      	ldrb	r3, [r0, #0]
		NewIccParameters.Nad  = *(pParamBuffer+6);
	}
	else
	{
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
 8000e04:	bf18      	it	ne
 8000e06:	2400      	movne	r4, #0
{
	unsigned char ErrorCode;
	Param NewIccParameters;
	
	NewIccParameters.FiDi            = * pParamBuffer;
	NewIccParameters.T01ConvChecksum = *(pParamBuffer+1);
 8000e08:	7845      	ldrb	r5, [r0, #1]
	NewIccParameters.GuardTime       = *(pParamBuffer+2);
 8000e0a:	f890 9002 	ldrb.w	r9, [r0, #2]
	NewIccParameters.WaitingInteger  = *(pParamBuffer+3);
 8000e0e:	78c7      	ldrb	r7, [r0, #3]
	NewIccParameters.ClockStop       = *(pParamBuffer+4);
 8000e10:	7906      	ldrb	r6, [r0, #4]

	if(T01 == 0x01)
	{
		NewIccParameters.Ifsc = *(pParamBuffer+5);
 8000e12:	bf06      	itte	eq
 8000e14:	f890 8005 	ldrbeq.w	r8, [r0, #5]
		NewIccParameters.Nad  = *(pParamBuffer+6);
 8000e18:	7984      	ldrbeq	r4, [r0, #6]
	}
	else
	{
		NewIccParameters.Ifsc = 0x00;
 8000e1a:	46a0      	movne	r8, r4
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
 8000e1c:	4a23      	ldr	r2, [pc, #140]	; (8000eac <IFD_SetParameters+0xb0>)
 8000e1e:	1c18      	adds	r0, r3, #0
 8000e20:	bf18      	it	ne
 8000e22:	2001      	movne	r0, #1
 8000e24:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000e28:	b910      	cbnz	r0, 8000e30 <IFD_SetParameters+0x34>
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
	{
		return SLOTERROR_BAD_FIDI;
 8000e2a:	200a      	movs	r0, #10
 8000e2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
 8000e30:	0918      	lsrs	r0, r3, #4
	{
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
 8000e32:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8000e36:	2a00      	cmp	r2, #0
 8000e38:	d0f7      	beq.n	8000e2a <IFD_SetParameters+0x2e>
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
	{
		return SLOTERROR_BAD_FIDI;
	}

	if( (T01 == 0x00) && 
 8000e3a:	b929      	cbnz	r1, 8000e48 <IFD_SetParameters+0x4c>
 8000e3c:	f015 0ffd 	tst.w	r5, #253	; 0xfd
 8000e40:	d004      	beq.n	8000e4c <IFD_SetParameters+0x50>
	    (NewIccParameters.T01ConvChecksum != 0x00) && 
			(NewIccParameters.T01ConvChecksum != 0x02) )
	{
		return SLOTERROR_BAD_T01CONVCHECKSUM;
 8000e42:	200b      	movs	r0, #11
 8000e44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	if( (T01 == 0x01)
 8000e48:	2901      	cmp	r1, #1
 8000e4a:	d010      	beq.n	8000e6e <IFD_SetParameters+0x72>
			&& (NewIccParameters.T01ConvChecksum != 0x11)
			&& (NewIccParameters.T01ConvChecksum != 0x12)
			&& (NewIccParameters.T01ConvChecksum != 0x13) )
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	
	if( (NewIccParameters.WaitingInteger >= 0xA0)
 8000e4c:	2f9f      	cmp	r7, #159	; 0x9f
 8000e4e:	d904      	bls.n	8000e5a <IFD_SetParameters+0x5e>
			&& ((NewIccParameters.T01ConvChecksum & 0x10) == 0x10) )
 8000e50:	06ea      	lsls	r2, r5, #27
 8000e52:	d502      	bpl.n	8000e5a <IFD_SetParameters+0x5e>
		return SLOTERROR_BAD_WAITINGINTEGER;
 8000e54:	200d      	movs	r0, #13
 8000e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	
	if ((NewIccParameters.ClockStop != 0x00) && 
 8000e5a:	b126      	cbz	r6, 8000e66 <IFD_SetParameters+0x6a>
 8000e5c:	2e03      	cmp	r6, #3
 8000e5e:	d002      	beq.n	8000e66 <IFD_SetParameters+0x6a>
	    (NewIccParameters.ClockStop != 0x03))
	{
		return SLOTERROR_BAD_CLOCKSTOP;
 8000e60:	200e      	movs	r0, #14
 8000e62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	if( NewIccParameters.Nad != 0x00 )
 8000e66:	b13c      	cbz	r4, 8000e78 <IFD_SetParameters+0x7c>
	{
		return SLOTERROR_BAD_NAD;
 8000e68:	2010      	movs	r0, #16
	IccParameters.Nad            = NewIccParameters.Nad;
	
	ErrorCode = IFD_ApplyParametersStructure();
	
	return ErrorCode;
}
 8000e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	{
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	}

	if( (T01 == 0x01)
			&& (NewIccParameters.T01ConvChecksum != 0x10)
 8000e6e:	f1a5 0210 	sub.w	r2, r5, #16
 8000e72:	2a03      	cmp	r2, #3
 8000e74:	d8e5      	bhi.n	8000e42 <IFD_SetParameters+0x46>
 8000e76:	e7e9      	b.n	8000e4c <IFD_SetParameters+0x50>
	if( NewIccParameters.Nad != 0x00 )
	{
		return SLOTERROR_BAD_NAD;
	}

	IccParameters.FiDi            = NewIccParameters.FiDi;
 8000e78:	4c0d      	ldr	r4, [pc, #52]	; (8000eb0 <IFD_SetParameters+0xb4>)
 8000e7a:	7123      	strb	r3, [r4, #4]
	IccParameters.T01ConvChecksum = NewIccParameters.T01ConvChecksum;
 8000e7c:	7165      	strb	r5, [r4, #5]

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000e7e:	f000 f8c3 	bl	8001008 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000e82:	7963      	ldrb	r3, [r4, #5]
	}

	IccParameters.FiDi            = NewIccParameters.FiDi;
	IccParameters.T01ConvChecksum = NewIccParameters.T01ConvChecksum;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000e84:	b970      	cbnz	r0, 8000ea4 <IFD_SetParameters+0xa8>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000e86:	f023 0302 	bic.w	r3, r3, #2
 8000e8a:	7163      	strb	r3, [r4, #5]

	IccParameters.GuardTime      = NewIccParameters.GuardTime;
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
	IccParameters.Nad            = NewIccParameters.Nad;
 8000e8c:	2300      	movs	r3, #0
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime      = NewIccParameters.GuardTime;
 8000e8e:	f884 9006 	strb.w	r9, [r4, #6]
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
 8000e92:	71e7      	strb	r7, [r4, #7]
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
 8000e94:	7226      	strb	r6, [r4, #8]
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
 8000e96:	f884 8009 	strb.w	r8, [r4, #9]
	IccParameters.Nad            = NewIccParameters.Nad;
 8000e9a:	72a3      	strb	r3, [r4, #10]
	
	ErrorCode = IFD_ApplyParametersStructure();
	
	return ErrorCode;
}
 8000e9c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
	IccParameters.Nad            = NewIccParameters.Nad;
	
	ErrorCode = IFD_ApplyParametersStructure();
 8000ea0:	f7ff be90 	b.w	8000bc4 <IFD_ApplyParametersStructure>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000ea4:	f043 0302 	orr.w	r3, r3, #2
 8000ea8:	7163      	strb	r3, [r4, #5]
 8000eaa:	e7ef      	b.n	8000e8c <IFD_SetParameters+0x90>
 8000eac:	08009b70 	.word	0x08009b70
 8000eb0:	20000294 	.word	0x20000294

08000eb4 <IFD_EscapeSendHwName>:
/************************************************************************/

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
 8000eb4:	b4f0      	push	{r4, r5, r6, r7}
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000eb6:	4c09      	ldr	r4, [pc, #36]	; (8000edc <IFD_EscapeSendHwName+0x28>)
/************************************************************************/

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
 8000eb8:	4605      	mov	r5, r0
 8000eba:	460e      	mov	r6, r1
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000ebc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ebe:	78a7      	ldrb	r7, [r4, #2]
 8000ec0:	f8b4 c000 	ldrh.w	ip, [r4]
 8000ec4:	6028      	str	r0, [r5, #0]
	*pBlockSize = strlen (CCID_HW_NAME);
 8000ec6:	2412      	movs	r4, #18

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000ec8:	6069      	str	r1, [r5, #4]
 8000eca:	60aa      	str	r2, [r5, #8]
 8000ecc:	60eb      	str	r3, [r5, #12]
 8000ece:	f8a5 c010 	strh.w	ip, [r5, #16]
 8000ed2:	74af      	strb	r7, [r5, #18]
	*pBlockSize = strlen (CCID_HW_NAME);
 8000ed4:	6034      	str	r4, [r6, #0]
}
 8000ed6:	bcf0      	pop	{r4, r5, r6, r7}
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	08009f38 	.word	0x08009f38

08000ee0 <IFD_Escape>:

unsigned char IFD_Escape(	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{	
  unsigned int nSize;

	nSize = *pBlockSize;
 8000ee0:	680b      	ldr	r3, [r1, #0]

	*pBlockSize = 0;				// No data bytes to send
 8000ee2:	2200      	movs	r2, #0

	if (1 == nSize)		 			
 8000ee4:	2b01      	cmp	r3, #1
}

#define IFD_ESCAPE_SEND_HW_NAME 2

unsigned char IFD_Escape(	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{	
 8000ee6:	b4f0      	push	{r4, r5, r6, r7}
 8000ee8:	460c      	mov	r4, r1
 8000eea:	4605      	mov	r5, r0
  unsigned int nSize;

	nSize = *pBlockSize;

	*pBlockSize = 0;				// No data bytes to send
 8000eec:	600a      	str	r2, [r1, #0]

	if (1 == nSize)		 			
 8000eee:	d002      	beq.n	8000ef6 <IFD_Escape+0x16>
			 IFD_EscapeSendHwName (pBlockBuffer,pBlockSize);
		} 
	}
	
	return SLOT_NO_ERROR;
}
 8000ef0:	bcf0      	pop	{r4, r5, r6, r7}
 8000ef2:	2081      	movs	r0, #129	; 0x81
 8000ef4:	4770      	bx	lr

	*pBlockSize = 0;				// No data bytes to send

	if (1 == nSize)		 			
	{
		if (IFD_ESCAPE_SEND_HW_NAME == pBlockBuffer[0])
 8000ef6:	7803      	ldrb	r3, [r0, #0]
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d1f9      	bne.n	8000ef0 <IFD_Escape+0x10>

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000efc:	4e07      	ldr	r6, [pc, #28]	; (8000f1c <IFD_Escape+0x3c>)
	*pBlockSize = strlen (CCID_HW_NAME);
 8000efe:	2712      	movs	r7, #18

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000f00:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f02:	f8b6 c000 	ldrh.w	ip, [r6]
 8000f06:	78b6      	ldrb	r6, [r6, #2]
 8000f08:	6028      	str	r0, [r5, #0]
 8000f0a:	6069      	str	r1, [r5, #4]
 8000f0c:	60aa      	str	r2, [r5, #8]
 8000f0e:	60eb      	str	r3, [r5, #12]
 8000f10:	f8a5 c010 	strh.w	ip, [r5, #16]
 8000f14:	74ae      	strb	r6, [r5, #18]
	*pBlockSize = strlen (CCID_HW_NAME);
 8000f16:	6027      	str	r7, [r4, #0]
 8000f18:	e7ea      	b.n	8000ef0 <IFD_Escape+0x10>
 8000f1a:	bf00      	nop
 8000f1c:	08009f38 	.word	0x08009f38

08000f20 <IFD_SetClock>:
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
	
	if(IccParameters.ClockStop == PARAM_CLOCK_NOTSTOPPED)
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <IFD_SetClock+0x18>)
 8000f22:	7a1b      	ldrb	r3, [r3, #8]
 8000f24:	b12b      	cbz	r3, 8000f32 <IFD_SetClock+0x12>
	{
		return (SLOTERROR_CMD_NOT_SUPPORTED);
	}
	
	if(ClockCmd == 0x00)
 8000f26:	b908      	cbnz	r0, 8000f2c <IFD_SetClock+0xc>
	{	
		ErrorCode = CRD_SetClock(ClockCmd);	
	}
	else
	{	
		ErrorCode = CRD_SetClock(IccParameters.ClockStop);	
 8000f28:	f000 b872 	b.w	8001010 <CRD_SetClock>
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f000 b86f 	b.w	8001010 <CRD_SetClock>
	}
	
	return ErrorCode;
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	20000294 	.word	0x20000294

08000f3c <IFD_SetATRData>:
  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
{	
 8000f3c:	b4f0      	push	{r4, r5, r6, r7}
  int i;

  if (FALSE == SC_A2R.cATR_Valid)
 8000f3e:	4a15      	ldr	r2, [pc, #84]	; (8000f94 <IFD_SetATRData+0x58>)
 8000f40:	7813      	ldrb	r3, [r2, #0]
 8000f42:	b323      	cbz	r3, 8000f8e <IFD_SetATRData+0x52>
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 8000f44:	f892 502b 	ldrb.w	r5, [r2, #43]	; 0x2b
 8000f48:	f892 602c 	ldrb.w	r6, [r2, #44]	; 0x2c
 8000f4c:	4c12      	ldr	r4, [pc, #72]	; (8000f98 <IFD_SetATRData+0x5c>)
 8000f4e:	19af      	adds	r7, r5, r6
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
 8000f50:	7850      	ldrb	r0, [r2, #1]
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;
 8000f52:	7891      	ldrb	r1, [r2, #2]
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 8000f54:	2300      	movs	r3, #0
  if (FALSE == SC_A2R.cATR_Valid)
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 8000f56:	3702      	adds	r7, #2
 8000f58:	7067      	strb	r7, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
 8000f5a:	72a0      	strb	r0, [r4, #10]
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;
 8000f5c:	72e1      	strb	r1, [r4, #11]
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 8000f5e:	70a3      	strb	r3, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8000f60:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8000f62:	7123      	strb	r3, [r4, #4]
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8000f64:	b135      	cbz	r5, 8000f74 <IFD_SetATRData+0x38>
 8000f66:	18d1      	adds	r1, r2, r3
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 8000f68:	78c8      	ldrb	r0, [r1, #3]
 8000f6a:	18e1      	adds	r1, r4, r3
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	42ab      	cmp	r3, r5
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 8000f70:	7308      	strb	r0, [r1, #12]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8000f72:	dbf8      	blt.n	8000f66 <IFD_SetATRData+0x2a>
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8000f74:	b146      	cbz	r6, 8000f88 <IFD_SetATRData+0x4c>
 8000f76:	442c      	add	r4, r5
 8000f78:	2300      	movs	r3, #0
 8000f7a:	18d1      	adds	r1, r2, r3
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 8000f7c:	7dc8      	ldrb	r0, [r1, #23]
 8000f7e:	18e1      	adds	r1, r4, r3
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8000f80:	3301      	adds	r3, #1
 8000f82:	42b3      	cmp	r3, r6
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 8000f84:	7308      	strb	r0, [r1, #12]
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8000f86:	dbf8      	blt.n	8000f7a <IFD_SetATRData+0x3e>
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
  }

	return (SLOT_NO_ERROR);
 8000f88:	2081      	movs	r0, #129	; 0x81
}
 8000f8a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f8c:	4770      	bx	lr
{	
  int i;

  if (FALSE == SC_A2R.cATR_Valid)
	{
		return (SLOTERROR_BAD_POWERSELECT);
 8000f8e:	2007      	movs	r0, #7
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
  }

	return (SLOT_NO_ERROR);
}
 8000f90:	bcf0      	pop	{r4, r5, r6, r7}
 8000f92:	4770      	bx	lr
 8000f94:	20000734 	.word	0x20000734
 8000f98:	20000594 	.word	0x20000594

08000f9c <CRD_Init>:
/****************************************************************/
/* ROUTINE 	void CRD_Init(void)									                */
/****************************************************************/
void CRD_Init(void)
{
	CrdFlags = 0x00;
 8000f9c:	4b01      	ldr	r3, [pc, #4]	; (8000fa4 <CRD_Init+0x8>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
 8000fa2:	4770      	bx	lr
 8000fa4:	200006f9 	.word	0x200006f9

08000fa8 <CRD_GetHwError>:
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;
 8000fa8:	2300      	movs	r3, #0

	if( bCurrentErrorFlag )
 8000faa:	4a09      	ldr	r2, [pc, #36]	; (8000fd0 <CRD_GetHwError+0x28>)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;
 8000fac:	7003      	strb	r3, [r0, #0]

	if( bCurrentErrorFlag )
 8000fae:	7813      	ldrb	r3, [r2, #0]
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
 8000fb0:	f003 0304 	and.w	r3, r3, #4
 8000fb4:	7003      	strb	r3, [r0, #0]
	if( bVoltageErrorFlag )
 8000fb6:	7812      	ldrb	r2, [r2, #0]
 8000fb8:	0792      	lsls	r2, r2, #30
 8000fba:	d504      	bpl.n	8000fc6 <CRD_GetHwError+0x1e>
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
 8000fbc:	f043 0308 	orr.w	r3, r3, #8
 8000fc0:	7003      	strb	r3, [r0, #0]
	
	if( *pHwErrorCode != 0x00 )
				ErrorCode = SLOTERROR_HW_ERROR;
 8000fc2:	20fb      	movs	r0, #251	; 0xfb
 8000fc4:	4770      	bx	lr
	if( bCurrentErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
	
	if( *pHwErrorCode != 0x00 )
 8000fc6:	2b00      	cmp	r3, #0
/****************************************************************/
unsigned char CRD_GetHwError(unsigned char * pHwErrorCode)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
 8000fc8:	bf14      	ite	ne
 8000fca:	20fb      	movne	r0, #251	; 0xfb
 8000fcc:	2081      	moveq	r0, #129	; 0x81

	if(ErrorCode != SLOT_NO_ERROR)
		{	CRD_VccOff();	};		/* Switch off power card */
	
	return ErrorCode;
}
 8000fce:	4770      	bx	lr
 8000fd0:	200006f9 	.word	0x200006f9

08000fd4 <CRD_VccOn>:
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <CRD_VccOn+0x1c>)
 8000fd6:	781a      	ldrb	r2, [r3, #0]
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
 8000fd8:	781b      	ldrb	r3, [r3, #0]
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
 8000fda:	0752      	lsls	r2, r2, #29
 8000fdc:	d501      	bpl.n	8000fe2 <CRD_VccOn+0xe>
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
	
	if( *pHwErrorCode != 0x00 )
				ErrorCode = SLOTERROR_HW_ERROR;
 8000fde:	20fb      	movs	r0, #251	; 0xfb
		default:
			break;
	}
	
	return ( CRD_GetHwError(&HwErrorCode) );
}
 8000fe0:	4770      	bx	lr

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
 8000fe2:	f013 0f02 	tst.w	r3, #2
/****************************************************************/
unsigned char CRD_GetHwError(unsigned char * pHwErrorCode)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
 8000fe6:	bf14      	ite	ne
 8000fe8:	20fb      	movne	r0, #251	; 0xfb
 8000fea:	2081      	moveq	r0, #129	; 0x81
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	200006f9 	.word	0x200006f9

08000ff4 <CRD_VccOff>:
/****************************************************************/
/* ROUTINE 	void CRD_VccOff(void)																*/
/*    Switch off the Vcc Card and all other smart card pins			*/
/****************************************************************/
void CRD_VccOff(void)
{
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <CRD_VccOff_IT>:
/*    Switch off the Vcc Card and all other smart card pins			*/
/*    Routine to be used in Interrupt process only to avoid			*/
/*    reentrance																								*/
/****************************************************************/
void CRD_VccOff_IT(void)
{
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <CRD_SetMode>:
/*         unsigned char Mode  can be :																			*/
/*              CRD_MANUALMODE	(for Manual)																*/
/*              CRD_UARTMODE 	(for UART)																		*/
/****************************************************************************/
void CRD_SetMode(unsigned char Mode)
{
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <CRD_SetConvention>:
/*         unsigned char Convention  can be :																*/
/*              CRD_DIRECTCONV																							*/
/*              CRD_INVERSECONV 																						*/
/****************************************************************************/
void CRD_SetConvention(unsigned char Convention)
{
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <CRD_GetSlotStatus>:
/****************************************************************/
unsigned char CRD_GetSlotStatus(void)
{
// Always present
	return (CRD_PRESENTACTIVE);
}
 8001004:	2000      	movs	r0, #0
 8001006:	4770      	bx	lr

08001008 <CRD_GetConvention>:
/*         return the Convention currently in use.							*/
/****************************************************************/
unsigned char CRD_GetConvention(void)
{
	return (CRD_DIRECTCONV);	 // always
}
 8001008:	2000      	movs	r0, #0
 800100a:	4770      	bx	lr

0800100c <CRD_GetClockStatus>:
/*         return the Clock State.															*/
/****************************************************************/
unsigned char CRD_GetClockStatus(void)
{
	return (CRD_CLOCKRUNNING);
}
 800100c:	2000      	movs	r0, #0
 800100e:	4770      	bx	lr

08001010 <CRD_SetClock>:
	{
		return SLOTERROR_ICC_MUTE;
	}
	
	return SLOT_NO_ERROR;								// Clock is running
}
 8001010:	2081      	movs	r0, #129	; 0x81
 8001012:	4770      	bx	lr

08001014 <CRD_SetEtu>:
/*         unsigned int Etu  is a positive integer :						*/
/*              from 12 to 2048 																*/
/****************************************************************/
unsigned char CRD_SetEtu(unsigned int Etu, unsigned char Comp)
{
	if( (Etu<12) || (Etu>2048) )	return 0xFF;
 8001014:	f240 73f4 	movw	r3, #2036	; 0x7f4
 8001018:	380c      	subs	r0, #12
	}
	
//	if(Comp)	CRDETU1 |= COMP;
	
	return 0x00;
}
 800101a:	4298      	cmp	r0, r3
 800101c:	bf8c      	ite	hi
 800101e:	20ff      	movhi	r0, #255	; 0xff
 8001020:	2000      	movls	r0, #0
 8001022:	4770      	bx	lr

08001024 <CRD_SetGuardTime>:
/* ROUTINE 	void CRD_SetGuardTime(unsigned int GuardTime)				*/
/*         unsigned int GuardTime  is a positive integer :			*/
/*              from 11 to 511 																	*/
/****************************************************************/
void CRD_SetGuardTime(unsigned int GuardTime)
{
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <CRD_SetWaitingTime>:
/* ROUTINE 	void CRD_SetWaitingTime(unsigned long WaitingTime)	*/
/*   unsigned long WaitingTime  is a positive long integer :		*/
/*              from 0 to 16777215															*/
/****************************************************************/
void CRD_SetWaitingTime(unsigned long WaitingTime)
{
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <CRD_StartWaitingTime>:
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800102c:	4b02      	ldr	r3, [pc, #8]	; (8001038 <CRD_StartWaitingTime+0xc>)
 800102e:	781a      	ldrb	r2, [r3, #0]
 8001030:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8001034:	701a      	strb	r2, [r3, #0]
 8001036:	4770      	bx	lr
 8001038:	200006f9 	.word	0x200006f9

0800103c <CRD_StopWaitingTime>:

/****************************************************************/
/* ROUTINE 	void CRD_StopWaitingTime(void)											*/
/****************************************************************/
void CRD_StopWaitingTime(void)
{
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <CRD_WaitingTime>:
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001040:	4a04      	ldr	r2, [pc, #16]	; (8001054 <CRD_WaitingTime+0x14>)
 8001042:	7813      	ldrb	r3, [r2, #0]
 8001044:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8001048:	7013      	strb	r3, [r2, #0]
/****************************************************************/
void CRD_WaitingTime(unsigned long WaitingTimeInEtu)
{
	CRD_SetWaitingTime(WaitingTimeInEtu);
	CRD_StartWaitingTime();
	while( !bWaitingTimeFlag );
 800104a:	7813      	ldrb	r3, [r2, #0]
 800104c:	071b      	lsls	r3, r3, #28
 800104e:	d5fc      	bpl.n	800104a <CRD_WaitingTime+0xa>
	CRD_StopWaitingTime();
}
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200006f9 	.word	0x200006f9

08001058 <CRD_InitReceive>:
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
 8001058:	b4f0      	push	{r4, r5, r6, r7}
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 800105a:	4b07      	ldr	r3, [pc, #28]	; (8001078 <CRD_InitReceive+0x20>)
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 800105c:	4e07      	ldr	r6, [pc, #28]	; (800107c <CRD_InitReceive+0x24>)
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 800105e:	781f      	ldrb	r7, [r3, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 8001060:	4d07      	ldr	r5, [pc, #28]	; (8001080 <CRD_InitReceive+0x28>)
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 8001062:	f007 07ef 	and.w	r7, r7, #239	; 0xef

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 8001066:	4a07      	ldr	r2, [pc, #28]	; (8001084 <CRD_InitReceive+0x2c>)
 8001068:	2400      	movs	r4, #0
	Reset_bBufferOverflowFlag;
 800106a:	701f      	strb	r7, [r3, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 800106c:	6031      	str	r1, [r6, #0]
	CrdBufferSize = ReceiveBufSize;
 800106e:	6028      	str	r0, [r5, #0]
	CrdNbData = 0;
 8001070:	6014      	str	r4, [r2, #0]
	Reset_bBufferOverflowFlag;
}
 8001072:	bcf0      	pop	{r4, r5, r6, r7}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	200006f9 	.word	0x200006f9
 800107c:	20000704 	.word	0x20000704
 8001080:	200006fc 	.word	0x200006fc
 8001084:	20000708 	.word	0x20000708

08001088 <CRD_CharRepeatOn>:
/* ROUTINE 	void CRD_CharRepeatOn(void)													*/
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/
void CRD_CharRepeatOn(void)
{
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <CRD_CharRepeatOff>:
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/
void CRD_CharRepeatOff(void)
{
	Reset_bParityErrorFlag;
 800108c:	4b02      	ldr	r3, [pc, #8]	; (8001098 <CRD_CharRepeatOff+0xc>)
 800108e:	781a      	ldrb	r2, [r3, #0]
 8001090:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001094:	701a      	strb	r2, [r3, #0]
 8001096:	4770      	bx	lr
 8001098:	200006f9 	.word	0x200006f9

0800109c <CRD_EndReceive>:
/*   Unvalidate Receive interrupt																*/
/*   Return the number of bytes received												*/
/****************************************************************/
unsigned int CRD_EndReceive(void)
{
	return CrdNbData;
 800109c:	4b01      	ldr	r3, [pc, #4]	; (80010a4 <CRD_EndReceive+0x8>)
}
 800109e:	6818      	ldr	r0, [r3, #0]
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	20000708 	.word	0x20000708

080010a8 <CRD_InitTransmit>:
/* ROUTINE 	void CRD_InitTransmit()															*/
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
 80010a8:	b430      	push	{r4, r5}
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <CRD_InitTransmit+0x1c>)
	pCrdBuffer++;
 80010ac:	4c06      	ldr	r4, [pc, #24]	; (80010c8 <CRD_InitTransmit+0x20>)
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80010ae:	781d      	ldrb	r5, [r3, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80010b0:	4a06      	ldr	r2, [pc, #24]	; (80010cc <CRD_InitTransmit+0x24>)
	Reset_bBufferOverflowFlag;
 80010b2:	f005 05ef 	and.w	r5, r5, #239	; 0xef
	pCrdBuffer++;
 80010b6:	3101      	adds	r1, #1
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80010b8:	701d      	strb	r5, [r3, #0]
	pCrdBuffer++;
 80010ba:	6021      	str	r1, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80010bc:	6010      	str	r0, [r2, #0]
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
}
 80010be:	bc30      	pop	{r4, r5}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	200006f9 	.word	0x200006f9
 80010c8:	20000704 	.word	0x20000704
 80010cc:	20000708 	.word	0x20000708

080010d0 <CRD_NumberOfBytesToTransmit>:
/* ROUTINE 	unsigned int CRD_NumberOfBytesToTransmit(void)			*/
/*   Return number of bytes to transmit before buffer empty.		*/
/****************************************************************/
unsigned int CRD_NumberOfBytesToTransmit(void)
{
	return CrdNbData;
 80010d0:	4b01      	ldr	r3, [pc, #4]	; (80010d8 <CRD_NumberOfBytesToTransmit+0x8>)
}
 80010d2:	6818      	ldr	r0, [r3, #0]
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	20000708 	.word	0x20000708

080010dc <CRD_EndTransmit>:
/* ROUTINE 	unsigned int CRD_EndTransmit(void)									*/
/*   Unvalid Transmit interrupt																	*/
/****************************************************************/
unsigned int CRD_EndTransmit(void)
{
	return CrdNbData;
 80010dc:	4b01      	ldr	r3, [pc, #4]	; (80010e4 <CRD_EndTransmit+0x8>)
}
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	20000708 	.word	0x20000708

080010e8 <ICC_ResetAsync>:

/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
 80010e8:	b430      	push	{r4, r5}
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80010ea:	4a08      	ldr	r2, [pc, #32]	; (800110c <ICC_ResetAsync+0x24>)
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 80010ec:	4808      	ldr	r0, [pc, #32]	; (8001110 <ICC_ResetAsync+0x28>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80010ee:	7815      	ldrb	r5, [r2, #0]
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <ICC_ResetAsync+0x2c>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80010f2:	f005 05f7 	and.w	r5, r5, #247	; 0xf7
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 80010f6:	2401      	movs	r4, #1
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 80010f8:	2103      	movs	r1, #3
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80010fa:	7015      	strb	r5, [r2, #0]
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 80010fc:	7004      	strb	r4, [r0, #0]
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 80010fe:	7019      	strb	r1, [r3, #0]
/****************************************************************/
void CRD_WaitingTime(unsigned long WaitingTimeInEtu)
{
	CRD_SetWaitingTime(WaitingTimeInEtu);
	CRD_StartWaitingTime();
	while( !bWaitingTimeFlag );
 8001100:	7813      	ldrb	r3, [r2, #0]
 8001102:	071b      	lsls	r3, r3, #28
 8001104:	d5fc      	bpl.n	8001100 <ICC_ResetAsync+0x18>
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
	
	CRD_SetMode(CRD_MANUALMODE);

	CRD_WaitingTime( POWERUP_WAITINGTIME );
}
 8001106:	bc30      	pop	{r4, r5}
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	200006f9 	.word	0x200006f9
 8001110:	200006f8 	.word	0x200006f8
 8001114:	20000700 	.word	0x20000700

08001118 <ICC_SendCommandAsync>:
/*      Return error code :																			*/
/****************************************************************/
unsigned char ICC_SendCommandAsync(	unsigned char * pTransmitBuffer,
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
 8001118:	b470      	push	{r4, r5, r6}
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
 800111a:	4c1c      	ldr	r4, [pc, #112]	; (800118c <ICC_SendCommandAsync+0x74>)
 800111c:	7823      	ldrb	r3, [r4, #0]
/****************************************************************/
unsigned char ICC_SendCommandAsync(	unsigned char * pTransmitBuffer,
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
 800111e:	bb2a      	cbnz	r2, 800116c <ICC_SendCommandAsync+0x54>
	{
		Reset_bProtocolTypeFlag;
 8001120:	f003 03df 	and.w	r3, r3, #223	; 0xdf
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 8001124:	2905      	cmp	r1, #5
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
 8001126:	7023      	strb	r3, [r4, #0]
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 8001128:	d027      	beq.n	800117a <ICC_SendCommandAsync+0x62>
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 800112a:	7823      	ldrb	r3, [r4, #0]
	pCrdBuffer++;
 800112c:	4e18      	ldr	r6, [pc, #96]	; (8001190 <ICC_SendCommandAsync+0x78>)
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 800112e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8001132:	7023      	strb	r3, [r4, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001134:	7825      	ldrb	r5, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 8001136:	4b17      	ldr	r3, [pc, #92]	; (8001194 <ICC_SendCommandAsync+0x7c>)
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 8001138:	3001      	adds	r0, #1
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800113a:	f005 05f7 	and.w	r5, r5, #247	; 0xf7

	CRD_InitTransmit(CommandSize, pTransmitBuffer);
	
	CRD_StartWaitingTime();
	  
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 800113e:	4a13      	ldr	r2, [pc, #76]	; (800118c <ICC_SendCommandAsync+0x74>)
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 8001140:	6030      	str	r0, [r6, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001142:	7025      	strb	r5, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 8001144:	6019      	str	r1, [r3, #0]
 8001146:	e005      	b.n	8001154 <ICC_SendCommandAsync+0x3c>

	CRD_InitTransmit(CommandSize, pTransmitBuffer);
	
	CRD_StartWaitingTime();
	  
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 8001148:	7813      	ldrb	r3, [r2, #0]
 800114a:	071d      	lsls	r5, r3, #28
 800114c:	d405      	bmi.n	800115a <ICC_SendCommandAsync+0x42>
 800114e:	7813      	ldrb	r3, [r2, #0]
 8001150:	06d8      	lsls	r0, r3, #27
 8001152:	d402      	bmi.n	800115a <ICC_SendCommandAsync+0x42>
 8001154:	7823      	ldrb	r3, [r4, #0]
 8001156:	07de      	lsls	r6, r3, #31
 8001158:	d5f6      	bpl.n	8001148 <ICC_SendCommandAsync+0x30>
	{
	}
	
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 800115a:	7823      	ldrb	r3, [r4, #0]
 800115c:	07db      	lsls	r3, r3, #31
 800115e:	d409      	bmi.n	8001174 <ICC_SendCommandAsync+0x5c>
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001160:	bc70      	pop	{r4, r5, r6}
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
 8001162:	2900      	cmp	r1, #0
 8001164:	bf0c      	ite	eq
 8001166:	2081      	moveq	r0, #129	; 0x81
 8001168:	20fe      	movne	r0, #254	; 0xfe
	
	return SLOT_NO_ERROR;
}
 800116a:	4770      	bx	lr
			InstructionByte = *(pTransmitBuffer+1);
		}
	}
	else
	{	
		Set_bProtocolTypeFlag;	
 800116c:	f043 0320 	orr.w	r3, r3, #32
 8001170:	7023      	strb	r3, [r4, #0]
 8001172:	e7da      	b.n	800112a <ICC_SendCommandAsync+0x12>
	}
	
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
 8001174:	20fd      	movs	r0, #253	; 0xfd
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001176:	bc70      	pop	{r4, r5, r6}
 8001178:	4770      	bx	lr
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 800117a:	4a07      	ldr	r2, [pc, #28]	; (8001198 <ICC_SendCommandAsync+0x80>)
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <ICC_SendCommandAsync+0x84>)
 800117e:	7815      	ldrb	r5, [r2, #0]
 8001180:	781a      	ldrb	r2, [r3, #0]
 8001182:	4295      	cmp	r5, r2
 8001184:	d0d1      	beq.n	800112a <ICC_SendCommandAsync+0x12>
		{
			InstructionByte = *(pTransmitBuffer+1);
 8001186:	7842      	ldrb	r2, [r0, #1]
 8001188:	701a      	strb	r2, [r3, #0]
 800118a:	e7ce      	b.n	800112a <ICC_SendCommandAsync+0x12>
 800118c:	200006f9 	.word	0x200006f9
 8001190:	20000704 	.word	0x20000704
 8001194:	20000708 	.word	0x20000708
 8001198:	20000700 	.word	0x20000700
 800119c:	200006f8 	.word	0x200006f8

080011a0 <ICC_ReceiveAnswerAsync>:
/*      Return error code :																			*/
/*			0x00 if OK																							*/
/****************************************************************/
unsigned char ICC_ReceiveAnswerAsync(	unsigned char * pReceiveBuffer,
										unsigned int * pAnswerSize	)
{
 80011a0:	b4f0      	push	{r4, r5, r6, r7}
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
	Set_bProcedureByteFlag;
 80011a2:	4c19      	ldr	r4, [pc, #100]	; (8001208 <ICC_ReceiveAnswerAsync+0x68>)
unsigned char ICC_ReceiveAnswerAsync(	unsigned char * pReceiveBuffer,
										unsigned int * pAnswerSize	)
{
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
 80011a4:	f8d1 c000 	ldr.w	ip, [r1]
	Set_bProcedureByteFlag;
 80011a8:	7823      	ldrb	r3, [r4, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 80011aa:	4f18      	ldr	r7, [pc, #96]	; (800120c <ICC_ReceiveAnswerAsync+0x6c>)
										unsigned int * pAnswerSize	)
{
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
	Set_bProcedureByteFlag;
 80011ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011b0:	7023      	strb	r3, [r4, #0]
void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80011b2:	7823      	ldrb	r3, [r4, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 80011b4:	4e16      	ldr	r6, [pc, #88]	; (8001210 <ICC_ReceiveAnswerAsync+0x70>)
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80011b6:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 80011ba:	7023      	strb	r3, [r4, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80011bc:	7822      	ldrb	r2, [r4, #0]

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 80011be:	4b15      	ldr	r3, [pc, #84]	; (8001214 <ICC_ReceiveAnswerAsync+0x74>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80011c0:	f002 02f7 	and.w	r2, r2, #247	; 0xf7

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 80011c4:	2500      	movs	r5, #0
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80011c6:	7022      	strb	r2, [r4, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 80011c8:	f8c7 c000 	str.w	ip, [r7]
	
	CRD_InitReceive(BufferMaxSize, pReceiveBuffer);
	
	CRD_StartWaitingTime();
	
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 80011cc:	4622      	mov	r2, r4
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 80011ce:	6030      	str	r0, [r6, #0]
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 80011d0:	601d      	str	r5, [r3, #0]
 80011d2:	e005      	b.n	80011e0 <ICC_ReceiveAnswerAsync+0x40>
	
	CRD_InitReceive(BufferMaxSize, pReceiveBuffer);
	
	CRD_StartWaitingTime();
	
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 80011d4:	7813      	ldrb	r3, [r2, #0]
 80011d6:	071d      	lsls	r5, r3, #28
 80011d8:	d405      	bmi.n	80011e6 <ICC_ReceiveAnswerAsync+0x46>
 80011da:	7813      	ldrb	r3, [r2, #0]
 80011dc:	06d8      	lsls	r0, r3, #27
 80011de:	d402      	bmi.n	80011e6 <ICC_ReceiveAnswerAsync+0x46>
 80011e0:	7823      	ldrb	r3, [r4, #0]
 80011e2:	07de      	lsls	r6, r3, #31
 80011e4:	d5f6      	bpl.n	80011d4 <ICC_ReceiveAnswerAsync+0x34>
	{
	}
	
	*pAnswerSize = CRD_EndReceive();
 80011e6:	2300      	movs	r3, #0
 80011e8:	600b      	str	r3, [r1, #0]
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 80011ea:	7823      	ldrb	r3, [r4, #0]
 80011ec:	4a06      	ldr	r2, [pc, #24]	; (8001208 <ICC_ReceiveAnswerAsync+0x68>)
 80011ee:	07db      	lsls	r3, r3, #31
 80011f0:	d407      	bmi.n	8001202 <ICC_ReceiveAnswerAsync+0x62>
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 80011f2:	bcf0      	pop	{r4, r5, r6, r7}
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
	
	if( bBufferOverflowFlag )
 80011f4:	7813      	ldrb	r3, [r2, #0]
		return SLOTERROR_XFR_OVERRUN;
 80011f6:	f013 0f10 	tst.w	r3, #16
 80011fa:	bf0c      	ite	eq
 80011fc:	20fe      	moveq	r0, #254	; 0xfe
 80011fe:	20fc      	movne	r0, #252	; 0xfc
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001200:	4770      	bx	lr
	
	*pAnswerSize = CRD_EndReceive();
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
 8001202:	20fd      	movs	r0, #253	; 0xfd
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001204:	bcf0      	pop	{r4, r5, r6, r7}
 8001206:	4770      	bx	lr
 8001208:	200006f9 	.word	0x200006f9
 800120c:	200006fc 	.word	0x200006fc
 8001210:	20000704 	.word	0x20000704
 8001214:	20000708 	.word	0x20000708

08001218 <PC_to_RDR_IccPowerOn>:
/************************************************************************************/
/*		BULK OUT ROUTINES																															*/
/************************************************************************************/

unsigned char PC_to_RDR_IccPowerOn(void)
{	
 8001218:	b508      	push	{r3, lr}
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800121a:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <PC_to_RDR_IccPowerOn+0x3c>)
 800121c:	795a      	ldrb	r2, [r3, #5]
 800121e:	b10a      	cbz	r2, 8001224 <PC_to_RDR_IccPowerOn+0xc>
		return SLOTERROR_BAD_SLOT;
 8001220:	2005      	movs	r0, #5
 8001222:	bd08      	pop	{r3, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001224:	785a      	ldrb	r2, [r3, #1]
 8001226:	b95a      	cbnz	r2, 8001240 <PC_to_RDR_IccPowerOn+0x28>
 8001228:	789a      	ldrb	r2, [r3, #2]
 800122a:	b94a      	cbnz	r2, 8001240 <PC_to_RDR_IccPowerOn+0x28>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 800122c:	78da      	ldrb	r2, [r3, #3]
 800122e:	b93a      	cbnz	r2, 8001240 <PC_to_RDR_IccPowerOn+0x28>
 8001230:	791b      	ldrb	r3, [r3, #4]
 8001232:	b92b      	cbnz	r3, 8001240 <PC_to_RDR_IccPowerOn+0x28>
		return SLOTERROR_BAD_LENTGH;

	if( bAbortRequestFlag )
 8001234:	4b08      	ldr	r3, [pc, #32]	; (8001258 <PC_to_RDR_IccPowerOn+0x40>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	069b      	lsls	r3, r3, #26
 800123a:	d503      	bpl.n	8001244 <PC_to_RDR_IccPowerOn+0x2c>
		return SLOTERROR_CMD_ABORTED;
 800123c:	20ff      	movs	r0, #255	; 0xff
	{
		return (SLOTERROR_HW_ERROR);
	}
	
	return (SLOT_NO_ERROR);
}
 800123e:	bd08      	pop	{r3, pc}
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001240:	2001      	movs	r0, #1
 8001242:	bd08      	pop	{r3, pc}

	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	if (FALSE == RestartSmartcard())
 8001244:	f001 faf6 	bl	8002834 <RestartSmartcard>
 8001248:	2800      	cmp	r0, #0
	{
		return (SLOTERROR_HW_ERROR);
 800124a:	bf14      	ite	ne
 800124c:	2081      	movne	r0, #129	; 0x81
 800124e:	20fb      	moveq	r0, #251	; 0xfb
 8001250:	bd08      	pop	{r3, pc}
 8001252:	bf00      	nop
 8001254:	20000594 	.word	0x20000594
 8001258:	20000590 	.word	0x20000590

0800125c <PC_to_RDR_IccPowerOff>:
{unsigned int i;for (i=0;i<50000;i++);}
{unsigned int i;for (i=0;i<50000;i++);}
//	Delay (1); // Wait for 10 ms
*/
	return SLOT_NO_ERROR;
}
 800125c:	2081      	movs	r0, #129	; 0x81
 800125e:	4770      	bx	lr

08001260 <PC_to_RDR_GetSlotStatus>:
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_GetSlotStatus(void)
{
 8001260:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <PC_to_RDR_GetSlotStatus+0x48>)
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_GetSlotStatus(void)
{
 8001264:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001266:	795a      	ldrb	r2, [r3, #5]
 8001268:	b11a      	cbz	r2, 8001272 <PC_to_RDR_GetSlotStatus+0x12>
		return SLOTERROR_BAD_SLOT;
 800126a:	2005      	movs	r0, #5
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 800126c:	b003      	add	sp, #12
 800126e:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001272:	785a      	ldrb	r2, [r3, #1]
 8001274:	b94a      	cbnz	r2, 800128a <PC_to_RDR_GetSlotStatus+0x2a>
 8001276:	789a      	ldrb	r2, [r3, #2]
 8001278:	b93a      	cbnz	r2, 800128a <PC_to_RDR_GetSlotStatus+0x2a>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 800127a:	78da      	ldrb	r2, [r3, #3]
 800127c:	b92a      	cbnz	r2, 800128a <PC_to_RDR_GetSlotStatus+0x2a>
 800127e:	791a      	ldrb	r2, [r3, #4]
 8001280:	b91a      	cbnz	r2, 800128a <PC_to_RDR_GetSlotStatus+0x2a>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001282:	79da      	ldrb	r2, [r3, #7]
 8001284:	b12a      	cbz	r2, 8001292 <PC_to_RDR_GetSlotStatus+0x32>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 8001286:	2007      	movs	r0, #7
 8001288:	e7f0      	b.n	800126c <PC_to_RDR_GetSlotStatus+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 800128a:	2001      	movs	r0, #1
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 800128c:	b003      	add	sp, #12
 800128e:	f85d fb04 	ldr.w	pc, [sp], #4

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001292:	7a1a      	ldrb	r2, [r3, #8]
 8001294:	2a00      	cmp	r2, #0
 8001296:	d1f6      	bne.n	8001286 <PC_to_RDR_GetSlotStatus+0x26>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 8001298:	7a5b      	ldrb	r3, [r3, #9]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d1f3      	bne.n	8001286 <PC_to_RDR_GetSlotStatus+0x26>
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800129e:	f10d 0007 	add.w	r0, sp, #7
 80012a2:	f7ff fe81 	bl	8000fa8 <CRD_GetHwError>

	return ErrorCode;
 80012a6:	e7e1      	b.n	800126c <PC_to_RDR_GetSlotStatus+0xc>
 80012a8:	20000594 	.word	0x20000594

080012ac <PC_to_RDR_XfrBlock>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_XfrBlock(void)
{
 80012ac:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80012ae:	4c1e      	ldr	r4, [pc, #120]	; (8001328 <PC_to_RDR_XfrBlock+0x7c>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_XfrBlock(void)
{
 80012b0:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80012b2:	7963      	ldrb	r3, [r4, #5]
 80012b4:	b113      	cbz	r3, 80012bc <PC_to_RDR_XfrBlock+0x10>
		return SLOTERROR_BAD_SLOT;
 80012b6:	2005      	movs	r0, #5
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	}
	
	return ErrorCode;
}
 80012b8:	b003      	add	sp, #12
 80012ba:	bd30      	pop	{r4, r5, pc}
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 80012bc:	78a1      	ldrb	r1, [r4, #2]
 80012be:	7863      	ldrb	r3, [r4, #1]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 80012c0:	78e2      	ldrb	r2, [r4, #3]
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 80012c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80012c6:	9301      	str	r3, [sp, #4]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 80012c8:	b95a      	cbnz	r2, 80012e2 <PC_to_RDR_XfrBlock+0x36>
 80012ca:	7922      	ldrb	r2, [r4, #4]
 80012cc:	b94a      	cbnz	r2, 80012e2 <PC_to_RDR_XfrBlock+0x36>
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;
 80012ce:	330a      	adds	r3, #10

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
 80012d0:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 80012d4:	d205      	bcs.n	80012e2 <PC_to_RDR_XfrBlock+0x36>
		return SLOTERROR_BAD_LENTGH;
	
	if( bAbortRequestFlag )
 80012d6:	4d15      	ldr	r5, [pc, #84]	; (800132c <PC_to_RDR_XfrBlock+0x80>)
 80012d8:	782b      	ldrb	r3, [r5, #0]
 80012da:	069b      	lsls	r3, r3, #26
 80012dc:	d504      	bpl.n	80012e8 <PC_to_RDR_XfrBlock+0x3c>
		return SLOTERROR_CMD_ABORTED;
 80012de:	20ff      	movs	r0, #255	; 0xff
 80012e0:	e7ea      	b.n	80012b8 <PC_to_RDR_XfrBlock+0xc>

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;
 80012e2:	2001      	movs	r0, #1
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	}
	
	return ErrorCode;
}
 80012e4:	b003      	add	sp, #12
 80012e6:	bd30      	pop	{r4, r5, pc}
		return SLOTERROR_BAD_LENTGH;
	
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80012e8:	f10d 0003 	add.w	r0, sp, #3
 80012ec:	f7ff fe5c 	bl	8000fa8 <CRD_GetHwError>

	if(ErrorCode != SLOT_NO_ERROR)
 80012f0:	2881      	cmp	r0, #129	; 0x81
 80012f2:	d1e1      	bne.n	80012b8 <PC_to_RDR_XfrBlock+0xc>
		return ErrorCode;

// This parameter did not define the answer size RB ??? 	
	ExpectedAnswerSize = MAKEWORD(UsbMessageBuffer[OFFSET_WLEVELPARAMETER+1],
 80012f4:	7a23      	ldrb	r3, [r4, #8]
 80012f6:	7a62      	ldrb	r2, [r4, #9]
									              UsbMessageBuffer[OFFSET_WLEVELPARAMETER]);
	
	ErrorCode = IFD_XfrBlock(&UsbMessageBuffer[OFFSET_ABDATA], &BlockSize, ExpectedAnswerSize);
 80012f8:	f104 000a 	add.w	r0, r4, #10
 80012fc:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 8001300:	a901      	add	r1, sp, #4
 8001302:	f7ff fd15 	bl	8000d30 <IFD_XfrBlock>
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	
	if( bAbortRequestFlag )
 8001306:	782b      	ldrb	r3, [r5, #0]
 8001308:	f003 0320 	and.w	r3, r3, #32
 800130c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1e4      	bne.n	80012de <PC_to_RDR_XfrBlock+0x32>
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
 8001314:	2881      	cmp	r0, #129	; 0x81
 8001316:	d1cf      	bne.n	80012b8 <PC_to_RDR_XfrBlock+0xc>
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
 8001318:	9b01      	ldr	r3, [sp, #4]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 800131a:	70e2      	strb	r2, [r4, #3]
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 800131c:	0a19      	lsrs	r1, r3, #8
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 800131e:	7122      	strb	r2, [r4, #4]
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
 8001320:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 8001322:	70a1      	strb	r1, [r4, #2]
 8001324:	e7c8      	b.n	80012b8 <PC_to_RDR_XfrBlock+0xc>
 8001326:	bf00      	nop
 8001328:	20000594 	.word	0x20000594
 800132c:	20000590 	.word	0x20000590

08001330 <PC_to_RDR_GetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_GetParameters(void)
{
 8001330:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001332:	4814      	ldr	r0, [pc, #80]	; (8001384 <PC_to_RDR_GetParameters+0x54>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_GetParameters(void)
{
 8001334:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001336:	7943      	ldrb	r3, [r0, #5]
 8001338:	b11b      	cbz	r3, 8001342 <PC_to_RDR_GetParameters+0x12>
		return SLOTERROR_BAD_SLOT;
 800133a:	2005      	movs	r0, #5
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 800133c:	b003      	add	sp, #12
 800133e:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if((UsbMessageBuffer[OFFSET_DWLENGTH]   != 0) || 
 8001342:	7843      	ldrb	r3, [r0, #1]
 8001344:	b94b      	cbnz	r3, 800135a <PC_to_RDR_GetParameters+0x2a>
 8001346:	7883      	ldrb	r3, [r0, #2]
 8001348:	b93b      	cbnz	r3, 800135a <PC_to_RDR_GetParameters+0x2a>
	   (UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0) || 
 800134a:	78c3      	ldrb	r3, [r0, #3]
 800134c:	b92b      	cbnz	r3, 800135a <PC_to_RDR_GetParameters+0x2a>
		 (UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 800134e:	7903      	ldrb	r3, [r0, #4]
 8001350:	b91b      	cbnz	r3, 800135a <PC_to_RDR_GetParameters+0x2a>
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
	}

	if((UsbMessageBuffer[OFFSET_ABRFU_3B]   != 0) || 
 8001352:	79c3      	ldrb	r3, [r0, #7]
 8001354:	b12b      	cbz	r3, 8001362 <PC_to_RDR_GetParameters+0x32>
	   (UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0) || 
		 (UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0))
	{
		return SLOTERROR_BAD_ABRFU_3B;
 8001356:	2007      	movs	r0, #7
 8001358:	e7f0      	b.n	800133c <PC_to_RDR_GetParameters+0xc>
	if((UsbMessageBuffer[OFFSET_DWLENGTH]   != 0) || 
	   (UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0) || 
		 (UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
 800135a:	2001      	movs	r0, #1
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 800135c:	b003      	add	sp, #12
 800135e:	f85d fb04 	ldr.w	pc, [sp], #4
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
	}

	if((UsbMessageBuffer[OFFSET_ABRFU_3B]   != 0) || 
 8001362:	7a03      	ldrb	r3, [r0, #8]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d1f6      	bne.n	8001356 <PC_to_RDR_GetParameters+0x26>
	   (UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0) || 
 8001368:	7a41      	ldrb	r1, [r0, #9]
 800136a:	2900      	cmp	r1, #0
 800136c:	d1f3      	bne.n	8001356 <PC_to_RDR_GetParameters+0x26>
		 (UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0))
	{
		return SLOTERROR_BAD_ABRFU_3B;
	}

	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 800136e:	300a      	adds	r0, #10
 8001370:	f7ff fd44 	bl	8000dfc <IFD_SetParameters>

	if(ErrorCode != SLOT_NO_ERROR)
 8001374:	2881      	cmp	r0, #129	; 0x81
 8001376:	d1e1      	bne.n	800133c <PC_to_RDR_GetParameters+0xc>
	{
		return ErrorCode;
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001378:	f10d 0007 	add.w	r0, sp, #7
 800137c:	f7ff fe14 	bl	8000fa8 <CRD_GetHwError>

	return ErrorCode;
 8001380:	e7dc      	b.n	800133c <PC_to_RDR_GetParameters+0xc>
 8001382:	bf00      	nop
 8001384:	20000594 	.word	0x20000594

08001388 <PC_to_RDR_ResetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_ResetParameters(void)
{
 8001388:	b570      	push	{r4, r5, r6, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800138a:	4b18      	ldr	r3, [pc, #96]	; (80013ec <PC_to_RDR_ResetParameters+0x64>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_ResetParameters(void)
{
 800138c:	b082      	sub	sp, #8
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800138e:	795a      	ldrb	r2, [r3, #5]
 8001390:	b112      	cbz	r2, 8001398 <PC_to_RDR_ResetParameters+0x10>
		return SLOTERROR_BAD_SLOT;
 8001392:	2005      	movs	r0, #5
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001394:	b002      	add	sp, #8
 8001396:	bd70      	pop	{r4, r5, r6, pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001398:	785a      	ldrb	r2, [r3, #1]
 800139a:	b94a      	cbnz	r2, 80013b0 <PC_to_RDR_ResetParameters+0x28>
 800139c:	789a      	ldrb	r2, [r3, #2]
 800139e:	b93a      	cbnz	r2, 80013b0 <PC_to_RDR_ResetParameters+0x28>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80013a0:	78da      	ldrb	r2, [r3, #3]
 80013a2:	b92a      	cbnz	r2, 80013b0 <PC_to_RDR_ResetParameters+0x28>
 80013a4:	791a      	ldrb	r2, [r3, #4]
 80013a6:	b91a      	cbnz	r2, 80013b0 <PC_to_RDR_ResetParameters+0x28>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80013a8:	79da      	ldrb	r2, [r3, #7]
 80013aa:	b122      	cbz	r2, 80013b6 <PC_to_RDR_ResetParameters+0x2e>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 80013ac:	2007      	movs	r0, #7
 80013ae:	e7f1      	b.n	8001394 <PC_to_RDR_ResetParameters+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 80013b0:	2001      	movs	r0, #1
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80013b2:	b002      	add	sp, #8
 80013b4:	bd70      	pop	{r4, r5, r6, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80013b6:	7a1a      	ldrb	r2, [r3, #8]
 80013b8:	2a00      	cmp	r2, #0
 80013ba:	d1f7      	bne.n	80013ac <PC_to_RDR_ResetParameters+0x24>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 80013bc:	7a5a      	ldrb	r2, [r3, #9]
 80013be:	2a00      	cmp	r2, #0
 80013c0:	d1f4      	bne.n	80013ac <PC_to_RDR_ResetParameters+0x24>
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
 80013c2:	250a      	movs	r5, #10
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 80013c4:	4611      	mov	r1, r2

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
 80013c6:	2611      	movs	r6, #17
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
 80013c8:	2403      	movs	r4, #3
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 80013ca:	1958      	adds	r0, r3, r5
	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
 80013cc:	72da      	strb	r2, [r3, #11]
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
 80013ce:	731a      	strb	r2, [r3, #12]
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
 80013d0:	73da      	strb	r2, [r3, #15]
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
 80013d2:	741a      	strb	r2, [r3, #16]

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
 80013d4:	729e      	strb	r6, [r3, #10]
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
 80013d6:	735d      	strb	r5, [r3, #13]
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
 80013d8:	739c      	strb	r4, [r3, #14]
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 80013da:	f7ff fd0f 	bl	8000dfc <IFD_SetParameters>

	if(ErrorCode != SLOT_NO_ERROR)
 80013de:	2881      	cmp	r0, #129	; 0x81
 80013e0:	d1d8      	bne.n	8001394 <PC_to_RDR_ResetParameters+0xc>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80013e2:	f10d 0007 	add.w	r0, sp, #7
 80013e6:	f7ff fddf 	bl	8000fa8 <CRD_GetHwError>

	return ErrorCode;
 80013ea:	e7d3      	b.n	8001394 <PC_to_RDR_ResetParameters+0xc>
 80013ec:	20000594 	.word	0x20000594

080013f0 <PC_to_RDR_SetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_SetParameters(void)
{
 80013f0:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013f2:	4b1c      	ldr	r3, [pc, #112]	; (8001464 <PC_to_RDR_SetParameters+0x74>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_SetParameters(void)
{
 80013f4:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013f6:	795a      	ldrb	r2, [r3, #5]
 80013f8:	b112      	cbz	r2, 8001400 <PC_to_RDR_SetParameters+0x10>
		return SLOTERROR_BAD_SLOT;
 80013fa:	2005      	movs	r0, #5
	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80013fc:	b003      	add	sp, #12
 80013fe:	bd30      	pop	{r4, r5, pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if( UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0
 8001400:	789a      	ldrb	r2, [r3, #2]
 8001402:	b942      	cbnz	r2, 8001416 <PC_to_RDR_SetParameters+0x26>
 8001404:	78da      	ldrb	r2, [r3, #3]
 8001406:	b932      	cbnz	r2, 8001416 <PC_to_RDR_SetParameters+0x26>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001408:	791a      	ldrb	r2, [r3, #4]
 800140a:	b922      	cbnz	r2, 8001416 <PC_to_RDR_SetParameters+0x26>
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
 800140c:	785a      	ldrb	r2, [r3, #1]
 800140e:	2a05      	cmp	r2, #5
 8001410:	d00c      	beq.n	800142c <PC_to_RDR_SetParameters+0x3c>
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
 8001412:	2a07      	cmp	r2, #7
 8001414:	d002      	beq.n	800141c <PC_to_RDR_SetParameters+0x2c>
		return SLOTERROR_BAD_LENTGH;
 8001416:	2001      	movs	r0, #1
	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001418:	b003      	add	sp, #12
 800141a:	bd30      	pop	{r4, r5, pc}
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
	    (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01))
 800141c:	79da      	ldrb	r2, [r3, #7]
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
 800141e:	2a01      	cmp	r2, #1
 8001420:	d006      	beq.n	8001430 <PC_to_RDR_SetParameters+0x40>
	    (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01))
	{
//		UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] = 0x01;						 // Set to T1
		UsbMessageBuffer[OFFSET_DWLENGTH]         = 0x05;							 // Set to T0
 8001422:	2105      	movs	r1, #5
 8001424:	7059      	strb	r1, [r3, #1]
	}

	if( ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x05)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x00))
 8001426:	b11a      	cbz	r2, 8001430 <PC_to_RDR_SetParameters+0x40>
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x07)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;
 8001428:	2007      	movs	r0, #7
 800142a:	e7e7      	b.n	80013fc <PC_to_RDR_SetParameters+0xc>
 800142c:	79da      	ldrb	r2, [r3, #7]
 800142e:	e7fa      	b.n	8001426 <PC_to_RDR_SetParameters+0x36>



	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 8001430:	7a1b      	ldrb	r3, [r3, #8]
 8001432:	4c0c      	ldr	r4, [pc, #48]	; (8001464 <PC_to_RDR_SetParameters+0x74>)
 8001434:	b10b      	cbz	r3, 800143a <PC_to_RDR_SetParameters+0x4a>
		return SLOTERROR_BAD_ABRFU_2B;
 8001436:	2008      	movs	r0, #8
 8001438:	e7e0      	b.n	80013fc <PC_to_RDR_SetParameters+0xc>
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;



	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 800143a:	7a65      	ldrb	r5, [r4, #9]
 800143c:	2d00      	cmp	r5, #0
 800143e:	d1fa      	bne.n	8001436 <PC_to_RDR_SetParameters+0x46>

	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
 8001440:	2382      	movs	r3, #130	; 0x82
 8001442:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 8001444:	f7ff fdde 	bl	8001004 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
 8001448:	2207      	movs	r2, #7
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 800144a:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;

	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
 800144c:	2301      	movs	r3, #1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800144e:	eb0d 0002 	add.w	r0, sp, r2
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
 8001452:	7225      	strb	r5, [r4, #8]
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
 8001454:	70a5      	strb	r5, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
 8001456:	70e5      	strb	r5, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;
 8001458:	7125      	strb	r5, [r4, #4]
// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
 800145a:	7062      	strb	r2, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;

	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
 800145c:	7263      	strb	r3, [r4, #9]
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800145e:	f7ff fda3 	bl	8000fa8 <CRD_GetHwError>

	return ErrorCode;
 8001462:	e7cb      	b.n	80013fc <PC_to_RDR_SetParameters+0xc>
 8001464:	20000594 	.word	0x20000594

08001468 <PC_to_RDR_Escape>:
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_Escape(void)
{
 8001468:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800146a:	4c1e      	ldr	r4, [pc, #120]	; (80014e4 <PC_to_RDR_Escape+0x7c>)
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_Escape(void)
{
 800146c:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800146e:	7963      	ldrb	r3, [r4, #5]
 8001470:	b113      	cbz	r3, 8001478 <PC_to_RDR_Escape+0x10>
		return SLOTERROR_BAD_SLOT;
 8001472:	2005      	movs	r0, #5
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
	return ErrorCode;
}
 8001474:	b003      	add	sp, #12
 8001476:	bd30      	pop	{r4, r5, pc}
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 8001478:	78a1      	ldrb	r1, [r4, #2]
 800147a:	7863      	ldrb	r3, [r4, #1]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 800147c:	78e2      	ldrb	r2, [r4, #3]
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 800147e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001482:	9301      	str	r3, [sp, #4]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001484:	b94a      	cbnz	r2, 800149a <PC_to_RDR_Escape+0x32>
 8001486:	7922      	ldrb	r2, [r4, #4]
 8001488:	b93a      	cbnz	r2, 800149a <PC_to_RDR_Escape+0x32>
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;
 800148a:	330a      	adds	r3, #10

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
 800148c:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 8001490:	d203      	bcs.n	800149a <PC_to_RDR_Escape+0x32>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001492:	79e3      	ldrb	r3, [r4, #7]
 8001494:	b123      	cbz	r3, 80014a0 <PC_to_RDR_Escape+0x38>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 8001496:	2007      	movs	r0, #7
 8001498:	e7ec      	b.n	8001474 <PC_to_RDR_Escape+0xc>

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;
 800149a:	2001      	movs	r0, #1
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
	return ErrorCode;
}
 800149c:	b003      	add	sp, #12
 800149e:	bd30      	pop	{r4, r5, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80014a0:	7a23      	ldrb	r3, [r4, #8]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f7      	bne.n	8001496 <PC_to_RDR_Escape+0x2e>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 80014a6:	7a63      	ldrb	r3, [r4, #9]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1f4      	bne.n	8001496 <PC_to_RDR_Escape+0x2e>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( bAbortRequestFlag )
 80014ac:	4d0e      	ldr	r5, [pc, #56]	; (80014e8 <PC_to_RDR_Escape+0x80>)
 80014ae:	782b      	ldrb	r3, [r5, #0]
 80014b0:	069a      	lsls	r2, r3, #26
 80014b2:	d501      	bpl.n	80014b8 <PC_to_RDR_Escape+0x50>
		return SLOTERROR_CMD_ABORTED;
 80014b4:	20ff      	movs	r0, #255	; 0xff
 80014b6:	e7dd      	b.n	8001474 <PC_to_RDR_Escape+0xc>
	
	ErrorCode = IFD_Escape(&UsbMessageBuffer[OFFSET_ABDATA], &BlockSize);
 80014b8:	f104 000a 	add.w	r0, r4, #10
 80014bc:	a901      	add	r1, sp, #4
 80014be:	f7ff fd0f 	bl	8000ee0 <IFD_Escape>
	// USB_Action();
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	if( bAbortRequestFlag )
 80014c2:	782b      	ldrb	r3, [r5, #0]
 80014c4:	069b      	lsls	r3, r3, #26
 80014c6:	d4f5      	bmi.n	80014b4 <PC_to_RDR_Escape+0x4c>
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode != SLOT_NO_ERROR)
 80014c8:	2881      	cmp	r0, #129	; 0x81
 80014ca:	d1d3      	bne.n	8001474 <PC_to_RDR_Escape+0xc>
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
 80014cc:	9a01      	ldr	r2, [sp, #4]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 80014ce:	2300      	movs	r3, #0
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 80014d0:	0a11      	lsrs	r1, r2, #8
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80014d2:	f10d 0003 	add.w	r0, sp, #3
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
 80014d6:	7062      	strb	r2, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 80014d8:	70a1      	strb	r1, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 80014da:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 80014dc:	7123      	strb	r3, [r4, #4]
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80014de:	f7ff fd63 	bl	8000fa8 <CRD_GetHwError>
	return ErrorCode;
 80014e2:	e7c7      	b.n	8001474 <PC_to_RDR_Escape+0xc>
 80014e4:	20000594 	.word	0x20000594
 80014e8:	20000590 	.word	0x20000590

080014ec <PC_to_RDR_IccClock>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_IccClock(void)
{
 80014ec:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <PC_to_RDR_IccClock+0x54>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_IccClock(void)
{
 80014f0:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80014f2:	795a      	ldrb	r2, [r3, #5]
 80014f4:	b11a      	cbz	r2, 80014fe <PC_to_RDR_IccClock+0x12>
		return SLOTERROR_BAD_SLOT;
 80014f6:	2005      	movs	r0, #5
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
};
 80014f8:	b003      	add	sp, #12
 80014fa:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80014fe:	785a      	ldrb	r2, [r3, #1]
 8001500:	b952      	cbnz	r2, 8001518 <PC_to_RDR_IccClock+0x2c>
 8001502:	789a      	ldrb	r2, [r3, #2]
 8001504:	b942      	cbnz	r2, 8001518 <PC_to_RDR_IccClock+0x2c>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 8001506:	78da      	ldrb	r2, [r3, #3]
 8001508:	b932      	cbnz	r2, 8001518 <PC_to_RDR_IccClock+0x2c>
 800150a:	791a      	ldrb	r2, [r3, #4]
 800150c:	b922      	cbnz	r2, 8001518 <PC_to_RDR_IccClock+0x2c>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
 800150e:	79d8      	ldrb	r0, [r3, #7]
 8001510:	2801      	cmp	r0, #1
 8001512:	d905      	bls.n	8001520 <PC_to_RDR_IccClock+0x34>
		return SLOTERROR_BAD_CLOCKCOMMAND;
 8001514:	2007      	movs	r0, #7
 8001516:	e7ef      	b.n	80014f8 <PC_to_RDR_IccClock+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001518:	2001      	movs	r0, #1
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
};
 800151a:	b003      	add	sp, #12
 800151c:	f85d fb04 	ldr.w	pc, [sp], #4
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
		return SLOTERROR_BAD_CLOCKCOMMAND;

	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 8001520:	7a1a      	ldrb	r2, [r3, #8]
 8001522:	b10a      	cbz	r2, 8001528 <PC_to_RDR_IccClock+0x3c>
		return SLOTERROR_BAD_ABRFU_2B;
 8001524:	2008      	movs	r0, #8
 8001526:	e7e7      	b.n	80014f8 <PC_to_RDR_IccClock+0xc>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
		return SLOTERROR_BAD_CLOCKCOMMAND;

	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 8001528:	7a5b      	ldrb	r3, [r3, #9]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d1fa      	bne.n	8001524 <PC_to_RDR_IccClock+0x38>
		return SLOTERROR_BAD_ABRFU_2B;
	
	ErrorCode = IFD_SetClock(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND]);
 800152e:	f7ff fcf7 	bl	8000f20 <IFD_SetClock>

	if(ErrorCode != SLOT_NO_ERROR)
 8001532:	2881      	cmp	r0, #129	; 0x81
 8001534:	d1e0      	bne.n	80014f8 <PC_to_RDR_IccClock+0xc>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001536:	f10d 0007 	add.w	r0, sp, #7
 800153a:	f7ff fd35 	bl	8000fa8 <CRD_GetHwError>

	return ErrorCode;
 800153e:	e7db      	b.n	80014f8 <PC_to_RDR_IccClock+0xc>
 8001540:	20000594 	.word	0x20000594

08001544 <PC_to_RDR_Abort>:

unsigned char PC_to_RDR_Abort(void)
{
//	unsigned char ErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <PC_to_RDR_Abort+0x54>)
 8001546:	795a      	ldrb	r2, [r3, #5]
 8001548:	b10a      	cbz	r2, 800154e <PC_to_RDR_Abort+0xa>
		return SLOTERROR_BAD_SLOT;
 800154a:	2005      	movs	r0, #5
 800154c:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 800154e:	785a      	ldrb	r2, [r3, #1]
 8001550:	b94a      	cbnz	r2, 8001566 <PC_to_RDR_Abort+0x22>
 8001552:	789a      	ldrb	r2, [r3, #2]
 8001554:	b93a      	cbnz	r2, 8001566 <PC_to_RDR_Abort+0x22>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 8001556:	78da      	ldrb	r2, [r3, #3]
 8001558:	b92a      	cbnz	r2, 8001566 <PC_to_RDR_Abort+0x22>
 800155a:	791a      	ldrb	r2, [r3, #4]
 800155c:	b91a      	cbnz	r2, 8001566 <PC_to_RDR_Abort+0x22>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 800155e:	79da      	ldrb	r2, [r3, #7]
 8001560:	b11a      	cbz	r2, 800156a <PC_to_RDR_Abort+0x26>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 8001562:	2007      	movs	r0, #7
 8001564:	4770      	bx	lr
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001566:	2001      	movs	r0, #1
 8001568:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 800156a:	7a1a      	ldrb	r2, [r3, #8]
 800156c:	2a00      	cmp	r2, #0
 800156e:	d1f8      	bne.n	8001562 <PC_to_RDR_Abort+0x1e>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 8001570:	7a5a      	ldrb	r2, [r3, #9]
 8001572:	2a00      	cmp	r2, #0
 8001574:	d1f5      	bne.n	8001562 <PC_to_RDR_Abort+0x1e>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
 8001576:	4a09      	ldr	r2, [pc, #36]	; (800159c <PC_to_RDR_Abort+0x58>)
 8001578:	7811      	ldrb	r1, [r2, #0]
 800157a:	0689      	lsls	r1, r1, #26
 800157c:	d401      	bmi.n	8001582 <PC_to_RDR_Abort+0x3e>
		return SLOTERROR_CMD_ABORTED;
 800157e:	20ff      	movs	r0, #255	; 0xff
	
	Reset_bAbortRequestFlag;
	
	return SLOT_NO_ERROR;
}
 8001580:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
 8001582:	4807      	ldr	r0, [pc, #28]	; (80015a0 <PC_to_RDR_Abort+0x5c>)
 8001584:	7999      	ldrb	r1, [r3, #6]
 8001586:	7803      	ldrb	r3, [r0, #0]
 8001588:	4299      	cmp	r1, r3
 800158a:	d1f8      	bne.n	800157e <PC_to_RDR_Abort+0x3a>
		return SLOTERROR_CMD_ABORTED;
	
	Reset_bAbortRequestFlag;
 800158c:	7813      	ldrb	r3, [r2, #0]
	
	return SLOT_NO_ERROR;
 800158e:	2081      	movs	r0, #129	; 0x81
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
		return SLOTERROR_CMD_ABORTED;
	
	Reset_bAbortRequestFlag;
 8001590:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001594:	7013      	strb	r3, [r2, #0]
	
	return SLOT_NO_ERROR;
 8001596:	4770      	bx	lr
 8001598:	20000594 	.word	0x20000594
 800159c:	20000590 	.word	0x20000590
 80015a0:	200006f4 	.word	0x200006f4

080015a4 <RDR_to_PC_DataBlock>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
 80015a4:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
 80015a6:	4c0a      	ldr	r4, [pc, #40]	; (80015d0 <RDR_to_PC_DataBlock+0x2c>)
 80015a8:	2380      	movs	r3, #128	; 0x80
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
 80015aa:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
 80015ac:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS]      = CRD_GetSlotStatus();
 80015ae:	f7ff fd29 	bl	8001004 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR]       = 0x00;
 80015b2:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 80015b4:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
	UsbMessageBuffer[OFFSET_BSTATUS]      = CRD_GetSlotStatus();
 80015b6:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR]       = 0x00;
 80015b8:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 80015ba:	d006      	beq.n	80015ca <RDR_to_PC_DataBlock+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS] += 0x40;
 80015bc:	3040      	adds	r0, #64	; 0x40
 80015be:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x00;
 80015c0:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 80015c2:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 80015c4:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 80015c6:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR] = ErrorCode;
 80015c8:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BCHAINPARAMETER] = 0x00;
 80015ca:	2300      	movs	r3, #0
 80015cc:	7263      	strb	r3, [r4, #9]
 80015ce:	bd38      	pop	{r3, r4, r5, pc}
 80015d0:	20000594 	.word	0x20000594

080015d4 <RDR_to_PC_SlotStatus>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
 80015d4:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
 80015d6:	4c0b      	ldr	r4, [pc, #44]	; (8001604 <RDR_to_PC_SlotStatus+0x30>)
 80015d8:	2381      	movs	r3, #129	; 0x81
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
 80015da:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
 80015dc:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80015de:	f7ff fd11 	bl	8001004 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR]				= 0x00;
 80015e2:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 80015e4:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80015e6:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR]				= 0x00;
 80015e8:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 80015ea:	d006      	beq.n	80015fa <RDR_to_PC_SlotStatus+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS]    += 0x40;
 80015ec:	3040      	adds	r0, #64	; 0x40
 80015ee:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH]    = 0x00;
 80015f0:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1]  = 0x00;
 80015f2:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2]  = 0x00;
 80015f4:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3]  = 0x00;
 80015f6:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR]      = ErrorCode;
 80015f8:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BCLOCKSTATUS] = CRD_GetClockStatus();
 80015fa:	f7ff fd07 	bl	800100c <CRD_GetClockStatus>
 80015fe:	7260      	strb	r0, [r4, #9]
 8001600:	bd38      	pop	{r3, r4, r5, pc}
 8001602:	bf00      	nop
 8001604:	20000594 	.word	0x20000594

08001608 <RDR_to_PC_SlotStatus_CardStopped>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus_CardStopped (unsigned char ErrorCode)
{
 8001608:	b508      	push	{r3, lr}
	RDR_to_PC_SlotStatus(ErrorCode);
 800160a:	f7ff ffe3 	bl	80015d4 <RDR_to_PC_SlotStatus>

	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_PRESENTINACTIVE;
 800160e:	4b02      	ldr	r3, [pc, #8]	; (8001618 <RDR_to_PC_SlotStatus_CardStopped+0x10>)
 8001610:	2201      	movs	r2, #1
 8001612:	71da      	strb	r2, [r3, #7]
	UsbMessageBuffer[OFFSET_BCLOCKSTATUS] = CRD_CLOCKSTOPPEDLOW;
 8001614:	725a      	strb	r2, [r3, #9]
 8001616:	bd08      	pop	{r3, pc}
 8001618:	20000594 	.word	0x20000594

0800161c <RDR_to_PC_Parameters>:
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
 800161c:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
 800161e:	4c0f      	ldr	r4, [pc, #60]	; (800165c <RDR_to_PC_Parameters+0x40>)
 8001620:	2382      	movs	r3, #130	; 0x82
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
 8001622:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
 8001624:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 8001626:	f7ff fced 	bl	8001004 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 	= 0x00;
 800162a:	2300      	movs	r3, #0
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 	= 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] 	= 0x00;
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;

	if(ErrorCode != SLOT_NO_ERROR)
 800162c:	2d81      	cmp	r5, #129	; 0x81


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 800162e:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 	= 0x00;
 8001630:	70a3      	strb	r3, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 	= 0x00;
 8001632:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] 	= 0x00;
 8001634:	7123      	strb	r3, [r4, #4]
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 8001636:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 8001638:	d004      	beq.n	8001644 <RDR_to_PC_Parameters+0x28>
	{
		UsbMessageBuffer[OFFSET_BSTATUS] += 0x40;
 800163a:	3040      	adds	r0, #64	; 0x40
 800163c:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x00;
 800163e:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_BERROR] 	= ErrorCode;
 8001640:	7225      	strb	r5, [r4, #8]
		return;
 8001642:	bd38      	pop	{r3, r4, r5, pc}
	}
	
	UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN]
		= IFD_GetParameters(&UsbMessageBuffer[OFFSET_ABDATA]);
 8001644:	f104 000a 	add.w	r0, r4, #10
 8001648:	f7ff fbc2 	bl	8000dd0 <IFD_GetParameters>
 800164c:	7260      	strb	r0, [r4, #9]
	
	if(UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN])
 800164e:	b910      	cbnz	r0, 8001656 <RDR_to_PC_Parameters+0x3a>
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x07;	
	}
	else
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x05;	
 8001650:	2305      	movs	r3, #5
 8001652:	7063      	strb	r3, [r4, #1]
 8001654:	bd38      	pop	{r3, r4, r5, pc}
	UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN]
		= IFD_GetParameters(&UsbMessageBuffer[OFFSET_ABDATA]);
	
	if(UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN])
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x07;	
 8001656:	2307      	movs	r3, #7
 8001658:	7063      	strb	r3, [r4, #1]
 800165a:	bd38      	pop	{r3, r4, r5, pc}
 800165c:	20000594 	.word	0x20000594

08001660 <RDR_to_PC_Escape>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
 8001660:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
 8001662:	4c0a      	ldr	r4, [pc, #40]	; (800168c <RDR_to_PC_Escape+0x2c>)
 8001664:	2383      	movs	r3, #131	; 0x83
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
 8001666:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
 8001668:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 800166a:	f7ff fccb 	bl	8001004 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 800166e:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 8001670:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 8001672:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 8001674:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 8001676:	d006      	beq.n	8001686 <RDR_to_PC_Escape+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS]    += 0x40;
 8001678:	3040      	adds	r0, #64	; 0x40
 800167a:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH]    = 0x00;
 800167c:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1]  = 0x00;
 800167e:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2]  = 0x00;
 8001680:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3]  = 0x00;
 8001682:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR]      = ErrorCode;
 8001684:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BRFU] = 0x00;
 8001686:	2300      	movs	r3, #0
 8001688:	7263      	strb	r3, [r4, #9]
 800168a:	bd38      	pop	{r3, r4, r5, pc}
 800168c:	20000594 	.word	0x20000594

08001690 <CmdNotSupported>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void CmdNotSupported(void)
{
 8001690:	b538      	push	{r3, r4, r5, lr}
	//UsbMessageBuffer[OFFSET_BMESSAGETYPE] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH] 				= 0x00;
 8001692:	4c06      	ldr	r4, [pc, #24]	; (80016ac <CmdNotSupported+0x1c>)
 8001694:	2500      	movs	r5, #0
 8001696:	7065      	strb	r5, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 			= 0x00;
 8001698:	70a5      	strb	r5, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 			= 0x00;
 800169a:	70e5      	strb	r5, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3]		 		= 0x00;
 800169c:	7125      	strb	r5, [r4, #4]
	UsbMessageBuffer[OFFSET_BSTATUS] 					= 0x40 + CRD_GetSlotStatus();
 800169e:	f7ff fcb1 	bl	8001004 <CRD_GetSlotStatus>
 80016a2:	3040      	adds	r0, #64	; 0x40
 80016a4:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 					= 0x00;
 80016a6:	7225      	strb	r5, [r4, #8]
	UsbMessageBuffer[OFFSET_BCHAINPARAMETER] 	= 0x00;
 80016a8:	7265      	strb	r5, [r4, #9]
 80016aa:	bd38      	pop	{r3, r4, r5, pc}
 80016ac:	20000594 	.word	0x20000594

080016b0 <RDR_to_PC_NotifySlotChange>:
/************************************************************************/
/* ROUTINE 	void RDR_to_PC_NotifySlotChange(void)												*/
/************************************************************************/

void RDR_to_PC_NotifySlotChange(void)
{
 80016b0:	b510      	push	{r4, lr}

	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] = RDR_TO_PC_NOTIFYSLOTCHANGE;
 80016b2:	4c05      	ldr	r4, [pc, #20]	; (80016c8 <RDR_to_PC_NotifySlotChange+0x18>)
 80016b4:	2350      	movs	r3, #80	; 0x50
 80016b6:	7023      	strb	r3, [r4, #0]
	
	if( CRD_GetSlotStatus() == CRD_NOTPRESENT )
 80016b8:	f7ff fca4 	bl	8001004 <CRD_GetSlotStatus>
 80016bc:	2802      	cmp	r0, #2
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x02;	
	}
	else
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x03;	
 80016be:	bf16      	itet	ne
 80016c0:	2303      	movne	r3, #3

	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] = RDR_TO_PC_NOTIFYSLOTCHANGE;
	
	if( CRD_GetSlotStatus() == CRD_NOTPRESENT )
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x02;	
 80016c2:	7060      	strbeq	r0, [r4, #1]
	}
	else
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x03;	
 80016c4:	7063      	strbne	r3, [r4, #1]
 80016c6:	bd10      	pop	{r4, pc}
 80016c8:	2000058c 	.word	0x2000058c

080016cc <RDR_to_PC_HardwareError>:
/************************************************************************/
/* ROUTINE 	void RDR_to_PC_HardwareError(void)													*/
/************************************************************************/

void RDR_to_PC_HardwareError(void)
{
 80016cc:	b410      	push	{r4}
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 80016ce:	4a06      	ldr	r2, [pc, #24]	; (80016e8 <RDR_to_PC_HardwareError+0x1c>)
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 80016d0:	4b06      	ldr	r3, [pc, #24]	; (80016ec <RDR_to_PC_HardwareError+0x20>)
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 80016d2:	7994      	ldrb	r4, [r2, #6]
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 80016d4:	2051      	movs	r0, #81	; 0x51
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
 80016d6:	2100      	movs	r1, #0
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
//	ErrorCode 																					= CRD_GetHwError(&HwErrorCode);
	UsbIntMessageBuffer[OFFSET_INT_BHARDWAREERRORCODE] 	= HwErrorCode;
 80016d8:	2281      	movs	r2, #129	; 0x81
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 80016da:	709c      	strb	r4, [r3, #2]
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 80016dc:	7018      	strb	r0, [r3, #0]
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
 80016de:	7059      	strb	r1, [r3, #1]
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
//	ErrorCode 																					= CRD_GetHwError(&HwErrorCode);
	UsbIntMessageBuffer[OFFSET_INT_BHARDWAREERRORCODE] 	= HwErrorCode;
 80016e0:	70da      	strb	r2, [r3, #3]
}
 80016e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	20000594 	.word	0x20000594
 80016ec:	2000058c 	.word	0x2000058c

080016f0 <InitSCTStruct>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	7003      	strb	r3, [r0, #0]
	tSCT->cAPDUAnswerLength = 0;
 80016f4:	7103      	strb	r3, [r0, #4]
	tSCT->cAPDUAnswerStatus = 0;
 80016f6:	8043      	strh	r3, [r0, #2]
	tSCT->cTPDUSequence     = 0;
 80016f8:	7143      	strb	r3, [r0, #5]
 80016fa:	4770      	bx	lr

080016fc <GenerateCRC>:
  GenerateCRC

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
 80016fc:	b410      	push	{r4}
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80016fe:	b159      	cbz	r1, 8001718 <GenerateCRC+0x1c>
 8001700:	2300      	movs	r3, #0

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 8001702:	461a      	mov	r2, r3
	int i;

  for (i=0;i<cLength;i++)
	{
    cCRC ^= pData[i];
 8001704:	5cc4      	ldrb	r4, [r0, r3]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001706:	3301      	adds	r3, #1
 8001708:	428b      	cmp	r3, r1
	{
    cCRC ^= pData[i];
 800170a:	ea82 0204 	eor.w	r2, r2, r4
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 800170e:	dbf9      	blt.n	8001704 <GenerateCRC+0x8>
	{
    cCRC ^= pData[i];
  }

	return (cCRC);
}
 8001710:	4610      	mov	r0, r2
 8001712:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001716:	4770      	bx	lr

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 8001718:	460a      	mov	r2, r1
 800171a:	e7f9      	b.n	8001710 <GenerateCRC+0x14>

0800171c <GenerateTPDU>:
  GenerateTPDU

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
 800171c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 800171e:	7943      	ldrb	r3, [r0, #5]
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;
 8001720:	7802      	ldrb	r2, [r0, #0]
  GenerateTPDU

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
 8001722:	4604      	mov	r4, r0
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 8001724:	f003 0001 	and.w	r0, r3, #1
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
 8001728:	1d11      	adds	r1, r2, #4
*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 800172a:	0180      	lsls	r0, r0, #6
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence
 800172c:	3301      	adds	r3, #1

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
 800172e:	2700      	movs	r7, #0
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 8001730:	f884 0108 	strb.w	r0, [r4, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
 8001734:	71a1      	strb	r1, [r4, #6]
	tSCT->cTPDUSequence++;																								// switch sequence
 8001736:	7163      	strb	r3, [r4, #5]

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;
 8001738:	f884 2109 	strb.w	r2, [r4, #265]	; 0x109

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
 800173c:	f884 7107 	strb.w	r7, [r4, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data
 8001740:	f504 7085 	add.w	r0, r4, #266	; 0x10a
 8001744:	1de1      	adds	r1, r4, #7
 8001746:	f007 ff33 	bl	80095b0 <memcpy>

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] = 								// set CRC at end of data
 800174a:	7826      	ldrb	r6, [r4, #0]
						GenerateCRC ((unsigned char*)&tSCT->cTPDU,tSCT->cAPDULength+CCID_TPDU_PROLOG);
 800174c:	f204 1507 	addw	r5, r4, #263	; 0x107
	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] = 								// set CRC at end of data
 8001750:	3603      	adds	r6, #3
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001752:	f016 00ff 	ands.w	r0, r6, #255	; 0xff
 8001756:	d00b      	beq.n	8001770 <GenerateTPDU+0x54>

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 8001758:	463a      	mov	r2, r7
	int i;

  for (i=0;i<cLength;i++)
 800175a:	463b      	mov	r3, r7
	{
    cCRC ^= pData[i];
 800175c:	5ce9      	ldrb	r1, [r5, r3]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 800175e:	3301      	adds	r3, #1
 8001760:	4283      	cmp	r3, r0
	{
    cCRC ^= pData[i];
 8001762:	ea82 0201 	eor.w	r2, r2, r1
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001766:	dbf9      	blt.n	800175c <GenerateTPDU+0x40>
	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] = 								// set CRC at end of data
 8001768:	4434      	add	r4, r6
 800176a:	f884 2107 	strb.w	r2, [r4, #263]	; 0x107
 800176e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 8001770:	4602      	mov	r2, r0
 8001772:	e7f9      	b.n	8001768 <GenerateTPDU+0x4c>

08001774 <GenerateChainedTPDU>:
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001774:	7943      	ldrb	r3, [r0, #5]
  GenerateChainedTPDU

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
 8001776:	b410      	push	{r4}
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001778:	f003 0201 	and.w	r2, r3, #1
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
 800177c:	2404      	movs	r4, #4
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 800177e:	40a2      	lsls	r2, r4
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence
 8001780:	1c59      	adds	r1, r3, #1
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001782:	3a80      	subs	r2, #128	; 0x80

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
 8001784:	2300      	movs	r3, #0
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
 8001786:	7184      	strb	r4, [r0, #6]
	tSCT->cTPDUSequence++;																		// switch sequence
 8001788:	7141      	strb	r1, [r0, #5]
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 800178a:	f880 2108 	strb.w	r2, [r0, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence

 	tSCT->cTPDU[CCID_TPDU_OVERHEAD-1] = GenerateCRC ((unsigned char*)&tSCT->cTPDU,CCID_TPDU_PROLOG);
 800178e:	f880 210a 	strb.w	r2, [r0, #266]	; 0x10a

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
 8001792:	f880 3107 	strb.w	r3, [r0, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;
 8001796:	f880 3109 	strb.w	r3, [r0, #265]	; 0x109

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence

 	tSCT->cTPDU[CCID_TPDU_OVERHEAD-1] = GenerateCRC ((unsigned char*)&tSCT->cTPDU,CCID_TPDU_PROLOG);
}
 800179a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <SendTPDU>:
  SendTPDU

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
 80017a0:	b570      	push	{r4, r5, r6, lr}
 80017a2:	b082      	sub	sp, #8
	unsigned int   nAnswerLength = 0;
 80017a4:	2200      	movs	r2, #0
 80017a6:	ab02      	add	r3, sp, #8
  SendTPDU

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
 80017a8:	4604      	mov	r4, r0
	unsigned int   nAnswerLength = 0;
 80017aa:	f843 2d04 	str.w	r2, [r3, #-4]!
	unsigned char  nOverhead     = 0;

// Send TPDU to smartcard an receive answer
	CRD_SendCommand ((unsigned char*) tSCT->cTPDU,
 80017ae:	f200 1007 	addw	r0, r0, #263	; 0x107
 80017b2:	79a1      	ldrb	r1, [r4, #6]
 80017b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017b8:	f000 ff30 	bl	800261c <CRD_SendCommand>
									                  tSCT->cTPDULength,
																	  CCID_TRANSFER_BUFFER_MAX,
									 (unsigned int*) &nAnswerLength);


	if (CCID_TPDU_ANSWER_OVERHEAD > nAnswerLength)
 80017bc:	9d01      	ldr	r5, [sp, #4]
 80017be:	2d05      	cmp	r5, #5
 80017c0:	d804      	bhi.n	80017cc <SendTPDU+0x2c>
	{																																					// answer length incorrect
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
 80017c2:	f24a 0001 	movw	r0, #40961	; 0xa001
 80017c6:	8060      	strh	r0, [r4, #2]
					 nAnswerLength - nOverhead);	 																		// add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;		  								// add length of recieved data

	return (tSCT->cAPDUAnswerStatus);
}
 80017c8:	b002      	add	sp, #8
 80017ca:	bd70      	pop	{r4, r5, r6, pc}
	{																																					// answer length incorrect
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
		return (tSCT->cAPDUAnswerStatus);
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
 80017cc:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 80017d0:	069b      	lsls	r3, r3, #26
 80017d2:	d418      	bmi.n	8001806 <SendTPDU+0x66>
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
 80017d4:	1963      	adds	r3, r4, r5
 80017d6:	f893 1104 	ldrb.w	r1, [r3, #260]	; 0x104
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
 80017da:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 80017de:	2206      	movs	r2, #6
 80017e0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80017e4:	8063      	strh	r3, [r4, #2]
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;								// no status data
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
 80017e6:	4616      	mov	r6, r2
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
	}
	 
	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
 80017e8:	7920      	ldrb	r0, [r4, #4]
 80017ea:	1aaa      	subs	r2, r5, r2
 80017ec:	4420      	add	r0, r4
 80017ee:	f504 7185 	add.w	r1, r4, #266	; 0x10a
 80017f2:	3007      	adds	r0, #7
 80017f4:	f007 fedc 	bl	80095b0 <memcpy>
	        &tSCT->cTPDU[CCID_TPDU_DATASTART],
					 nAnswerLength - nOverhead);	 																		// add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;		  								// add length of recieved data
 80017f8:	7923      	ldrb	r3, [r4, #4]

	return (tSCT->cAPDUAnswerStatus);
 80017fa:	8860      	ldrh	r0, [r4, #2]
	 
	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
	        &tSCT->cTPDU[CCID_TPDU_DATASTART],
					 nAnswerLength - nOverhead);	 																		// add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;		  								// add length of recieved data
 80017fc:	441d      	add	r5, r3
 80017fe:	1bae      	subs	r6, r5, r6
 8001800:	7126      	strb	r6, [r4, #4]

	return (tSCT->cAPDUAnswerStatus);
}
 8001802:	b002      	add	sp, #8
 8001804:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
	{
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;								// no status data
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
 8001806:	f24a 0302 	movw	r3, #40962	; 0xa002
 800180a:	2204      	movs	r2, #4
 800180c:	8063      	strh	r3, [r4, #2]
		return (tSCT->cAPDUAnswerStatus);
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
	{
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;								// no status data
 800180e:	4616      	mov	r6, r2
 8001810:	e7ea      	b.n	80017e8 <SendTPDU+0x48>
 8001812:	bf00      	nop

08001814 <SendAPDU>:
  SendAPDU

*******************************************************************************/

unsigned short SendAPDU (typeSmartcardTransfer *tSCT)
{
 8001814:	b538      	push	{r3, r4, r5, lr}
	tSCT->cAPDUAnswerLength = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	7103      	strb	r3, [r0, #4]
  SendAPDU

*******************************************************************************/

unsigned short SendAPDU (typeSmartcardTransfer *tSCT)
{
 800181a:	4604      	mov	r4, r0
	tSCT->cAPDUAnswerLength = 0;

 	GenerateTPDU (tSCT);
 800181c:	f7ff ff7e 	bl	800171c <GenerateTPDU>

	SendTPDU (tSCT);
 8001820:	4620      	mov	r0, r4
 8001822:	f7ff ffbd 	bl	80017a0 <SendTPDU>

	if (APDU_ANSWER_RECEIVE_INCORRECT == tSCT->cAPDUAnswerStatus)								// return on error ??
 8001826:	8863      	ldrh	r3, [r4, #2]
 8001828:	f24a 0201 	movw	r2, #40961	; 0xa001
 800182c:	4293      	cmp	r3, r2
 800182e:	d011      	beq.n	8001854 <SendAPDU+0x40>
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
	{
 		GenerateChainedTPDU (tSCT);
		SendTPDU (tSCT);

		if ((APDU_ANSWER_CHAINED_DATA    != tSCT->cAPDUAnswerStatus)	&&							// return on error ??
 8001830:	f24a 0502 	movw	r5, #40962	; 0xa002
	{
		return (tSCT->cAPDUAnswerStatus);
	}

// Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
 8001834:	f894 2108 	ldrb.w	r2, [r4, #264]	; 0x108
	{
 		GenerateChainedTPDU (tSCT);
 8001838:	4620      	mov	r0, r4
	{
		return (tSCT->cAPDUAnswerStatus);
	}

// Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
 800183a:	0692      	lsls	r2, r2, #26
 800183c:	d50a      	bpl.n	8001854 <SendAPDU+0x40>
	{
 		GenerateChainedTPDU (tSCT);
 800183e:	f7ff ff99 	bl	8001774 <GenerateChainedTPDU>
		SendTPDU (tSCT);
 8001842:	4620      	mov	r0, r4
 8001844:	f7ff ffac 	bl	80017a0 <SendTPDU>

		if ((APDU_ANSWER_CHAINED_DATA    != tSCT->cAPDUAnswerStatus)	&&							// return on error ??
 8001848:	8863      	ldrh	r3, [r4, #2]
 800184a:	42ab      	cmp	r3, r5
 800184c:	d0f2      	beq.n	8001834 <SendAPDU+0x20>
 800184e:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8001852:	d0ef      	beq.n	8001834 <SendAPDU+0x20>
			return (tSCT->cAPDUAnswerStatus);
		}
	}

	return (tSCT->cAPDUAnswerStatus);
}
 8001854:	4618      	mov	r0, r3
 8001856:	bd38      	pop	{r3, r4, r5, pc}

08001858 <CcidSelectOpenPGPApp>:

*******************************************************************************/
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
 8001858:	b470      	push	{r4, r5, r6}
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 800185a:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <CcidSelectOpenPGPApp+0x3c>)

*******************************************************************************/
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
 800185c:	b085      	sub	sp, #20
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 800185e:	6810      	ldr	r0, [r2, #0]
 8001860:	6851      	ldr	r1, [r2, #4]
 8001862:	ab01      	add	r3, sp, #4
 8001864:	c303      	stmia	r3!, {r0, r1}
 8001866:	8916      	ldrh	r6, [r2, #8]
 8001868:	7a95      	ldrb	r5, [r2, #10]

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 800186a:	4c0b      	ldr	r4, [pc, #44]	; (8001898 <CcidSelectOpenPGPApp+0x40>)
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 800186c:	801e      	strh	r6, [r3, #0]
 800186e:	709d      	strb	r5, [r3, #2]

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001870:	aa01      	add	r2, sp, #4
 8001872:	ca03      	ldmia	r2!, {r0, r1}
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001874:	4623      	mov	r3, r4

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001876:	8812      	ldrh	r2, [r2, #0]
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001878:	260b      	movs	r6, #11

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 800187a:	f8c4 0007 	str.w	r0, [r4, #7]
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 800187e:	f803 6b07 	strb.w	r6, [r3], #7

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);

	cRet = SendAPDU (&tSCT);
 8001882:	4620      	mov	r0, r4
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001884:	729d      	strb	r5, [r3, #10]
 8001886:	811a      	strh	r2, [r3, #8]
 8001888:	6059      	str	r1, [r3, #4]

	cRet = SendAPDU (&tSCT);

	return (cRet);
}
 800188a:	b005      	add	sp, #20
 800188c:	bc70      	pop	{r4, r5, r6}

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);

	cRet = SendAPDU (&tSCT);
 800188e:	f7ff bfc1 	b.w	8001814 <SendAPDU>
 8001892:	bf00      	nop
 8001894:	08009bf0 	.word	0x08009bf0
 8001898:	200002ac 	.word	0x200002ac

0800189c <CcidGetData>:

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 800189c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 800189e:	4c08      	ldr	r4, [pc, #32]	; (80018c0 <CcidGetData+0x24>)

	tSCT.cAPDU[CCID_CLA] = 0x00;
 80018a0:	2300      	movs	r3, #0
	tSCT.cAPDU[CCID_INS] = 0xCA;
	tSCT.cAPDU[CCID_P1]  = cP1;
 80018a2:	7260      	strb	r0, [r4, #9]

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 80018a4:	2705      	movs	r7, #5

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xCA;
 80018a6:	26ca      	movs	r6, #202	; 0xca
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
	tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256

	cRet = SendAPDU (&tSCT);
 80018a8:	4620      	mov	r0, r4

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 80018aa:	4615      	mov	r5, r2
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;

	tSCT.cAPDU[CCID_CLA] = 0x00;
 80018ac:	71e3      	strb	r3, [r4, #7]
	tSCT.cAPDU[CCID_INS] = 0xCA;
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
	tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256
 80018ae:	72e3      	strb	r3, [r4, #11]
	tSCT.cAPDULength = CCID_SIZE_GETDATA;

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xCA;
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
 80018b0:	72a1      	strb	r1, [r4, #10]

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 80018b2:	7027      	strb	r7, [r4, #0]

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xCA;
 80018b4:	7226      	strb	r6, [r4, #8]
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
	tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256

	cRet = SendAPDU (&tSCT);
 80018b6:	f7ff ffad 	bl	8001814 <SendAPDU>

	*nRetSize = tSCT.cAPDUAnswerLength;
 80018ba:	7923      	ldrb	r3, [r4, #4]
 80018bc:	702b      	strb	r3, [r5, #0]

	return (cRet);
}
 80018be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018c0:	200002ac 	.word	0x200002ac

080018c4 <CcidVerifyPin>:
  CcidVerifyPin

*******************************************************************************/

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
 80018c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018c6:	4607      	mov	r7, r0
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 80018c8:	4608      	mov	r0, r1
  CcidVerifyPin

*******************************************************************************/

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
 80018ca:	460e      	mov	r6, r1
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 80018cc:	f008 f920 	bl	8009b10 <strlen>
 80018d0:	4c0b      	ldr	r4, [pc, #44]	; (8001900 <CcidVerifyPin+0x3c>)
 80018d2:	b2c5      	uxtb	r5, r0

	tSCT.cAPDU[CCID_CLA] = 0x00;
 80018d4:	2300      	movs	r3, #0

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 80018d6:	7025      	strb	r5, [r4, #0]

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;
 80018d8:	72e5      	strb	r5, [r4, #11]
	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 80018da:	3f80      	subs	r7, #128	; 0x80
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 80018dc:	4631      	mov	r1, r6
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
 80018de:	2220      	movs	r2, #32
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 80018e0:	f104 000c 	add.w	r0, r4, #12

	tSCT.cAPDULength += CCID_DATA;
 80018e4:	3505      	adds	r5, #5
	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 80018e6:	72a7      	strb	r7, [r4, #10]
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
 80018e8:	7222      	strb	r2, [r4, #8]
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
 80018ea:	71e3      	strb	r3, [r4, #7]
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
 80018ec:	7263      	strb	r3, [r4, #9]
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 80018ee:	f008 f8b1 	bl	8009a54 <strcpy>

	tSCT.cAPDULength += CCID_DATA;

	cRet = SendAPDU (&tSCT);
 80018f2:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);

	tSCT.cAPDULength += CCID_DATA;
 80018f4:	7025      	strb	r5, [r4, #0]

	cRet = SendAPDU (&tSCT);

	return (cRet);
}
 80018f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);

	tSCT.cAPDULength += CCID_DATA;

	cRet = SendAPDU (&tSCT);
 80018fa:	f7ff bf8b 	b.w	8001814 <SendAPDU>
 80018fe:	bf00      	nop
 8001900:	200002ac 	.word	0x200002ac

08001904 <CcidDecipher>:
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001908:	4c15      	ldr	r4, [pc, #84]	; (8001960 <CcidDecipher+0x5c>)
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 800190a:	b0a0      	sub	sp, #128	; 0x80
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] = 
 800190c:	2680      	movs	r6, #128	; 0x80
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 800190e:	4607      	mov	r7, r0
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] = 
 8001910:	4632      	mov	r2, r6
 8001912:	4668      	mov	r0, sp
 8001914:	4913      	ldr	r1, [pc, #76]	; (8001964 <CcidDecipher+0x60>)
 8001916:	f007 fe4b 	bl	80095b0 <memcpy>
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
 800191a:	2500      	movs	r5, #0
	tSCT.cAPDU[CCID_INS]  = 0x2A;
 800191c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
 8001920:	f04f 0e86 	mov.w	lr, #134	; 0x86
	tSCT.cAPDU[CCID_LC]   = 0x81;
 8001924:	2381      	movs	r3, #129	; 0x81
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001926:	4669      	mov	r1, sp
 8001928:	4632      	mov	r2, r6
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 800192a:	f04f 0887 	mov.w	r8, #135	; 0x87
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 800192e:	f104 000d 	add.w	r0, r4, #13

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
 8001932:	72e3      	strb	r3, [r4, #11]
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
 8001934:	f884 c008 	strb.w	ip, [r4, #8]
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
 8001938:	f884 e00a 	strb.w	lr, [r4, #10]

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
 800193c:	7266      	strb	r6, [r4, #9]
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 800193e:	f884 8000 	strb.w	r8, [r4]

	tSCT.cAPDU[CCID_CLA]  = 0x00;
 8001942:	71e5      	strb	r5, [r4, #7]
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte
 8001944:	7325      	strb	r5, [r4, #12]

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001946:	f007 fe33 	bl	80095b0 <memcpy>

	tSCT.cAPDU[CCID_LC+1+CCID_DECIPHER_STRING_SIZE+1] = 0x00;		 // Le = 256 Byte

	cRet = SendAPDU (&tSCT);
 800194a:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher

	tSCT.cAPDU[CCID_LC+1+CCID_DECIPHER_STRING_SIZE+1] = 0x00;		 // Le = 256 Byte
 800194c:	f884 508d 	strb.w	r5, [r4, #141]	; 0x8d

	cRet = SendAPDU (&tSCT);
 8001950:	f7ff ff60 	bl	8001814 <SendAPDU>

	*nRetSize = tSCT.cAPDUAnswerLength;
 8001954:	7923      	ldrb	r3, [r4, #4]
 8001956:	703b      	strb	r3, [r7, #0]

	return (cRet);
}
 8001958:	b020      	add	sp, #128	; 0x80
 800195a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800195e:	bf00      	nop
 8001960:	200002ac 	.word	0x200002ac
 8001964:	08009bfc 	.word	0x08009bfc

08001968 <AccessTestGPG>:
  AccessTestGPG

*******************************************************************************/

int AccessTestGPG (void)
{
 8001968:	b530      	push	{r4, r5, lr}
 800196a:	b083      	sub	sp, #12
	unsigned short cRet;
	unsigned char nReturnSize;
//CcidSelect1 ();

 	if (APDU_ANSWER_COMMAND_CORRECT != CcidSelectOpenPGPApp ())
 800196c:	f7ff ff74 	bl	8001858 <CcidSelectOpenPGPApp>
 8001970:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001974:	d002      	beq.n	800197c <AccessTestGPG+0x14>
	{
		return (FALSE);
 8001976:	2000      	movs	r0, #0
	{
		return (FALSE);
	}

  return (TRUE);
}
 8001978:	b003      	add	sp, #12
 800197a:	bd30      	pop	{r4, r5, pc}
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x4F - Application identifier (AID), 16 (dec.) bytes (ISO 7816-4) */
	cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 800197c:	f10d 0207 	add.w	r2, sp, #7
 8001980:	2000      	movs	r0, #0
 8001982:	214f      	movs	r1, #79	; 0x4f
 8001984:	f7ff ff8a 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001988:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 800198c:	d1f3      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (16 != nReturnSize)
 800198e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001992:	2b10      	cmp	r3, #16
 8001994:	d1ef      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x5F 0x52 - Historical bytes, up to 15 bytes (dec.), according to ISO 7816-4. Card capabilities shall be included.*/
	cRet = CcidGetData (0x5F,0x52,&nReturnSize);
 8001996:	205f      	movs	r0, #95	; 0x5f
 8001998:	2152      	movs	r1, #82	; 0x52
 800199a:	f10d 0207 	add.w	r2, sp, #7
 800199e:	f7ff ff7d 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 80019a2:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 80019a6:	d1e6      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (10 != nReturnSize)
 80019a8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80019ac:	2b0a      	cmp	r3, #10
 80019ae:	d1e2      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0xC4 - PW Status Bytes*/
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 80019b0:	2000      	movs	r0, #0
 80019b2:	21c4      	movs	r1, #196	; 0xc4
 80019b4:	f10d 0207 	add.w	r2, sp, #7
 80019b8:	f7ff ff70 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 80019bc:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
	{
		return (FALSE);
	}

/* GETDATA 0x00 0xC4 - PW Status Bytes*/
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 80019c0:	4605      	mov	r5, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 80019c2:	d1d8      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (7 != nReturnSize)
 80019c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80019c8:	2b07      	cmp	r3, #7
 80019ca:	d1d4      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 80019cc:	2000      	movs	r0, #0
 80019ce:	216e      	movs	r1, #110	; 0x6e
 80019d0:	f10d 0207 	add.w	r2, sp, #7
 80019d4:	f7ff ff62 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 80019d8:	42a8      	cmp	r0, r5
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 80019da:	4604      	mov	r4, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 80019dc:	d1cb      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 80019de:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80019e2:	2bd9      	cmp	r3, #217	; 0xd9
 80019e4:	d1c7      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x 0x5E - Login data */
	cRet = CcidGetData (0x00,0x5E,&nReturnSize);
 80019e6:	2000      	movs	r0, #0
 80019e8:	215e      	movs	r1, #94	; 0x5e
 80019ea:	f10d 0207 	add.w	r2, sp, #7
 80019ee:	f7ff ff55 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 80019f2:	42a0      	cmp	r0, r4
 80019f4:	d1bf      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (0 != nReturnSize)
 80019f6:	f89d 4007 	ldrb.w	r4, [sp, #7]
 80019fa:	2c00      	cmp	r4, #0
 80019fc:	d1bb      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 80019fe:	4620      	mov	r0, r4
 8001a00:	216e      	movs	r1, #110	; 0x6e
 8001a02:	f10d 0207 	add.w	r2, sp, #7
 8001a06:	f7ff ff49 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001a0a:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001a0e:	d1b2      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001a10:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001a14:	2bd9      	cmp	r3, #217	; 0xd9
 8001a16:	d1ae      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001a18:	4620      	mov	r0, r4
 8001a1a:	216e      	movs	r1, #110	; 0x6e
 8001a1c:	f10d 0207 	add.w	r2, sp, #7
 8001a20:	f7ff ff3c 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001a24:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001a28:	d1a5      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001a2a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001a2e:	2bd9      	cmp	r3, #217	; 0xd9
 8001a30:	d1a1      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001a32:	4620      	mov	r0, r4
 8001a34:	216e      	movs	r1, #110	; 0x6e
 8001a36:	f10d 0207 	add.w	r2, sp, #7
 8001a3a:	f7ff ff2f 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001a3e:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001a42:	d198      	bne.n	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001a44:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001a48:	2bd9      	cmp	r3, #217	; 0xd9
 8001a4a:	d194      	bne.n	8001976 <AccessTestGPG+0xe>
		return (FALSE);
	}


/* VERIFY PIN 2 */
	cRet = CcidVerifyPin (2,"123456");
 8001a4c:	2002      	movs	r0, #2
 8001a4e:	490e      	ldr	r1, [pc, #56]	; (8001a88 <AccessTestGPG+0x120>)
 8001a50:	f7ff ff38 	bl	80018c4 <CcidVerifyPin>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001a54:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
		return (FALSE);
	}


/* VERIFY PIN 2 */
	cRet = CcidVerifyPin (2,"123456");
 8001a58:	4604      	mov	r4, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001a5a:	d18c      	bne.n	8001976 <AccessTestGPG+0xe>
		return (FALSE);
	}


/* VERIFY PIN 1 */
	cRet = CcidVerifyPin (1,"123456");
 8001a5c:	2001      	movs	r0, #1
 8001a5e:	490a      	ldr	r1, [pc, #40]	; (8001a88 <AccessTestGPG+0x120>)
 8001a60:	f7ff ff30 	bl	80018c4 <CcidVerifyPin>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001a64:	42a0      	cmp	r0, r4
		return (FALSE);
	}


/* VERIFY PIN 1 */
	cRet = CcidVerifyPin (1,"123456");
 8001a66:	4605      	mov	r5, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001a68:	d185      	bne.n	8001976 <AccessTestGPG+0xe>
		return (FALSE);
	}


/* DECIPHER */
	cRet = CcidDecipher (&nReturnSize);
 8001a6a:	f10d 0007 	add.w	r0, sp, #7
 8001a6e:	f7ff ff49 	bl	8001904 <CcidDecipher>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001a72:	42a8      	cmp	r0, r5
 8001a74:	f47f af7f 	bne.w	8001976 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (35 != nReturnSize)
 8001a78:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001a7c:	f1b0 0323 	subs.w	r3, r0, #35	; 0x23
 8001a80:	4258      	negs	r0, r3
 8001a82:	4158      	adcs	r0, r3
 8001a84:	e778      	b.n	8001978 <AccessTestGPG+0x10>
 8001a86:	bf00      	nop
 8001a88:	08009f4c 	.word	0x08009f4c

08001a8c <CcidLocalAccessTest>:
  CcidLocalAccessTest

*******************************************************************************/

void CcidLocalAccessTest (void)
{
 8001a8c:	b508      	push	{r3, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001a8e:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <CcidLocalAccessTest+0x18>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001a94:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001a96:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001a98:	715a      	strb	r2, [r3, #5]
void CcidLocalAccessTest (void)
{

 	InitSCTStruct (&tSCT);

  SmartCardInitInterface ();
 8001a9a:	f000 fed9 	bl	8002850 <SmartCardInitInterface>
	
/* Access sequence like gpg */
 	AccessTestGPG ();
 8001a9e:	f7ff ff63 	bl	8001968 <AccessTestGPG>
 8001aa2:	e7fe      	b.n	8001aa2 <CcidLocalAccessTest+0x16>
 8001aa4:	200002ac 	.word	0x200002ac

08001aa8 <getAID>:
	}

}


int getAID(void){
 8001aa8:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001aaa:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <getAID+0x28>)
 8001aac:	2400      	movs	r4, #0
	}

}


int getAID(void){
 8001aae:	b082      	sub	sp, #8

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001ab0:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001ab2:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001ab4:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001ab6:	715c      	strb	r4, [r3, #5]
InitSCTStruct (&tSCT);

unsigned short cRet;
unsigned char nReturnSize;

CcidSelectOpenPGPApp ();
 8001ab8:	f7ff fece 	bl	8001858 <CcidSelectOpenPGPApp>
cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001abc:	4620      	mov	r0, r4
 8001abe:	214f      	movs	r1, #79	; 0x4f
 8001ac0:	f10d 0207 	add.w	r2, sp, #7
 8001ac4:	f7ff feea 	bl	800189c <CcidGetData>

return nReturnSize;
}
 8001ac8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001acc:	b002      	add	sp, #8
 8001ace:	bd10      	pop	{r4, pc}
 8001ad0:	200002ac 	.word	0x200002ac

08001ad4 <getSerialNumber>:

uint32_t getSerialNumber(void){
 8001ad4:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001ad6:	4b09      	ldr	r3, [pc, #36]	; (8001afc <getSerialNumber+0x28>)
 8001ad8:	2400      	movs	r4, #0
cRet = CcidGetData (0x00,0x4F,&nReturnSize);

return nReturnSize;
}

uint32_t getSerialNumber(void){
 8001ada:	b082      	sub	sp, #8

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001adc:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001ade:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001ae0:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001ae2:	715c      	strb	r4, [r3, #5]
InitSCTStruct (&tSCT);

unsigned short cRet;
unsigned char nReturnSize;

CcidSelectOpenPGPApp ();
 8001ae4:	f7ff feb8 	bl	8001858 <CcidSelectOpenPGPApp>
cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001ae8:	4620      	mov	r0, r4
 8001aea:	214f      	movs	r1, #79	; 0x4f
 8001aec:	f10d 0207 	add.w	r2, sp, #7
 8001af0:	f7ff fed4 	bl	800189c <CcidGetData>


return 0;


}
 8001af4:	4620      	mov	r0, r4
 8001af6:	b002      	add	sp, #8
 8001af8:	bd10      	pop	{r4, pc}
 8001afa:	bf00      	nop
 8001afc:	200002ac 	.word	0x200002ac

08001b00 <getByteOfData>:


uint8_t getByteOfData(uint8_t x){


return tSCT.cAPDU[x];
 8001b00:	4b01      	ldr	r3, [pc, #4]	; (8001b08 <getByteOfData+0x8>)
 8001b02:	4418      	add	r0, r3
}
 8001b04:	79c0      	ldrb	r0, [r0, #7]
 8001b06:	4770      	bx	lr
 8001b08:	200002ac 	.word	0x200002ac

08001b0c <cardAuthenticate>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001b0c:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <cardAuthenticate+0x28>)


return tSCT.cAPDU[x];
}

uint8_t cardAuthenticate(uint8_t *password){
 8001b0e:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001b10:	2200      	movs	r2, #0


return tSCT.cAPDU[x];
}

uint8_t cardAuthenticate(uint8_t *password){
 8001b12:	4604      	mov	r4, r0

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001b14:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001b16:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001b18:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001b1a:	715a      	strb	r2, [r3, #5]
	InitSCTStruct (&tSCT);

	unsigned short cRet;
	unsigned char nReturnSize;

	CcidSelectOpenPGPApp ();
 8001b1c:	f7ff fe9c 	bl	8001858 <CcidSelectOpenPGPApp>
	cRet = CcidVerifyPin (3,password);
 8001b20:	4621      	mov	r1, r4
 8001b22:	2003      	movs	r0, #3
 8001b24:	f7ff fece 	bl	80018c4 <CcidVerifyPin>
		return 1;
	}
	

return 0;	
}
 8001b28:	f5b0 4010 	subs.w	r0, r0, #36864	; 0x9000
 8001b2c:	bf18      	it	ne
 8001b2e:	2001      	movne	r0, #1
 8001b30:	bd10      	pop	{r4, pc}
 8001b32:	bf00      	nop
 8001b34:	200002ac 	.word	0x200002ac

08001b38 <getPasswordRetryCount>:

uint8_t getPasswordRetryCount(){
 8001b38:	b530      	push	{r4, r5, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001b3a:	4d0b      	ldr	r5, [pc, #44]	; (8001b68 <getPasswordRetryCount+0x30>)
 8001b3c:	2400      	movs	r4, #0
	

return 0;	
}

uint8_t getPasswordRetryCount(){
 8001b3e:	b083      	sub	sp, #12

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001b40:	702c      	strb	r4, [r5, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001b42:	712c      	strb	r4, [r5, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001b44:	806c      	strh	r4, [r5, #2]
	tSCT->cTPDUSequence     = 0;
 8001b46:	716c      	strb	r4, [r5, #5]

	unsigned short cRet;
	unsigned char nReturnSize;


	CcidSelectOpenPGPApp ();
 8001b48:	f7ff fe86 	bl	8001858 <CcidSelectOpenPGPApp>
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	21c4      	movs	r1, #196	; 0xc4
 8001b50:	f10d 0207 	add.w	r2, sp, #7
 8001b54:	f7ff fea2 	bl	800189c <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b58:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
	{
		return (0xFF);
	}

	return tSCT.cAPDU[6];
 8001b5c:	bf0c      	ite	eq
 8001b5e:	7b68      	ldrbeq	r0, [r5, #13]

	CcidSelectOpenPGPApp ();
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (0xFF);
 8001b60:	20ff      	movne	r0, #255	; 0xff
	}

	return tSCT.cAPDU[6];
}
 8001b62:	b003      	add	sp, #12
 8001b64:	bd30      	pop	{r4, r5, pc}
 8001b66:	bf00      	nop
 8001b68:	200002ac 	.word	0x200002ac

08001b6c <USART_ByteReceive>:
*                         - ERROR: time out was elapsed and no further data is 
*                                  received
*******************************************************************************/

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
 8001b6c:	b570      	push	{r4, r5, r6, lr}
 8001b6e:	4606      	mov	r6, r0
 8001b70:	460d      	mov	r5, r1
  u32 Counter = 0;
 8001b72:	2400      	movs	r4, #0

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8001b74:	e002      	b.n	8001b7c <USART_ByteReceive+0x10>
 8001b76:	42ac      	cmp	r4, r5
 8001b78:	d00f      	beq.n	8001b9a <USART_ByteReceive+0x2e>
  {
    Counter++;
 8001b7a:	3401      	adds	r4, #1

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
  u32 Counter = 0;

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8001b7c:	4808      	ldr	r0, [pc, #32]	; (8001ba0 <USART_ByteReceive+0x34>)
 8001b7e:	2120      	movs	r1, #32
 8001b80:	f005 f95c 	bl	8006e3c <USART_GetFlagStatus>
 8001b84:	2800      	cmp	r0, #0
 8001b86:	d0f6      	beq.n	8001b76 <USART_ByteReceive+0xa>
  {
    Counter++;
  }
 
  if(Counter != TimeOut)
 8001b88:	42ac      	cmp	r4, r5
 8001b8a:	d006      	beq.n	8001b9a <USART_ByteReceive+0x2e>
  {
    *Data = (u8)USART_ReceiveData(USART1);
 8001b8c:	4804      	ldr	r0, [pc, #16]	; (8001ba0 <USART_ByteReceive+0x34>)
 8001b8e:	f005 f8f3 	bl	8006d78 <USART_ReceiveData>
 8001b92:	2301      	movs	r3, #1
 8001b94:	7030      	strb	r0, [r6, #0]
  }
  else 
  {
    return ERROR;
  }
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	bd70      	pop	{r4, r5, r6, pc}
    *Data = (u8)USART_ReceiveData(USART1);
    return SUCCESS;    
  }
  else 
  {
    return ERROR;
 8001b9a:	2300      	movs	r3, #0
  }
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	bd70      	pop	{r4, r5, r6, pc}
 8001ba0:	40013800 	.word	0x40013800

08001ba4 <SendDatabyte>:
	SendDatabyte 

*******************************************************************************/

static s16 SendDatabyte (vu8 uData)
{
 8001ba4:	b510      	push	{r4, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	f88d 0007 	strb.w	r0, [sp, #7]
	s32 uRec;
  u32 Counter = 0;


  USART_SendData(USART1, uData);
 8001bac:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001bb0:	4816      	ldr	r0, [pc, #88]	; (8001c0c <SendDatabyte+0x68>)
 8001bb2:	f005 f8dd 	bl	8006d70 <USART_SendData>

  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001bb6:	f242 7411 	movw	r4, #10001	; 0x2711
 8001bba:	e001      	b.n	8001bc0 <SendDatabyte+0x1c>
  {
		Counter++;
		if (10000L < Counter)
 8001bbc:	3c01      	subs	r4, #1
 8001bbe:	d01f      	beq.n	8001c00 <SendDatabyte+0x5c>
  u32 Counter = 0;


  USART_SendData(USART1, uData);

  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001bc0:	4812      	ldr	r0, [pc, #72]	; (8001c0c <SendDatabyte+0x68>)
 8001bc2:	2140      	movs	r1, #64	; 0x40
 8001bc4:	f005 f93a 	bl	8006e3c <USART_GetFlagStatus>
 8001bc8:	2800      	cmp	r0, #0
 8001bca:	d0f7      	beq.n	8001bbc <SendDatabyte+0x18>

static s16 CheckForRecByte (void)
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
 8001bcc:	f10d 000f 	add.w	r0, sp, #15
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	f7ff ffcb 	bl	8001b6c <USART_ByteReceive>
 8001bd6:	2801      	cmp	r0, #1
 8001bd8:	d006      	beq.n	8001be8 <SendDatabyte+0x44>
		}
  }
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
 8001bda:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
	}

	return (-1);
 8001bde:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001be2:	b200      	sxth	r0, r0
	{
		return (uRec);
	}

	return (-1);
}
 8001be4:	b004      	add	sp, #16
 8001be6:	bd10      	pop	{r4, pc}
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
 8001be8:	f89d 000f 	ldrb.w	r0, [sp, #15]
		}
  }
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
 8001bec:	f89d 2007 	ldrb.w	r2, [sp, #7]
	{
		return (uRec);
	}

	return (-1);
 8001bf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bf4:	4282      	cmp	r2, r0
 8001bf6:	bf08      	it	eq
 8001bf8:	4618      	moveq	r0, r3
 8001bfa:	b200      	sxth	r0, r0
}
 8001bfc:	b004      	add	sp, #16
 8001bfe:	bd10      	pop	{r4, pc}
  {
		Counter++;
		if (10000L < Counter)
		{
			Counter++;
			return (-2);
 8001c00:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8001c04:	b200      	sxth	r0, r0
	{
		return (uRec);
	}

	return (-1);
}
 8001c06:	b004      	add	sp, #16
 8001c08:	bd10      	pop	{r4, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40013800 	.word	0x40013800

08001c10 <SC_PowerCmd.part.2>:
* Input          : NewState: new state of the Smartcard power supply. 
*                  This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PowerCmd(FunctionalState NewState)			 
 8001c10:	b510      	push	{r4, lr}
{
  if(NewState != DISABLE)
  {
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001c12:	4c07      	ldr	r4, [pc, #28]	; (8001c30 <SC_PowerCmd.part.2+0x20>)
 8001c14:	2110      	movs	r1, #16
 8001c16:	4620      	mov	r0, r4
 8001c18:	f003 f916 	bl	8004e48 <GPIO_SetBits>
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	2120      	movs	r1, #32
 8001c20:	f003 f912 	bl	8004e48 <GPIO_SetBits>
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
  } 
}
 8001c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
  if(NewState != DISABLE)
  {
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
  	USART_SmartCardCmd(USART1, ENABLE);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <SC_PowerCmd.part.2+0x24>)
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	f005 b8c2 	b.w	8006db4 <USART_SmartCardCmd>
 8001c30:	40010c00 	.word	0x40010c00
 8001c34:	40013800 	.word	0x40013800

08001c38 <GPIO_Configuration_Smartcard>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void GPIO_Configuration_Smartcard (void)
{
 8001c38:	b510      	push	{r4, lr}
 8001c3a:	b082      	sub	sp, #8
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8001c3c:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001c3e:	2303      	movs	r3, #3

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8001c40:	2430      	movs	r4, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001c42:	4806      	ldr	r0, [pc, #24]	; (8001c5c <GPIO_Configuration_Smartcard+0x24>)
 8001c44:	a901      	add	r1, sp, #4

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8001c46:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8001c4a:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001c4e:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001c52:	f003 f87b 	bl	8004d4c <GPIO_Init>

}
 8001c56:	b002      	add	sp, #8
 8001c58:	bd10      	pop	{r4, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40010c00 	.word	0x40010c00

08001c60 <SmartcardOn>:
	SmartcardOn

*******************************************************************************/

void SmartcardOn (void)
{
 8001c60:	b510      	push	{r4, lr}
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001c62:	4c05      	ldr	r4, [pc, #20]	; (8001c78 <SmartcardOn+0x18>)
 8001c64:	2110      	movs	r1, #16
 8001c66:	4620      	mov	r0, r4
 8001c68:	f003 f8ee 	bl	8004e48 <GPIO_SetBits>
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	2120      	movs	r1, #32
}
 8001c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
*******************************************************************************/

void SmartcardOn (void)
{
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001c74:	f003 b8e8 	b.w	8004e48 <GPIO_SetBits>
 8001c78:	40010c00 	.word	0x40010c00

08001c7c <SmartcardOff>:
	SmartcardOff

*******************************************************************************/

void SmartcardOff (void)
{
 8001c7c:	b510      	push	{r4, lr}
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001c7e:	4c05      	ldr	r4, [pc, #20]	; (8001c94 <SmartcardOff+0x18>)
 8001c80:	2110      	movs	r1, #16
 8001c82:	4620      	mov	r0, r4
 8001c84:	f003 f8e2 	bl	8004e4c <GPIO_ResetBits>
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001c88:	4620      	mov	r0, r4
 8001c8a:	2120      	movs	r1, #32
}
 8001c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
*******************************************************************************/

void SmartcardOff (void)
{
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001c90:	f003 b8dc 	b.w	8004e4c <GPIO_ResetBits>
 8001c94:	40010c00 	.word	0x40010c00

08001c98 <Delay>:
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
 8001c98:	b510      	push	{r4, lr}
  TimingDelay = nCount;
 8001c9a:	4c0b      	ldr	r4, [pc, #44]	; (8001cc8 <Delay+0x30>)
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
 8001c9c:	4603      	mov	r3, r0
  TimingDelay = nCount;

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001c9e:	2001      	movs	r0, #1
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
  TimingDelay = nCount;
 8001ca0:	6023      	str	r3, [r4, #0]

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001ca2:	f001 f971 	bl	8002f88 <SysTick_CounterCmd>
  
  while(TimingDelay != 0)
 8001ca6:	6823      	ldr	r3, [r4, #0]
 8001ca8:	b123      	cbz	r3, 8001cb4 <Delay+0x1c>
  {
	
																		CCID_CheckUsbCommunication();					
 8001caa:	f7fe ff49 	bl	8000b40 <CCID_CheckUsbCommunication>
  TimingDelay = nCount;

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
  
  while(TimingDelay != 0)
 8001cae:	6823      	ldr	r3, [r4, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1fa      	bne.n	8001caa <Delay+0x12>
																		CCID_CheckUsbCommunication();					
		
  }

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);
 8001cb4:	f06f 0001 	mvn.w	r0, #1
 8001cb8:	f001 f966 	bl	8002f88 <SysTick_CounterCmd>

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
}
 8001cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	f001 b961 	b.w	8002f88 <SysTick_CounterCmd>
 8001cc6:	bf00      	nop
 8001cc8:	20000514 	.word	0x20000514

08001ccc <Delay_noUSBCheck>:
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
 8001ccc:	b538      	push	{r3, r4, r5, lr}
  TimingDelay = nCount;
 8001cce:	4d09      	ldr	r5, [pc, #36]	; (8001cf4 <Delay_noUSBCheck+0x28>)
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
 8001cd0:	4603      	mov	r3, r0
  TimingDelay = nCount;

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001cd2:	2001      	movs	r0, #1
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
  TimingDelay = nCount;
 8001cd4:	602b      	str	r3, [r5, #0]

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001cd6:	f001 f957 	bl	8002f88 <SysTick_CounterCmd>
  
  while(TimingDelay != 0)
 8001cda:	682c      	ldr	r4, [r5, #0]
 8001cdc:	2c00      	cmp	r4, #0
 8001cde:	d1fc      	bne.n	8001cda <Delay_noUSBCheck+0xe>
  {
  }

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);
 8001ce0:	f06f 0001 	mvn.w	r0, #1
 8001ce4:	f001 f950 	bl	8002f88 <SysTick_CounterCmd>

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001ce8:	4620      	mov	r0, r4
}
 8001cea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001cee:	f001 b94b 	b.w	8002f88 <SysTick_CounterCmd>
 8001cf2:	bf00      	nop
 8001cf4:	20000514 	.word	0x20000514

08001cf8 <SC_PowerCmd>:
*                  This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PowerCmd(FunctionalState NewState)			 
{
 8001cf8:	b508      	push	{r3, lr}
  if(NewState != DISABLE)
 8001cfa:	b968      	cbnz	r0, 8001d18 <SC_PowerCmd+0x20>
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
  	USART_SmartCardCmd(USART1, ENABLE);
  }
  else
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
 8001cfc:	4601      	mov	r1, r0
 8001cfe:	4808      	ldr	r0, [pc, #32]	; (8001d20 <SC_PowerCmd+0x28>)
 8001d00:	f005 f858 	bl	8006db4 <USART_SmartCardCmd>
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
 8001d04:	4807      	ldr	r0, [pc, #28]	; (8001d24 <SC_PowerCmd+0x2c>)
 8001d06:	2110      	movs	r1, #16
 8001d08:	f003 f8a0 	bl	8004e4c <GPIO_ResetBits>
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
  } 
}
 8001d0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  }
  else
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
 8001d10:	4804      	ldr	r0, [pc, #16]	; (8001d24 <SC_PowerCmd+0x2c>)
 8001d12:	2120      	movs	r1, #32
 8001d14:	f003 b89a 	b.w	8004e4c <GPIO_ResetBits>
  } 
}
 8001d18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001d1c:	f7ff bf78 	b.w	8001c10 <SC_PowerCmd.part.2>
 8001d20:	40013800 	.word	0x40013800
 8001d24:	40010c00 	.word	0x40010c00

08001d28 <SC_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
static void SC_DeInit(void)
{
 8001d28:	b508      	push	{r3, lr}
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8001d2a:	2108      	movs	r1, #8
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	480a      	ldr	r0, [pc, #40]	; (8001d58 <SC_DeInit+0x30>)
 8001d30:	f003 f88e 	bl	8004e50 <GPIO_WriteBit>
static void SC_DeInit(void)
{
  SC_Reset(Bit_RESET);

  /* Disable CMDVCC */
  SC_PowerCmd(DISABLE);
 8001d34:	2000      	movs	r0, #0
 8001d36:	f7ff ffdf 	bl	8001cf8 <SC_PowerCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};

  /* Deinitializes the USART1 */
  USART_DeInit(USART1);
 8001d3a:	4808      	ldr	r0, [pc, #32]	; (8001d5c <SC_DeInit+0x34>)
 8001d3c:	f004 fee0 	bl	8006b00 <USART_DeInit>

  /* Deinitializes the GPIO_RESET */
//  GPIO_DeInit(GPIO_RESET);

  /* Disable GPIO_3_5V, GPIO_RESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_RESET , DISABLE);
 8001d40:	2008      	movs	r0, #8
 8001d42:	2100      	movs	r1, #0
 8001d44:	f003 fcc6 	bl	80056d4 <RCC_APB2PeriphClockCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};

}
 8001d48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  /* Disable GPIO_3_5V, GPIO_RESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_RESET , DISABLE);
                         
  /* Disable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, DISABLE);
 8001d4c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001d50:	2100      	movs	r1, #0
 8001d52:	f003 bcbf 	b.w	80056d4 <RCC_APB2PeriphClockCmd>
 8001d56:	bf00      	nop
 8001d58:	40010c00 	.word	0x40010c00
 8001d5c:	40013800 	.word	0x40013800

08001d60 <SC_Reset>:
*                       - Bit_SET: to set the port pin.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
 8001d60:	4602      	mov	r2, r0
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8001d62:	2108      	movs	r1, #8
 8001d64:	4801      	ldr	r0, [pc, #4]	; (8001d6c <SC_Reset+0xc>)
 8001d66:	f003 b873 	b.w	8004e50 <GPIO_WriteBit>
 8001d6a:	bf00      	nop
 8001d6c:	40010c00 	.word	0x40010c00

08001d70 <SC_ParityErrorHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_ParityErrorHandler(void)
{
 8001d70:	b508      	push	{r3, lr}
  USART_SendData(USART1, SCData);
 8001d72:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <SC_ParityErrorHandler+0x1c>)
 8001d74:	4806      	ldr	r0, [pc, #24]	; (8001d90 <SC_ParityErrorHandler+0x20>)
 8001d76:	7819      	ldrb	r1, [r3, #0]
 8001d78:	f004 fffa 	bl	8006d70 <USART_SendData>
  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001d7c:	4804      	ldr	r0, [pc, #16]	; (8001d90 <SC_ParityErrorHandler+0x20>)
 8001d7e:	2140      	movs	r1, #64	; 0x40
 8001d80:	f005 f85c 	bl	8006e3c <USART_GetFlagStatus>
 8001d84:	2800      	cmp	r0, #0
 8001d86:	d0f9      	beq.n	8001d7c <SC_ParityErrorHandler+0xc>
  {
  } 
}
 8001d88:	bd08      	pop	{r3, pc}
 8001d8a:	bf00      	nop
 8001d8c:	200004b8 	.word	0x200004b8
 8001d90:	40013800 	.word	0x40013800

08001d94 <SC_SetHwParams>:


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001d94:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001d96:	4c1d      	ldr	r4, [pc, #116]	; (8001e0c <SC_SetHwParams+0x78>)
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001d98:	b08b      	sub	sp, #44	; 0x2c
 8001d9a:	4605      	mov	r5, r0
  u32 workingbaudrate = 0;
	u32 apbclock        = 0;
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001d9c:	a805      	add	r0, sp, #20
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001d9e:	4616      	mov	r6, r2
  u32 workingbaudrate = 0;
	u32 apbclock        = 0;
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001da0:	f003 fc3c 	bl	800561c <RCC_GetClocksFreq>

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001da4:	f8b4 e018 	ldrh.w	lr, [r4, #24]

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8001da8:	4b19      	ldr	r3, [pc, #100]	; (8001e10 <SC_SetHwParams+0x7c>)
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
 8001daa:	9808      	ldr	r0, [sp, #32]
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8001dac:	f005 020f 	and.w	r2, r5, #15

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001db0:	fa5f fe8e 	uxtb.w	lr, lr

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8001db4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001db8:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8001dbc:	fbb0 f0fe 	udiv	r0, r0, lr

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8001dc0:	fb02 fe00 	mul.w	lr, r2, r0
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];
 8001dc4:	092d      	lsrs	r5, r5, #4
 8001dc6:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8001dcc:	220c      	movs	r2, #12

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];
 8001dce:	fbbe fef3 	udiv	lr, lr, r3
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8001dd2:	4620      	mov	r0, r4
  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
 8001dd4:	2300      	movs	r3, #0
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8001dd6:	a901      	add	r1, sp, #4

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8001dd8:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8001ddc:	f44f 6580 	mov.w	r5, #1024	; 0x400
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
 8001de0:	f8cd e004 	str.w	lr, [sp, #4]
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
 8001de4:	f8ad 300a 	strh.w	r3, [sp, #10]
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001de8:	f8ad 3010 	strh.w	r3, [sp, #16]

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8001dec:	f8ad 200e 	strh.w	r2, [sp, #14]

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8001df0:	f8ad 7008 	strh.w	r7, [sp, #8]
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8001df4:	f8ad 500c 	strh.w	r5, [sp, #12]
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8001df8:	f004 fed8 	bl	8006bac <USART_Init>

  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 12 + Guardtime);	
 8001dfc:	f106 010c 	add.w	r1, r6, #12
 8001e00:	b2c9      	uxtb	r1, r1
 8001e02:	4620      	mov	r0, r4
 8001e04:	f004 ffc2 	bl	8006d8c <USART_SetGuardTime>


}
 8001e08:	b00b      	add	sp, #44	; 0x2c
 8001e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e0c:	40013800 	.word	0x40013800
 8001e10:	08009c7c 	.word	0x08009c7c

08001e14 <SC_PTSConfig>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PTSConfig(void)
{
 8001e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001e18:	4e89      	ldr	r6, [pc, #548]	; (8002040 <SC_PTSConfig+0x22c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PTSConfig(void)
{
 8001e1a:	b08c      	sub	sp, #48	; 0x30
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8001e1c:	2300      	movs	r3, #0
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001e1e:	a807      	add	r0, sp, #28
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8001e20:	f88d 3003 	strb.w	r3, [sp, #3]
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 8001e24:	4c87      	ldr	r4, [pc, #540]	; (8002044 <SC_PTSConfig+0x230>)
  u8 locData = 0, PTSConfirmStatus = 1;
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001e26:	f003 fbf9 	bl	800561c <RCC_GetClocksFreq>

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001e2a:	8b33      	ldrh	r3, [r6, #24]
  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation 
	   in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4630      	mov	r0, r6
 8001e30:	2140      	movs	r1, #64	; 0x40

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001e32:	fa1f f883 	uxth.w	r8, r3
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
 8001e36:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation 
	   in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 8001e38:	f004 ff50 	bl	8006cdc <USART_DMACmd>
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 8001e3c:	78a2      	ldrb	r2, [r4, #2]
 8001e3e:	06d3      	lsls	r3, r2, #27
 8001e40:	f140 8083 	bpl.w	8001f4a <SC_PTSConfig+0x136>
  {
    if(SC_A2R.T[0] != 0x11)
 8001e44:	78e2      	ldrb	r2, [r4, #3]
 8001e46:	2a11      	cmp	r2, #17
 8001e48:	d07f      	beq.n	8001f4a <SC_PTSConfig+0x136>
    {
/* Send PTSS */
      SCData = 0xFF;
 8001e4a:	4d7f      	ldr	r5, [pc, #508]	; (8002048 <SC_PTSConfig+0x234>)
 8001e4c:	23ff      	movs	r3, #255	; 0xff
 8001e4e:	702b      	strb	r3, [r5, #0]
      USART_SendData(USART1, SCData);
 8001e50:	7829      	ldrb	r1, [r5, #0]
 8001e52:	4630      	mov	r0, r6
 8001e54:	f004 ff8c 	bl	8006d70 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001e58:	4879      	ldr	r0, [pc, #484]	; (8002040 <SC_PTSConfig+0x22c>)
 8001e5a:	2140      	movs	r1, #64	; 0x40
 8001e5c:	f004 ffee 	bl	8006e3c <USART_GetFlagStatus>
 8001e60:	2800      	cmp	r0, #0
 8001e62:	d0f9      	beq.n	8001e58 <SC_PTSConfig+0x44>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001e64:	f10d 0003 	add.w	r0, sp, #3
 8001e68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e6c:	f7ff fe7e 	bl	8001b6c <USART_ByteReceive>
 8001e70:	2801      	cmp	r0, #1
 8001e72:	d06d      	beq.n	8001f50 <SC_PTSConfig+0x13c>
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8001e74:	2601      	movs	r6, #1
           PTSConfirmStatus = 0x40;
        }
      }

/* Send PTS0 */
      SCData = 0x11;
 8001e76:	2311      	movs	r3, #17
 8001e78:	702b      	strb	r3, [r5, #0]
      USART_SendData(USART1, SCData);
 8001e7a:	7829      	ldrb	r1, [r5, #0]
 8001e7c:	4870      	ldr	r0, [pc, #448]	; (8002040 <SC_PTSConfig+0x22c>)
 8001e7e:	f004 ff77 	bl	8006d70 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001e82:	486f      	ldr	r0, [pc, #444]	; (8002040 <SC_PTSConfig+0x22c>)
 8001e84:	2140      	movs	r1, #64	; 0x40
 8001e86:	f004 ffd9 	bl	8006e3c <USART_GetFlagStatus>
 8001e8a:	2800      	cmp	r0, #0
 8001e8c:	d0f9      	beq.n	8001e82 <SC_PTSConfig+0x6e>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001e8e:	f10d 0003 	add.w	r0, sp, #3
 8001e92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e96:	f7ff fe69 	bl	8001b6c <USART_ByteReceive>
 8001e9a:	2801      	cmp	r0, #1
 8001e9c:	f000 80ca 	beq.w	8002034 <SC_PTSConfig+0x220>
        {
           PTSConfirmStatus = 0x30;
        }
      }
/* Send PTS1 */
      SCData = SC_A2R.T[0];  // 0x13
 8001ea0:	78e3      	ldrb	r3, [r4, #3]
      USART_SendData(USART1, SCData);
 8001ea2:	4867      	ldr	r0, [pc, #412]	; (8002040 <SC_PTSConfig+0x22c>)
        {
           PTSConfirmStatus = 0x30;
        }
      }
/* Send PTS1 */
      SCData = SC_A2R.T[0];  // 0x13
 8001ea4:	702b      	strb	r3, [r5, #0]
      USART_SendData(USART1, SCData);
 8001ea6:	7829      	ldrb	r1, [r5, #0]
 8001ea8:	f004 ff62 	bl	8006d70 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001eac:	4864      	ldr	r0, [pc, #400]	; (8002040 <SC_PTSConfig+0x22c>)
 8001eae:	2140      	movs	r1, #64	; 0x40
 8001eb0:	f004 ffc4 	bl	8006e3c <USART_GetFlagStatus>
 8001eb4:	2800      	cmp	r0, #0
 8001eb6:	d0f9      	beq.n	8001eac <SC_PTSConfig+0x98>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001eb8:	f10d 0003 	add.w	r0, sp, #3
 8001ebc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ec0:	f7ff fe54 	bl	8001b6c <USART_ByteReceive>
 8001ec4:	2801      	cmp	r0, #1
      {
        if(locData != SC_A2R.T[0])
 8001ec6:	78e3      	ldrb	r3, [r4, #3]
      USART_SendData(USART1, SCData);
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001ec8:	f000 80ad 	beq.w	8002026 <SC_PTSConfig+0x212>
        }
      }

/* Send PCK */							
  
	    SCData = (u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]; 
 8001ecc:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
 8001ed0:	702b      	strb	r3, [r5, #0]
      USART_SendData(USART1, SCData);     
 8001ed2:	7829      	ldrb	r1, [r5, #0]
 8001ed4:	485a      	ldr	r0, [pc, #360]	; (8002040 <SC_PTSConfig+0x22c>)
 8001ed6:	f004 ff4b 	bl	8006d70 <USART_SendData>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001eda:	4859      	ldr	r0, [pc, #356]	; (8002040 <SC_PTSConfig+0x22c>)
 8001edc:	2140      	movs	r1, #64	; 0x40
 8001ede:	f004 ffad 	bl	8006e3c <USART_GetFlagStatus>
 8001ee2:	2800      	cmp	r0, #0
 8001ee4:	d0f9      	beq.n	8001eda <SC_PTSConfig+0xc6>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001ee6:	f10d 0003 	add.w	r0, sp, #3
 8001eea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001eee:	f7ff fe3d 	bl	8001b6c <USART_ByteReceive>
 8001ef2:	2801      	cmp	r0, #1
 8001ef4:	f000 808e 	beq.w	8002014 <SC_PTSConfig+0x200>
        }
      }

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001ef8:	f10d 0003 	add.w	r0, sp, #3
 8001efc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f00:	f7ff fe34 	bl	8001b6c <USART_ByteReceive>
 8001f04:	2801      	cmp	r0, #1
 8001f06:	d07f      	beq.n	8002008 <SC_PTSConfig+0x1f4>
           PTSConfirmStatus = 0x02;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x03;
 8001f08:	2603      	movs	r6, #3
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001f0a:	f10d 0003 	add.w	r0, sp, #3
 8001f0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f12:	f7ff fe2b 	bl	8001b6c <USART_ByteReceive>
 8001f16:	2801      	cmp	r0, #1
 8001f18:	d070      	beq.n	8001ffc <SC_PTSConfig+0x1e8>
           PTSConfirmStatus = 0x04;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x05;
 8001f1a:	2605      	movs	r6, #5
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001f1c:	f10d 0003 	add.w	r0, sp, #3
 8001f20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f24:	f7ff fe22 	bl	8001b6c <USART_ByteReceive>
 8001f28:	2801      	cmp	r0, #1
 8001f2a:	d060      	beq.n	8001fee <SC_PTSConfig+0x1da>
           PTSConfirmStatus = 0x06;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x07;
 8001f2c:	2607      	movs	r6, #7
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001f2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f32:	f10d 0003 	add.w	r0, sp, #3
 8001f36:	f7ff fe19 	bl	8001b6c <USART_ByteReceive>
 8001f3a:	2801      	cmp	r0, #1
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 8001f3c:	f04f 0140 	mov.w	r1, #64	; 0x40
 8001f40:	483f      	ldr	r0, [pc, #252]	; (8002040 <SC_PTSConfig+0x22c>)
			else      
			{
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8001f42:	d00c      	beq.n	8001f5e <SC_PTSConfig+0x14a>
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 8001f44:	2200      	movs	r2, #0
 8001f46:	f004 fec9 	bl	8006cdc <USART_DMACmd>
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
      }																																 
    }
  }  
}
 8001f4a:	b00c      	add	sp, #48	; 0x30
 8001f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0xFF)
 8001f50:	f89d 3003 	ldrb.w	r3, [sp, #3]
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8001f54:	2bff      	cmp	r3, #255	; 0xff
 8001f56:	bf14      	ite	ne
 8001f58:	2640      	movne	r6, #64	; 0x40
 8001f5a:	2601      	moveq	r6, #1
 8001f5c:	e78b      	b.n	8001e76 <SC_PTSConfig+0x62>
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != ((u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]))
 8001f5e:	78e3      	ldrb	r3, [r4, #3]
 8001f60:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001f64:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	4c36      	ldr	r4, [pc, #216]	; (8002044 <SC_PTSConfig+0x230>)
 8001f6c:	d1ea      	bne.n	8001f44 <SC_PTSConfig+0x130>
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f004 feb4 	bl	8006cdc <USART_DMACmd>

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
 8001f74:	2e01      	cmp	r6, #1
 8001f76:	d1e8      	bne.n	8001f4a <SC_PTSConfig+0x136>
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 8001f78:	78e1      	ldrb	r1, [r4, #3]
 8001f7a:	4a34      	ldr	r2, [pc, #208]	; (800204c <SC_PTSConfig+0x238>)
 8001f7c:	f001 000f 	and.w	r0, r1, #15

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001f80:	fa5f f888 	uxtb.w	r8, r8
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 8001f84:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001f88:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8001f8c:	fbb7 f7f8 	udiv	r7, r7, r8
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 8001f90:	fb05 f707 	mul.w	r7, r5, r7
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 8001f94:	0909      	lsrs	r1, r1, #4
 8001f96:	eb02 0281 	add.w	r2, r2, r1, lsl #2

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 8001f9a:	2400      	movs	r4, #0

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 8001f9c:	6c15      	ldr	r5, [r2, #64]	; 0x40

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 8001f9e:	f44f 7380 	mov.w	r3, #256	; 0x100
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 8001fa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 8001fa6:	a901      	add	r1, sp, #4
 8001fa8:	4825      	ldr	r0, [pc, #148]	; (8002040 <SC_PTSConfig+0x22c>)
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 8001faa:	f8ad 2004 	strh.w	r2, [sp, #4]
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 8001fae:	f8ad 300a 	strh.w	r3, [sp, #10]
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 8001fb2:	f8ad 4006 	strh.w	r4, [sp, #6]
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
 8001fb6:	f8ad 4008 	strh.w	r4, [sp, #8]
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 8001fba:	f004 fe4b 	bl	8006c54 <USART_ClockInit>

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8001fbe:	230c      	movs	r3, #12

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 8001fc0:	fbb7 f5f5 	udiv	r5, r7, r5
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8001fc4:	f44f 5680 	mov.w	r6, #4096	; 0x1000
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8001fc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 8001fcc:	481c      	ldr	r0, [pc, #112]	; (8002040 <SC_PTSConfig+0x22c>)
 8001fce:	eb0d 0103 	add.w	r1, sp, r3
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
 8001fd2:	9503      	str	r5, [sp, #12]
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
 8001fd4:	f8ad 4012 	strh.w	r4, [sp, #18]
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001fd8:	f8ad 4018 	strh.w	r4, [sp, #24]
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8001fdc:	f8ad 6010 	strh.w	r6, [sp, #16]
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8001fe0:	f8ad 2014 	strh.w	r2, [sp, #20]
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8001fe4:	f8ad 3016 	strh.w	r3, [sp, #22]
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 8001fe8:	f004 fde0 	bl	8006bac <USART_Init>
 8001fec:	e7ad      	b.n	8001f4a <SC_PTSConfig+0x136>
        PTSConfirmStatus = 0x05;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != SC_A2R.T[0])
 8001fee:	78e2      	ldrb	r2, [r4, #3]
 8001ff0:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x06;
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	bf18      	it	ne
 8001ff8:	2606      	movne	r6, #6
 8001ffa:	e798      	b.n	8001f2e <SC_PTSConfig+0x11a>
        PTSConfirmStatus = 0x03;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0x11)
 8001ffc:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x04;
 8002000:	2b11      	cmp	r3, #17
 8002002:	bf18      	it	ne
 8002004:	2604      	movne	r6, #4
 8002006:	e789      	b.n	8001f1c <SC_PTSConfig+0x108>

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0xFF)
 8002008:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x02;
 800200c:	2bff      	cmp	r3, #255	; 0xff
 800200e:	bf18      	it	ne
 8002010:	2602      	movne	r6, #2
 8002012:	e77a      	b.n	8001f0a <SC_PTSConfig+0xf6>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != ((u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]))
 8002014:	78e3      	ldrb	r3, [r4, #3]
 8002016:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800201a:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
        {
           PTSConfirmStatus = 0x10;
 800201e:	429a      	cmp	r2, r3
 8002020:	bf18      	it	ne
 8002022:	2610      	movne	r6, #16
 8002024:	e768      	b.n	8001ef8 <SC_PTSConfig+0xe4>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != SC_A2R.T[0])
 8002026:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800202a:	429a      	cmp	r2, r3
        {
           PTSConfirmStatus = 0x20;
 800202c:	bf14      	ite	ne
 800202e:	2620      	movne	r6, #32
 8002030:	4613      	moveq	r3, r2
 8002032:	e74b      	b.n	8001ecc <SC_PTSConfig+0xb8>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0x11)
 8002034:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x30;
 8002038:	2b11      	cmp	r3, #17
 800203a:	bf18      	it	ne
 800203c:	2630      	movne	r6, #48	; 0x30
 800203e:	e72f      	b.n	8001ea0 <SC_PTSConfig+0x8c>
 8002040:	40013800 	.word	0x40013800
 8002044:	20000734 	.word	0x20000734
 8002048:	200004b8 	.word	0x200004b8
 800204c:	08009c7c 	.word	0x08009c7c

08002050 <SC_Init>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Init(void)
{
 8002050:	b5f0      	push	{r4, r5, r6, r7, lr}
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure; 
	static int nStartFlag = TRUE; 

  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
 8002052:	2008      	movs	r0, #8
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Init(void)
{
 8002054:	b089      	sub	sp, #36	; 0x24
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure; 
	static int nStartFlag = TRUE; 

  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
 8002056:	2101      	movs	r1, #1
 8002058:	f003 fb3c 	bl	80056d4 <RCC_APB2PeriphClockCmd>
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800205c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002060:	2101      	movs	r1, #1
 8002062:	f003 fb37 	bl	80056d4 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002066:	2001      	movs	r0, #1
 8002068:	4601      	mov	r1, r0
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 800206a:	4e4a      	ldr	r6, [pc, #296]	; (8002194 <SC_Init+0x144>)
  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 800206c:	f003 fb32 	bl	80056d4 <RCC_APB2PeriphClockCmd>
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
 8002070:	2004      	movs	r0, #4
 8002072:	2101      	movs	r1, #1
 8002074:	f002 ff12 	bl	8004e9c <GPIO_PinRemapConfig>
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 8002078:	6834      	ldr	r4, [r6, #0]
 800207a:	2c01      	cmp	r4, #1
 800207c:	d04f      	beq.n	800211e <SC_Init+0xce>
 800207e:	ad04      	add	r5, sp, #16
      - Tx and Rx enabled
      - USART Clock enabled
*/

  /* USART Clock set to 3.6 MHz (PCLK1 (36 MHZ) / 10) */									  
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
 8002080:	4845      	ldr	r0, [pc, #276]	; (8002198 <SC_Init+0x148>)
 8002082:	210a      	movs	r1, #10
 8002084:	f004 fe8c 	bl	8006da0 <USART_SetPrescaler>
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
 8002088:	4843      	ldr	r0, [pc, #268]	; (8002198 <SC_Init+0x148>)
 800208a:	2101      	movs	r1, #1
 800208c:	f004 fe7e 	bl	8006d8c <USART_SetGuardTime>
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 8002090:	2400      	movs	r4, #0
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 8002092:	f44f 6200 	mov.w	r2, #2048	; 0x800
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 8002096:	f44f 7380 	mov.w	r3, #256	; 0x100
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 800209a:	a902      	add	r1, sp, #8
 800209c:	483e      	ldr	r0, [pc, #248]	; (8002198 <SC_Init+0x148>)
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 800209e:	f8ad 2008 	strh.w	r2, [sp, #8]
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 80020a2:	f8ad 300e 	strh.w	r3, [sp, #14]
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 80020a6:	f8ad 400a 	strh.w	r4, [sp, #10]
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
 80020aa:	f8ad 400c 	strh.w	r4, [sp, #12]
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
 80020ae:	f242 56cd 	movw	r6, #9677	; 0x25cd
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 80020b2:	f004 fdcf 	bl	8006c54 <USART_ClockInit>

  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 80020b6:	230c      	movs	r3, #12
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 80020b8:	4629      	mov	r1, r5


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 80020ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
 80020be:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 80020c2:	4835      	ldr	r0, [pc, #212]	; (8002198 <SC_Init+0x148>)

  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 80020c4:	f8ad 301a 	strh.w	r3, [sp, #26]


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 80020c8:	f8ad 2018 	strh.w	r2, [sp, #24]
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
 80020cc:	f8ad 4016 	strh.w	r4, [sp, #22]
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80020d0:	f8ad 401c 	strh.w	r4, [sp, #28]
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
 80020d4:	9604      	str	r6, [sp, #16]
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
 80020d6:	f8ad 5014 	strh.w	r5, [sp, #20]
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 80020da:	f004 fd67 	bl	8006bac <USART_Init>

  /* Enable the USART1 Parity Error Interrupt */
  USART_ITConfig(USART1, USART_IT_PE, ENABLE);
 80020de:	482e      	ldr	r0, [pc, #184]	; (8002198 <SC_Init+0x148>)
 80020e0:	2128      	movs	r1, #40	; 0x28
 80020e2:	2201      	movs	r2, #1
 80020e4:	f004 fddc 	bl	8006ca0 <USART_ITConfig>

  /* Enable the USART1 Framing Error Interrupt */
  USART_ITConfig(USART1, USART_IT_ERR, ENABLE);
 80020e8:	2201      	movs	r2, #1
 80020ea:	482b      	ldr	r0, [pc, #172]	; (8002198 <SC_Init+0x148>)
 80020ec:	2160      	movs	r1, #96	; 0x60
 80020ee:	f004 fdd7 	bl	8006ca0 <USART_ITConfig>

  /* Enable USART1 */
  USART_Cmd(USART1, ENABLE);
 80020f2:	4829      	ldr	r0, [pc, #164]	; (8002198 <SC_Init+0x148>)
 80020f4:	2101      	movs	r1, #1
 80020f6:	f004 fdc5 	bl	8006c84 <USART_Cmd>

  /* Enable the NACK Transmission */
  USART_SmartCardNACKCmd(USART1, ENABLE);
 80020fa:	4827      	ldr	r0, [pc, #156]	; (8002198 <SC_Init+0x148>)
 80020fc:	2101      	movs	r1, #1
 80020fe:	f004 fe67 	bl	8006dd0 <USART_SmartCardNACKCmd>

  /* Enable the Smartcard Interface */
  USART_SmartCardCmd(USART1, ENABLE);
 8002102:	4825      	ldr	r0, [pc, #148]	; (8002198 <SC_Init+0x148>)
 8002104:	2101      	movs	r1, #1
 8002106:	f004 fe55 	bl	8006db4 <USART_SmartCardCmd>
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 800210a:	4622      	mov	r2, r4
 800210c:	2108      	movs	r1, #8
 800210e:	4823      	ldr	r0, [pc, #140]	; (800219c <SC_Init+0x14c>)
 8002110:	f002 fe9e 	bl	8004e50 <GPIO_WriteBit>
  /* Set RSTIN HIGH */  
//  SC_Reset(Bit_SET);	org
  SC_Reset(Bit_RESET);
    
  /* Disable CMDVCC */
  SC_PowerCmd(DISABLE);
 8002114:	4620      	mov	r0, r4
 8002116:	f7ff fdef 	bl	8001cf8 <SC_PowerCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
/**/
}
 800211a:	b009      	add	sp, #36	; 0x24
 800211c:	bdf0      	pop	{r4, r5, r6, r7, pc}
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
 800211e:	f44f 7280 	mov.w	r2, #256	; 0x100
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
 8002122:	2318      	movs	r3, #24
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002124:	a901      	add	r1, sp, #4

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
 8002126:	2703      	movs	r7, #3
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002128:	481d      	ldr	r0, [pc, #116]	; (80021a0 <SC_Init+0x150>)
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
 800212a:	f8ad 2004 	strh.w	r2, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
 800212e:	f88d 3007 	strb.w	r3, [sp, #7]
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
 8002132:	f88d 7006 	strb.w	r7, [sp, #6]
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002136:	f002 fe09 	bl	8004d4c <GPIO_Init>
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
 800213a:	2240      	movs	r2, #64	; 0x40
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
 800213c:	231c      	movs	r3, #28
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800213e:	a901      	add	r1, sp, #4
 8002140:	4816      	ldr	r0, [pc, #88]	; (800219c <SC_Init+0x14c>)
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
 8002142:	f8ad 2004 	strh.w	r2, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
 8002146:	f88d 3007 	strb.w	r3, [sp, #7]
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800214a:	f002 fdff 	bl	8004d4c <GPIO_Init>
	
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
 800214e:	4621      	mov	r1, r4
 8002150:	4814      	ldr	r0, [pc, #80]	; (80021a4 <SC_Init+0x154>)
 8002152:	f002 fea3 	bl	8004e9c <GPIO_PinRemapConfig>
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 8002156:	4621      	mov	r1, r4
 8002158:	4813      	ldr	r0, [pc, #76]	; (80021a8 <SC_Init+0x158>)

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
 800215a:	2410      	movs	r4, #16
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
	
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 800215c:	f002 fe9e 	bl	8004e9c <GPIO_PinRemapConfig>

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002160:	eb0d 0504 	add.w	r5, sp, r4
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
 8002164:	2308      	movs	r3, #8
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 8002166:	a901      	add	r1, sp, #4
 8002168:	480c      	ldr	r0, [pc, #48]	; (800219c <SC_Init+0x14c>)
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
 800216a:	f8ad 3004 	strh.w	r3, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
 800216e:	f88d 4007 	strb.w	r4, [sp, #7]
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 8002172:	f002 fdeb 	bl	8004d4c <GPIO_Init>

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8002176:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002178:	4629      	mov	r1, r5
 800217a:	4808      	ldr	r0, [pc, #32]	; (800219c <SC_Init+0x14c>)

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 800217c:	f8ad 3010 	strh.w	r3, [sp, #16]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002180:	f88d 7012 	strb.w	r7, [sp, #18]
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8002184:	f88d 4013 	strb.w	r4, [sp, #19]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002188:	f002 fde0 	bl	8004d4c <GPIO_Init>
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
	
	
	  /* Configure Smartcard CMDVCC  */
		GPIO_Configuration_Smartcard ();
		nStartFlag = FALSE;
 800218c:	2300      	movs	r3, #0
 800218e:	6033      	str	r3, [r6, #0]
 8002190:	e776      	b.n	8002080 <SC_Init+0x30>
 8002192:	bf00      	nop
 8002194:	20000008 	.word	0x20000008
 8002198:	40013800 	.word	0x40013800
 800219c:	40010c00 	.word	0x40010c00
 80021a0:	40010800 	.word	0x40010800
 80021a4:	00300100 	.word	0x00300100
 80021a8:	00300200 	.word	0x00300200

080021ac <SC_Handler>:
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
{
 80021ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u32 i = 0;

  switch(*SCState)
 80021b0:	7805      	ldrb	r5, [r0, #0]
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
{
 80021b2:	b085      	sub	sp, #20
 80021b4:	4680      	mov	r8, r0
 80021b6:	460e      	mov	r6, r1
 80021b8:	4614      	mov	r4, r2
  u32 i = 0;

  switch(*SCState)
 80021ba:	2d05      	cmp	r5, #5
 80021bc:	d807      	bhi.n	80021ce <SC_Handler+0x22>
 80021be:	e8df f015 	tbh	[pc, r5, lsl #1]
 80021c2:	0011      	.short	0x0011
 80021c4:	00060040 	.word	0x00060040
 80021c8:	011300b3 	.word	0x011300b3
 80021cc:	000c      	.short	0x000c

    case SC_POWER_OFF:
      SC_DeInit(); 																/* Disable Smartcard interface */
    break;

    default: (*SCState) = SC_POWER_OFF;
 80021ce:	2305      	movs	r3, #5
 80021d0:	f888 3000 	strb.w	r3, [r8]
  }
}
 80021d4:	b005      	add	sp, #20
 80021d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    case SC_ACTIVE_ON_T0:
      SC_SendData(SC_ADPU, SC_Response);
    break;

    case SC_POWER_OFF:
      SC_DeInit(); 																/* Disable Smartcard interface */
 80021da:	f7ff fda5 	bl	8001d28 <SC_DeInit>
    break;

    default: (*SCState) = SC_POWER_OFF;
  }
}
 80021de:	b005      	add	sp, #20
 80021e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u32 i = 0;

  switch(*SCState)
  {
    case SC_POWER_ON:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
 80021e4:	7874      	ldrb	r4, [r6, #1]
 80021e6:	2c00      	cmp	r4, #0
 80021e8:	d1f4      	bne.n	80021d4 <SC_Handler+0x28>
      {
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
 80021ea:	f7ff ff31 	bl	8002050 <SC_Init>
 80021ee:	f7ff fd0f 	bl	8001c10 <SC_PowerCmd.part.2>
 80021f2:	4bb7      	ldr	r3, [pc, #732]	; (80024d0 <SC_Handler+0x324>)
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
        {
          SC_ATR_Table[i] = 0;
 80021f4:	4620      	mov	r0, r4
 80021f6:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80021fa:	f803 0f01 	strb.w	r0, [r3, #1]!
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
 80021fe:	428b      	cmp	r3, r1
        {
          SC_ATR_Table[i] = 0;
 8002200:	f04f 0200 	mov.w	r2, #0
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
 8002204:	d1f9      	bne.n	80021fa <SC_Handler+0x4e>
        {
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
 8002206:	4fb3      	ldr	r7, [pc, #716]	; (80024d4 <SC_Handler+0x328>)
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
 8002208:	4611      	mov	r1, r2
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
 800220a:	463b      	mov	r3, r7
        {
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
 800220c:	707a      	strb	r2, [r7, #1]
        SC_A2R.T0 = 0;
 800220e:	f803 2f02 	strb.w	r2, [r3, #2]!
 8002212:	f107 0216 	add.w	r2, r7, #22
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
 8002216:	f803 1f01 	strb.w	r1, [r3, #1]!
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
 800221a:	4293      	cmp	r3, r2
 800221c:	d1fb      	bne.n	8002216 <SC_Handler+0x6a>
 800221e:	4bae      	ldr	r3, [pc, #696]	; (80024d8 <SC_Handler+0x32c>)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
 8002220:	2000      	movs	r0, #0
 8002222:	f103 0114 	add.w	r1, r3, #20
 8002226:	f803 0f01 	strb.w	r0, [r3, #1]!
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
 800222a:	428b      	cmp	r3, r1
        {
          SC_A2R.H[i] = 0;
 800222c:	f04f 0200 	mov.w	r2, #0
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
 8002230:	d1f9      	bne.n	8002226 <SC_Handler+0x7a>
        }
        SC_A2R.Tlength = 0;
        SC_A2R.Hlength = 0;
        
        /* Next State --------------------------------------------------------*/
        *SCState = SC_RESET_LOW;
 8002232:	2301      	movs	r3, #1
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
        }
        SC_A2R.Tlength = 0;
 8002234:	f887 202b 	strb.w	r2, [r7, #43]	; 0x2b
        SC_A2R.Hlength = 0;
 8002238:	f887 202c 	strb.w	r2, [r7, #44]	; 0x2c
        
        /* Next State --------------------------------------------------------*/
        *SCState = SC_RESET_LOW;
 800223c:	f888 3000 	strb.w	r3, [r8]
 8002240:	e7c8      	b.n	80021d4 <SC_Handler+0x28>
      }
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
 8002242:	7877      	ldrb	r7, [r6, #1]
 8002244:	2f00      	cmp	r7, #0
 8002246:	d1c5      	bne.n	80021d4 <SC_Handler+0x28>
 8002248:	4ea4      	ldr	r6, [pc, #656]	; (80024dc <SC_Handler+0x330>)
 800224a:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80024e4 <SC_Handler+0x338>
{
  u8 Data = 0;
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;
 800224e:	7077      	strb	r7, [r6, #1]

  card_local = card;

  switch(*SCstate)
 8002250:	f898 3000 	ldrb.w	r3, [r8]
* Output         : None
* Return         : None
*******************************************************************************/
static void SC_AnswerReq(SC_State *SCstate, u8 *card, u8 length)
{
  u8 Data = 0;
 8002254:	f88d 700f 	strb.w	r7, [sp, #15]

	SC_ATR_Length = 0;

  card_local = card;

  switch(*SCstate)
 8002258:	1e5a      	subs	r2, r3, #1
 800225a:	2a04      	cmp	r2, #4
 800225c:	f200 812d 	bhi.w	80024ba <SC_Handler+0x30e>
 8002260:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002264:	00140041 	.word	0x00140041
 8002268:	012b0011 	.word	0x012b0011
 800226c:	0005      	.short	0x0005
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 800226e:	489c      	ldr	r0, [pc, #624]	; (80024e0 <SC_Handler+0x334>)
 8002270:	2108      	movs	r1, #8
 8002272:	2200      	movs	r2, #0
 8002274:	f002 fdec 	bl	8004e50 <GPIO_WriteBit>
    
    case SC_POWER_OFF:
      /* Close Connection if no answer received ------------------------------*/
//      SC_Reset(Bit_SET); /* Reset high - a bit is used as level shifter from 3.3 to 5 V */
      SC_Reset(Bit_RESET);
      SC_PowerCmd(DISABLE);
 8002278:	2000      	movs	r0, #0
 800227a:	f7ff fd3d 	bl	8001cf8 <SC_PowerCmd>
 800227e:	f898 3000 	ldrb.w	r3, [r8]
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
      {
          while(((*SCState) != SC_POWER_OFF) && ((*SCState) != SC_ACTIVE))
 8002282:	2b05      	cmp	r3, #5
 8002284:	d0a6      	beq.n	80021d4 <SC_Handler+0x28>
 8002286:	2b03      	cmp	r3, #3
 8002288:	d1e1      	bne.n	800224e <SC_Handler+0xa2>
 800228a:	e7a3      	b.n	80021d4 <SC_Handler+0x28>
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 800228c:	4c95      	ldr	r4, [pc, #596]	; (80024e4 <SC_Handler+0x338>)
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 800228e:	4894      	ldr	r0, [pc, #592]	; (80024e0 <SC_Handler+0x334>)
 8002290:	2108      	movs	r1, #8
 8002292:	2201      	movs	r2, #1
 8002294:	f002 fddc 	bl	8004e50 <GPIO_WriteBit>
 8002298:	2528      	movs	r5, #40	; 0x28
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 800229a:	46a1      	mov	r9, r4
 800229c:	f10d 070f 	add.w	r7, sp, #15
 80022a0:	e002      	b.n	80022a8 <SC_Handler+0xfc>

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 80022a2:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
 80022a6:	d014      	beq.n	80022d2 <SC_Handler+0x126>
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 80022a8:	4638      	mov	r0, r7
 80022aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022ae:	f7ff fc5d 	bl	8001b6c <USART_ByteReceive>
 80022b2:	2801      	cmp	r0, #1
 80022b4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80022b8:	d1f3      	bne.n	80022a2 <SC_Handler+0xf6>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
 80022ba:	7871      	ldrb	r1, [r6, #1]
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 80022bc:	f89d 200f 	ldrb.w	r2, [sp, #15]
					SC_ATR_Length++;
 80022c0:	3101      	adds	r1, #1

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 80022c2:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 80022c6:	f889 2000 	strb.w	r2, [r9]
					SC_ATR_Length++;
 80022ca:	7071      	strb	r1, [r6, #1]
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 80022cc:	f109 0901 	add.w	r9, r9, #1

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 80022d0:	d1ea      	bne.n	80022a8 <SC_Handler+0xfc>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
        }       
      }
      if(card[0])
 80022d2:	7823      	ldrb	r3, [r4, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f43f af7a 	beq.w	80021ce <SC_Handler+0x22>
      {
        (*SCstate) = SC_ACTIVE;
 80022da:	2303      	movs	r3, #3
 80022dc:	f888 3000 	strb.w	r3, [r8]
      SC_DeInit(); 																/* Disable Smartcard interface */
    break;

    default: (*SCState) = SC_POWER_OFF;
  }
}
 80022e0:	b005      	add	sp, #20
 80022e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

	SC_ATR_Length = 0;

  card_local = card;

  switch(*SCstate)
 80022e6:	2400      	movs	r4, #0
 80022e8:	f10d 0a0f 	add.w	sl, sp, #15
 80022ec:	e002      	b.n	80022f4 <SC_Handler+0x148>
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 80022ee:	3401      	adds	r4, #1
 80022f0:	2c28      	cmp	r4, #40	; 0x28
 80022f2:	d010      	beq.n	8002316 <SC_Handler+0x16a>
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 80022f4:	4650      	mov	r0, sl
 80022f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022fa:	f7ff fc37 	bl	8001b6c <USART_ByteReceive>
 80022fe:	2801      	cmp	r0, #1
 8002300:	d1f5      	bne.n	80022ee <SC_Handler+0x142>
        {
          card[i] = Data;
 8002302:	f89d 300f 	ldrb.w	r3, [sp, #15]
					SC_ATR_Length++;
 8002306:	7872      	ldrb	r2, [r6, #1]
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
 8002308:	f809 3004 	strb.w	r3, [r9, r4]

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 800230c:	3401      	adds	r4, #1
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
					SC_ATR_Length++;
 800230e:	3201      	adds	r2, #1

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 8002310:	2c28      	cmp	r4, #40	; 0x28
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
					SC_ATR_Length++;
 8002312:	7072      	strb	r2, [r6, #1]

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 8002314:	d1ee      	bne.n	80022f4 <SC_Handler+0x148>
        {
          card[i] = Data;
					SC_ATR_Length++;
        }
      }
      if(card[0])
 8002316:	f899 3000 	ldrb.w	r3, [r9]
 800231a:	2b00      	cmp	r3, #0
 800231c:	f040 810c 	bne.w	8002538 <SC_Handler+0x38c>
        (*SCstate) = SC_ACTIVE;
        SC_Reset(Bit_SET);
      }
      else
      {
        (*SCstate) = SC_RESET_HIGH;
 8002320:	2302      	movs	r3, #2
 8002322:	f888 3000 	strb.w	r3, [r8]
 8002326:	e792      	b.n	800224e <SC_Handler+0xa2>
          }
      }
    	break;

    case SC_ACTIVE:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
 8002328:	7873      	ldrb	r3, [r6, #1]
 800232a:	2b00      	cmp	r3, #0
 800232c:	f47f af52 	bne.w	80021d4 <SC_Handler+0x28>
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 8002330:	4c6c      	ldr	r4, [pc, #432]	; (80024e4 <SC_Handler+0x338>)
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 8002332:	4a6a      	ldr	r2, [pc, #424]	; (80024dc <SC_Handler+0x330>)
 8002334:	4f67      	ldr	r7, [pc, #412]	; (80024d4 <SC_Handler+0x328>)

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */
 8002336:	7861      	ldrb	r1, [r4, #1]
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 8002338:	7823      	ldrb	r3, [r4, #0]
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 800233a:	7852      	ldrb	r2, [r2, #1]

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;
 800233c:	f001 0b0f 	and.w	fp, r1, #15
 8002340:	f897 502b 	ldrb.w	r5, [r7, #43]	; 0x2b
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */
 8002344:	70b9      	strb	r1, [r7, #2]
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 8002346:	707b      	strb	r3, [r7, #1]
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;

  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
 8002348:	b2c8      	uxtb	r0, r1
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 800234a:	9201      	str	r2, [sp, #4]

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;
 800234c:	f887 b02c 	strb.w	fp, [r7, #44]	; 0x2c
 8002350:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 8002354:	f887 202d 	strb.w	r2, [r7, #45]	; 0x2d
  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;

  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
 8002358:	2304      	movs	r3, #4
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 800235a:	fa41 f203 	asr.w	r2, r1, r3
 800235e:	3301      	adds	r3, #1
 8002360:	f002 0201 	and.w	r2, r2, #1
 8002364:	4415      	add	r5, r2
  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
  {
    flag = 1;
  }

  for (i = 0; i < 4; i++)
 8002366:	2b08      	cmp	r3, #8
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002368:	b2ed      	uxtb	r5, r5
  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
  {
    flag = 1;
  }

  for (i = 0; i < 4; i++)
 800236a:	d1f6      	bne.n	800235a <SC_Handler+0x1ae>
 800236c:	f887 502b 	strb.w	r5, [r7, #43]	; 0x2b
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 8002370:	2300      	movs	r3, #0
 8002372:	b135      	cbz	r5, 8002382 <SC_Handler+0x1d6>
 8002374:	18e2      	adds	r2, r4, r3
  {
    SC_A2R.T[i] = card[i + 2];
 8002376:	7891      	ldrb	r1, [r2, #2]
 8002378:	18fa      	adds	r2, r7, r3
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 800237a:	3301      	adds	r3, #1
 800237c:	42ab      	cmp	r3, r5
  {
    SC_A2R.T[i] = card[i + 2];
 800237e:	70d1      	strb	r1, [r2, #3]
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 8002380:	d3f8      	bcc.n	8002374 <SC_Handler+0x1c8>
  {
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;
 8002382:	197b      	adds	r3, r7, r5
 8002384:	f893 9002 	ldrb.w	r9, [r3, #2]

  while (flag)
 8002388:	0603      	lsls	r3, r0, #24
 800238a:	f140 80b1 	bpl.w	80024f0 <SC_Handler+0x344>
 800238e:	4b51      	ldr	r3, [pc, #324]	; (80024d4 <SC_Handler+0x328>)
 8002390:	46cc      	mov	ip, r9
 8002392:	f103 0a02 	add.w	sl, r3, #2
 8002396:	1e6a      	subs	r2, r5, #1
 8002398:	18b9      	adds	r1, r7, r2
 800239a:	78c8      	ldrb	r0, [r1, #3]
  {
    if ((SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x80) == 0x80)
 800239c:	fa5f fc8c 	uxtb.w	ip, ip
 80023a0:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
    else
    {
      flag = 0;
    }

    buf = SC_A2R.Tlength;
 80023a4:	2600      	movs	r6, #0
 80023a6:	2104      	movs	r1, #4
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80023a8:	fa40 f901 	asr.w	r9, r0, r1
 80023ac:	3101      	adds	r1, #1
 80023ae:	f009 0901 	and.w	r9, r9, #1
 80023b2:	444e      	add	r6, r9
    }

    buf = SC_A2R.Tlength;
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
 80023b4:	2908      	cmp	r1, #8
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80023b6:	b2f6      	uxtb	r6, r6
    }

    buf = SC_A2R.Tlength;
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
 80023b8:	d1f6      	bne.n	80023a8 <SC_Handler+0x1fc>
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 80023ba:	b15e      	cbz	r6, 80023d4 <SC_Handler+0x228>
 80023bc:	443a      	add	r2, r7
 80023be:	eb0a 0005 	add.w	r0, sl, r5
 80023c2:	4f44      	ldr	r7, [pc, #272]	; (80024d4 <SC_Handler+0x328>)
 80023c4:	3203      	adds	r2, #3
 80023c6:	4430      	add	r0, r6
 80023c8:	1ad1      	subs	r1, r2, r3
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 80023ca:	5c61      	ldrb	r1, [r4, r1]
 80023cc:	f802 1f01 	strb.w	r1, [r2, #1]!
    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 80023d0:	4282      	cmp	r2, r0
 80023d2:	d1f9      	bne.n	80023c8 <SC_Handler+0x21c>
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
 80023d4:	4435      	add	r5, r6
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 80023d6:	f01c 0f80 	tst.w	ip, #128	; 0x80
	
    for (i = 0;i < SC_A2R.Tlength; i++)
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
 80023da:	b2ed      	uxtb	r5, r5
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 80023dc:	f000 8086 	beq.w	80024ec <SC_Handler+0x340>
 80023e0:	197a      	adds	r2, r7, r5
 80023e2:	f892 c002 	ldrb.w	ip, [r2, #2]
 80023e6:	e7d6      	b.n	8002396 <SC_Handler+0x1ea>
* Return         : None
*******************************************************************************/
static void SC_SendData(SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u32 i = 0;
  u8 locData = 0;
 80023e8:	2200      	movs	r2, #0

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80023ea:	4613      	mov	r3, r2
* Return         : None
*******************************************************************************/
static void SC_SendData(SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u32 i = 0;
  u8 locData = 0;
 80023ec:	f88d 200e 	strb.w	r2, [sp, #14]

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
  {
    SC_ResponceStatus->Data[i] = 0;
 80023f0:	4610      	mov	r0, r2
 80023f2:	54e0      	strb	r0, [r4, r3]
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80023f4:	3301      	adds	r3, #1
 80023f6:	2b14      	cmp	r3, #20
  {
    SC_ResponceStatus->Data[i] = 0;
 80023f8:	f04f 0200 	mov.w	r2, #0
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80023fc:	d1f9      	bne.n	80023f2 <SC_Handler+0x246>
  SC_ResponceStatus->SW1 = 0;
  SC_ResponceStatus->SW2 = 0;

  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation
     in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx , ENABLE);
 80023fe:	2140      	movs	r1, #64	; 0x40
  for(i = 0; i < LCmax; i++)
  {
    SC_ResponceStatus->Data[i] = 0;
  }
  
  SC_ResponceStatus->SW1 = 0;
 8002400:	7522      	strb	r2, [r4, #20]
  SC_ResponceStatus->SW2 = 0;
 8002402:	7562      	strb	r2, [r4, #21]

  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation
     in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx , ENABLE);
 8002404:	4838      	ldr	r0, [pc, #224]	; (80024e8 <SC_Handler+0x33c>)
 8002406:	2201      	movs	r2, #1
 8002408:	f004 fc68 	bl	8006cdc <USART_DMACmd>

/* Send header -------------------------------------------------------------*/
	SendDatabyte (SC_ADPU->Header.CLA);
 800240c:	7830      	ldrb	r0, [r6, #0]
 800240e:	f7ff fbc9 	bl	8001ba4 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.INS); 
 8002412:	7870      	ldrb	r0, [r6, #1]
 8002414:	f7ff fbc6 	bl	8001ba4 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.P1);
 8002418:	78b0      	ldrb	r0, [r6, #2]
 800241a:	f7ff fbc3 	bl	8001ba4 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.P2);
 800241e:	78f0      	ldrb	r0, [r6, #3]
 8002420:	f7ff fbc0 	bl	8001ba4 <SendDatabyte>

/* Send body length to/from SC ---------------------------------------------*/
  if(SC_ADPU->Body.LC)												  
 8002424:	7930      	ldrb	r0, [r6, #4]
 8002426:	2800      	cmp	r0, #0
 8002428:	d14f      	bne.n	80024ca <SC_Handler+0x31e>
  {
		SendDatabyte (SC_ADPU->Body.LC);
	}
  else if(SC_ADPU->Body.LE)
 800242a:	7e70      	ldrb	r0, [r6, #25]
 800242c:	2800      	cmp	r0, #0
 800242e:	d14c      	bne.n	80024ca <SC_Handler+0x31e>
		SendDatabyte (SC_ADPU->Body.LE);
  }


/* Flush the USART1 DR */
  (void)USART_ReceiveData(USART1);
 8002430:	482d      	ldr	r0, [pc, #180]	; (80024e8 <SC_Handler+0x33c>)
 8002432:	f004 fca1 	bl	8006d78 <USART_ReceiveData>
#define SC_GET_NO_STATUS 			2
#define SC_GET_WRONG_STATUS		3

static s8 CheckForSCStatus (SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u8 locData = 0;
 8002436:	af04      	add	r7, sp, #16
 8002438:	2300      	movs	r3, #0
 800243a:	f807 3d01 	strb.w	r3, [r7, #-1]!

  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
 800243e:	4638      	mov	r0, r7
 8002440:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002444:	f7ff fb92 	bl	8001b6c <USART_ByteReceive>
 8002448:	2801      	cmp	r0, #1
 800244a:	f000 8092 	beq.w	8002572 <SC_Handler+0x3c6>
	{
		return;
	}

/* If no status bytes received ---------------------------------------------*/
  if(SC_ResponceStatus->SW1 == 0x00)
 800244e:	7d25      	ldrb	r5, [r4, #20]
 8002450:	2d00      	cmp	r5, #0
 8002452:	f47f aebf 	bne.w	80021d4 <SC_Handler+0x28>
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
 8002456:	7937      	ldrb	r7, [r6, #4]
 8002458:	b997      	cbnz	r7, 8002480 <SC_Handler+0x2d4>
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 800245a:	7e73      	ldrb	r3, [r6, #25]
 800245c:	f10d 050e 	add.w	r5, sp, #14
 8002460:	b303      	cbz	r3, 80024a4 <SC_Handler+0x2f8>
      {
        if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 8002462:	4628      	mov	r0, r5
 8002464:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002468:	f7ff fb80 	bl	8001b6c <USART_ByteReceive>
 800246c:	2801      	cmp	r0, #1
        {
          SC_ResponceStatus->Data[i] = locData;
 800246e:	bf04      	itt	eq
 8002470:	f89d 300e 	ldrbeq.w	r3, [sp, #14]
 8002474:	55e3      	strbeq	r3, [r4, r7]
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 8002476:	7e73      	ldrb	r3, [r6, #25]
 8002478:	3701      	adds	r7, #1
 800247a:	429f      	cmp	r7, r3
 800247c:	d3f1      	bcc.n	8002462 <SC_Handler+0x2b6>
 800247e:	e011      	b.n	80024a4 <SC_Handler+0x2f8>
 8002480:	1973      	adds	r3, r6, r5
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
    {
      for(i = 0; i < SC_ADPU->Body.LC; i++)
      {
				SendDatabyte (SC_ADPU->Body.Data[i]);
 8002482:	7958      	ldrb	r0, [r3, #5]
 8002484:	f7ff fb8e 	bl	8001ba4 <SendDatabyte>
  if(SC_ResponceStatus->SW1 == 0x00)
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
    {
      for(i = 0; i < SC_ADPU->Body.LC; i++)
 8002488:	7933      	ldrb	r3, [r6, #4]
 800248a:	3501      	adds	r5, #1
 800248c:	429d      	cmp	r5, r3
 800248e:	d3f7      	bcc.n	8002480 <SC_Handler+0x2d4>
      {
				SendDatabyte (SC_ADPU->Body.Data[i]);
      }
      /* Flush the USART1 DR */
     (void)USART_ReceiveData(USART1);
 8002490:	4815      	ldr	r0, [pc, #84]	; (80024e8 <SC_Handler+0x33c>)
 8002492:	f004 fc71 	bl	8006d78 <USART_ReceiveData>

      /* Disable the DMA Receive (Reset DMAR bit only) */  
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 8002496:	4814      	ldr	r0, [pc, #80]	; (80024e8 <SC_Handler+0x33c>)
 8002498:	2140      	movs	r1, #64	; 0x40
 800249a:	2200      	movs	r2, #0
 800249c:	f004 fc1e 	bl	8006cdc <USART_DMACmd>
 80024a0:	f10d 050e 	add.w	r5, sp, #14
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 80024a4:	260a      	movs	r6, #10

/* Wait SW1 --------------------------------------------------------------*/
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 80024a6:	4628      	mov	r0, r5
 80024a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024ac:	f7ff fb5e 	bl	8001b6c <USART_ByteReceive>
 80024b0:	2801      	cmp	r0, #1
 80024b2:	d04c      	beq.n	800254e <SC_Handler+0x3a2>
      }
    }

/* Wait SW1 --------------------------------------------------------------*/
    i = 0;
    while(i < 10)
 80024b4:	3e01      	subs	r6, #1
 80024b6:	d1f6      	bne.n	80024a6 <SC_Handler+0x2fa>
 80024b8:	e04c      	b.n	8002554 <SC_Handler+0x3a8>
      SC_Reset(Bit_RESET);
      SC_PowerCmd(DISABLE);
    break;

    default:
      (*SCstate) = SC_RESET_LOW;
 80024ba:	2301      	movs	r3, #1
 80024bc:	f888 3000 	strb.w	r3, [r8]
 80024c0:	462b      	mov	r3, r5
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
      {
          while(((*SCState) != SC_POWER_OFF) && ((*SCState) != SC_ACTIVE))
 80024c2:	2b03      	cmp	r3, #3
 80024c4:	f47f aec3 	bne.w	800224e <SC_Handler+0xa2>
 80024c8:	e684      	b.n	80021d4 <SC_Handler+0x28>
  {
		SendDatabyte (SC_ADPU->Body.LC);
	}
  else if(SC_ADPU->Body.LE)
  { 
		SendDatabyte (SC_ADPU->Body.LE);
 80024ca:	f7ff fb6b 	bl	8001ba4 <SendDatabyte>
 80024ce:	e7af      	b.n	8002430 <SC_Handler+0x284>
 80024d0:	2000070b 	.word	0x2000070b
 80024d4:	20000734 	.word	0x20000734
 80024d8:	2000074a 	.word	0x2000074a
 80024dc:	200004b8 	.word	0x200004b8
 80024e0:	40010c00 	.word	0x40010c00
 80024e4:	2000070c 	.word	0x2000070c
 80024e8:	40013800 	.word	0x40013800
 80024ec:	f887 502b 	strb.w	r5, [r7, #43]	; 0x2b
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 80024f0:	f1bb 0f00 	cmp.w	fp, #0
 80024f4:	d00c      	beq.n	8002510 <SC_Handler+0x364>
 80024f6:	4b30      	ldr	r3, [pc, #192]	; (80025b8 <SC_Handler+0x40c>)
 80024f8:	f06f 0113 	mvn.w	r1, #19
 80024fc:	eb03 000b 	add.w	r0, r3, fp
 8002500:	1bc9      	subs	r1, r1, r7
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 8002502:	195a      	adds	r2, r3, r5
 8002504:	440a      	add	r2, r1
 8002506:	5ca2      	ldrb	r2, [r4, r2]
 8002508:	f803 2f01 	strb.w	r2, [r3, #1]!
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 800250c:	4283      	cmp	r3, r0
 800250e:	d1f8      	bne.n	8002502 <SC_Handler+0x356>
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
  }

/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
 8002510:	1cab      	adds	r3, r5, #2
 8002512:	9a01      	ldr	r2, [sp, #4]
 8002514:	445b      	add	r3, fp
 8002516:	429a      	cmp	r2, r3
 8002518:	d00a      	beq.n	8002530 <SC_Handler+0x384>
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
 800251a:	5ce1      	ldrb	r1, [r4, r3]
 800251c:	eb07 020b 	add.w	r2, r7, fp
		SC_A2R.Hlength++;
		SC_A2R.CheckSumPresent = TRUE;
 8002520:	2301      	movs	r3, #1
/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
		SC_A2R.Hlength++;
 8002522:	f10b 0b01 	add.w	fp, fp, #1

/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
 8002526:	75d1      	strb	r1, [r2, #23]
		SC_A2R.Hlength++;
 8002528:	f887 b02c 	strb.w	fp, [r7, #44]	; 0x2c
		SC_A2R.CheckSumPresent = TRUE;
 800252c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    case SC_ACTIVE:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
      {
        if(SC_decode_Answer2reset(&SC_ATR_Table[0]) == T0_PROTOCOL)
        {
          (*SCState) = SC_ACTIVE_ON_T0;
 8002530:	2304      	movs	r3, #4
 8002532:	f888 3000 	strb.w	r3, [r8]
 8002536:	e64d      	b.n	80021d4 <SC_Handler+0x28>
					SC_ATR_Length++;
        }
      }
      if(card[0])
      {
        (*SCstate) = SC_ACTIVE;
 8002538:	2303      	movs	r3, #3
 800253a:	f888 3000 	strb.w	r3, [r8]
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 800253e:	481f      	ldr	r0, [pc, #124]	; (80025bc <SC_Handler+0x410>)
 8002540:	2108      	movs	r1, #8
 8002542:	2201      	movs	r2, #1
 8002544:	f002 fc84 	bl	8004e50 <GPIO_WriteBit>
 8002548:	f898 3000 	ldrb.w	r3, [r8]
 800254c:	e699      	b.n	8002282 <SC_Handler+0xd6>
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
      {
        SC_ResponceStatus->SW1 = locData;
 800254e:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8002552:	7523      	strb	r3, [r4, #20]
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 8002554:	260a      	movs	r6, #10
    }
/* Wait SW2 ------------------------------------------------------------*/   
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 8002556:	4628      	mov	r0, r5
 8002558:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800255c:	f7ff fb06 	bl	8001b6c <USART_ByteReceive>
 8002560:	2801      	cmp	r0, #1
 8002562:	d002      	beq.n	800256a <SC_Handler+0x3be>
        i++;
      }
    }
/* Wait SW2 ------------------------------------------------------------*/   
    i = 0;
    while(i < 10)
 8002564:	3e01      	subs	r6, #1
 8002566:	d1f6      	bne.n	8002556 <SC_Handler+0x3aa>
 8002568:	e634      	b.n	80021d4 <SC_Handler+0x28>
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
      {
        SC_ResponceStatus->SW2 = locData;
 800256a:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800256e:	7563      	strb	r3, [r4, #21]
 8002570:	e630      	b.n	80021d4 <SC_Handler+0x28>
  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
  {
 		return (SC_GET_NO_STATUS);
	}

  if(((locData & (u8)0xF0) != 0x60) && ((locData & (u8)0xF0) != 0x90))
 8002572:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8002576:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800257a:	2a60      	cmp	r2, #96	; 0x60
 800257c:	d002      	beq.n	8002584 <SC_Handler+0x3d8>
 800257e:	2a90      	cmp	r2, #144	; 0x90
 8002580:	f47f ae28 	bne.w	80021d4 <SC_Handler+0x28>
  {
 		return (SC_GET_WRONG_STATUS);
	}

  if (((locData & (u8)0xFE) == (((u8)~(SC_ADPU->Header.INS)) & (u8)0xFE))||((locData & (u8)0xFE) == (SC_ADPU->Header.INS & (u8)0xFE)))
 8002584:	7872      	ldrb	r2, [r6, #1]
 8002586:	43d1      	mvns	r1, r2
 8002588:	4059      	eors	r1, r3
 800258a:	f011 0ffe 	tst.w	r1, #254	; 0xfe
 800258e:	d003      	beq.n	8002598 <SC_Handler+0x3ec>
 8002590:	405a      	eors	r2, r3
 8002592:	f012 0ffe 	tst.w	r2, #254	; 0xfe
 8002596:	d101      	bne.n	800259c <SC_Handler+0x3f0>
  {
    SC_ResponceStatus->Data[0] = locData;/* ACK received */
 8002598:	7023      	strb	r3, [r4, #0]
 800259a:	e61b      	b.n	80021d4 <SC_Handler+0x28>
 		return (SC_GET_ACK_STATUS);
		
   }

/* SW1 received */
  SC_ResponceStatus->SW1 = locData;
 800259c:	7523      	strb	r3, [r4, #20]
  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
 800259e:	4638      	mov	r0, r7
 80025a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025a4:	f7ff fae2 	bl	8001b6c <USART_ByteReceive>
 80025a8:	2801      	cmp	r0, #1
 80025aa:	f47f ae13 	bne.w	80021d4 <SC_Handler+0x28>
  {
 		return (SC_GET_WRONG_STATUS);
	}

/* SW2 received */
  SC_ResponceStatus->SW2 = locData;
 80025ae:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80025b2:	7563      	strb	r3, [r4, #21]
 80025b4:	e60e      	b.n	80021d4 <SC_Handler+0x28>
 80025b6:	bf00      	nop
 80025b8:	2000074a 	.word	0x2000074a
 80025bc:	40010c00 	.word	0x40010c00

080025c0 <WaitForATR>:
						FALSE		No ATR detected 

*******************************************************************************/

int WaitForATR (void)
{
 80025c0:	b530      	push	{r4, r5, lr}
  SC_State SCState = SC_POWER_OFF;
  SC_ADPU_Commands SC_ADPU;

	SC_A2R.cATR_Valid = FALSE;				// invalidate last ATR data
 80025c2:	4c14      	ldr	r4, [pc, #80]	; (8002614 <WaitForATR+0x54>)
 80025c4:	2300      	movs	r3, #0
						FALSE		No ATR detected 

*******************************************************************************/

int WaitForATR (void)
{
 80025c6:	b089      	sub	sp, #36	; 0x24
  SC_State SCState = SC_POWER_OFF;
  SC_ADPU_Commands SC_ADPU;

	SC_A2R.cATR_Valid = FALSE;				// invalidate last ATR data
 80025c8:	7023      	strb	r3, [r4, #0]

  SCState            = SC_POWER_ON;
 80025ca:	f88d 3003 	strb.w	r3, [sp, #3]

  SC_ADPU.Header.CLA = 0x00;
 80025ce:	f88d 3004 	strb.w	r3, [sp, #4]
  SC_ADPU.Header.INS = SC_GET_A2R;
 80025d2:	f88d 3005 	strb.w	r3, [sp, #5]
  SC_ADPU.Header.P1  = 0x00;
 80025d6:	f88d 3006 	strb.w	r3, [sp, #6]
  SC_ADPU.Header.P2  = 0x00;
 80025da:	f88d 3007 	strb.w	r3, [sp, #7]
  SC_ADPU.Body.LC    = 0x00;
 80025de:	f88d 3008 	strb.w	r3, [sp, #8]
 
  while(SC_ACTIVE_ON_T0 != SCState) 
  {
    SC_Handler(&SCState, &SC_ADPU, &SC_Responce);
 80025e2:	f10d 0003 	add.w	r0, sp, #3
 80025e6:	a901      	add	r1, sp, #4
 80025e8:	4a0b      	ldr	r2, [pc, #44]	; (8002618 <WaitForATR+0x58>)
 80025ea:	f7ff fddf 	bl	80021ac <SC_Handler>

		if (SC_POWER_OFF == SCState) 
 80025ee:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80025f2:	2b05      	cmp	r3, #5
 80025f4:	d009      	beq.n	800260a <WaitForATR+0x4a>
  SC_ADPU.Header.INS = SC_GET_A2R;
  SC_ADPU.Header.P1  = 0x00;
  SC_ADPU.Header.P2  = 0x00;
  SC_ADPU.Body.LC    = 0x00;
 
  while(SC_ACTIVE_ON_T0 != SCState) 
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	d1f3      	bne.n	80025e2 <WaitForATR+0x22>
      SC_DeInit(); 										/* Disable Smartcard interface */
			return (FALSE);
		}
  }

	SC_A2R.cATR_Valid = TRUE;				// get ATR data
 80025fa:	2501      	movs	r5, #1

	CCID_SetCardState (TRUE);
 80025fc:	4628      	mov	r0, r5
      SC_DeInit(); 										/* Disable Smartcard interface */
			return (FALSE);
		}
  }

	SC_A2R.cATR_Valid = TRUE;				// get ATR data
 80025fe:	7025      	strb	r5, [r4, #0]

	CCID_SetCardState (TRUE);
 8002600:	f7fe faae 	bl	8000b60 <CCID_SetCardState>
 8002604:	4628      	mov	r0, r5

	return (TRUE);
}
 8002606:	b009      	add	sp, #36	; 0x24
 8002608:	bd30      	pop	{r4, r5, pc}
  {
    SC_Handler(&SCState, &SC_ADPU, &SC_Responce);

		if (SC_POWER_OFF == SCState) 
		{
      SC_DeInit(); 										/* Disable Smartcard interface */
 800260a:	f7ff fb8d 	bl	8001d28 <SC_DeInit>
			return (FALSE);
 800260e:	2000      	movs	r0, #0
	SC_A2R.cATR_Valid = TRUE;				// get ATR data

	CCID_SetCardState (TRUE);

	return (TRUE);
}
 8002610:	b009      	add	sp, #36	; 0x24
 8002612:	bd30      	pop	{r4, r5, pc}
 8002614:	20000734 	.word	0x20000734
 8002618:	20000764 	.word	0x20000764

0800261c <CRD_SendCommand>:
	unsigned char  cSendData;

	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
 800261c:	2904      	cmp	r1, #4

int CRD_SendCommand ( unsigned char *pTransmitBuffer,	
											unsigned int   nCommandSize,
											unsigned int   nExpectedAnswerSize,
											unsigned int  *nReceivedAnswerSize)
{
 800261e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002622:	460e      	mov	r6, r1
 8002624:	4604      	mov	r4, r0
 8002626:	461f      	mov	r7, r3
	unsigned char  cSendData;

	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
 8002628:	d042      	beq.n	80026b0 <CRD_SendCommand+0x94>
			*nReceivedAnswerSize = 4;
			return (SC_GET_STATUS);
		}
	} 

SwitchSmartcardLED (DISABLE);
 800262a:	2000      	movs	r0, #0
 800262c:	f7fd fe9c 	bl	8000368 <SwitchSmartcardLED>



 	for (i=0;i<nCommandSize;i++)
 8002630:	b18e      	cbz	r6, 8002656 <CRD_SendCommand+0x3a>

int CRD_SendCommand ( unsigned char *pTransmitBuffer,	
											unsigned int   nCommandSize,
											unsigned int   nExpectedAnswerSize,
											unsigned int  *nReceivedAnswerSize)
{
 8002632:	2300      	movs	r3, #0
 8002634:	461d      	mov	r5, r3
 8002636:	e001      	b.n	800263c <CRD_SendCommand+0x20>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002638:	42ae      	cmp	r6, r5
 800263a:	d90c      	bls.n	8002656 <CRD_SendCommand+0x3a>
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);
 800263c:	5ce0      	ldrb	r0, [r4, r3]
 800263e:	f7ff fab1 	bl	8001ba4 <SendDatabyte>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002642:	3501      	adds	r5, #1
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);

		if (-1 != nRecData)
 8002644:	3001      	adds	r0, #1

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002646:	462b      	mov	r3, r5
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);

		if (-1 != nRecData)
 8002648:	d0f6      	beq.n	8002638 <CRD_SendCommand+0x1c>
		{
nRecData = 33;
SwitchSmartcardLED (ENABLE);
 800264a:	2001      	movs	r0, #1
 800264c:	f7fd fe8c 	bl	8000368 <SwitchSmartcardLED>
			return (nRecData);
 8002650:	2021      	movs	r0, #33	; 0x21
 8002652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
#endif
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);
 8002656:	4830      	ldr	r0, [pc, #192]	; (8002718 <CRD_SendCommand+0xfc>)
 8002658:	f004 fb8e 	bl	8006d78 <USART_ReceiveData>

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 800265c:	2200      	movs	r2, #0
	{
		pTransmitBuffer[i] = 0xa5;
 800265e:	20a5      	movs	r0, #165	; 0xa5
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002660:	f240 1105 	movw	r1, #261	; 0x105
	{
		pTransmitBuffer[i] = 0xa5;
 8002664:	54a0      	strb	r0, [r4, r2]
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002666:	3201      	adds	r2, #1
 8002668:	428a      	cmp	r2, r1
 800266a:	d1fb      	bne.n	8002664 <CRD_SendCommand+0x48>
 800266c:	2500      	movs	r5, #0
 800266e:	46aa      	mov	sl, r5
 8002670:	4626      	mov	r6, r4
 8002672:	f04f 0801 	mov.w	r8, #1
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 8002676:	f240 1905 	movw	r9, #261	; 0x105
 800267a:	e007      	b.n	800268c <CRD_SendCommand+0x70>
					 		nStatus = SC_GET_WRONG_STATUS;
						}
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
 800267c:	2d01      	cmp	r5, #1
 800267e:	d02a      	beq.n	80026d6 <CRD_SendCommand+0xba>
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 8002680:	45c8      	cmp	r8, r9
 8002682:	d026      	beq.n	80026d2 <CRD_SendCommand+0xb6>
 8002684:	3501      	adds	r5, #1
 8002686:	f108 0801 	add.w	r8, r8, #1
 800268a:	3601      	adds	r6, #1
		if (0 == i)
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 800268c:	4630      	mov	r0, r6
/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
	{
		nDelayTime = SC_Receive_Timeout;
		if (0 == i)
 800268e:	b365      	cbz	r5, 80026ea <CRD_SendCommand+0xce>
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 8002690:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002694:	f7ff fa6a 	bl	8001b6c <USART_ByteReceive>
 8002698:	2801      	cmp	r0, #1
 800269a:	d0ef      	beq.n	800267c <CRD_SendCommand+0x60>
		}
	}
	else
#endif /* GERMALTO_CARD */
	{
		*nReceivedAnswerSize = i;
 800269c:	603d      	str	r5, [r7, #0]
	}

SwitchSmartcardLED (ENABLE);
 800269e:	2001      	movs	r0, #1
 80026a0:	f7fd fe62 	bl	8000368 <SwitchSmartcardLED>

	if (0 == *nReceivedAnswerSize) 
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	b953      	cbnz	r3, 80026be <CRD_SendCommand+0xa2>
	{
		*nReceivedAnswerSize = 2;
 80026a8:	2002      	movs	r0, #2
 80026aa:	6038      	str	r0, [r7, #0]
		return (SC_GET_NO_STATUS);
 80026ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
	{
		if ((0xff == pTransmitBuffer[0]) &&
 80026b0:	7803      	ldrb	r3, [r0, #0]
 80026b2:	2bff      	cmp	r3, #255	; 0xff
 80026b4:	d006      	beq.n	80026c4 <CRD_SendCommand+0xa8>
			*nReceivedAnswerSize = 4;
			return (SC_GET_STATUS);
		}
	} 

SwitchSmartcardLED (DISABLE);
 80026b6:	2000      	movs	r0, #0
 80026b8:	f7fd fe56 	bl	8000368 <SwitchSmartcardLED>
 80026bc:	e7b9      	b.n	8002632 <CRD_SendCommand+0x16>
	{
		*nReceivedAnswerSize = 2;
		return (SC_GET_NO_STATUS);
	}

	return (SC_GET_STATUS);
 80026be:	2000      	movs	r0, #0
 80026c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
	{
		if ((0xff == pTransmitBuffer[0]) &&
 80026c4:	7843      	ldrb	r3, [r0, #1]
 80026c6:	2b11      	cmp	r3, #17
 80026c8:	d1f5      	bne.n	80026b6 <CRD_SendCommand+0x9a>
		    (0x11 == pTransmitBuffer[1]))
		{
			*nReceivedAnswerSize = 4;
 80026ca:	6039      	str	r1, [r7, #0]
			return (SC_GET_STATUS);
 80026cc:	2000      	movs	r0, #0
 80026ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026d2:	4645      	mov	r5, r8
 80026d4:	e7e2      	b.n	800269c <CRD_SendCommand+0x80>
					 		nStatus = SC_GET_WRONG_STATUS;
						}
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
 80026d6:	f1ba 0f03 	cmp.w	sl, #3
 80026da:	d1d3      	bne.n	8002684 <CRD_SendCommand+0x68>
		{
			*nReceivedAnswerSize = 2;
 80026dc:	2302      	movs	r3, #2
 80026de:	603b      	str	r3, [r7, #0]
SwitchSmartcardLED (ENABLE);
 80026e0:	f7fd fe42 	bl	8000368 <SwitchSmartcardLED>
			return (nStatus);
 80026e4:	4650      	mov	r0, sl
 80026e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (0 == i)
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 80026ea:	490c      	ldr	r1, [pc, #48]	; (800271c <CRD_SendCommand+0x100>)
 80026ec:	f7ff fa3e 	bl	8001b6c <USART_ByteReceive>
 80026f0:	2801      	cmp	r0, #1
 80026f2:	d1d3      	bne.n	800269c <CRD_SendCommand+0x80>

		switch (i)
		{
				case 0 :
// ACK byte ?
					  if (((pTransmitBuffer[i] & (u8)0xFE) == (((u8)~(pTransmitBuffer[1])) & (u8)0xFE)) ||
 80026f4:	7862      	ldrb	r2, [r4, #1]
 80026f6:	7833      	ldrb	r3, [r6, #0]
 80026f8:	43d1      	mvns	r1, r2
 80026fa:	4059      	eors	r1, r3
 80026fc:	f011 0ffe 	tst.w	r1, #254	; 0xfe
 8002700:	d0c0      	beq.n	8002684 <CRD_SendCommand+0x68>
					      ((pTransmitBuffer[i] & (u8)0xFE) ==        (pTransmitBuffer[1]   & (u8)0xFE)))
 8002702:	405a      	eors	r2, r3

		switch (i)
		{
				case 0 :
// ACK byte ?
					  if (((pTransmitBuffer[i] & (u8)0xFE) == (((u8)~(pTransmitBuffer[1])) & (u8)0xFE)) ||
 8002704:	f012 0ffe 	tst.w	r2, #254	; 0xfe
 8002708:	d0bc      	beq.n	8002684 <CRD_SendCommand+0x68>
					      ((pTransmitBuffer[i] & (u8)0xFE) ==        (pTransmitBuffer[1]   & (u8)0xFE)))
					  {
							break;
						}
// Get Error state					
					  if(((pTransmitBuffer[i] & (u8)0xF0) == 0x60)) // ||  ((pTransmitBuffer[i] & (u8)0xF0) == 0x90))
 800270a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
					  {
					 		nStatus = SC_GET_WRONG_STATUS;
 800270e:	2b60      	cmp	r3, #96	; 0x60
 8002710:	bf08      	it	eq
 8002712:	f04f 0a03 	moveq.w	sl, #3
 8002716:	e7b5      	b.n	8002684 <CRD_SendCommand+0x68>
 8002718:	40013800 	.word	0x40013800
 800271c:	13880000 	.word	0x13880000

08002720 <InvalidateATR>:

*******************************************************************************/

void InvalidateATR (void)
{
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002720:	4b01      	ldr	r3, [pc, #4]	; (8002728 <InvalidateATR+0x8>)
 8002722:	2200      	movs	r2, #0
 8002724:	701a      	strb	r2, [r3, #0]
 8002726:	4770      	bx	lr
 8002728:	20000734 	.word	0x20000734

0800272c <initSCHardware>:
  initSCHardware

*******************************************************************************/

void initSCHardware (void)
{
 800272c:	b570      	push	{r4, r5, r6, lr}
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 800272e:	4b3b      	ldr	r3, [pc, #236]	; (800281c <initSCHardware+0xf0>)
  initSCHardware

*******************************************************************************/

void initSCHardware (void)
{
 8002730:	b082      	sub	sp, #8
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002732:	2400      	movs	r4, #0
 8002734:	701c      	strb	r4, [r3, #0]
* Return         : None
*******************************************************************************/
static void RCC_Configuration(void)
{   
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8002736:	f002 fe8d 	bl	8005454 <RCC_DeInit>
 
  /* Enable HSE */
  RCC_HSEConfig(RCC_HSE_ON);
 800273a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800273e:	f002 fea7 	bl	8005490 <RCC_HSEConfig>
 
  /* Wait till HSE is ready */
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8002742:	f002 fec1 	bl	80054c8 <RCC_WaitForHSEStartUp>
 8002746:	4b36      	ldr	r3, [pc, #216]	; (8002820 <initSCHardware+0xf4>)
 8002748:	7118      	strb	r0, [r3, #4]
 
  if(HSEStartUpStatus == SUCCESS)
 800274a:	791d      	ldrb	r5, [r3, #4]
 800274c:	b2ed      	uxtb	r5, r5
 800274e:	2d01      	cmp	r5, #1
 8002750:	d03d      	beq.n	80027ce <initSCHardware+0xa2>
    while(RCC_GetSYSCLKSource() != 0x08)
    {
    }
  }
  /* Enable GPIO_LED, GPIO SC OFF and AFIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002752:	2001      	movs	r0, #1
 8002754:	4601      	mov	r1, r0
 8002756:	f002 ffbd 	bl	80056d4 <RCC_APB2PeriphClockCmd>
#ifdef  VECT_TAB_RAM  
  /* Set the Vector Table base location at 0x20000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  /* VECT_TAB_FLASH  */
  /* Set the Vector Table base location at 0x08000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800275a:	2100      	movs	r1, #0
 800275c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002760:	f000 fe26 	bl	80033b0 <NVIC_SetVectorTable>
#endif
  
  /* Configure one bit for preemption priority */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8002764:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8002768:	f000 fde0 	bl	800332c <NVIC_PriorityGroupConfig>
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800276c:	2400      	movs	r4, #0
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 800276e:	a801      	add	r0, sp, #4
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
 8002770:	2317      	movs	r3, #23
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002772:	2501      	movs	r5, #1
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
 8002774:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002778:	f88d 5007 	strb.w	r5, [sp, #7]
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800277c:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002780:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8002784:	f000 fddc 	bl	8003340 <NVIC_Init>

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_Init(&NVIC_InitStructure);
 8002788:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 800278a:	2325      	movs	r3, #37	; 0x25
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800278c:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8002790:	f88d 3004 	strb.w	r3, [sp, #4]
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002794:	4e23      	ldr	r6, [pc, #140]	; (8002824 <initSCHardware+0xf8>)
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_Init(&NVIC_InitStructure);
 8002796:	f000 fdd3 	bl	8003340 <NVIC_Init>
 800279a:	4b23      	ldr	r3, [pc, #140]	; (8002828 <initSCHardware+0xfc>)
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800279c:	4a23      	ldr	r2, [pc, #140]	; (800282c <initSCHardware+0x100>)
 800279e:	25f0      	movs	r5, #240	; 0xf0
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 80027a0:	2007      	movs	r0, #7
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 80027a2:	605e      	str	r6, [r3, #4]

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 80027a4:	a901      	add	r1, sp, #4
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 80027a6:	f882 5023 	strb.w	r5, [r2, #35]	; 0x23

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 80027aa:	2630      	movs	r6, #48	; 0x30
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 80027ac:	609c      	str	r4, [r3, #8]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80027ae:	2203      	movs	r2, #3
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 80027b0:	6018      	str	r0, [r3, #0]
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80027b2:	2510      	movs	r5, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 80027b4:	481e      	ldr	r0, [pc, #120]	; (8002830 <initSCHardware+0x104>)
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80027b6:	f88d 2006 	strb.w	r2, [sp, #6]

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 80027ba:	f8ad 6004 	strh.w	r6, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80027be:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 80027c2:	f002 fac3 	bl	8004d4c <GPIO_Init>
  GPIO_Configuration_Smartcard ();

  /* Configure the EXTI Controller */
 //EXTI_Configuration();

  SmartcardOn ();
 80027c6:	f7ff fa4b 	bl	8001c60 <SmartcardOn>
}
 80027ca:	b002      	add	sp, #8
 80027cc:	bd70      	pop	{r4, r5, r6, pc}
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 
  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);		// RB necessary  ??
 80027ce:	2010      	movs	r0, #16
 80027d0:	f001 fdb2 	bl	8004338 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);											// RB necessary  ??
 80027d4:	2002      	movs	r0, #2
 80027d6:	f001 fd99 	bl	800430c <FLASH_SetLatency>
    
    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 80027da:	4620      	mov	r0, r4
 80027dc:	f002 fec0 	bl	8005560 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 80027e0:	4620      	mov	r0, r4
 80027e2:	f002 fed1 	bl	8005588 <RCC_PCLK2Config>
 
    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 80027e6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80027ea:	f002 fec3 	bl	8005574 <RCC_PCLK1Config>
 
    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_6);// RB RCC_PLLMul_9);
 80027ee:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80027f2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 80027f6:	f002 fe91 	bl	800551c <RCC_PLLConfig>
 
    /* Enable PLL */ 
    RCC_PLLCmd(ENABLE);
 80027fa:	4628      	mov	r0, r5
 80027fc:	f002 fe98 	bl	8005530 <RCC_PLLCmd>
 
    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8002800:	2039      	movs	r0, #57	; 0x39
 8002802:	f002 ffa9 	bl	8005758 <RCC_GetFlagStatus>
 8002806:	2800      	cmp	r0, #0
 8002808:	d0fa      	beq.n	8002800 <initSCHardware+0xd4>
    {
    }
 
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800280a:	2002      	movs	r0, #2
 800280c:	f002 fe96 	bl	800553c <RCC_SYSCLKConfig>
 
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 8002810:	f002 fe9e 	bl	8005550 <RCC_GetSYSCLKSource>
 8002814:	2808      	cmp	r0, #8
 8002816:	d1fb      	bne.n	8002810 <initSCHardware+0xe4>
 8002818:	e79b      	b.n	8002752 <initSCHardware+0x26>
 800281a:	bf00      	nop
 800281c:	20000734 	.word	0x20000734
 8002820:	20000008 	.word	0x20000008
 8002824:	000afc7f 	.word	0x000afc7f
 8002828:	e000e010 	.word	0xe000e010
 800282c:	e000ed00 	.word	0xe000ed00
 8002830:	40010c00 	.word	0x40010c00

08002834 <RestartSmartcard>:
  Restart ths smartcard and set the communication parameter 

*******************************************************************************/

char RestartSmartcard (void)
{
 8002834:	b508      	push	{r3, lr}

*******************************************************************************/

void InvalidateATR (void)
{
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002836:	4b05      	ldr	r3, [pc, #20]	; (800284c <RestartSmartcard+0x18>)
 8002838:	2200      	movs	r2, #0
 800283a:	701a      	strb	r2, [r3, #0]
  int n;

  InvalidateATR ();			

	n  = 0;
 	while (FALSE == WaitForATR ())
 800283c:	f7ff fec0 	bl	80025c0 <WaitForATR>
 8002840:	b110      	cbz	r0, 8002848 <RestartSmartcard+0x14>
		if (0 < n)
		{
			return (FALSE);
		}
	}
  SC_PTSConfig();
 8002842:	f7ff fae7 	bl	8001e14 <SC_PTSConfig>

//  Delay_noUSBCheck (40);

	return (TRUE);
 8002846:	2001      	movs	r0, #1
}
 8002848:	bd08      	pop	{r3, pc}
 800284a:	bf00      	nop
 800284c:	20000734 	.word	0x20000734

08002850 <SmartCardInitInterface>:
  SmartCardInitInterface

*******************************************************************************/

void SmartCardInitInterface (void)
{
 8002850:	b508      	push	{r3, lr}
	initSCHardware ();
 8002852:	f7ff ff6b 	bl	800272c <initSCHardware>


	while (FALSE == WaitForATR ())
 8002856:	e002      	b.n	800285e <SmartCardInitInterface+0xe>
	{
		Delay_noUSBCheck (1);
 8002858:	2001      	movs	r0, #1
 800285a:	f7ff fa37 	bl	8001ccc <Delay_noUSBCheck>
void SmartCardInitInterface (void)
{
	initSCHardware ();


	while (FALSE == WaitForATR ())
 800285e:	f7ff feaf 	bl	80025c0 <WaitForATR>
 8002862:	2800      	cmp	r0, #0
 8002864:	d0f8      	beq.n	8002858 <SmartCardInitInterface+0x8>
	{
		Delay_noUSBCheck (1);
	}

/* Apply the Procedure Type Selection (PTS) */
 SC_PTSConfig();
 8002866:	f7ff fad5 	bl	8001e14 <SC_PTSConfig>

/* Inserts delay(400ms) for Smartcard clock resynchronisation */
  Delay_noUSBCheck (40);
 800286a:	2028      	movs	r0, #40	; 0x28
 800286c:	f7ff fa2e 	bl	8001ccc <Delay_noUSBCheck>

/* Smartcard is ready to work */
 SwitchSmartcardLED (ENABLE);

}
 8002870:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

/* Inserts delay(400ms) for Smartcard clock resynchronisation */
  Delay_noUSBCheck (40);

/* Smartcard is ready to work */
 SwitchSmartcardLED (ENABLE);
 8002874:	2001      	movs	r0, #1
 8002876:	f7fd bd77 	b.w	8000368 <SwitchSmartcardLED>
 800287a:	bf00      	nop

0800287c <USB_CCID_Storage_SetDeviceAddress>:
* Return         : None.
*******************************************************************************/

void USB_CCID_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 800287c:	4b01      	ldr	r3, [pc, #4]	; (8002884 <USB_CCID_Storage_SetDeviceAddress+0x8>)
 800287e:	2204      	movs	r2, #4
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	4770      	bx	lr
 8002884:	20000528 	.word	0x20000528

08002888 <USB_CCID_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Status_Out(void)
{
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop

0800288c <USB_CCID_Data_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 800288c:	b510      	push	{r4, lr}
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 800288e:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <USB_CCID_Data_Setup+0x78>)
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
 8002890:	2806      	cmp	r0, #6
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	781a      	ldrb	r2, [r3, #0]
 8002896:	f002 027f 	and.w	r2, r2, #127	; 0x7f
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
 800289a:	d003      	beq.n	80028a4 <USB_CCID_Data_Setup+0x18>
           && RequestNo == GET_PROTOCOL)
  {
    CopyRoutine = Keyboard_GetProtocolValue;
  } */
  /*** GET_PROTOCOL, GET_REPORT, SET_REPORT ***/
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
 800289c:	2a21      	cmp	r2, #33	; 0x21
 800289e:	d00d      	beq.n	80028bc <USB_CCID_Data_Setup+0x30>
    }
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 80028a0:	2002      	movs	r0, #2
 80028a2:	bd10      	pop	{r4, pc}
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80028a4:	2a01      	cmp	r2, #1
 80028a6:	d1fb      	bne.n	80028a0 <USB_CCID_Data_Setup+0x14>
      && (pInformation->USBwIndex0 == 0))
 80028a8:	795a      	ldrb	r2, [r3, #5]
 80028aa:	2a00      	cmp	r2, #0
 80028ac:	d1f8      	bne.n	80028a0 <USB_CCID_Data_Setup+0x14>

  {

    if (pInformation->USBwValue1 == REPORT_DESCRIPTOR)
 80028ae:	789a      	ldrb	r2, [r3, #2]
 80028b0:	2a22      	cmp	r2, #34	; 0x22
 80028b2:	d025      	beq.n	8002900 <USB_CCID_Data_Setup+0x74>
    {
      CopyRoutine = Keyboard_GetReportDescriptor;
    }
    else if (pInformation->USBwValue1 == HID_DESCRIPTOR_TYPE)
 80028b4:	2a21      	cmp	r2, #33	; 0x21
 80028b6:	d1f3      	bne.n	80028a0 <USB_CCID_Data_Setup+0x14>
    {
      CopyRoutine = Keyboard_GetHIDDescriptor;
 80028b8:	4a13      	ldr	r2, [pc, #76]	; (8002908 <USB_CCID_Data_Setup+0x7c>)
 80028ba:	e015      	b.n	80028e8 <USB_CCID_Data_Setup+0x5c>
    CopyRoutine = Keyboard_GetProtocolValue;
  } */
  /*** GET_PROTOCOL, GET_REPORT, SET_REPORT ***/
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
  {         
    switch( RequestNo )
 80028bc:	2803      	cmp	r0, #3
 80028be:	d012      	beq.n	80028e6 <USB_CCID_Data_Setup+0x5a>
 80028c0:	2809      	cmp	r0, #9
 80028c2:	d006      	beq.n	80028d2 <USB_CCID_Data_Setup+0x46>
 80028c4:	2801      	cmp	r0, #1
 80028c6:	d1eb      	bne.n	80028a0 <USB_CCID_Data_Setup+0x14>
    {
      case GET_PROTOCOL:
        CopyRoutine = Keyboard_GetProtocolValue;
        break;
      case GET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
 80028c8:	789a      	ldrb	r2, [r3, #2]
 80028ca:	2a03      	cmp	r2, #3
 80028cc:	d1e8      	bne.n	80028a0 <USB_CCID_Data_Setup+0x14>
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_GetReport_Feature;
 80028ce:	4a0f      	ldr	r2, [pc, #60]	; (800290c <USB_CCID_Data_Setup+0x80>)
 80028d0:	e00a      	b.n	80028e8 <USB_CCID_Data_Setup+0x5c>
          case HID_INPUT:
            break;
        }
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
 80028d2:	789a      	ldrb	r2, [r3, #2]
 80028d4:	2a02      	cmp	r2, #2
 80028d6:	d00e      	beq.n	80028f6 <USB_CCID_Data_Setup+0x6a>
 80028d8:	2a03      	cmp	r2, #3
 80028da:	d1e1      	bne.n	80028a0 <USB_CCID_Data_Setup+0x14>
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
 80028dc:	490c      	ldr	r1, [pc, #48]	; (8002910 <USB_CCID_Data_Setup+0x84>)
			RequestType = HID_FEATURE;
 80028de:	704a      	strb	r2, [r1, #1]
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
 80028e0:	7008      	strb	r0, [r1, #0]
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
 80028e2:	4a0c      	ldr	r2, [pc, #48]	; (8002914 <USB_CCID_Data_Setup+0x88>)
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
 80028e4:	e000      	b.n	80028e8 <USB_CCID_Data_Setup+0x5c>
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
  {         
    switch( RequestNo )
    {
      case GET_PROTOCOL:
        CopyRoutine = Keyboard_GetProtocolValue;
 80028e6:	4a0c      	ldr	r2, [pc, #48]	; (8002918 <USB_CCID_Data_Setup+0x8c>)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 80028e8:	2400      	movs	r4, #0
  (*CopyRoutine)(0);
 80028ea:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80028ec:	619a      	str	r2, [r3, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 80028ee:	825c      	strh	r4, [r3, #18]
  (*CopyRoutine)(0);
 80028f0:	4790      	blx	r2
  return USB_SUCCESS;
 80028f2:	4620      	mov	r0, r4
}
 80028f4:	bd10      	pop	{r4, pc}
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
            Request = SET_REPORT;
 80028f6:	4906      	ldr	r1, [pc, #24]	; (8002910 <USB_CCID_Data_Setup+0x84>)
			RequestType = HID_OUTPUT;
 80028f8:	704a      	strb	r2, [r1, #1]
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
            Request = SET_REPORT;
 80028fa:	7008      	strb	r0, [r1, #0]
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
 80028fc:	4a07      	ldr	r2, [pc, #28]	; (800291c <USB_CCID_Data_Setup+0x90>)
            Request = SET_REPORT;
			RequestType = HID_OUTPUT;
            break;
 80028fe:	e7f3      	b.n	80028e8 <USB_CCID_Data_Setup+0x5c>

  {

    if (pInformation->USBwValue1 == REPORT_DESCRIPTOR)
    {
      CopyRoutine = Keyboard_GetReportDescriptor;
 8002900:	4a07      	ldr	r2, [pc, #28]	; (8002920 <USB_CCID_Data_Setup+0x94>)
 8002902:	e7f1      	b.n	80028e8 <USB_CCID_Data_Setup+0x5c>
 8002904:	20000910 	.word	0x20000910
 8002908:	08002ba1 	.word	0x08002ba1
 800290c:	08002975 	.word	0x08002975
 8002910:	200004d8 	.word	0x200004d8
 8002914:	080029bd 	.word	0x080029bd
 8002918:	0800295d 	.word	0x0800295d
 800291c:	080029d5 	.word	0x080029d5
 8002920:	08002b95 	.word	0x08002b95

08002924 <USB_CCID_NoData_Setup>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8002924:	4b07      	ldr	r3, [pc, #28]	; (8002944 <USB_CCID_NoData_Setup+0x20>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	781a      	ldrb	r2, [r3, #0]
 800292a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800292e:	2a21      	cmp	r2, #33	; 0x21
 8002930:	d001      	beq.n	8002936 <USB_CCID_NoData_Setup+0x12>
    return Keyboard_SetProtocol();
  }

  else
  {
    return USB_UNSUPPORT;
 8002932:	2002      	movs	r0, #2
  }


//  return USB_UNSUPPORT;			
}
 8002934:	4770      	bx	lr
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
 8002936:	280b      	cmp	r0, #11
 8002938:	d1fb      	bne.n	8002932 <USB_CCID_NoData_Setup+0xe>
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  ProtocolValue = wValue0;
 800293a:	78da      	ldrb	r2, [r3, #3]
 800293c:	4b02      	ldr	r3, [pc, #8]	; (8002948 <USB_CCID_NoData_Setup+0x24>)
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
  {
    return Keyboard_SetProtocol();
 800293e:	2000      	movs	r0, #0
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  ProtocolValue = wValue0;
 8002940:	601a      	str	r2, [r3, #0]
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
  {
    return Keyboard_SetProtocol();
 8002942:	4770      	bx	lr
 8002944:	20000910 	.word	0x20000910
 8002948:	200007bc 	.word	0x200007bc

0800294c <USB_CCID_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 800294c:	b109      	cbz	r1, 8002952 <USB_CCID_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 800294e:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  } 
  return USB_SUCCESS;
}
 8002950:	4770      	bx	lr
*******************************************************************************/
RESULT USB_CCID_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8002952:	2802      	cmp	r0, #2
 8002954:	bf34      	ite	cc
 8002956:	2000      	movcc	r0, #0
 8002958:	2002      	movcs	r0, #2
 800295a:	4770      	bx	lr

0800295c <Keyboard_GetProtocolValue>:
* Output         : None.
* Return         : address of the protocol value.
*******************************************************************************/
uint8_t *Keyboard_GetProtocolValue(uint16_t Length)
{
  if (Length == 0)
 800295c:	b108      	cbz	r0, 8002962 <Keyboard_GetProtocolValue+0x6>
    pInformation->Ctrl_Info.Usb_wLength = 1;
    return NULL;
  }
  else
  {
    return (uint8_t *)(&ProtocolValue);
 800295e:	4803      	ldr	r0, [pc, #12]	; (800296c <Keyboard_GetProtocolValue+0x10>)
  }
}
 8002960:	4770      	bx	lr
*******************************************************************************/
uint8_t *Keyboard_GetProtocolValue(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 1;
 8002962:	4b03      	ldr	r3, [pc, #12]	; (8002970 <Keyboard_GetProtocolValue+0x14>)
 8002964:	2201      	movs	r2, #1
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	821a      	strh	r2, [r3, #16]
    return NULL;
 800296a:	4770      	bx	lr
 800296c:	200007bc 	.word	0x200007bc
 8002970:	20000910 	.word	0x20000910

08002974 <Keyboard_GetReport_Feature>:




uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{
 8002974:	b470      	push	{r4, r5, r6}

      if (Length == 0)
 8002976:	b190      	cbz	r0, 800299e <Keyboard_GetReport_Feature+0x2a>
		//HID_GetReport_Value[1] = 0xAD; 
		//HID_GetReport_Value[2] = 0xBE;                         
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
 8002978:	4e0c      	ldr	r6, [pc, #48]	; (80029ac <Keyboard_GetReport_Feature+0x38>)
 800297a:	4d0d      	ldr	r5, [pc, #52]	; (80029b0 <Keyboard_GetReport_Feature+0x3c>)
 800297c:	4634      	mov	r4, r6
 800297e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002980:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002982:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002984:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002986:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002988:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800298a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 800298e:	4d09      	ldr	r5, [pc, #36]	; (80029b4 <Keyboard_GetReport_Feature+0x40>)
		//HID_GetReport_Value[1] = 0xAD; 
		//HID_GetReport_Value[2] = 0xBE;                         
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
 8002990:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002994:	782b      	ldrb	r3, [r5, #0]
		
		
		
		
        return HID_GetReport_Value;
 8002996:	4630      	mov	r0, r6
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002998:	7033      	strb	r3, [r6, #0]
		
		
		
        return HID_GetReport_Value;
      }
}
 800299a:	bc70      	pop	{r4, r5, r6}
 800299c:	4770      	bx	lr
uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{

      if (Length == 0)
      {
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 800299e:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <Keyboard_GetReport_Feature+0x44>)
 80029a0:	2240      	movs	r2, #64	; 0x40
 80029a2:	681b      	ldr	r3, [r3, #0]
		
		
		
        return HID_GetReport_Value;
      }
}
 80029a4:	bc70      	pop	{r4, r5, r6}
uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{

      if (Length == 0)
      {
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 80029a6:	821a      	strh	r2, [r3, #16]
		
		
		
        return HID_GetReport_Value;
      }
}
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	2000081c 	.word	0x2000081c
 80029b0:	2000085c 	.word	0x2000085c
 80029b4:	20000264 	.word	0x20000264
 80029b8:	20000910 	.word	0x20000910

080029bc <Keyboard_SetReport_Feature>:


uint8_t *Keyboard_SetReport_Feature(uint16_t Length)
{
  
   if (Length == 0)
 80029bc:	b108      	cbz	r0, 80029c2 <Keyboard_SetReport_Feature+0x6>
      {                      
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
        return NULL;
      } else {
        return HID_SetReport_Value;
 80029be:	4803      	ldr	r0, [pc, #12]	; (80029cc <Keyboard_SetReport_Feature+0x10>)
      }
  
}
 80029c0:	4770      	bx	lr
uint8_t *Keyboard_SetReport_Feature(uint16_t Length)
{
  
   if (Length == 0)
      {                      
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 80029c2:	4b03      	ldr	r3, [pc, #12]	; (80029d0 <Keyboard_SetReport_Feature+0x14>)
 80029c4:	2240      	movs	r2, #64	; 0x40
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	821a      	strh	r2, [r3, #16]
        return NULL;
 80029ca:	4770      	bx	lr
 80029cc:	2000077c 	.word	0x2000077c
 80029d0:	20000910 	.word	0x20000910

080029d4 <Keyboard_SetReport_Output>:
}

uint8_t *Keyboard_SetReport_Output(uint16_t Length)
{
  
   if (Length == 0)
 80029d4:	b108      	cbz	r0, 80029da <Keyboard_SetReport_Output+0x6>
      {                      
        pInformation->Ctrl_Info.Usb_wLength = 1;
        return NULL;
      } else {
        return HID_SetReport_Value;
 80029d6:	4803      	ldr	r0, [pc, #12]	; (80029e4 <Keyboard_SetReport_Output+0x10>)
      }
  
}
 80029d8:	4770      	bx	lr
uint8_t *Keyboard_SetReport_Output(uint16_t Length)
{
  
   if (Length == 0)
      {                      
        pInformation->Ctrl_Info.Usb_wLength = 1;
 80029da:	4b03      	ldr	r3, [pc, #12]	; (80029e8 <Keyboard_SetReport_Output+0x14>)
 80029dc:	2201      	movs	r2, #1
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	821a      	strh	r2, [r3, #16]
        return NULL;
 80029e2:	4770      	bx	lr
 80029e4:	2000077c 	.word	0x2000077c
 80029e8:	20000910 	.word	0x20000910

080029ec <USB_CCID_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_init(void)
{
 80029ec:	b538      	push	{r3, r4, r5, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 80029ee:	f7fd fd3f 	bl	8000470 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 80029f2:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <USB_CCID_init+0x28>)
 80029f4:	2400      	movs	r4, #0
 80029f6:	681b      	ldr	r3, [r3, #0]
  PowerOn();


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80029f8:	4d07      	ldr	r5, [pc, #28]	; (8002a18 <USB_CCID_init+0x2c>)

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 80029fa:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 80029fc:	f006 fcb2 	bl	8009364 <PowerOn>


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8002a00:	4806      	ldr	r0, [pc, #24]	; (8002a1c <USB_CCID_init+0x30>)
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002a02:	4907      	ldr	r1, [pc, #28]	; (8002a20 <USB_CCID_init+0x34>)

  bDeviceState = UNCONNECTED;
 8002a04:	4a07      	ldr	r2, [pc, #28]	; (8002a24 <USB_CCID_init+0x38>)


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8002a06:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
  PowerOn();


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002a0a:	602c      	str	r4, [r5, #0]
  wInterrupt_Mask = IMR_MSK;
 8002a0c:	8003      	strh	r3, [r0, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002a0e:	600b      	str	r3, [r1, #0]

  bDeviceState = UNCONNECTED;
 8002a10:	6014      	str	r4, [r2, #0]
 8002a12:	bd38      	pop	{r3, r4, r5, pc}
 8002a14:	20000910 	.word	0x20000910
 8002a18:	40005c44 	.word	0x40005c44
 8002a1c:	20000914 	.word	0x20000914
 8002a20:	40005c40 	.word	0x40005c40
 8002a24:	20000528 	.word	0x20000528

08002a28 <USB_CCID_Reset>:
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002a28:	4943      	ldr	r1, [pc, #268]	; (8002b38 <USB_CCID_Reset+0x110>)
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002a2a:	4b44      	ldr	r3, [pc, #272]	; (8002b3c <USB_CCID_Reset+0x114>)
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002a2c:	4a44      	ldr	r2, [pc, #272]	; (8002b40 <USB_CCID_Reset+0x118>)
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002a2e:	681b      	ldr	r3, [r3, #0]
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002a30:	79d2      	ldrb	r2, [r2, #7]
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002a32:	6809      	ldr	r1, [r1, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
 8002a34:	b570      	push	{r4, r5, r6, lr}
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002a36:	2400      	movs	r4, #0
 8002a38:	728c      	strb	r4, [r1, #10]
  pInformation->Current_Interface = 0;/*the default Interface*/
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8002a3a:	4620      	mov	r0, r4
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002a3c:	725a      	strb	r2, [r3, #9]
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002a3e:	72dc      	strb	r4, [r3, #11]
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8002a40:	f005 f8b8 	bl	8007bb4 <SetBTABLE>

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8002a44:	4620      	mov	r0, r4
 8002a46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a4a:	f005 f8d1 	bl	8007bf0 <SetEPType>

  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002a4e:	4d3d      	ldr	r5, [pc, #244]	; (8002b44 <USB_CCID_Reset+0x11c>)
  SetBTABLE(BTABLE_ADDRESS);

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);

  SetEPTxStatus(ENDP0, EP_TX_NAK);
 8002a50:	4620      	mov	r0, r4
 8002a52:	2120      	movs	r1, #32
 8002a54:	f005 f8e4 	bl	8007c20 <SetEPTxStatus>
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
 8002a58:	4620      	mov	r0, r4
 8002a5a:	2118      	movs	r1, #24
 8002a5c:	f005 fa40 	bl	8007ee0 <SetEPRxAddr>
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002a60:	682b      	ldr	r3, [r5, #0]
 8002a62:	4620      	mov	r0, r4
 8002a64:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002a68:	f005 fa88 	bl	8007f7c <SetEPRxCount>
  SetEPTxAddr  (ENDP0, CCID_ENDP0_TXADDR);
 8002a6c:	2158      	movs	r1, #88	; 0x58
 8002a6e:	4620      	mov	r0, r4
 8002a70:	f005 fa26 	bl	8007ec0 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8002a74:	4620      	mov	r0, r4
 8002a76:	f005 f965 	bl	8007d44 <Clear_Status_Out>
  SetEPRxValid (ENDP0);
 8002a7a:	4620      	mov	r0, r4
 8002a7c:	f005 f936 	bl	8007cec <SetEPRxValid>

/* Initialize Endpoint 1 */
  SetEPType    (ENDP1, EP_INTERRUPT);
 8002a80:	2001      	movs	r0, #1
 8002a82:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002a86:	f005 f8b3 	bl	8007bf0 <SetEPType>
  SetEPTxAddr  (ENDP1, CCID_ENDP1_TXADDR);
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	2198      	movs	r1, #152	; 0x98
 8002a8e:	f005 fa17 	bl	8007ec0 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8002a92:	2001      	movs	r0, #1
 8002a94:	2120      	movs	r1, #32
 8002a96:	f005 f8c3 	bl	8007c20 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8002a9a:	4621      	mov	r1, r4
 8002a9c:	2001      	movs	r0, #1
 8002a9e:	f005 f8d5 	bl	8007c4c <SetEPRxStatus>

/* Initialize Endpoint 2 */
  SetEPType    (ENDP2, EP_BULK);
 8002aa2:	4621      	mov	r1, r4
 8002aa4:	2002      	movs	r0, #2
 8002aa6:	f005 f8a3 	bl	8007bf0 <SetEPType>

  SetEPRxAddr  (ENDP2, CCID_ENDP2_RXADDR);
 8002aaa:	2002      	movs	r0, #2
 8002aac:	21d8      	movs	r1, #216	; 0xd8
 8002aae:	f005 fa17 	bl	8007ee0 <SetEPRxAddr>
  SetEPRxCount (ENDP2, Device_Property->MaxPacketSize);
 8002ab2:	682b      	ldr	r3, [r5, #0]
 8002ab4:	2002      	movs	r0, #2
 8002ab6:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002aba:	f005 fa5f 	bl	8007f7c <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 8002abe:	2002      	movs	r0, #2
 8002ac0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002ac4:	f005 f8c2 	bl	8007c4c <SetEPRxStatus>

  SetEPTxAddr  (ENDP2, CCID_ENDP2_TXADDR);
 8002ac8:	2002      	movs	r0, #2
 8002aca:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002ace:	f005 f9f7 	bl	8007ec0 <SetEPTxAddr>
  SetEPTxCount (ENDP2, Device_Property->MaxPacketSize);
 8002ad2:	682b      	ldr	r3, [r5, #0]
 8002ad4:	2002      	movs	r0, #2
 8002ad6:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002ada:	f005 fa2d 	bl	8007f38 <SetEPTxCount>
  SetEPTxStatus(ENDP2, EP_TX_VALID);
 8002ade:	2002      	movs	r0, #2
 8002ae0:	2130      	movs	r1, #48	; 0x30
 8002ae2:	f005 f89d 	bl	8007c20 <SetEPTxStatus>

/* Initialize Endpoint 4 */
  SetEPType(ENDP4, EP_INTERRUPT);
 8002ae6:	2004      	movs	r0, #4
 8002ae8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002aec:	f005 f880 	bl	8007bf0 <SetEPType>
  SetEPTxAddr(ENDP4, ENDP4_TXADDR);
 8002af0:	2004      	movs	r0, #4
 8002af2:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8002af6:	f005 f9e3 	bl	8007ec0 <SetEPTxAddr>
  //SetEPTxCount(ENDP4, 8);
  SetEPRxStatus(ENDP4, EP_RX_DIS);
 8002afa:	4621      	mov	r1, r4
 8002afc:	2004      	movs	r0, #4
 8002afe:	f005 f8a5 	bl	8007c4c <SetEPRxStatus>
  SetEPTxStatus(ENDP4, EP_TX_NAK);
 8002b02:	2004      	movs	r0, #4
 8002b04:	2120      	movs	r1, #32
 8002b06:	f005 f88b 	bl	8007c20 <SetEPTxStatus>
  
/* */
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002b0a:	682b      	ldr	r3, [r5, #0]
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002b12:	f005 fa33 	bl	8007f7c <SetEPRxCount>
  SetEPRxValid (ENDP0);
 8002b16:	4620      	mov	r0, r4
 8002b18:	f005 f8e8 	bl	8007cec <SetEPRxValid>
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;
 8002b1c:	4e0a      	ldr	r6, [pc, #40]	; (8002b48 <USB_CCID_Reset+0x120>)
/* */
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);
 8002b1e:	4620      	mov	r0, r4
 8002b20:	f004 fe40 	bl	80077a4 <SetDeviceAddress>

  bDeviceState = ATTACHED;
 8002b24:	4d09      	ldr	r5, [pc, #36]	; (8002b4c <USB_CCID_Reset+0x124>)

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 8002b26:	480a      	ldr	r0, [pc, #40]	; (8002b50 <USB_CCID_Reset+0x128>)
/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002b28:	4a0a      	ldr	r2, [pc, #40]	; (8002b54 <USB_CCID_Reset+0x12c>)
 8002b2a:	490b      	ldr	r1, [pc, #44]	; (8002b58 <USB_CCID_Reset+0x130>)
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002b2c:	2301      	movs	r3, #1

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;
 8002b2e:	7034      	strb	r4, [r6, #0]
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002b30:	602b      	str	r3, [r5, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 8002b32:	6003      	str	r3, [r0, #0]
/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002b34:	6011      	str	r1, [r2, #0]
 8002b36:	bd70      	pop	{r4, r5, r6, pc}
 8002b38:	20000908 	.word	0x20000908
 8002b3c:	20000910 	.word	0x20000910
 8002b40:	08009dc8 	.word	0x08009dc8
 8002b44:	20000118 	.word	0x20000118
 8002b48:	20000d42 	.word	0x20000d42
 8002b4c:	20000528 	.word	0x20000528
 8002b50:	20000000 	.word	0x20000000
 8002b54:	20000d20 	.word	0x20000d20
 8002b58:	43425355 	.word	0x43425355

08002b5c <USB_CCID_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Device_Descriptor );
 8002b5c:	4b01      	ldr	r3, [pc, #4]	; (8002b64 <USB_CCID_GetDeviceDescriptor+0x8>)
 8002b5e:	6819      	ldr	r1, [r3, #0]
 8002b60:	f004 bbba 	b.w	80072d8 <Standard_GetDescriptorData>
 8002b64:	2000011c 	.word	0x2000011c

08002b68 <USB_CCID_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Config_Descriptor );
 8002b68:	4b01      	ldr	r3, [pc, #4]	; (8002b70 <USB_CCID_GetConfigDescriptor+0x8>)
 8002b6a:	6819      	ldr	r1, [r3, #0]
 8002b6c:	f004 bbb4 	b.w	80072d8 <Standard_GetDescriptorData>
 8002b70:	20000120 	.word	0x20000120

08002b74 <USB_CCID_GetStringDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8002b74:	4b05      	ldr	r3, [pc, #20]	; (8002b8c <USB_CCID_GetStringDescriptor+0x18>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	78db      	ldrb	r3, [r3, #3]

  if (wValue0 > 5)
 8002b7a:	2b05      	cmp	r3, #5
 8002b7c:	d804      	bhi.n	8002b88 <USB_CCID_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, String_Descriptor[wValue0]);
 8002b7e:	4a04      	ldr	r2, [pc, #16]	; (8002b90 <USB_CCID_GetStringDescriptor+0x1c>)
 8002b80:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b84:	f004 bba8 	b.w	80072d8 <Standard_GetDescriptorData>
  }
}
 8002b88:	2000      	movs	r0, #0
 8002b8a:	4770      	bx	lr
 8002b8c:	20000910 	.word	0x20000910
 8002b90:	20000124 	.word	0x20000124

08002b94 <Keyboard_GetReportDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Keyboard_GetReportDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Keyboard_Report_Descriptor);
 8002b94:	4901      	ldr	r1, [pc, #4]	; (8002b9c <Keyboard_GetReportDescriptor+0x8>)
 8002b96:	f004 bb9f 	b.w	80072d8 <Standard_GetDescriptorData>
 8002b9a:	bf00      	nop
 8002b9c:	20000010 	.word	0x20000010

08002ba0 <Keyboard_GetHIDDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Keyboard_GetHIDDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Keyboard_Hid_Descriptor);
 8002ba0:	4901      	ldr	r1, [pc, #4]	; (8002ba8 <Keyboard_GetHIDDescriptor+0x8>)
 8002ba2:	f004 bb99 	b.w	80072d8 <Standard_GetDescriptorData>
 8002ba6:	bf00      	nop
 8002ba8:	20000018 	.word	0x20000018

08002bac <USB_CCID_Status_In>:
volatile uint8_t numLockClicked=0;
volatile uint8_t capsLockClicked=0;
volatile uint8_t scrollLockClicked=0;

void USB_CCID_Status_In(void)
{
 8002bac:	b4f0      	push	{r4, r5, r6, r7}
 if (Request == SET_REPORT)                        // SET_REPORT completion
 8002bae:	4c35      	ldr	r4, [pc, #212]	; (8002c84 <USB_CCID_Status_In+0xd8>)
 8002bb0:	7823      	ldrb	r3, [r4, #0]
 8002bb2:	2b09      	cmp	r3, #9
 8002bb4:	d001      	beq.n	8002bba <USB_CCID_Status_In+0xe>
	}
	RequestType=0;
  }

  return;
}
 8002bb6:	bcf0      	pop	{r4, r5, r6, r7}
 8002bb8:	4770      	bx	lr
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
 8002bba:	7865      	ldrb	r5, [r4, #1]

void USB_CCID_Status_In(void)
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
 8002bbc:	2300      	movs	r3, #0
	
	if (RequestType==HID_OUTPUT){
 8002bbe:	2d02      	cmp	r5, #2

void USB_CCID_Status_In(void)
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
 8002bc0:	7023      	strb	r3, [r4, #0]
	
	if (RequestType==HID_OUTPUT){
 8002bc2:	d01a      	beq.n	8002bfa <USB_CCID_Status_In+0x4e>
		lastScrollLockChange=currentTime;
	}
	
	lastLEDState=LEDState;
	}
	else if (RequestType==HID_FEATURE){
 8002bc4:	2d03      	cmp	r5, #3
 8002bc6:	d003      	beq.n	8002bd0 <USB_CCID_Status_In+0x24>
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	7063      	strb	r3, [r4, #1]
  }

  return;
}
 8002bcc:	bcf0      	pop	{r4, r5, r6, r7}
 8002bce:	4770      	bx	lr
	lastLEDState=LEDState;
	}
	else if (RequestType==HID_FEATURE){
	//SwitchSmartcardLED(ENABLE);
	
	if (device_status==STATUS_READY){	
 8002bd0:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8002c94 <USB_CCID_Status_In+0xe8>
 8002bd4:	f89c 3000 	ldrb.w	r3, [ip]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1f5      	bne.n	8002bc8 <USB_CCID_Status_In+0x1c>
	device_status=STATUS_RECEIVED_REPORT;	
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
 8002bdc:	4f2a      	ldr	r7, [pc, #168]	; (8002c88 <USB_CCID_Status_In+0xdc>)
 8002bde:	4e2b      	ldr	r6, [pc, #172]	; (8002c8c <USB_CCID_Status_In+0xe0>)
 8002be0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002be2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002be4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002be6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002be8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002bea:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002bec:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
	}
	else if (RequestType==HID_FEATURE){
	//SwitchSmartcardLED(ENABLE);
	
	if (device_status==STATUS_READY){	
	device_status=STATUS_RECEIVED_REPORT;	
 8002bf0:	f88c 5000 	strb.w	r5, [ip]
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
 8002bf4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8002bf8:	e7e6      	b.n	8002bc8 <USB_CCID_Status_In+0x1c>
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
	
	uint8_t LEDState=HID_SetReport_Value[0];
 8002bfa:	4b23      	ldr	r3, [pc, #140]	; (8002c88 <USB_CCID_Status_In+0xdc>)

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
 8002bfc:	78a6      	ldrb	r6, [r4, #2]
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
	
	uint8_t LEDState=HID_SetReport_Value[0];
 8002bfe:	781d      	ldrb	r5, [r3, #0]

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
 8002c00:	406e      	eors	r6, r5
 8002c02:	07f1      	lsls	r1, r6, #31
 8002c04:	d510      	bpl.n	8002c28 <USB_CCID_Status_In+0x7c>
		if ((currentTime-lastNumLockChange)<DOUBLE_CLICK_TIME){
 8002c06:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8002c0a:	4921      	ldr	r1, [pc, #132]	; (8002c90 <USB_CCID_Status_In+0xe4>)
 8002c0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002c10:	1a82      	subs	r2, r0, r2
 8002c12:	eb61 0303 	sbc.w	r3, r1, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	bf08      	it	eq
 8002c1a:	f5b2 7ffa 	cmpeq.w	r2, #500	; 0x1f4
		numLockClicked=1;
		}	
		lastNumLockChange=currentTime;
 8002c1e:	e9c4 0102 	strd	r0, r1, [r4, #8]
	
	uint8_t LEDState=HID_SetReport_Value[0];

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
		if ((currentTime-lastNumLockChange)<DOUBLE_CLICK_TIME){
		numLockClicked=1;
 8002c22:	bf3c      	itt	cc
 8002c24:	2301      	movcc	r3, #1
 8002c26:	7423      	strbcc	r3, [r4, #16]
		}	
		lastNumLockChange=currentTime;
	}
	
		if ((lastLEDState&CAPS_LOCK_LED)!=(LEDState&CAPS_LOCK_LED)){//caps lock changed	
 8002c28:	07b2      	lsls	r2, r6, #30
 8002c2a:	d512      	bpl.n	8002c52 <USB_CCID_Status_In+0xa6>
		if ((currentTime-lastCapsLockChange)<DOUBLE_CLICK_TIME){
 8002c2c:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 8002c30:	4b17      	ldr	r3, [pc, #92]	; (8002c90 <USB_CCID_Status_In+0xe4>)
 8002c32:	4f14      	ldr	r7, [pc, #80]	; (8002c84 <USB_CCID_Status_In+0xd8>)
 8002c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c38:	1a10      	subs	r0, r2, r0
 8002c3a:	eb63 0101 	sbc.w	r1, r3, r1
 8002c3e:	2900      	cmp	r1, #0
 8002c40:	bf08      	it	eq
 8002c42:	f5b0 7ffa 	cmpeq.w	r0, #500	; 0x1f4
		capsLockClicked=1;
		}	
		lastCapsLockChange=currentTime;
 8002c46:	e9c4 2306 	strd	r2, r3, [r4, #24]
		lastNumLockChange=currentTime;
	}
	
		if ((lastLEDState&CAPS_LOCK_LED)!=(LEDState&CAPS_LOCK_LED)){//caps lock changed	
		if ((currentTime-lastCapsLockChange)<DOUBLE_CLICK_TIME){
		capsLockClicked=1;
 8002c4a:	bf3c      	itt	cc
 8002c4c:	2101      	movcc	r1, #1
 8002c4e:	f887 1020 	strbcc.w	r1, [r7, #32]
		}	
		lastCapsLockChange=currentTime;
	}
	
		if ((lastLEDState&SCROLL_LOCK_LED)!=(LEDState&SCROLL_LOCK_LED)){//numlock changed	
 8002c52:	0773      	lsls	r3, r6, #29
 8002c54:	d512      	bpl.n	8002c7c <USB_CCID_Status_In+0xd0>
		if ((currentTime-lastScrollLockChange)<DOUBLE_CLICK_TIME){
 8002c56:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	; 0x28
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <USB_CCID_Status_In+0xe4>)
 8002c5c:	4e09      	ldr	r6, [pc, #36]	; (8002c84 <USB_CCID_Status_In+0xd8>)
 8002c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c62:	1a10      	subs	r0, r2, r0
 8002c64:	eb63 0101 	sbc.w	r1, r3, r1
 8002c68:	2900      	cmp	r1, #0
 8002c6a:	bf08      	it	eq
 8002c6c:	f5b0 7ffa 	cmpeq.w	r0, #500	; 0x1f4
		scrollLockClicked=1;
		}	
		lastScrollLockChange=currentTime;
 8002c70:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
		lastCapsLockChange=currentTime;
	}
	
		if ((lastLEDState&SCROLL_LOCK_LED)!=(LEDState&SCROLL_LOCK_LED)){//numlock changed	
		if ((currentTime-lastScrollLockChange)<DOUBLE_CLICK_TIME){
		scrollLockClicked=1;
 8002c74:	bf3c      	itt	cc
 8002c76:	2101      	movcc	r1, #1
 8002c78:	f886 1030 	strbcc.w	r1, [r6, #48]	; 0x30
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 8002c7c:	2300      	movs	r3, #0
		scrollLockClicked=1;
		}	
		lastScrollLockChange=currentTime;
	}
	
	lastLEDState=LEDState;
 8002c7e:	70a5      	strb	r5, [r4, #2]
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 8002c80:	7063      	strb	r3, [r4, #1]
 8002c82:	e7a3      	b.n	8002bcc <USB_CCID_Status_In+0x20>
 8002c84:	200004d8 	.word	0x200004d8
 8002c88:	2000077c 	.word	0x2000077c
 8002c8c:	2000089c 	.word	0x2000089c
 8002c90:	20000268 	.word	0x20000268
 8002c94:	20000264 	.word	0x20000264

08002c98 <USB_CCID_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Storage_SetConfiguration(void)
{
 8002c98:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <USB_CCID_Storage_SetConfiguration+0x30>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	7a9b      	ldrb	r3, [r3, #10]
 8002ca0:	b18b      	cbz	r3, 8002cc6 <USB_CCID_Storage_SetConfiguration+0x2e>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8002ca2:	4b0a      	ldr	r3, [pc, #40]	; (8002ccc <USB_CCID_Storage_SetConfiguration+0x34>)
 8002ca4:	2205      	movs	r2, #5

    ClearDTOG_TX(ENDP1);
 8002ca6:	2001      	movs	r0, #1
void USB_CCID_Storage_SetConfiguration(void)
{
  if (pInformation->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8002ca8:	601a      	str	r2, [r3, #0]

    ClearDTOG_TX(ENDP1);
 8002caa:	f005 f8e3 	bl	8007e74 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 8002cae:	2002      	movs	r0, #2
 8002cb0:	f005 f8d0 	bl	8007e54 <ClearDTOG_RX>
    ClearDTOG_TX(ENDP2);
 8002cb4:	2002      	movs	r0, #2
 8002cb6:	f005 f8dd 	bl	8007e74 <ClearDTOG_TX>
	//ClearDTOG_TX(ENDP3);
	ClearDTOG_TX(ENDP4);
 8002cba:	2004      	movs	r0, #4
 8002cbc:	f005 f8da 	bl	8007e74 <ClearDTOG_TX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 8002cc0:	4b03      	ldr	r3, [pc, #12]	; (8002cd0 <USB_CCID_Storage_SetConfiguration+0x38>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	701a      	strb	r2, [r3, #0]
 8002cc6:	bd08      	pop	{r3, pc}
 8002cc8:	20000910 	.word	0x20000910
 8002ccc:	20000528 	.word	0x20000528
 8002cd0:	20000d42 	.word	0x20000d42

08002cd4 <USB_CCID_Get_Max_Lun>:
* Return         : None.
*******************************************************************************/

uint8_t *USB_CCID_Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 8002cd4:	b108      	cbz	r0, 8002cda <USB_CCID_Get_Max_Lun+0x6>
    pInformation->Ctrl_Info.Usb_wLength = 1; 			// should not used LUN_DATA_LENGTH;
    return 0;
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 8002cd6:	4803      	ldr	r0, [pc, #12]	; (8002ce4 <USB_CCID_Get_Max_Lun+0x10>)
  }
}
 8002cd8:	4770      	bx	lr

uint8_t *USB_CCID_Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 1; 			// should not used LUN_DATA_LENGTH;
 8002cda:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <USB_CCID_Get_Max_Lun+0x14>)
 8002cdc:	2201      	movs	r2, #1
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	821a      	strh	r2, [r3, #16]
    return 0;
 8002ce2:	4770      	bx	lr
 8002ce4:	2000050c 	.word	0x2000050c
 8002ce8:	20000910 	.word	0x20000910

08002cec <Keyboard_SetProtocol>:
* Output         : None.
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8002cec:	4a03      	ldr	r2, [pc, #12]	; (8002cfc <Keyboard_SetProtocol+0x10>)
  ProtocolValue = wValue0;
 8002cee:	4b04      	ldr	r3, [pc, #16]	; (8002d00 <Keyboard_SetProtocol+0x14>)
* Output         : None.
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8002cf0:	6812      	ldr	r2, [r2, #0]
  ProtocolValue = wValue0;
  return USB_SUCCESS;
}
 8002cf2:	2000      	movs	r0, #0
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  ProtocolValue = wValue0;
 8002cf4:	78d2      	ldrb	r2, [r2, #3]
 8002cf6:	601a      	str	r2, [r3, #0]
  return USB_SUCCESS;
}
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	20000910 	.word	0x20000910
 8002d00:	200007bc 	.word	0x200007bc

08002d04 <Mass_Storage_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8002d04:	4b01      	ldr	r3, [pc, #4]	; (8002d0c <Mass_Storage_SetDeviceAddress+0x8>)
 8002d06:	2204      	movs	r2, #4
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	4770      	bx	lr
 8002d0c:	20000528 	.word	0x20000528

08002d10 <MASS_Status_In>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Status_In(void)
{
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop

08002d14 <MASS_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Status_Out(void)
{
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop

08002d18 <MASS_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8002d18:	b109      	cbz	r1, 8002d1e <MASS_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8002d1a:	2002      	movs	r0, #2
  else if (Interface > 0)
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  }
  return USB_SUCCESS;
}
 8002d1c:	4770      	bx	lr
{
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
  }
  else if (Interface > 0)
 8002d1e:	2800      	cmp	r0, #0
*******************************************************************************/
RESULT MASS_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8002d20:	bf0c      	ite	eq
 8002d22:	2000      	moveq	r0, #0
 8002d24:	2002      	movne	r0, #2
 8002d26:	4770      	bx	lr

08002d28 <Get_Max_Lun>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 8002d28:	b108      	cbz	r0, 8002d2e <Get_Max_Lun+0x6>
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
    return 0;
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 8002d2a:	4803      	ldr	r0, [pc, #12]	; (8002d38 <Get_Max_Lun+0x10>)
  }
}
 8002d2c:	4770      	bx	lr
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 8002d2e:	4b03      	ldr	r3, [pc, #12]	; (8002d3c <Get_Max_Lun+0x14>)
 8002d30:	2201      	movs	r2, #1
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	821a      	strh	r2, [r3, #16]
    return 0;
 8002d36:	4770      	bx	lr
 8002d38:	20000510 	.word	0x20000510
 8002d3c:	20000910 	.word	0x20000910

08002d40 <MASS_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_init()
{
 8002d40:	b538      	push	{r3, r4, r5, lr}
  /* Update the serial number string descriptor with the data from the unique	ID*/
  Get_SerialNum();
 8002d42:	f7fd fb95 	bl	8000470 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8002d46:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <MASS_init+0x28>)
 8002d48:	2400      	movs	r4, #0
 8002d4a:	681b      	ldr	r3, [r3, #0]
  /* Connect the device */
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002d4c:	4d07      	ldr	r5, [pc, #28]	; (8002d6c <MASS_init+0x2c>)
void MASS_init()
{
  /* Update the serial number string descriptor with the data from the unique	ID*/
  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 8002d4e:	729c      	strb	r4, [r3, #10]
  /* Connect the device */
  PowerOn();
 8002d50:	f006 fb08 	bl	8009364 <PowerOn>

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8002d54:	4806      	ldr	r0, [pc, #24]	; (8002d70 <MASS_init+0x30>)
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002d56:	4907      	ldr	r1, [pc, #28]	; (8002d74 <MASS_init+0x34>)

  bDeviceState = UNCONNECTED;
 8002d58:	4a07      	ldr	r2, [pc, #28]	; (8002d78 <MASS_init+0x38>)
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8002d5a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
  /* Connect the device */
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002d5e:	602c      	str	r4, [r5, #0]
  wInterrupt_Mask = IMR_MSK;
 8002d60:	8003      	strh	r3, [r0, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002d62:	600b      	str	r3, [r1, #0]

  bDeviceState = UNCONNECTED;
 8002d64:	6014      	str	r4, [r2, #0]
 8002d66:	bd38      	pop	{r3, r4, r5, pc}
 8002d68:	20000910 	.word	0x20000910
 8002d6c:	40005c44 	.word	0x40005c44
 8002d70:	20000914 	.word	0x20000914
 8002d74:	40005c40 	.word	0x40005c40
 8002d78:	20000528 	.word	0x20000528

08002d7c <MASS_Reset>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
 8002d7c:	b538      	push	{r3, r4, r5, lr}
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002d7e:	4933      	ldr	r1, [pc, #204]	; (8002e4c <MASS_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 8002d80:	4b33      	ldr	r3, [pc, #204]	; (8002e50 <MASS_Reset+0xd4>)
 8002d82:	4a34      	ldr	r2, [pc, #208]	; (8002e54 <MASS_Reset+0xd8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	79d2      	ldrb	r2, [r2, #7]
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002d88:	6809      	ldr	r1, [r1, #0]
 8002d8a:	2400      	movs	r4, #0
 8002d8c:	728c      	strb	r4, [r1, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8002d8e:	4620      	mov	r0, r4
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 8002d90:	725a      	strb	r2, [r3, #9]

  SetBTABLE(BTABLE_ADDRESS);
 8002d92:	f004 ff0f 	bl	8007bb4 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8002d96:	4620      	mov	r0, r4
 8002d98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d9c:	f004 ff28 	bl	8007bf0 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8002da0:	4d2d      	ldr	r5, [pc, #180]	; (8002e58 <MASS_Reset+0xdc>)

  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_NAK);
 8002da2:	4620      	mov	r0, r4
 8002da4:	2120      	movs	r1, #32
 8002da6:	f004 ff3b 	bl	8007c20 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8002daa:	4620      	mov	r0, r4
 8002dac:	2118      	movs	r1, #24
 8002dae:	f005 f897 	bl	8007ee0 <SetEPRxAddr>
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8002db2:	682b      	ldr	r3, [r5, #0]
 8002db4:	4620      	mov	r0, r4
 8002db6:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002dba:	f005 f8df 	bl	8007f7c <SetEPRxCount>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8002dbe:	2158      	movs	r1, #88	; 0x58
 8002dc0:	4620      	mov	r0, r4
 8002dc2:	f005 f87d 	bl	8007ec0 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8002dc6:	4620      	mov	r0, r4
 8002dc8:	f004 ffbc 	bl	8007d44 <Clear_Status_Out>
  SetEPRxValid(ENDP0);
 8002dcc:	4620      	mov	r0, r4
 8002dce:	f004 ff8d 	bl	8007cec <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8002dd2:	4621      	mov	r1, r4
 8002dd4:	2001      	movs	r0, #1
 8002dd6:	f004 ff0b 	bl	8007bf0 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8002dda:	2001      	movs	r0, #1
 8002ddc:	2198      	movs	r1, #152	; 0x98
 8002dde:	f005 f86f 	bl	8007ec0 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8002de2:	2001      	movs	r0, #1
 8002de4:	2120      	movs	r1, #32
 8002de6:	f004 ff1b 	bl	8007c20 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8002dea:	4621      	mov	r1, r4
 8002dec:	2001      	movs	r0, #1
 8002dee:	f004 ff2d 	bl	8007c4c <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_BULK);
 8002df2:	4621      	mov	r1, r4
 8002df4:	2002      	movs	r0, #2
 8002df6:	f004 fefb 	bl	8007bf0 <SetEPType>
  SetEPRxAddr(ENDP2, ENDP2_RXADDR);
 8002dfa:	2002      	movs	r0, #2
 8002dfc:	21d8      	movs	r1, #216	; 0xd8
 8002dfe:	f005 f86f 	bl	8007ee0 <SetEPRxAddr>
  SetEPRxCount(ENDP2, Device_Property->MaxPacketSize);
 8002e02:	682b      	ldr	r3, [r5, #0]
 8002e04:	2002      	movs	r0, #2
 8002e06:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002e0a:	f005 f8b7 	bl	8007f7c <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 8002e0e:	2002      	movs	r0, #2
 8002e10:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002e14:	f004 ff1a 	bl	8007c4c <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_DIS);
 8002e18:	4621      	mov	r1, r4
 8002e1a:	2002      	movs	r0, #2
 8002e1c:	f004 ff00 	bl	8007c20 <SetEPTxStatus>


  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8002e20:	682b      	ldr	r3, [r5, #0]
 8002e22:	4620      	mov	r0, r4
 8002e24:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002e28:	f005 f8a8 	bl	8007f7c <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8002e2c:	4620      	mov	r0, r4
 8002e2e:	f004 ff5d 	bl	8007cec <SetEPRxValid>
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State = BOT_IDLE;
 8002e32:	4d0a      	ldr	r5, [pc, #40]	; (8002e5c <MASS_Reset+0xe0>)

  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);
 8002e34:	4620      	mov	r0, r4
 8002e36:	f004 fcb5 	bl	80077a4 <SetDeviceAddress>

  bDeviceState = ATTACHED;
 8002e3a:	4909      	ldr	r1, [pc, #36]	; (8002e60 <MASS_Reset+0xe4>)

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002e3c:	4b09      	ldr	r3, [pc, #36]	; (8002e64 <MASS_Reset+0xe8>)
 8002e3e:	4a0a      	ldr	r2, [pc, #40]	; (8002e68 <MASS_Reset+0xec>)
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002e40:	2001      	movs	r0, #1

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State = BOT_IDLE;
 8002e42:	702c      	strb	r4, [r5, #0]
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002e44:	6008      	str	r0, [r1, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	bd38      	pop	{r3, r4, r5, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000908 	.word	0x20000908
 8002e50:	20000910 	.word	0x20000910
 8002e54:	08009ec8 	.word	0x08009ec8
 8002e58:	20000118 	.word	0x20000118
 8002e5c:	20000d42 	.word	0x20000d42
 8002e60:	20000528 	.word	0x20000528
 8002e64:	20000d20 	.word	0x20000d20
 8002e68:	43425355 	.word	0x43425355

08002e6c <Mass_Storage_ClearFeature>:
*******************************************************************************/
void Mass_Storage_ClearFeature(void)
{
  /* when the host send a CBW with invalid signature or invalid length the two
     Endpoints (IN & OUT) shall stall until receiving a Mass Storage Reset     */
  if (CBW.dSignature != BOT_CBW_SIGNATURE)
 8002e6c:	4a04      	ldr	r2, [pc, #16]	; (8002e80 <Mass_Storage_ClearFeature+0x14>)
 8002e6e:	4b05      	ldr	r3, [pc, #20]	; (8002e84 <Mass_Storage_ClearFeature+0x18>)
 8002e70:	6812      	ldr	r2, [r2, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d002      	beq.n	8002e7c <Mass_Storage_ClearFeature+0x10>
    Bot_Abort(BOTH_DIR);
 8002e76:	2002      	movs	r0, #2
 8002e78:	f006 ba54 	b.w	8009324 <Bot_Abort>
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	20000d20 	.word	0x20000d20
 8002e84:	43425355 	.word	0x43425355

08002e88 <MASS_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Device_Descriptor );
 8002e88:	4b01      	ldr	r3, [pc, #4]	; (8002e90 <MASS_GetDeviceDescriptor+0x8>)
 8002e8a:	6859      	ldr	r1, [r3, #4]
 8002e8c:	f004 ba24 	b.w	80072d8 <Standard_GetDescriptorData>
 8002e90:	20000118 	.word	0x20000118

08002e94 <MASS_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Config_Descriptor );
 8002e94:	4b01      	ldr	r3, [pc, #4]	; (8002e9c <MASS_GetConfigDescriptor+0x8>)
 8002e96:	6899      	ldr	r1, [r3, #8]
 8002e98:	f004 ba1e 	b.w	80072d8 <Standard_GetDescriptorData>
 8002e9c:	20000118 	.word	0x20000118

08002ea0 <MASS_GetStringDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <MASS_GetStringDescriptor+0x1c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	78db      	ldrb	r3, [r3, #3]

  if (wValue0 > 5)
 8002ea6:	2b05      	cmp	r3, #5
 8002ea8:	d805      	bhi.n	8002eb6 <MASS_GetStringDescriptor+0x16>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, String_Descriptor[wValue0]);
 8002eaa:	4a05      	ldr	r2, [pc, #20]	; (8002ec0 <MASS_GetStringDescriptor+0x20>)
 8002eac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002eb0:	68d9      	ldr	r1, [r3, #12]
 8002eb2:	f004 ba11 	b.w	80072d8 <Standard_GetDescriptorData>
  }
}
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	20000910 	.word	0x20000910
 8002ec0:	20000118 	.word	0x20000118

08002ec4 <Mass_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetConfiguration(void)
{
 8002ec4:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 8002ec6:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <Mass_Storage_SetConfiguration+0x24>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	7a9b      	ldrb	r3, [r3, #10]
 8002ecc:	b15b      	cbz	r3, 8002ee6 <Mass_Storage_SetConfiguration+0x22>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8002ece:	4b07      	ldr	r3, [pc, #28]	; (8002eec <Mass_Storage_SetConfiguration+0x28>)
 8002ed0:	2205      	movs	r2, #5

    ClearDTOG_TX(ENDP1);
 8002ed2:	2001      	movs	r0, #1
void Mass_Storage_SetConfiguration(void)
{
  if (pInformation->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8002ed4:	601a      	str	r2, [r3, #0]

    ClearDTOG_TX(ENDP1);
 8002ed6:	f004 ffcd 	bl	8007e74 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 8002eda:	2002      	movs	r0, #2
 8002edc:	f004 ffba 	bl	8007e54 <ClearDTOG_RX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 8002ee0:	4b03      	ldr	r3, [pc, #12]	; (8002ef0 <Mass_Storage_SetConfiguration+0x2c>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	701a      	strb	r2, [r3, #0]
 8002ee6:	bd08      	pop	{r3, pc}
 8002ee8:	20000910 	.word	0x20000910
 8002eec:	20000528 	.word	0x20000528
 8002ef0:	20000d42 	.word	0x20000d42

08002ef4 <MASS_NoData_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(uint8_t RequestNo)
{
 8002ef4:	b510      	push	{r4, lr}
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8002ef6:	4b0f      	ldr	r3, [pc, #60]	; (8002f34 <MASS_NoData_Setup+0x40>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	781a      	ldrb	r2, [r3, #0]
 8002efc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f00:	2a21      	cmp	r2, #33	; 0x21
 8002f02:	d001      	beq.n	8002f08 <MASS_NoData_Setup+0x14>
    CBW.dSignature = BOT_CBW_SIGNATURE;
    Bot_State = BOT_IDLE;

    return USB_SUCCESS;
  }
  return USB_UNSUPPORT;
 8002f04:	2002      	movs	r0, #2
}
 8002f06:	bd10      	pop	{r4, pc}
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == MASS_STORAGE_RESET) && (pInformation->USBwValue == 0)
 8002f08:	28ff      	cmp	r0, #255	; 0xff
 8002f0a:	d1fb      	bne.n	8002f04 <MASS_NoData_Setup+0x10>
 8002f0c:	885a      	ldrh	r2, [r3, #2]
 8002f0e:	2a00      	cmp	r2, #0
 8002f10:	d1f8      	bne.n	8002f04 <MASS_NoData_Setup+0x10>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x00))
 8002f12:	685c      	ldr	r4, [r3, #4]
 8002f14:	2c00      	cmp	r4, #0
 8002f16:	d1f5      	bne.n	8002f04 <MASS_NoData_Setup+0x10>
  {
    /* Initialize Endpoint 1 */
    ClearDTOG_TX(ENDP1);
 8002f18:	2001      	movs	r0, #1
 8002f1a:	f004 ffab 	bl	8007e74 <ClearDTOG_TX>

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);
 8002f1e:	2002      	movs	r0, #2
 8002f20:	f004 ff98 	bl	8007e54 <ClearDTOG_RX>

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
    Bot_State = BOT_IDLE;
 8002f24:	4b04      	ldr	r3, [pc, #16]	; (8002f38 <MASS_NoData_Setup+0x44>)

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 8002f26:	4a05      	ldr	r2, [pc, #20]	; (8002f3c <MASS_NoData_Setup+0x48>)
 8002f28:	4905      	ldr	r1, [pc, #20]	; (8002f40 <MASS_NoData_Setup+0x4c>)
    Bot_State = BOT_IDLE;
 8002f2a:	701c      	strb	r4, [r3, #0]

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 8002f2c:	6011      	str	r1, [r2, #0]
    Bot_State = BOT_IDLE;
 8002f2e:	4620      	mov	r0, r4
 8002f30:	bd10      	pop	{r4, pc}
 8002f32:	bf00      	nop
 8002f34:	20000910 	.word	0x20000910
 8002f38:	20000d42 	.word	0x20000d42
 8002f3c:	20000d20 	.word	0x20000d20
 8002f40:	43425355 	.word	0x43425355

08002f44 <MASS_Data_Setup>:
RESULT MASS_Data_Setup(uint8_t RequestNo)
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8002f44:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <MASS_Data_Setup+0x30>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	781a      	ldrb	r2, [r3, #0]
 8002f4a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f4e:	2a21      	cmp	r2, #33	; 0x21
 8002f50:	d001      	beq.n	8002f56 <MASS_Data_Setup+0x12>
  {
    CopyRoutine = Get_Max_Lun;
  }
  else
  {
    return USB_UNSUPPORT;
 8002f52:	2002      	movs	r0, #2
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);

  return USB_SUCCESS;

}
 8002f54:	4770      	bx	lr
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == GET_MAX_LUN) && (pInformation->USBwValue == 0)
 8002f56:	28fe      	cmp	r0, #254	; 0xfe
 8002f58:	d1fb      	bne.n	8002f52 <MASS_Data_Setup+0xe>
 8002f5a:	8858      	ldrh	r0, [r3, #2]
 8002f5c:	2800      	cmp	r0, #0
 8002f5e:	d1f8      	bne.n	8002f52 <MASS_Data_Setup+0xe>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x01))
 8002f60:	685a      	ldr	r2, [r3, #4]
 8002f62:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002f66:	d1f4      	bne.n	8002f52 <MASS_Data_Setup+0xe>
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8002f68:	4903      	ldr	r1, [pc, #12]	; (8002f78 <MASS_Data_Setup+0x34>)
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 8002f6a:	2201      	movs	r2, #1
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8002f6c:	8258      	strh	r0, [r3, #18]
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8002f6e:	6199      	str	r1, [r3, #24]
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 8002f70:	821a      	strh	r2, [r3, #16]
 8002f72:	4770      	bx	lr
 8002f74:	20000910 	.word	0x20000910
 8002f78:	08002d29 	.word	0x08002d29

08002f7c <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8002f7c:	4b01      	ldr	r3, [pc, #4]	; (8002f84 <SysTick_SetReload+0x8>)
 8002f7e:	6058      	str	r0, [r3, #4]
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	e000e010 	.word	0xe000e010

08002f88 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8002f88:	2801      	cmp	r0, #1
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8002f8a:	4b08      	ldr	r3, [pc, #32]	; (8002fac <SysTick_CounterCmd+0x24>)
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8002f8c:	d004      	beq.n	8002f98 <SysTick_CounterCmd+0x10>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8002f8e:	3002      	adds	r0, #2
 8002f90:	d007      	beq.n	8002fa2 <SysTick_CounterCmd+0x1a>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8002f92:	2200      	movs	r2, #0
 8002f94:	609a      	str	r2, [r3, #8]
 8002f96:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	f042 0201 	orr.w	r2, r2, #1
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	4770      	bx	lr
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	f022 0201 	bic.w	r2, r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	4770      	bx	lr
 8002fac:	e000e010 	.word	0xe000e010

08002fb0 <SysTick_ITConfig>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8002fb0:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <SysTick_ITConfig+0x18>)
 8002fb2:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002fb4:	b918      	cbnz	r0, 8002fbe <SysTick_ITConfig+0xe>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8002fb6:	f022 0202 	bic.w	r2, r2, #2
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8002fbe:	f042 0202 	orr.w	r2, r2, #2
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	e000e010 	.word	0xe000e010

08002fcc <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8002fcc:	4b01      	ldr	r3, [pc, #4]	; (8002fd4 <SysTick_GetCounter+0x8>)
 8002fce:	6898      	ldr	r0, [r3, #8]
}
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	e000e010 	.word	0xe000e010

08002fd8 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8002fd8:	08c3      	lsrs	r3, r0, #3
 8002fda:	2b02      	cmp	r3, #2
  {
    statusreg = SysTick->CTRL;
 8002fdc:	4b04      	ldr	r3, [pc, #16]	; (8002ff0 <SysTick_GetFlagStatus+0x18>)
 8002fde:	bf0c      	ite	eq
 8002fe0:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8002fe2:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 8002fe4:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002fe8:	f000 0001 	and.w	r0, r0, #1
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	e000e010 	.word	0xe000e010

08002ff4 <NMI_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMI_Handler(void)
{
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop

08002ff8 <HardFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFault_Handler(void)
{
 8002ff8:	e7fe      	b.n	8002ff8 <HardFault_Handler>
 8002ffa:	bf00      	nop

08002ffc <MemManage_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManage_Handler(void)
{
 8002ffc:	e7fe      	b.n	8002ffc <MemManage_Handler>
 8002ffe:	bf00      	nop

08003000 <BusFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFault_Handler(void)
{
 8003000:	e7fe      	b.n	8003000 <BusFault_Handler>
 8003002:	bf00      	nop

08003004 <UsageFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFault_Handler(void)
{
 8003004:	e7fe      	b.n	8003004 <UsageFault_Handler>
 8003006:	bf00      	nop

08003008 <SVC_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVC_Handler(void)
{
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop

0800300c <DebugMon_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMon_Handler(void)
{
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop

08003010 <PendSV_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSV_Handler(void)
{
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop

08003014 <SysTick_Handler>:
* Return         : None
*******************************************************************************/
void SysTick_Handler(void)
{
  /* Decrement the TimingDelay variable */
  if (TimingDelay != 0x00)
 8003014:	4b03      	ldr	r3, [pc, #12]	; (8003024 <SysTick_Handler+0x10>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	b112      	cbz	r2, 8003020 <SysTick_Handler+0xc>
  {
    TimingDelay--;
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	3a01      	subs	r2, #1
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	20000514 	.word	0x20000514

08003028 <USB_HP_CAN1_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN1_TX_IRQHandler(void)
{
  CTR_HP();
 8003028:	f004 bd32 	b.w	8007a90 <CTR_HP>

0800302c <USB_LP_CAN1_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  USB_Istr();
 800302c:	f006 ba4e 	b.w	80094cc <USB_Istr>

08003030 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{ 
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop

08003034 <TIM2_IRQHandler>:
// TIM2 Interrupt Handler
//=============================================================================


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
 8003034:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003038:	8a13      	ldrh	r3, [r2, #16]
//=============================================================================
// TIM2 Interrupt Handler
//=============================================================================


void TIM2_IRQHandler(void) {
 800303a:	b570      	push	{r4, r5, r6, lr}
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
 800303c:	07db      	lsls	r3, r3, #31
 800303e:	d528      	bpl.n	8003092 <TIM2_IRQHandler+0x5e>
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003040:	8a13      	ldrh	r3, [r2, #16]
		currentTime++;
 8003042:	4c19      	ldr	r4, [pc, #100]	; (80030a8 <TIM2_IRQHandler+0x74>)


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003044:	f023 0301 	bic.w	r3, r3, #1
 8003048:	041b      	lsls	r3, r3, #16
 800304a:	0c1b      	lsrs	r3, r3, #16
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
 800304c:	4d17      	ldr	r5, [pc, #92]	; (80030ac <TIM2_IRQHandler+0x78>)


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 800304e:	8213      	strh	r3, [r2, #16]
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
 8003050:	7829      	ldrb	r1, [r5, #0]

void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;
 8003052:	e9d4 2300 	ldrd	r2, r3, [r4]
 8003056:	3201      	adds	r2, #1
 8003058:	f143 0300 	adc.w	r3, r3, #0
 800305c:	e9c4 2300 	strd	r2, r3, [r4]

		if (blinkOATHLEDTimes > 0) {
 8003060:	b1b9      	cbz	r1, 8003092 <TIM2_IRQHandler+0x5e>
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003062:	4e13      	ldr	r6, [pc, #76]	; (80030b0 <TIM2_IRQHandler+0x7c>)
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
 8003064:	f011 0f01 	tst.w	r1, #1
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003068:	e9d6 0100 	ldrd	r0, r1, [r6]
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
 800306c:	d112      	bne.n	8003094 <TIM2_IRQHandler+0x60>
					lastOATHBlinkTime = currentTime;
					blinkOATHLEDTimes--;
				}

			} else {
				if (currentTime >= (lastOATHBlinkTime + LED_OFF_INTERVAL)) {
 800306e:	f510 70fa 	adds.w	r0, r0, #500	; 0x1f4
 8003072:	f141 0100 	adc.w	r1, r1, #0
 8003076:	428b      	cmp	r3, r1
 8003078:	bf08      	it	eq
 800307a:	4282      	cmpeq	r2, r0
 800307c:	d309      	bcc.n	8003092 <TIM2_IRQHandler+0x5e>
						SwitchOATHLED(ENABLE);
 800307e:	2001      	movs	r0, #1
 8003080:	f7fd f97e 	bl	8000380 <SwitchOATHLED>
					lastOATHBlinkTime = currentTime;
 8003084:	e9d4 2300 	ldrd	r2, r3, [r4]
					blinkOATHLEDTimes--;
 8003088:	7829      	ldrb	r1, [r5, #0]
				}

			} else {
				if (currentTime >= (lastOATHBlinkTime + LED_OFF_INTERVAL)) {
						SwitchOATHLED(ENABLE);
					lastOATHBlinkTime = currentTime;
 800308a:	e9c6 2300 	strd	r2, r3, [r6]
					blinkOATHLEDTimes--;
 800308e:	1e4b      	subs	r3, r1, #1
 8003090:	702b      	strb	r3, [r5, #0]
 8003092:	bd70      	pop	{r4, r5, r6, pc}
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003094:	f510 60fa 	adds.w	r0, r0, #2000	; 0x7d0
 8003098:	f141 0100 	adc.w	r1, r1, #0
 800309c:	428b      	cmp	r3, r1
 800309e:	bf08      	it	eq
 80030a0:	4282      	cmpeq	r2, r0
 80030a2:	d3f6      	bcc.n	8003092 <TIM2_IRQHandler+0x5e>
					SwitchOATHLED(DISABLE);
 80030a4:	2000      	movs	r0, #0
 80030a6:	e7eb      	b.n	8003080 <TIM2_IRQHandler+0x4c>
 80030a8:	20000268 	.word	0x20000268
 80030ac:	20000270 	.word	0x20000270
 80030b0:	20000278 	.word	0x20000278

080030b4 <__get_PSP>:
 */
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp" : "=r" (result) );
 80030b4:	f3ef 8009 	mrs	r0, PSP
  return(result);
}
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop

080030bc <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) );
 80030bc:	f380 8809 	msr	PSP, r0
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop

080030c4 <__get_MSP>:
 */
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 80030c4:	f3ef 8008 	mrs	r0, MSP
  return(result);
}
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop

080030cc <__set_MSP>:
 * Assign the value mainStackPointer to the MSP
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) );
 80030cc:	f380 8808 	msr	MSP, r0
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop

080030d4 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 80030d4:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop

080030dc <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 80030dc:	f380 8811 	msr	BASEPRI, r0
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop

080030e4 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80030e4:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop

080030ec <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 80030ec:	f380 8810 	msr	PRIMASK, r0
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop

080030f4 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 80030f4:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop

080030fc <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80030fc:	f380 8813 	msr	FAULTMASK, r0
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop

08003104 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;

  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 8003104:	ba00      	rev	r0, r0
  return(result);
}
 8003106:	4770      	bx	lr

08003108 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;

  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 8003108:	ba40      	rev16	r0, r0
  return(result);
}
 800310a:	4770      	bx	lr

0800310c <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;

  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 800310c:	bac0      	revsh	r0, r0
  return(result);
}
 800310e:	4770      	bx	lr

08003110 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003110:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop

08003118 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;

   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 8003118:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 800311c:	b2c0      	uxtb	r0, r0
 800311e:	4770      	bx	lr

08003120 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;

   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 8003120:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 8003124:	b280      	uxth	r0, r0
 8003126:	4770      	bx	lr

08003128 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 8003128:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop

08003130 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 8003130:	e8c1 0f43 	strexb	r3, r0, [r1]
 8003134:	4618      	mov	r0, r3
   return(result);
}
 8003136:	4770      	bx	lr

08003138 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 8003138:	e8c1 0f53 	strexh	r3, r0, [r1]
 800313c:	4618      	mov	r0, r3
   return(result);
}
 800313e:	4770      	bx	lr

08003140 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 8003140:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop

08003148 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003148:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop

08003150 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 8003150:	f380 8814 	msr	CONTROL, r0
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop

08003158 <SystemInit>:
  */
void SystemInit (void)
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003158:	4b3a      	ldr	r3, [pc, #232]	; (8003244 <SystemInit+0xec>)
  * @arg None.
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
void SystemInit (void)
{
 800315a:	b410      	push	{r4}
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800315c:	6818      	ldr	r0, [r3, #0]
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 800315e:	493a      	ldr	r1, [pc, #232]	; (8003248 <SystemInit+0xf0>)
  */
void SystemInit (void)
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003160:	f040 0001 	orr.w	r0, r0, #1
 8003164:	6018      	str	r0, [r3, #0]
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 8003166:	6858      	ldr	r0, [r3, #4]
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003168:	2200      	movs	r2, #0
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 800316a:	4001      	ands	r1, r0
 800316c:	6059      	str	r1, [r3, #4]
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800316e:	6819      	ldr	r1, [r3, #0]
  * @arg None.
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
void SystemInit (void)
{
 8003170:	b083      	sub	sp, #12
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003172:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8003176:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800317a:	6019      	str	r1, [r3, #0]
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800317c:	6819      	ldr	r1, [r3, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800317e:	461c      	mov	r4, r3
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003180:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003184:	6019      	str	r1, [r3, #0]
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003186:	6859      	ldr	r1, [r3, #4]
 8003188:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 800318c:	6059      	str	r1, [r3, #4]
  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800318e:	609a      	str	r2, [r3, #8]
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003190:	9200      	str	r2, [sp, #0]
 8003192:	9201      	str	r2, [sp, #4]
  
  /*!< SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /*!< Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	e003      	b.n	80031a6 <SystemInit+0x4e>
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;  
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 800319e:	9b00      	ldr	r3, [sp, #0]
 80031a0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80031a4:	d009      	beq.n	80031ba <SystemInit+0x62>
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80031a6:	6823      	ldr	r3, [r4, #0]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ac:	9301      	str	r3, [sp, #4]
    StartUpCounter++;  
 80031ae:	9b00      	ldr	r3, [sp, #0]
 80031b0:	3301      	adds	r3, #1
 80031b2:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 80031b4:	9b01      	ldr	r3, [sp, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0f1      	beq.n	800319e <SystemInit+0x46>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80031ba:	4b22      	ldr	r3, [pc, #136]	; (8003244 <SystemInit+0xec>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 80031c2:	bf18      	it	ne
 80031c4:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80031c6:	9301      	str	r3, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80031c8:	9b01      	ldr	r3, [sp, #4]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d000      	beq.n	80031d0 <SystemInit+0x78>
 80031ce:	e7fe      	b.n	80031ce <SystemInit+0x76>
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80031d0:	4a1e      	ldr	r2, [pc, #120]	; (800324c <SystemInit+0xf4>)
    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80031d2:	4b1c      	ldr	r3, [pc, #112]	; (8003244 <SystemInit+0xec>)
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80031d4:	6810      	ldr	r0, [r2, #0]

    /*!< Enable PLL */
    RCC->CR |= RCC_CR_PLLON;

    /*!< Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80031d6:	4619      	mov	r1, r3
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80031d8:	f040 0010 	orr.w	r0, r0, #16
 80031dc:	6010      	str	r0, [r2, #0]

    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80031de:	6810      	ldr	r0, [r2, #0]
 80031e0:	f020 0003 	bic.w	r0, r0, #3
 80031e4:	6010      	str	r0, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80031e6:	6810      	ldr	r0, [r2, #0]
 80031e8:	f040 0002 	orr.w	r0, r0, #2
 80031ec:	6010      	str	r0, [r2, #0]
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	605a      	str	r2, [r3, #4]
      
    /*!< PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	605a      	str	r2, [r3, #4]
    
    /*!< PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80031fc:	605a      	str	r2, [r3, #4]
    
    /*!< PLLCLK = 8MHz * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8003204:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL6);
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	f442 1288 	orr.w	r2, r2, #1114112	; 0x110000
 800320c:	605a      	str	r2, [r3, #4]

    /*!< Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003214:	601a      	str	r2, [r3, #0]

    /*!< Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003216:	680a      	ldr	r2, [r1, #0]
 8003218:	4b0a      	ldr	r3, [pc, #40]	; (8003244 <SystemInit+0xec>)
 800321a:	0192      	lsls	r2, r2, #6
 800321c:	d5fb      	bpl.n	8003216 <SystemInit+0xbe>
    {
    }

    /*!< Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800321e:	685a      	ldr	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    

    /*!< Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003220:	4619      	mov	r1, r3
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
    {
    }

    /*!< Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003222:	f022 0203 	bic.w	r2, r2, #3
 8003226:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	f042 0202 	orr.w	r2, r2, #2
 800322e:	605a      	str	r2, [r3, #4]

    /*!< Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003230:	684b      	ldr	r3, [r1, #4]
 8003232:	f003 030c 	and.w	r3, r3, #12
 8003236:	2b08      	cmp	r3, #8
 8003238:	d1fa      	bne.n	8003230 <SystemInit+0xd8>
    
  /*!< Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /*!< Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();

}
 800323a:	b003      	add	sp, #12
 800323c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	40021000 	.word	0x40021000
 8003248:	f8ff0000 	.word	0xf8ff0000
 800324c:	40022000 	.word	0x40022000

08003250 <Default_Handler>:
 * @param  None     
 * @retval : None       
*/

void Default_Handler(void) 
{
 8003250:	e7fe      	b.n	8003250 <Default_Handler>
 8003252:	bf00      	nop

08003254 <__Init_Data>:
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003254:	4911      	ldr	r1, [pc, #68]	; (800329c <__Init_Data+0x48>)
 8003256:	4b12      	ldr	r3, [pc, #72]	; (80032a0 <__Init_Data+0x4c>)
 * @param  None
 * @retval : None
*/

void __Init_Data(void)
{
 8003258:	b410      	push	{r4}
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 800325a:	4299      	cmp	r1, r3
 800325c:	d20b      	bcs.n	8003276 <__Init_Data+0x22>
 800325e:	43c8      	mvns	r0, r1
 8003260:	4418      	add	r0, r3
 8003262:	f020 0003 	bic.w	r0, r0, #3
 8003266:	4c0f      	ldr	r4, [pc, #60]	; (80032a4 <__Init_Data+0x50>)
 8003268:	3004      	adds	r0, #4
 800326a:	2300      	movs	r3, #0
  {
    *(pulDest++) = *(pulSrc++);
 800326c:	58e2      	ldr	r2, [r4, r3]
 800326e:	50ca      	str	r2, [r1, r3]
 8003270:	3304      	adds	r3, #4
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003272:	4283      	cmp	r3, r0
 8003274:	d1fa      	bne.n	800326c <__Init_Data+0x18>
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003276:	4b0c      	ldr	r3, [pc, #48]	; (80032a8 <__Init_Data+0x54>)
 8003278:	4a0c      	ldr	r2, [pc, #48]	; (80032ac <__Init_Data+0x58>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d20a      	bcs.n	8003294 <__Init_Data+0x40>
 800327e:	43d9      	mvns	r1, r3
 8003280:	4411      	add	r1, r2
 8003282:	f021 0103 	bic.w	r1, r1, #3
 8003286:	4419      	add	r1, r3
  {
    *(pulDest++) = 0;
 8003288:	2200      	movs	r2, #0
 800328a:	3b04      	subs	r3, #4
 800328c:	f843 2f04 	str.w	r2, [r3, #4]!
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003290:	428b      	cmp	r3, r1
 8003292:	d1fb      	bne.n	800328c <__Init_Data+0x38>
  {
    *(pulDest++) = 0;
  }
}
 8003294:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20000000 	.word	0x20000000
 80032a0:	20000260 	.word	0x20000260
 80032a4:	08009f54 	.word	0x08009f54
 80032a8:	20000260 	.word	0x20000260
 80032ac:	20000da0 	.word	0x20000da0

080032b0 <SystemInit_ExtMemCtl_Dummy>:
 * @param  None     
 * @retval : None       
*/

void SystemInit_ExtMemCtl_Dummy(void) 
{
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop

080032b4 <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
 80032b4:	4668      	mov	r0, sp
 80032b6:	f020 0107 	bic.w	r1, r0, #7
 80032ba:	468d      	mov	sp, r1
 80032bc:	b519      	push	{r0, r3, r4, lr}
/* FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
  required, then adjust the Register Addresses */
  SystemInit_ExtMemCtl();
 80032be:	f7ff fff7 	bl	80032b0 <SystemInit_ExtMemCtl_Dummy>

  /* restore original stack pointer */
  asm(" LDR r0, =_estack");
 80032c2:	4819      	ldr	r0, [pc, #100]	; (8003328 <Reset_Handler+0x74>)
  asm(" MSR msp, r0");
 80032c4:	f380 8808 	msr	MSP, r0
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 80032c8:	4912      	ldr	r1, [pc, #72]	; (8003314 <Reset_Handler+0x60>)
 80032ca:	4b13      	ldr	r3, [pc, #76]	; (8003318 <Reset_Handler+0x64>)
 80032cc:	4299      	cmp	r1, r3
 80032ce:	d20b      	bcs.n	80032e8 <Reset_Handler+0x34>
 80032d0:	43c8      	mvns	r0, r1
 80032d2:	4418      	add	r0, r3
 80032d4:	f020 0003 	bic.w	r0, r0, #3
 80032d8:	4c10      	ldr	r4, [pc, #64]	; (800331c <Reset_Handler+0x68>)
 80032da:	3004      	adds	r0, #4
 80032dc:	2300      	movs	r3, #0
  {
    *(pulDest++) = *(pulSrc++);
 80032de:	58e2      	ldr	r2, [r4, r3]
 80032e0:	50ca      	str	r2, [r1, r3]
 80032e2:	3304      	adds	r3, #4
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 80032e4:	4283      	cmp	r3, r0
 80032e6:	d1fa      	bne.n	80032de <Reset_Handler+0x2a>
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 80032e8:	4b0d      	ldr	r3, [pc, #52]	; (8003320 <Reset_Handler+0x6c>)
 80032ea:	4a0e      	ldr	r2, [pc, #56]	; (8003324 <Reset_Handler+0x70>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d20a      	bcs.n	8003306 <Reset_Handler+0x52>
 80032f0:	43d9      	mvns	r1, r3
 80032f2:	4411      	add	r1, r2
 80032f4:	f021 0103 	bic.w	r1, r1, #3
 80032f8:	4419      	add	r1, r3
  {
    *(pulDest++) = 0;
 80032fa:	2200      	movs	r2, #0
 80032fc:	3b04      	subs	r3, #4
 80032fe:	f843 2f04 	str.w	r2, [r3, #4]!
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003302:	428b      	cmp	r3, r1
 8003304:	d1fb      	bne.n	80032fe <Reset_Handler+0x4a>
  
  /* Initialize data and bss */
   __Init_Data(); 

  /* Call the application's entry point.*/
  main();
 8003306:	f006 f9d7 	bl	80096b8 <main>
}
 800330a:	e8bd 4019 	ldmia.w	sp!, {r0, r3, r4, lr}
 800330e:	4685      	mov	sp, r0
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	20000000 	.word	0x20000000
 8003318:	20000260 	.word	0x20000260
 800331c:	08009f54 	.word	0x08009f54
 8003320:	20000260 	.word	0x20000260
 8003324:	20000da0 	.word	0x20000da0
 8003328:	20005000 	.word	0x20005000

0800332c <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800332c:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8003330:	4b02      	ldr	r3, [pc, #8]	; (800333c <NVIC_PriorityGroupConfig+0x10>)
 8003332:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8003336:	60d8      	str	r0, [r3, #12]
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	e000ed00 	.word	0xe000ed00

08003340 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003340:	78c3      	ldrb	r3, [r0, #3]
  *   that contains the configuration information for the
  *   specified NVIC peripheral.
  * @retval : None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003342:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003344:	b95b      	cbnz	r3, 800335e <NVIC_Init+0x1e>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003346:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003348:	2101      	movs	r1, #1
 800334a:	f003 021f 	and.w	r2, r3, #31
 800334e:	4091      	lsls	r1, r2
  }
}
 8003350:	bc30      	pop	{r4, r5}
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	4a14      	ldr	r2, [pc, #80]	; (80033a8 <NVIC_Init+0x68>)
 8003356:	3320      	adds	r3, #32
 8003358:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800335c:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800335e:	4b13      	ldr	r3, [pc, #76]	; (80033ac <NVIC_Init+0x6c>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003360:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003362:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8003364:	220f      	movs	r2, #15
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003366:	43db      	mvns	r3, r3
 8003368:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 800336c:	f1c3 0104 	rsb	r1, r3, #4
    tmpsub = tmpsub >> tmppriority;
 8003370:	fa22 f303 	lsr.w	r3, r2, r3

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003374:	408c      	lsls	r4, r1
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003376:	7885      	ldrb	r5, [r0, #2]
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003378:	7801      	ldrb	r1, [r0, #0]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800337a:	ea03 0205 	and.w	r2, r3, r5
 800337e:	4322      	orrs	r2, r4
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003380:	f101 4360 	add.w	r3, r1, #3758096384	; 0xe0000000
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
 8003384:	0112      	lsls	r2, r2, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 800338c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003390:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003392:	2101      	movs	r1, #1
 8003394:	f003 021f 	and.w	r2, r3, #31
 8003398:	4091      	lsls	r1, r2
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800339a:	bc30      	pop	{r4, r5}

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800339c:	4a02      	ldr	r2, [pc, #8]	; (80033a8 <NVIC_Init+0x68>)
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800339e:	095b      	lsrs	r3, r3, #5
 80033a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	e000e100 	.word	0xe000e100
 80033ac:	e000ed00 	.word	0xe000ed00

080033b0 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80033b0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80033b4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80033b8:	4b01      	ldr	r3, [pc, #4]	; (80033c0 <NVIC_SetVectorTable+0x10>)
 80033ba:	4308      	orrs	r0, r1
 80033bc:	6098      	str	r0, [r3, #8]
 80033be:	4770      	bx	lr
 80033c0:	e000ed00 	.word	0xe000ed00

080033c4 <NVIC_SystemLPConfig>:
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80033c4:	4b04      	ldr	r3, [pc, #16]	; (80033d8 <NVIC_SystemLPConfig+0x14>)
 80033c6:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80033c8:	b919      	cbnz	r1, 80033d2 <NVIC_SystemLPConfig+0xe>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80033ca:	ea22 0000 	bic.w	r0, r2, r0
 80033ce:	6118      	str	r0, [r3, #16]
 80033d0:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80033d2:	4310      	orrs	r0, r2
 80033d4:	6118      	str	r0, [r3, #16]
 80033d6:	4770      	bx	lr
 80033d8:	e000ed00 	.word	0xe000ed00

080033dc <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80033dc:	4b04      	ldr	r3, [pc, #16]	; (80033f0 <SysTick_CLKSourceConfig+0x14>)
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80033de:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	bf0c      	ite	eq
 80033e4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80033e8:	f022 0204 	bicne.w	r2, r2, #4
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	4770      	bx	lr
 80033f0:	e000e010 	.word	0xe000e010

080033f4 <ADC_DeInit>:
  *   reset values.
  * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval : None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80033f4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  switch (*(uint32_t*)&ADCx)
 80033f6:	4b18      	ldr	r3, [pc, #96]	; (8003458 <ADC_DeInit+0x64>)
 80033f8:	4298      	cmp	r0, r3
 80033fa:	d020      	beq.n	800343e <ADC_DeInit+0x4a>
 80033fc:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8003400:	4298      	cmp	r0, r3
 8003402:	d010      	beq.n	8003426 <ADC_DeInit+0x32>
 8003404:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8003408:	4298      	cmp	r0, r3
 800340a:	d000      	beq.n	800340e <ADC_DeInit+0x1a>
 800340c:	bd08      	pop	{r3, pc}
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 800340e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003412:	2101      	movs	r1, #1
 8003414:	f002 f976 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 8003418:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 800341c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003420:	2100      	movs	r1, #0
 8003422:	f002 b96f 	b.w	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8003426:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800342a:	2101      	movs	r1, #1
 800342c:	f002 f96a 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 8003430:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8003434:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003438:	2100      	movs	r1, #0
 800343a:	f002 b963 	b.w	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 800343e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003442:	2101      	movs	r1, #1
 8003444:	f002 f95e 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 8003448:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 800344c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003450:	2100      	movs	r1, #0
 8003452:	f002 b957 	b.w	8005704 <RCC_APB2PeriphResetCmd>
 8003456:	bf00      	nop
 8003458:	40012800 	.word	0x40012800

0800345c <ADC_Init>:
  assert_param(IS_ADC_EXT_TRIG(ADC_InitStruct->ADC_ExternalTrigConv));   
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800345c:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800345e:	680a      	ldr	r2, [r1, #0]
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8003460:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  *   contains the configuration information for the specified
  *   ADC peripheral.
  * @retval : None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8003464:	b430      	push	{r4, r5}
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8003466:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800346a:	790c      	ldrb	r4, [r1, #4]
 800346c:	4313      	orrs	r3, r2
 800346e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003472:	6043      	str	r3, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003474:	6885      	ldr	r5, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003476:	688c      	ldr	r4, [r1, #8]
 8003478:	68ca      	ldr	r2, [r1, #12]
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800347a:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <ADC_Init+0x44>)
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 800347c:	4322      	orrs	r2, r4
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800347e:	402b      	ands	r3, r5
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8003480:	794d      	ldrb	r5, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003482:	4313      	orrs	r3, r2
 8003484:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003488:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 800348a:	7c0b      	ldrb	r3, [r1, #16]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800348c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 800348e:	3b01      	subs	r3, #1
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8003490:	b2db      	uxtb	r3, r3
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003492:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8003496:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800349a:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 800349c:	bc30      	pop	{r4, r5}
 800349e:	4770      	bx	lr
 80034a0:	fff1f7fd 	.word	0xfff1f7fd

080034a4 <ADC_StructInit>:
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80034a4:	2300      	movs	r3, #0
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 80034a6:	2201      	movs	r2, #1
 80034a8:	7402      	strb	r2, [r0, #16]
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80034aa:	6003      	str	r3, [r0, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80034ac:	7103      	strb	r3, [r0, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80034ae:	7143      	strb	r3, [r0, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80034b0:	6083      	str	r3, [r0, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80034b2:	60c3      	str	r3, [r0, #12]
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop

080034b8 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80034b8:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80034ba:	b919      	cbnz	r1, 80034c4 <ADC_Cmd+0xc>
    ADCx->CR2 |= CR2_ADON_Set;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80034bc:	f023 0301 	bic.w	r3, r3, #1
 80034c0:	6083      	str	r3, [r0, #8]
 80034c2:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	6083      	str	r3, [r0, #8]
 80034ca:	4770      	bx	lr

080034cc <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80034cc:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80034ce:	b919      	cbnz	r1, 80034d8 <ADC_DMACmd+0xc>
    ADCx->CR2 |= CR2_DMA_Set;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 80034d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034d4:	6083      	str	r3, [r0, #8]
 80034d6:	4770      	bx	lr
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80034d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034dc:	6083      	str	r3, [r0, #8]
 80034de:	4770      	bx	lr

080034e0 <ADC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80034e0:	b2c9      	uxtb	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80034e2:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
 80034e4:	b91a      	cbnz	r2, 80034ee <ADC_ITConfig+0xe>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80034e6:	ea23 0101 	bic.w	r1, r3, r1
 80034ea:	6041      	str	r1, [r0, #4]
 80034ec:	4770      	bx	lr
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80034ee:	4319      	orrs	r1, r3
 80034f0:	6041      	str	r1, [r0, #4]
 80034f2:	4770      	bx	lr

080034f4 <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 80034f4:	6883      	ldr	r3, [r0, #8]
 80034f6:	f043 0308 	orr.w	r3, r3, #8
 80034fa:	6083      	str	r3, [r0, #8]
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop

08003500 <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8003500:	6880      	ldr	r0, [r0, #8]
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003502:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8003506:	4770      	bx	lr

08003508 <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003508:	6883      	ldr	r3, [r0, #8]
 800350a:	f043 0304 	orr.w	r3, r3, #4
 800350e:	6083      	str	r3, [r0, #8]
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop

08003514 <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8003514:	6880      	ldr	r0, [r0, #8]
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 8003516:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800351a:	4770      	bx	lr

0800351c <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800351c:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800351e:	b919      	cbnz	r1, 8003528 <ADC_SoftwareStartConvCmd+0xc>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003520:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8003524:	6083      	str	r3, [r0, #8]
 8003526:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003528:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 800352c:	6083      	str	r3, [r0, #8]
 800352e:	4770      	bx	lr

08003530 <ADC_GetSoftwareStartConvStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
 8003530:	6880      	ldr	r0, [r0, #8]
    /* SWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8003532:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8003536:	4770      	bx	lr

08003538 <ADC_DiscModeChannelCountConfig>:
  uint32_t tmpreg2 = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003538:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 800353a:	3901      	subs	r1, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 800353c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003540:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003544:	6043      	str	r3, [r0, #4]
 8003546:	4770      	bx	lr

08003548 <ADC_DiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003548:	6843      	ldr	r3, [r0, #4]
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800354a:	b919      	cbnz	r1, 8003554 <ADC_DiscModeCmd+0xc>
    ADCx->CR1 |= CR1_DISCEN_Set;
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 800354c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003550:	6043      	str	r3, [r0, #4]
 8003552:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003554:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003558:	6043      	str	r3, [r0, #4]
 800355a:	4770      	bx	lr

0800355c <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800355c:	2909      	cmp	r1, #9
  * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval : None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800355e:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003560:	d91f      	bls.n	80035a2 <ADC_RegularChannelConfig+0x46>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003562:	f1a1 040a 	sub.w	r4, r1, #10
 8003566:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800356a:	2607      	movs	r6, #7
 800356c:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800356e:	fa03 f404 	lsl.w	r4, r3, r4
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003572:	68c5      	ldr	r5, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003574:	2a06      	cmp	r2, #6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003576:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 800357a:	ea43 0304 	orr.w	r3, r3, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800357e:	60c3      	str	r3, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003580:	d91d      	bls.n	80035be <ADC_RegularChannelConfig+0x62>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003582:	2a0c      	cmp	r2, #12
 8003584:	d929      	bls.n	80035da <ADC_RegularChannelConfig+0x7e>
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003586:	bc70      	pop	{r4, r5, r6}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003588:	3a0d      	subs	r2, #13
 800358a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800358e:	231f      	movs	r3, #31
 8003590:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8003592:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003596:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003598:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800359c:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800359e:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
}
 80035a0:	4770      	bx	lr
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80035a2:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 80035a6:	2607      	movs	r6, #7
 80035a8:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80035aa:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80035ae:	6905      	ldr	r5, [r0, #16]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80035b0:	2a06      	cmp	r2, #6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80035b2:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80035b6:	ea43 0304 	orr.w	r3, r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80035ba:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80035bc:	d8e1      	bhi.n	8003582 <ADC_RegularChannelConfig+0x26>
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80035be:	bc70      	pop	{r4, r5, r6}
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80035c0:	3a01      	subs	r2, #1
 80035c2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80035c6:	231f      	movs	r3, #31
 80035c8:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80035ca:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80035ce:	6b41      	ldr	r1, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80035d0:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80035d4:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80035d6:	6342      	str	r2, [r0, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80035d8:	4770      	bx	lr
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80035da:	3a07      	subs	r2, #7
 80035dc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80035e0:	231f      	movs	r3, #31
 80035e2:	4093      	lsls	r3, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80035e4:	bc70      	pop	{r4, r5, r6}
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80035e6:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80035ea:	6b01      	ldr	r1, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80035ec:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80035f0:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80035f2:	6302      	str	r2, [r0, #48]	; 0x30
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop

080035f8 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 80035f8:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035fa:	b919      	cbnz	r1, 8003604 <ADC_ExternalTrigConvCmd+0xc>
    ADCx->CR2 |= CR2_EXTTRIG_Set;
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 80035fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003600:	6083      	str	r3, [r0, #8]
 8003602:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003604:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003608:	6083      	str	r3, [r0, #8]
 800360a:	4770      	bx	lr

0800360c <ADC_GetConversionValue>:
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 800360c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 800360e:	b280      	uxth	r0, r0
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop

08003614 <ADC_GetDualModeConversionValue>:
  * @retval : The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
 8003614:	4b01      	ldr	r3, [pc, #4]	; (800361c <ADC_GetDualModeConversionValue+0x8>)
 8003616:	6818      	ldr	r0, [r3, #0]
}
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	4001244c 	.word	0x4001244c

08003620 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003620:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003622:	b919      	cbnz	r1, 800362c <ADC_AutoInjectedConvCmd+0xc>
    ADCx->CR1 |= CR1_JAUTO_Set;
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003624:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003628:	6043      	str	r3, [r0, #4]
 800362a:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 800362c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003630:	6043      	str	r3, [r0, #4]
 8003632:	4770      	bx	lr

08003634 <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003634:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003636:	b919      	cbnz	r1, 8003640 <ADC_InjectedDiscModeCmd+0xc>
    ADCx->CR1 |= CR1_JDISCEN_Set;
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003638:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800363c:	6043      	str	r3, [r0, #4]
 800363e:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003640:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003644:	6043      	str	r3, [r0, #4]
 8003646:	4770      	bx	lr

08003648 <ADC_ExternalTrigInjectedConvConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003648:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 800364a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 800364e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003650:	6081      	str	r1, [r0, #8]
 8003652:	4770      	bx	lr

08003654 <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003654:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003656:	b919      	cbnz	r1, 8003660 <ADC_ExternalTrigInjectedConvCmd+0xc>
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003658:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800365c:	6083      	str	r3, [r0, #8]
 800365e:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003660:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003664:	6083      	str	r3, [r0, #8]
 8003666:	4770      	bx	lr

08003668 <ADC_SoftwareStartInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003668:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800366a:	b919      	cbnz	r1, 8003674 <ADC_SoftwareStartInjectedConvCmd+0xc>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 800366c:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003670:	6083      	str	r3, [r0, #8]
 8003672:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003674:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003678:	6083      	str	r3, [r0, #8]
 800367a:	4770      	bx	lr

0800367c <ADC_GetSoftwareStartInjectedConvCmdStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
 800367c:	6880      	ldr	r0, [r0, #8]
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 800367e:	f3c0 5040 	ubfx	r0, r0, #21, #1
 8003682:	4770      	bx	lr

08003684 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003684:	2909      	cmp	r1, #9
  * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval : None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8003686:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003688:	d81b      	bhi.n	80036c2 <ADC_InjectedChannelConfig+0x3e>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 800368a:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 800368e:	2607      	movs	r6, #7
 8003690:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8003692:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003696:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003698:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 800369c:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800369e:	6103      	str	r3, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80036a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80036a2:	3202      	adds	r2, #2
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 80036a4:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80036a8:	1b12      	subs	r2, r2, r4
 80036aa:	b2d2      	uxtb	r2, r2
 80036ac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80036b0:	241f      	movs	r4, #31
 80036b2:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80036b4:	4091      	lsls	r1, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80036b6:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80036ba:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80036bc:	6383      	str	r3, [r0, #56]	; 0x38
}
 80036be:	bc70      	pop	{r4, r5, r6}
 80036c0:	4770      	bx	lr
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80036c2:	f1a1 040a 	sub.w	r4, r1, #10
 80036c6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80036ca:	2607      	movs	r6, #7
 80036cc:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 80036ce:	fa03 f404 	lsl.w	r4, r3, r4
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80036d2:	68c5      	ldr	r5, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80036d4:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80036d8:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80036da:	60c3      	str	r3, [r0, #12]
 80036dc:	e7e0      	b.n	80036a0 <ADC_InjectedChannelConfig+0x1c>
 80036de:	bf00      	nop

080036e0 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80036e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 80036e2:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 80036e4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80036e8:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80036ec:	6383      	str	r3, [r0, #56]	; 0x38
 80036ee:	4770      	bx	lr

080036f0 <ADC_SetInjectedOffset>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  /* Set the selected injected channel data offset */
  *((__IO uint32_t *)((*(uint32_t*)&ADCx) + ADC_InjectedChannel)) = (uint32_t)Offset;
 80036f0:	5042      	str	r2, [r0, r1]
 80036f2:	4770      	bx	lr

080036f4 <ADC_GetInjectedConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*) (((*(uint32_t*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 80036f4:	3128      	adds	r1, #40	; 0x28
 80036f6:	5840      	ldr	r0, [r0, r1]
}
 80036f8:	b280      	uxth	r0, r0
 80036fa:	4770      	bx	lr

080036fc <ADC_AnalogWatchdogCmd>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 80036fc:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 80036fe:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003702:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8003706:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003708:	6041      	str	r1, [r0, #4]
 800370a:	4770      	bx	lr

0800370c <ADC_AnalogWatchdogThresholdsConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 800370c:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 800370e:	6282      	str	r2, [r0, #40]	; 0x28
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop

08003714 <ADC_AnalogWatchdogSingleChannelConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003714:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8003716:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 800371a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800371c:	6041      	str	r1, [r0, #4]
 800371e:	4770      	bx	lr

08003720 <ADC_TempSensorVrefintCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003720:	4b05      	ldr	r3, [pc, #20]	; (8003738 <ADC_TempSensorVrefintCmd+0x18>)
 8003722:	689a      	ldr	r2, [r3, #8]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003724:	b918      	cbnz	r0, 800372e <ADC_TempSensorVrefintCmd+0xe>
    ADC1->CR2 |= CR2_TSVREFE_Set;
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8003726:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800372a:	609a      	str	r2, [r3, #8]
 800372c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 800372e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003732:	609a      	str	r2, [r3, #8]
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40012400 	.word	0x40012400

0800373c <ADC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 800373c:	6803      	ldr	r3, [r0, #0]
 800373e:	4219      	tst	r1, r3
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8003740:	bf0c      	ite	eq
 8003742:	2000      	moveq	r0, #0
 8003744:	2001      	movne	r0, #1
 8003746:	4770      	bx	lr

08003748 <ADC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8003748:	43c9      	mvns	r1, r1
 800374a:	6001      	str	r1, [r0, #0]
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop

08003750 <ADC_GetITStatus>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8003750:	6843      	ldr	r3, [r0, #4]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8003752:	6800      	ldr	r0, [r0, #0]
 8003754:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8003758:	d004      	beq.n	8003764 <ADC_GetITStatus+0x14>
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 800375a:	b2c9      	uxtb	r1, r1
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 800375c:	4219      	tst	r1, r3
  {
    /* ADC_IT is set */
    bitstatus = SET;
 800375e:	bf0c      	ite	eq
 8003760:	2000      	moveq	r0, #0
 8003762:	2001      	movne	r0, #1
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop

08003768 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8003768:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 800376c:	6001      	str	r1, [r0, #0]
 800376e:	4770      	bx	lr

08003770 <BKP_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void BKP_DeInit(void)
{
 8003770:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 8003772:	2001      	movs	r0, #1
 8003774:	f001 ffde 	bl	8005734 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 8003778:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 800377c:	2000      	movs	r0, #0
 800377e:	f001 bfd9 	b.w	8005734 <RCC_BackupResetCmd>
 8003782:	bf00      	nop

08003784 <BKP_TamperPinLevelConfig>:
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
 8003784:	4b01      	ldr	r3, [pc, #4]	; (800378c <BKP_TamperPinLevelConfig+0x8>)
 8003786:	6018      	str	r0, [r3, #0]
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	420d8604 	.word	0x420d8604

08003790 <BKP_TamperPinCmd>:
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 8003790:	4b01      	ldr	r3, [pc, #4]	; (8003798 <BKP_TamperPinCmd+0x8>)
 8003792:	6018      	str	r0, [r3, #0]
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	420d8600 	.word	0x420d8600

0800379c <BKP_ITConfig>:
  */
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
 800379c:	4b01      	ldr	r3, [pc, #4]	; (80037a4 <BKP_ITConfig+0x8>)
 800379e:	6018      	str	r0, [r3, #0]
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	420d8688 	.word	0x420d8688

080037a8 <BKP_RTCOutputConfig>:
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
 80037a8:	4a04      	ldr	r2, [pc, #16]	; (80037bc <BKP_RTCOutputConfig+0x14>)
 80037aa:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 80037ac:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 80037b0:	041b      	lsls	r3, r3, #16
 80037b2:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 80037b4:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80037b6:	8590      	strh	r0, [r2, #44]	; 0x2c
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40006c00 	.word	0x40006c00

080037c0 <BKP_SetRTCCalibrationValue>:
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
 80037c0:	4a04      	ldr	r2, [pc, #16]	; (80037d4 <BKP_SetRTCCalibrationValue+0x14>)
 80037c2:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 80037c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80037c8:	041b      	lsls	r3, r3, #16
 80037ca:	0c1b      	lsrs	r3, r3, #16
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 80037cc:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80037ce:	8590      	strh	r0, [r2, #44]	; 0x2c
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40006c00 	.word	0x40006c00

080037d8 <BKP_WriteBackupRegister>:
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));
  *(__IO uint16_t *) (BKP_BASE + BKP_DR) = Data;
 80037d8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80037dc:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 80037e0:	8001      	strh	r1, [r0, #0]
 80037e2:	4770      	bx	lr

080037e4 <BKP_ReadBackupRegister>:
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));
  return (*(__IO uint16_t *) (BKP_BASE + BKP_DR));
 80037e4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80037e8:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 80037ec:	8800      	ldrh	r0, [r0, #0]
}
 80037ee:	b280      	uxth	r0, r0
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop

080037f4 <BKP_GetFlagStatus>:
  * @param  None
  * @retval : The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
 80037f4:	4b01      	ldr	r3, [pc, #4]	; (80037fc <BKP_GetFlagStatus+0x8>)
 80037f6:	6818      	ldr	r0, [r3, #0]
}
 80037f8:	b2c0      	uxtb	r0, r0
 80037fa:	4770      	bx	lr
 80037fc:	420d86a0 	.word	0x420d86a0

08003800 <BKP_ClearFlag>:
  * @retval : None
  */
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 8003800:	4b03      	ldr	r3, [pc, #12]	; (8003810 <BKP_ClearFlag+0x10>)
 8003802:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8003804:	b292      	uxth	r2, r2
 8003806:	f042 0201 	orr.w	r2, r2, #1
 800380a:	869a      	strh	r2, [r3, #52]	; 0x34
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	40006c00 	.word	0x40006c00

08003814 <BKP_GetITStatus>:
  * @param  None
  * @retval : The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
 8003814:	4b01      	ldr	r3, [pc, #4]	; (800381c <BKP_GetITStatus+0x8>)
 8003816:	6818      	ldr	r0, [r3, #0]
}
 8003818:	b2c0      	uxtb	r0, r0
 800381a:	4770      	bx	lr
 800381c:	420d86a4 	.word	0x420d86a4

08003820 <BKP_ClearITPendingBit>:
  * @retval : None
  */
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 8003820:	4b03      	ldr	r3, [pc, #12]	; (8003830 <BKP_ClearITPendingBit+0x10>)
 8003822:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8003824:	b292      	uxth	r2, r2
 8003826:	f042 0202 	orr.w	r2, r2, #2
 800382a:	869a      	strh	r2, [r3, #52]	; 0x34
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	40006c00 	.word	0x40006c00

08003834 <CAN_DeInit>:
  *   reset values.
  * @param CANx: where x can be 1 select the CAN peripheral.
  * @retval : None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8003834:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  switch (*(uint32_t*)&CANx)
 8003836:	4b08      	ldr	r3, [pc, #32]	; (8003858 <CAN_DeInit+0x24>)
 8003838:	4298      	cmp	r0, r3
 800383a:	d000      	beq.n	800383e <CAN_DeInit+0xa>
 800383c:	bd08      	pop	{r3, pc}
  {
    case CAN1_BASE:
      /* Enable CAN1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 800383e:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003842:	2101      	movs	r1, #1
 8003844:	f001 ff6a 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
      break;        
    default:
      break;
  }
}
 8003848:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case CAN1_BASE:
      /* Enable CAN1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
      /* Release CAN1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 800384c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003850:	2100      	movs	r1, #0
 8003852:	f001 bf63 	b.w	800571c <RCC_APB1PeriphResetCmd>
 8003856:	bf00      	nop
 8003858:	40006400 	.word	0x40006400

0800385c <CAN_Init>:
  assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW));
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));
  /* exit from sleep mode */
  CANx->MCR &= ~MCR_SLEEP;
 800385c:	6803      	ldr	r3, [r0, #0]
  *   contains the configuration information for the CAN peripheral.
  * @retval : Constant indicates initialization succeed which will be 
  *   CANINITFAILED or CANINITOK.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 800385e:	b430      	push	{r4, r5}
  assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW));
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));
  /* exit from sleep mode */
  CANx->MCR &= ~MCR_SLEEP;
 8003860:	f023 0302 	bic.w	r3, r3, #2
 8003864:	6003      	str	r3, [r0, #0]
  /* Request initialisation */
  CANx->MCR |= MCR_INRQ ;
 8003866:	6802      	ldr	r2, [r0, #0]
 8003868:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800386c:	f042 0201 	orr.w	r2, r2, #1
 8003870:	6002      	str	r2, [r0, #0]
 8003872:	e001      	b.n	8003878 <CAN_Init+0x1c>
  /* Wait the acknowledge */
  while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) != MSR_INAK))
 8003874:	3b01      	subs	r3, #1
 8003876:	d002      	beq.n	800387e <CAN_Init+0x22>
 8003878:	6842      	ldr	r2, [r0, #4]
 800387a:	07d4      	lsls	r4, r2, #31
 800387c:	d5fa      	bpl.n	8003874 <CAN_Init+0x18>
  {
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
 800387e:	6843      	ldr	r3, [r0, #4]
 8003880:	f013 0301 	ands.w	r3, r3, #1
 8003884:	d057      	beq.n	8003936 <CAN_Init+0xda>
    InitStatus = CANINITFAILED;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8003886:	780b      	ldrb	r3, [r1, #0]
 8003888:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_TTCM;
 800388a:	6803      	ldr	r3, [r0, #0]
 800388c:	bf0c      	ite	eq
 800388e:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~MCR_TTCM;
 8003892:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 8003896:	6003      	str	r3, [r0, #0]
    }
    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8003898:	784b      	ldrb	r3, [r1, #1]
 800389a:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_ABOM;
 800389c:	6803      	ldr	r3, [r0, #0]
 800389e:	bf0c      	ite	eq
 80038a0:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~MCR_ABOM;
 80038a4:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 80038a8:	6003      	str	r3, [r0, #0]
    }
    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 80038aa:	788b      	ldrb	r3, [r1, #2]
 80038ac:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_AWUM;
 80038ae:	6803      	ldr	r3, [r0, #0]
 80038b0:	bf0c      	ite	eq
 80038b2:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~MCR_AWUM;
 80038b6:	f023 0320 	bicne.w	r3, r3, #32
 80038ba:	6003      	str	r3, [r0, #0]
    }
    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 80038bc:	78cb      	ldrb	r3, [r1, #3]
 80038be:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_NART;
 80038c0:	6803      	ldr	r3, [r0, #0]
 80038c2:	bf0c      	ite	eq
 80038c4:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~MCR_NART;
 80038c8:	f023 0310 	bicne.w	r3, r3, #16
 80038cc:	6003      	str	r3, [r0, #0]
    }
    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 80038ce:	790b      	ldrb	r3, [r1, #4]
 80038d0:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_RFLM;
 80038d2:	6803      	ldr	r3, [r0, #0]
 80038d4:	bf0c      	ite	eq
 80038d6:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~MCR_RFLM;
 80038da:	f023 0308 	bicne.w	r3, r3, #8
 80038de:	6003      	str	r3, [r0, #0]
    }
    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 80038e0:	794b      	ldrb	r3, [r1, #5]
 80038e2:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_TXFP;
 80038e4:	6803      	ldr	r3, [r0, #0]
 80038e6:	bf0c      	ite	eq
 80038e8:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~MCR_TXFP;
 80038ec:	f023 0304 	bicne.w	r3, r3, #4
 80038f0:	6003      	str	r3, [r0, #0]
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 80038f2:	798b      	ldrb	r3, [r1, #6]
 80038f4:	79ca      	ldrb	r2, [r1, #7]
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 80038f6:	7a0d      	ldrb	r5, [r1, #8]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 80038f8:	079b      	lsls	r3, r3, #30
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 80038fa:	7a4c      	ldrb	r4, [r1, #9]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 80038fc:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8003900:	894b      	ldrh	r3, [r1, #10]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003902:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003906:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 800390a:	3b01      	subs	r3, #1
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 800390c:	4313      	orrs	r3, r2
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 800390e:	61c3      	str	r3, [r0, #28]
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
    /* Request leave initialisation */
    CANx->MCR &= ~MCR_INRQ;
 8003910:	6802      	ldr	r2, [r0, #0]
 8003912:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003916:	f022 0201 	bic.w	r2, r2, #1
 800391a:	6002      	str	r2, [r0, #0]
 800391c:	e001      	b.n	8003922 <CAN_Init+0xc6>
   /* Wait the acknowledge */
   wait_ack = 0x00;
   while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) == MSR_INAK))
 800391e:	3b01      	subs	r3, #1
 8003920:	d002      	beq.n	8003928 <CAN_Init+0xcc>
 8003922:	6842      	ldr	r2, [r0, #4]
 8003924:	07d2      	lsls	r2, r2, #31
 8003926:	d4fa      	bmi.n	800391e <CAN_Init+0xc2>
   {
     wait_ack++;
   }
    /* ...and check acknowledged */
    if ((CANx->MSR & MSR_INAK) == MSR_INAK)
 8003928:	6840      	ldr	r0, [r0, #4]
      InitStatus = CANINITOK ;
    }
  }
  /* At this step, return the status of initialization */
  return InitStatus;
}
 800392a:	bc30      	pop	{r4, r5}
   while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) == MSR_INAK))
   {
     wait_ack++;
   }
    /* ...and check acknowledged */
    if ((CANx->MSR & MSR_INAK) == MSR_INAK)
 800392c:	f000 0001 	and.w	r0, r0, #1
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
  {
    InitStatus = CANINITFAILED;
 8003930:	f080 0001 	eor.w	r0, r0, #1
      InitStatus = CANINITOK ;
    }
  }
  /* At this step, return the status of initialization */
  return InitStatus;
}
 8003934:	4770      	bx	lr
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
  {
    InitStatus = CANINITFAILED;
 8003936:	4618      	mov	r0, r3
      InitStatus = CANINITOK ;
    }
  }
  /* At this step, return the status of initialization */
  return InitStatus;
}
 8003938:	bc30      	pop	{r4, r5}
 800393a:	4770      	bx	lr

0800393c <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
 800393c:	7803      	ldrb	r3, [r0, #0]
  * @param CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef
  *   structure that contains the configuration information.
  * @retval : None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 800393e:	b470      	push	{r4, r5, r6}
  assert_param(IS_CAN_FILTER_NUMBER(CAN_FilterInitStruct->CAN_FilterNumber));
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
 8003940:	2401      	movs	r4, #1
 8003942:	409c      	lsls	r4, r3
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8003944:	4b39      	ldr	r3, [pc, #228]	; (8003a2c <CAN_FilterInit+0xf0>)
  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8003946:	43e2      	mvns	r2, r4
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8003948:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800394c:	f041 0101 	orr.w	r1, r1, #1
 8003950:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8003954:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8003958:	4011      	ands	r1, r2
 800395a:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 800395e:	7881      	ldrb	r1, [r0, #2]
 8003960:	b9b9      	cbnz	r1, 8003992 <CAN_FilterInit+0x56>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8003962:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8003966:	8946      	ldrh	r6, [r0, #10]
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8003968:	4011      	ands	r1, r2
 800396a:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800396e:	7801      	ldrb	r1, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8003970:	88c5      	ldrh	r5, [r0, #6]
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003972:	3148      	adds	r1, #72	; 0x48
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8003974:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003978:	f843 5031 	str.w	r5, [r3, r1, lsl #3]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800397c:	7806      	ldrb	r6, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 800397e:	8905      	ldrh	r5, [r0, #8]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
 8003980:	8881      	ldrh	r1, [r0, #4]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003982:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8003986:	00f6      	lsls	r6, r6, #3
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003988:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800398c:	4433      	add	r3, r6
 800398e:	6059      	str	r1, [r3, #4]
 8003990:	7881      	ldrb	r1, [r0, #2]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8003992:	2901      	cmp	r1, #1
 8003994:	d031      	beq.n	80039fa <CAN_FilterInit+0xbe>
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }
  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8003996:	7843      	ldrb	r3, [r0, #1]
 8003998:	bb43      	cbnz	r3, 80039ec <CAN_FilterInit+0xb0>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 800399a:	4b24      	ldr	r3, [pc, #144]	; (8003a2c <CAN_FilterInit+0xf0>)
 800399c:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 80039a0:	4011      	ands	r1, r2
 80039a2:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
  }
  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
 80039a6:	8983      	ldrh	r3, [r0, #12]
 80039a8:	b9bb      	cbnz	r3, 80039da <CAN_FilterInit+0x9e>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 80039aa:	4b20      	ldr	r3, [pc, #128]	; (8003a2c <CAN_FilterInit+0xf0>)
 80039ac:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 80039b0:	400a      	ands	r2, r1
 80039b2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 80039b6:	7b83      	ldrb	r3, [r0, #14]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d105      	bne.n	80039c8 <CAN_FilterInit+0x8c>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 80039bc:	4b1b      	ldr	r3, [pc, #108]	; (8003a2c <CAN_FilterInit+0xf0>)
 80039be:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80039c2:	4314      	orrs	r4, r2
 80039c4:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
  }
  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 80039c8:	4b18      	ldr	r3, [pc, #96]	; (8003a2c <CAN_FilterInit+0xf0>)
}
 80039ca:	bc70      	pop	{r4, r5, r6}
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
  {
    CAN1->FA1R |= filter_number_bit_pos;
  }
  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 80039cc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80039d0:	f022 0201 	bic.w	r2, r2, #1
 80039d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80039d8:	4770      	bx	lr
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
  }
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO1)
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d1eb      	bne.n	80039b6 <CAN_FilterInit+0x7a>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 80039de:	4b13      	ldr	r3, [pc, #76]	; (8003a2c <CAN_FilterInit+0xf0>)
 80039e0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80039e4:	4322      	orrs	r2, r4
 80039e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80039ea:	e7e4      	b.n	80039b6 <CAN_FilterInit+0x7a>
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 80039ec:	4b0f      	ldr	r3, [pc, #60]	; (8003a2c <CAN_FilterInit+0xf0>)
 80039ee:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 80039f2:	4321      	orrs	r1, r4
 80039f4:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
 80039f8:	e7d5      	b.n	80039a6 <CAN_FilterInit+0x6a>
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 80039fa:	4b0c      	ldr	r3, [pc, #48]	; (8003a2c <CAN_FilterInit+0xf0>)
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 80039fc:	8886      	ldrh	r6, [r0, #4]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 80039fe:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8003a02:	88c5      	ldrh	r5, [r0, #6]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8003a04:	4321      	orrs	r1, r4
 8003a06:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003a0a:	7801      	ldrb	r1, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8003a0c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003a10:	3148      	adds	r1, #72	; 0x48
 8003a12:	f843 5031 	str.w	r5, [r3, r1, lsl #3]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003a16:	7806      	ldrb	r6, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003a18:	8905      	ldrh	r5, [r0, #8]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8003a1a:	8941      	ldrh	r1, [r0, #10]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003a1c:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8003a20:	00f6      	lsls	r6, r6, #3
 8003a22:	4433      	add	r3, r6
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003a24:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003a28:	6059      	str	r1, [r3, #4]
 8003a2a:	e7b4      	b.n	8003996 <CAN_FilterInit+0x5a>
 8003a2c:	40006400 	.word	0x40006400

08003a30 <CAN_StructInit>:
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8003a30:	2300      	movs	r3, #0
  * @param CAN_InitStruct: pointer to a CAN_InitTypeDef structure which
  *   will be initialized.
  * @retval : None.
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
 8003a32:	b410      	push	{r4}
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8003a34:	2102      	movs	r1, #2
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8003a36:	2403      	movs	r4, #3
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8003a38:	2201      	movs	r2, #1
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8003a3a:	7204      	strb	r4, [r0, #8]
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8003a3c:	7241      	strb	r1, [r0, #9]
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8003a3e:	8142      	strh	r2, [r0, #10]
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8003a40:	7003      	strb	r3, [r0, #0]
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 8003a42:	7043      	strb	r3, [r0, #1]
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8003a44:	7083      	strb	r3, [r0, #2]
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 8003a46:	70c3      	strb	r3, [r0, #3]
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 8003a48:	7103      	strb	r3, [r0, #4]
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 8003a4a:	7143      	strb	r3, [r0, #5]
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8003a4c:	7183      	strb	r3, [r0, #6]
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 8003a4e:	71c3      	strb	r3, [r0, #7]
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
}
 8003a50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop

08003a58 <CAN_ITConfig>:
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CANx->IER |= CAN_IT;
 8003a58:	6943      	ldr	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
 8003a5a:	b91a      	cbnz	r2, 8003a64 <CAN_ITConfig+0xc>
    CANx->IER |= CAN_IT;
  }
  else
  {
    /* Disable the selected CAN interrupt */
    CANx->IER &= ~CAN_IT;
 8003a5c:	ea23 0101 	bic.w	r1, r3, r1
 8003a60:	6141      	str	r1, [r0, #20]
 8003a62:	4770      	bx	lr
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CANx->IER |= CAN_IT;
 8003a64:	4319      	orrs	r1, r3
 8003a66:	6141      	str	r1, [r0, #20]
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop

08003a6c <CAN_Transmit>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003a6c:	6883      	ldr	r3, [r0, #8]
  *   DLC and CAN datas.
  * @retval : The number of the mailbox that is used for transmission
  *   or CAN_NO_MB if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8003a6e:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003a70:	015c      	lsls	r4, r3, #5
  *   DLC and CAN datas.
  * @retval : The number of the mailbox that is used for transmission
  *   or CAN_NO_MB if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8003a72:	4602      	mov	r2, r0
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003a74:	d405      	bmi.n	8003a82 <CAN_Transmit+0x16>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
 8003a76:	6883      	ldr	r3, [r0, #8]
 8003a78:	0118      	lsls	r0, r3, #4
 8003a7a:	d555      	bpl.n	8003b28 <CAN_Transmit+0xbc>
 8003a7c:	2301      	movs	r3, #1
  {
    transmit_mailbox = 1;
 8003a7e:	4618      	mov	r0, r3
 8003a80:	e001      	b.n	8003a86 <CAN_Transmit+0x1a>
 8003a82:	2300      	movs	r3, #0
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
  {
    transmit_mailbox = 0;
 8003a84:	4618      	mov	r0, r3
 8003a86:	011c      	lsls	r4, r3, #4
 8003a88:	1913      	adds	r3, r2, r4
    transmit_mailbox = CAN_NO_MB;
  }
  if (transmit_mailbox != CAN_NO_MB)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8003a8a:	f8d3 5180 	ldr.w	r5, [r3, #384]	; 0x180
 8003a8e:	f005 0501 	and.w	r5, r5, #1
 8003a92:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
    if (TxMessage->IDE == CAN_ID_STD)
 8003a96:	7a0d      	ldrb	r5, [r1, #8]
 8003a98:	2d00      	cmp	r5, #0
 8003a9a:	d03b      	beq.n	8003b14 <CAN_Transmit+0xa8>
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
 8003a9c:	684f      	ldr	r7, [r1, #4]
 8003a9e:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 8003aa2:	ea45 05c7 	orr.w	r5, r5, r7, lsl #3
 8003aa6:	7a4f      	ldrb	r7, [r1, #9]
 8003aa8:	4335      	orrs	r5, r6
 8003aaa:	433d      	orrs	r5, r7
 8003aac:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8003ab0:	7a8d      	ldrb	r5, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003ab2:	4422      	add	r2, r4
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8003ab4:	f005 040f 	and.w	r4, r5, #15
 8003ab8:	728c      	strb	r4, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8003aba:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003abe:	f502 74c4 	add.w	r4, r2, #392	; 0x188
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8003ac2:	f025 050f 	bic.w	r5, r5, #15
 8003ac6:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8003aca:	7a8e      	ldrb	r6, [r1, #10]
 8003acc:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
 8003ad0:	4335      	orrs	r5, r6
 8003ad2:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003ad6:	7b4d      	ldrb	r5, [r1, #13]
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003ad8:	7b8e      	ldrb	r6, [r1, #14]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 8003ada:	7acf      	ldrb	r7, [r1, #11]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003adc:	042d      	lsls	r5, r5, #16
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003ade:	ea45 6506 	orr.w	r5, r5, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8003ae2:	7b0e      	ldrb	r6, [r1, #12]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003ae4:	433d      	orrs	r5, r7
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8003ae6:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003aea:	f8c2 5188 	str.w	r5, [r2, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003aee:	7c4a      	ldrb	r2, [r1, #17]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003af0:	7c8e      	ldrb	r6, [r1, #18]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 8003af2:	7bcd      	ldrb	r5, [r1, #15]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003af4:	0412      	lsls	r2, r2, #16
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8003af6:	7c09      	ldrb	r1, [r1, #16]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003af8:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003afc:	432a      	orrs	r2, r5
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8003afe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003b02:	6062      	str	r2, [r4, #4]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8003b04:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 8003b08:	bcf0      	pop	{r4, r5, r6, r7}
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8003b0a:	f042 0201 	orr.w	r2, r2, #1
 8003b0e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 8003b12:	4770      	bx	lr
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
    if (TxMessage->IDE == CAN_ID_STD)
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
 8003b14:	680d      	ldr	r5, [r1, #0]
 8003b16:	7a4f      	ldrb	r7, [r1, #9]
 8003b18:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 8003b1c:	ea47 5545 	orr.w	r5, r7, r5, lsl #21
 8003b20:	4335      	orrs	r5, r6
 8003b22:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
 8003b26:	e7c3      	b.n	8003ab0 <CAN_Transmit+0x44>
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&TSR_TME2) == TSR_TME2)
 8003b28:	6893      	ldr	r3, [r2, #8]
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	d502      	bpl.n	8003b34 <CAN_Transmit+0xc8>
 8003b2e:	2302      	movs	r3, #2
  {
    transmit_mailbox = 2;
 8003b30:	4618      	mov	r0, r3
 8003b32:	e7a8      	b.n	8003a86 <CAN_Transmit+0x1a>
  }
  else
  {
    transmit_mailbox = CAN_NO_MB;
 8003b34:	2004      	movs	r0, #4
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
  }
  return transmit_mailbox;
}
 8003b36:	bcf0      	pop	{r4, r5, r6, r7}
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop

08003b3c <CAN_TransmitStatus>:
  /* RQCP, TXOK and TME bits */
  uint8_t state = 0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
 8003b3c:	2901      	cmp	r1, #1
 8003b3e:	d025      	beq.n	8003b8c <CAN_TransmitStatus+0x50>
 8003b40:	d315      	bcc.n	8003b6e <CAN_TransmitStatus+0x32>
 8003b42:	2902      	cmp	r1, #2
 8003b44:	d003      	beq.n	8003b4e <CAN_TransmitStatus+0x12>
 8003b46:	4a19      	ldr	r2, [pc, #100]	; (8003bac <CAN_TransmitStatus+0x70>)
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
      break;
    default:
      state = CANTXFAILED;
 8003b48:	2300      	movs	r3, #0
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8003b4a:	5cd0      	ldrb	r0, [r2, r3]
 8003b4c:	4770      	bx	lr
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003b4e:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 8003b50:	6883      	ldr	r3, [r0, #8]
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003b52:	f401 3180 	and.w	r1, r1, #65536	; 0x10000
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
 8003b56:	6882      	ldr	r2, [r0, #8]
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003b58:	0b89      	lsrs	r1, r1, #14
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5e:	ea41 4313 	orr.w	r3, r1, r3, lsr #16
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
 8003b62:	f3c2 7200 	ubfx	r2, r2, #28, #1
 8003b66:	4313      	orrs	r3, r2
 8003b68:	4a10      	ldr	r2, [pc, #64]	; (8003bac <CAN_TransmitStatus+0x70>)
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8003b6a:	5cd0      	ldrb	r0, [r2, r3]
 8003b6c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
 8003b6e:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 8003b70:	6883      	ldr	r3, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 8003b72:	6882      	ldr	r2, [r0, #8]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
 8003b74:	f001 0101 	and.w	r1, r1, #1
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 8003b80:	f3c2 6280 	ubfx	r2, r2, #26, #1
 8003b84:	4313      	orrs	r3, r2
 8003b86:	4a09      	ldr	r2, [pc, #36]	; (8003bac <CAN_TransmitStatus+0x70>)
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8003b88:	5cd0      	ldrb	r0, [r2, r3]
 8003b8a:	4770      	bx	lr
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 8003b8c:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
 8003b8e:	6883      	ldr	r3, [r0, #8]
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 8003b90:	f401 7180 	and.w	r1, r1, #256	; 0x100
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
 8003b94:	6882      	ldr	r2, [r0, #8]
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 8003b96:	0989      	lsrs	r1, r1, #6
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
 8003b98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b9c:	ea41 2313 	orr.w	r3, r1, r3, lsr #8
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
 8003ba0:	f3c2 62c0 	ubfx	r2, r2, #27, #1
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	4a01      	ldr	r2, [pc, #4]	; (8003bac <CAN_TransmitStatus+0x70>)
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8003ba8:	5cd0      	ldrb	r0, [r2, r3]
 8003baa:	4770      	bx	lr
 8003bac:	08009f10 	.word	0x08009f10

08003bb0 <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8003bb0:	2901      	cmp	r1, #1
 8003bb2:	d00d      	beq.n	8003bd0 <CAN_CancelTransmit+0x20>
 8003bb4:	d307      	bcc.n	8003bc6 <CAN_CancelTransmit+0x16>
 8003bb6:	2902      	cmp	r1, #2
 8003bb8:	d104      	bne.n	8003bc4 <CAN_CancelTransmit+0x14>
  {
    case (0): CANx->TSR |= TSR_ABRQ0;
      break;
    case (1): CANx->TSR |= TSR_ABRQ1;
      break;
    case (2): CANx->TSR |= TSR_ABRQ2;
 8003bba:	6883      	ldr	r3, [r0, #8]
 8003bbc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003bc0:	6083      	str	r3, [r0, #8]
 8003bc2:	4770      	bx	lr
 8003bc4:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
  {
    case (0): CANx->TSR |= TSR_ABRQ0;
 8003bc6:	6883      	ldr	r3, [r0, #8]
 8003bc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bcc:	6083      	str	r3, [r0, #8]
      break;
 8003bce:	4770      	bx	lr
    case (1): CANx->TSR |= TSR_ABRQ1;
 8003bd0:	6883      	ldr	r3, [r0, #8]
 8003bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bd6:	6083      	str	r3, [r0, #8]
      break;
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop

08003bdc <CAN_FIFORelease>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8003bdc:	2320      	movs	r3, #32
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8003bde:	b109      	cbz	r1, 8003be4 <CAN_FIFORelease+0x8>
    CANx->RF0R = RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R = RF1R_RFOM1;
 8003be0:	6103      	str	r3, [r0, #16]
 8003be2:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8003be4:	60c3      	str	r3, [r0, #12]
 8003be6:	4770      	bx	lr

08003be8 <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8003be8:	b131      	cbz	r1, 8003bf8 <CAN_MessagePending+0x10>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
  }
  else if (FIFONumber == CAN_FIFO1)
 8003bea:	2901      	cmp	r1, #1
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8003bec:	bf06      	itte	eq
 8003bee:	6900      	ldreq	r0, [r0, #16]
 8003bf0:	f000 0003 	andeq.w	r0, r0, #3
  }
  else
  {
    message_pending = 0;
 8003bf4:	2000      	movne	r0, #0
  }
  return message_pending;
}
 8003bf6:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8003bf8:	68c0      	ldr	r0, [r0, #12]
 8003bfa:	f000 0003 	and.w	r0, r0, #3
 8003bfe:	4770      	bx	lr

08003c00 <CAN_Receive>:
  * @param RxMessage: pointer to a structure receive message which 
  *   contains CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval : None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8003c00:	b470      	push	{r4, r5, r6}
 8003c02:	010c      	lsls	r4, r1, #4
 8003c04:	1903      	adds	r3, r0, r4
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8003c06:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 8003c0a:	f005 0504 	and.w	r5, r5, #4
 8003c0e:	b2ed      	uxtb	r5, r5
 8003c10:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_ID_STD)
 8003c12:	bbad      	cbnz	r5, 8003c80 <CAN_Receive+0x80>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8003c14:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 8003c18:	0d6d      	lsrs	r5, r5, #21
 8003c1a:	6015      	str	r5, [r2, #0]
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8003c1c:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8003c20:	4404      	add	r4, r0
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8003c22:	f005 0502 	and.w	r5, r5, #2
 8003c26:	7255      	strb	r5, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8003c28:	f8d3 61b4 	ldr.w	r6, [r3, #436]	; 0x1b4
 8003c2c:	f006 060f 	and.w	r6, r6, #15
 8003c30:	7296      	strb	r6, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8003c32:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 8003c36:	0a1b      	lsrs	r3, r3, #8
 8003c38:	74d3      	strb	r3, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8003c3a:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 8003c3e:	72d3      	strb	r3, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8003c40:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 8003c44:	0a1b      	lsrs	r3, r3, #8
 8003c46:	7313      	strb	r3, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8003c48:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 8003c4c:	0c1b      	lsrs	r3, r3, #16
 8003c4e:	7353      	strb	r3, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8003c50:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 8003c54:	0e1b      	lsrs	r3, r3, #24
 8003c56:	7393      	strb	r3, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8003c58:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8003c5c:	73d3      	strb	r3, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8003c5e:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8003c62:	0a1b      	lsrs	r3, r3, #8
 8003c64:	7413      	strb	r3, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8003c66:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8003c6a:	0c1b      	lsrs	r3, r3, #16
 8003c6c:	7453      	strb	r3, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8003c6e:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8003c72:	0e1b      	lsrs	r3, r3, #24
 8003c74:	7493      	strb	r3, [r2, #18]
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8003c76:	2320      	movs	r3, #32
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8003c78:	b139      	cbz	r1, 8003c8a <CAN_Receive+0x8a>
    CANx->RF0R = RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R = RF1R_RFOM1;
 8003c7a:	6103      	str	r3, [r0, #16]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
  /* Release the FIFO */
  CAN_FIFORelease(CANx, FIFONumber);
}
 8003c7c:	bc70      	pop	{r4, r5, r6}
 8003c7e:	4770      	bx	lr
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8003c80:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 8003c84:	08ed      	lsrs	r5, r5, #3
 8003c86:	6055      	str	r5, [r2, #4]
 8003c88:	e7c8      	b.n	8003c1c <CAN_Receive+0x1c>
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8003c8a:	60c3      	str	r3, [r0, #12]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
  /* Release the FIFO */
  CAN_FIFORelease(CANx, FIFONumber);
}
 8003c8c:	bc70      	pop	{r4, r5, r6}
 8003c8e:	4770      	bx	lr

08003c90 <CAN_DBGFreeze>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8003c90:	6803      	ldr	r3, [r0, #0]
void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState Newstate)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
 8003c92:	b919      	cbnz	r1, 8003c9c <CAN_DBGFreeze+0xc>
    CANx->MCR |= MCR_DBF;
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 8003c94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c98:	6003      	str	r3, [r0, #0]
 8003c9a:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8003c9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ca0:	6003      	str	r3, [r0, #0]
 8003ca2:	4770      	bx	lr

08003ca4 <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~MCR_INRQ)) | MCR_SLEEP);
 8003ca4:	6803      	ldr	r3, [r0, #0]
 8003ca6:	f023 0303 	bic.w	r3, r3, #3
 8003caa:	f043 0302 	orr.w	r3, r3, #2
 8003cae:	6003      	str	r3, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 8003cb0:	6840      	ldr	r0, [r0, #4]
 8003cb2:	f000 0003 	and.w	r0, r0, #3
    /* Sleep mode not entered */
    sleepstatus =  CANSLEEPOK;
  }
  /* At this step, sleep mode status */
   return (uint8_t)sleepstatus;
}
 8003cb6:	1e83      	subs	r3, r0, #2
 8003cb8:	4258      	negs	r0, r3
 8003cba:	4158      	adcs	r0, r3
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop

08003cc0 <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~MCR_SLEEP;
 8003cc0:	6803      	ldr	r3, [r0, #0]
 8003cc2:	f023 0302 	bic.w	r3, r3, #2
 8003cc6:	6003      	str	r3, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8003cc8:	6843      	ldr	r3, [r0, #4]
 8003cca:	0799      	lsls	r1, r3, #30
 8003ccc:	d507      	bpl.n	8003cde <CAN_WakeUp+0x1e>
 8003cce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cd2:	e001      	b.n	8003cd8 <CAN_WakeUp+0x18>
 8003cd4:	3b01      	subs	r3, #1
 8003cd6:	d002      	beq.n	8003cde <CAN_WakeUp+0x1e>
 8003cd8:	6842      	ldr	r2, [r0, #4]
 8003cda:	0792      	lsls	r2, r2, #30
 8003cdc:	d4fa      	bmi.n	8003cd4 <CAN_WakeUp+0x14>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 8003cde:	6840      	ldr	r0, [r0, #4]
 8003ce0:	f080 0002 	eor.w	r0, r0, #2
   /* Sleep mode exited */
    wakeupstatus = CANWAKEUPOK;
  }
  /* At this step, sleep mode status */
  return (uint8_t)wakeupstatus;
}
 8003ce4:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop

08003cec <CAN_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FLAG(CAN_FLAG));
  /* Check the status of the specified CAN flag */
  if ((CANx->ESR & CAN_FLAG) != (uint32_t)RESET)
 8003cec:	6983      	ldr	r3, [r0, #24]
 8003cee:	4219      	tst	r1, r3
    /* CAN_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 8003cf0:	bf0c      	ite	eq
 8003cf2:	2000      	moveq	r0, #0
 8003cf4:	2001      	movne	r0, #1
 8003cf6:	4770      	bx	lr

08003cf8 <CAN_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FLAG(CAN_FLAG));
  /* Clear the selected CAN flags */
  CANx->ESR &= ~CAN_FLAG;
 8003cf8:	6983      	ldr	r3, [r0, #24]
 8003cfa:	ea23 0101 	bic.w	r1, r3, r1
 8003cfe:	6181      	str	r1, [r0, #24]
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop

08003d04 <CAN_GetITStatus>:
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8003d04:	2920      	cmp	r1, #32
 8003d06:	d037      	beq.n	8003d78 <CAN_GetITStatus+0x74>
 8003d08:	d90e      	bls.n	8003d28 <CAN_GetITStatus+0x24>
 8003d0a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003d0e:	d01e      	beq.n	8003d4e <CAN_GetITStatus+0x4a>
 8003d10:	d925      	bls.n	8003d5e <CAN_GetITStatus+0x5a>
 8003d12:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003d16:	d01e      	beq.n	8003d56 <CAN_GetITStatus+0x52>
 8003d18:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8003d1c:	d034      	beq.n	8003d88 <CAN_GetITStatus+0x84>
 8003d1e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8003d22:	d039      	beq.n	8003d98 <CAN_GetITStatus+0x94>
      break;
    case CAN_IT_WKU:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_WKUI);
      break;
    default :
      pendingbitstatus = RESET;
 8003d24:	2000      	movs	r0, #0
      break;
  }
  /* Return the CAN_IT status */
  return  pendingbitstatus;
}
 8003d26:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8003d28:	2906      	cmp	r1, #6
 8003d2a:	d039      	beq.n	8003da0 <CAN_GetITStatus+0x9c>
 8003d2c:	d907      	bls.n	8003d3e <CAN_GetITStatus+0x3a>
 8003d2e:	2907      	cmp	r1, #7
 8003d30:	d01e      	beq.n	8003d70 <CAN_GetITStatus+0x6c>
 8003d32:	2908      	cmp	r1, #8
 8003d34:	d1f6      	bne.n	8003d24 <CAN_GetITStatus+0x20>
      break;
    case CAN_IT_FF0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FULL0);
      break;
    case CAN_IT_FOV0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FOVR0);
 8003d36:	68c0      	ldr	r0, [r0, #12]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d38:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8003d3c:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8003d3e:	2904      	cmp	r1, #4
 8003d40:	d026      	beq.n	8003d90 <CAN_GetITStatus+0x8c>
 8003d42:	2905      	cmp	r1, #5
 8003d44:	d1ee      	bne.n	8003d24 <CAN_GetITStatus+0x20>
  {
    case CAN_IT_RQCP0:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP0);
 8003d46:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d48:	f000 0001 	and.w	r0, r0, #1
 8003d4c:	4770      	bx	lr
      break;
    case CAN_IT_EWG:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EWGF);
      break;
    case CAN_IT_EPV:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EPVF);
 8003d4e:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d50:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8003d54:	4770      	bx	lr
      break;
    case CAN_IT_SLK:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_SLAKI);
      break;
    case CAN_IT_WKU:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_WKUI);
 8003d56:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d58:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8003d5c:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8003d5e:	2940      	cmp	r1, #64	; 0x40
 8003d60:	d00e      	beq.n	8003d80 <CAN_GetITStatus+0x7c>
 8003d62:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003d66:	d1dd      	bne.n	8003d24 <CAN_GetITStatus+0x20>
      break;
    case CAN_IT_FOV1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FOVR1);
      break;
    case CAN_IT_EWG:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EWGF);
 8003d68:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d6a:	f000 0001 	and.w	r0, r0, #1
 8003d6e:	4770      	bx	lr
      break;
    case CAN_IT_RQCP1:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP1);
      break;
    case CAN_IT_RQCP2:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP2);
 8003d70:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d72:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003d76:	4770      	bx	lr
      break;
    case CAN_IT_FOV0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FOVR0);
      break;
    case CAN_IT_FF1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FULL1);
 8003d78:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d7a:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8003d7e:	4770      	bx	lr
      break;
    case CAN_IT_FF1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FULL1);
      break;
    case CAN_IT_FOV1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FOVR1);
 8003d80:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d82:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8003d86:	4770      	bx	lr
      break;
    case CAN_IT_BOF:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_BOFF);
      break;
    case CAN_IT_SLK:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_SLAKI);
 8003d88:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d8a:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8003d8e:	4770      	bx	lr
      break;
    case CAN_IT_RQCP2:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP2);
      break;
    case CAN_IT_FF0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FULL0);
 8003d90:	68c0      	ldr	r0, [r0, #12]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d92:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8003d96:	4770      	bx	lr
      break;
    case CAN_IT_EPV:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EPVF);
      break;
    case CAN_IT_BOF:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_BOFF);
 8003d98:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003d9a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8003d9e:	4770      	bx	lr
  {
    case CAN_IT_RQCP0:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP0);
      break;
    case CAN_IT_RQCP1:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP1);
 8003da0:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8003da2:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8003da6:	4770      	bx	lr

08003da8 <CAN_ClearITPendingBit>:
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8003da8:	2920      	cmp	r1, #32
 8003daa:	d035      	beq.n	8003e18 <CAN_ClearITPendingBit+0x70>
 8003dac:	d90d      	bls.n	8003dca <CAN_ClearITPendingBit+0x22>
 8003dae:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003db2:	d01b      	beq.n	8003dec <CAN_ClearITPendingBit+0x44>
 8003db4:	d922      	bls.n	8003dfc <CAN_ClearITPendingBit+0x54>
 8003db6:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003dba:	d01c      	beq.n	8003df6 <CAN_ClearITPendingBit+0x4e>
 8003dbc:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8003dc0:	d03c      	beq.n	8003e3c <CAN_ClearITPendingBit+0x94>
 8003dc2:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8003dc6:	d034      	beq.n	8003e32 <CAN_ClearITPendingBit+0x8a>
 8003dc8:	4770      	bx	lr
 8003dca:	2906      	cmp	r1, #6
 8003dcc:	d02d      	beq.n	8003e2a <CAN_ClearITPendingBit+0x82>
 8003dce:	d906      	bls.n	8003dde <CAN_ClearITPendingBit+0x36>
 8003dd0:	2907      	cmp	r1, #7
 8003dd2:	d01d      	beq.n	8003e10 <CAN_ClearITPendingBit+0x68>
 8003dd4:	2908      	cmp	r1, #8
 8003dd6:	d136      	bne.n	8003e46 <CAN_ClearITPendingBit+0x9e>
      break;
    case CAN_IT_FF0:
      CANx->RF0R = RF0R_FULL0; /* rc_w1*/
      break;
    case CAN_IT_FOV0:
      CANx->RF0R = RF0R_FOVR0; /* rc_w1*/
 8003dd8:	2310      	movs	r3, #16
 8003dda:	60c3      	str	r3, [r0, #12]
      break;
 8003ddc:	4770      	bx	lr
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8003dde:	2904      	cmp	r1, #4
 8003de0:	d020      	beq.n	8003e24 <CAN_ClearITPendingBit+0x7c>
 8003de2:	2905      	cmp	r1, #5
 8003de4:	d12d      	bne.n	8003e42 <CAN_ClearITPendingBit+0x9a>
  {
    case CAN_IT_RQCP0:
      CANx->TSR = TSR_RQCP0; /* rc_w1*/
 8003de6:	2301      	movs	r3, #1
 8003de8:	6083      	str	r3, [r0, #8]
      break;
 8003dea:	4770      	bx	lr
      break;
    case CAN_IT_EWG:
      CANx->ESR &= ~ ESR_EWGF; /* rw */
      break;
    case CAN_IT_EPV:
      CANx->ESR &= ~ ESR_EPVF; /* rw */
 8003dec:	6983      	ldr	r3, [r0, #24]
 8003dee:	f023 0302 	bic.w	r3, r3, #2
 8003df2:	6183      	str	r3, [r0, #24]
      break;
 8003df4:	4770      	bx	lr
    case CAN_IT_BOF:
      CANx->ESR &= ~ ESR_BOFF; /* rw */
      break;
    case CAN_IT_WKU:
      CANx->MSR = MSR_WKUI;  /* rc_w1*/
 8003df6:	2308      	movs	r3, #8
 8003df8:	6043      	str	r3, [r0, #4]
      break;
 8003dfa:	4770      	bx	lr
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8003dfc:	2940      	cmp	r1, #64	; 0x40
 8003dfe:	d00e      	beq.n	8003e1e <CAN_ClearITPendingBit+0x76>
 8003e00:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003e04:	d11e      	bne.n	8003e44 <CAN_ClearITPendingBit+0x9c>
      break;
    case CAN_IT_FOV1:
      CANx->RF1R = RF1R_FOVR1; /* rc_w1*/
      break;
    case CAN_IT_EWG:
      CANx->ESR &= ~ ESR_EWGF; /* rw */
 8003e06:	6983      	ldr	r3, [r0, #24]
 8003e08:	f023 0301 	bic.w	r3, r3, #1
 8003e0c:	6183      	str	r3, [r0, #24]
      break;
 8003e0e:	4770      	bx	lr
      break;
    case CAN_IT_RQCP1:
      CANx->TSR = TSR_RQCP1; /* rc_w1*/
      break;
    case CAN_IT_RQCP2:
      CANx->TSR = TSR_RQCP2; /* rc_w1*/
 8003e10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e14:	6083      	str	r3, [r0, #8]
      break;
 8003e16:	4770      	bx	lr
      break;
    case CAN_IT_FOV0:
      CANx->RF0R = RF0R_FOVR0; /* rc_w1*/
      break;
    case CAN_IT_FF1:
      CANx->RF1R = RF1R_FULL1; /* rc_w1*/
 8003e18:	2308      	movs	r3, #8
 8003e1a:	6103      	str	r3, [r0, #16]
      break;
 8003e1c:	4770      	bx	lr
    case CAN_IT_FOV1:
      CANx->RF1R = RF1R_FOVR1; /* rc_w1*/
 8003e1e:	2310      	movs	r3, #16
 8003e20:	6103      	str	r3, [r0, #16]
      break;
 8003e22:	4770      	bx	lr
      break;
    case CAN_IT_RQCP2:
      CANx->TSR = TSR_RQCP2; /* rc_w1*/
      break;
    case CAN_IT_FF0:
      CANx->RF0R = RF0R_FULL0; /* rc_w1*/
 8003e24:	2308      	movs	r3, #8
 8003e26:	60c3      	str	r3, [r0, #12]
      break;
 8003e28:	4770      	bx	lr
  {
    case CAN_IT_RQCP0:
      CANx->TSR = TSR_RQCP0; /* rc_w1*/
      break;
    case CAN_IT_RQCP1:
      CANx->TSR = TSR_RQCP1; /* rc_w1*/
 8003e2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e2e:	6083      	str	r3, [r0, #8]
      break;
 8003e30:	4770      	bx	lr
      break;
    case CAN_IT_EPV:
      CANx->ESR &= ~ ESR_EPVF; /* rw */
      break;
    case CAN_IT_BOF:
      CANx->ESR &= ~ ESR_BOFF; /* rw */
 8003e32:	6983      	ldr	r3, [r0, #24]
 8003e34:	f023 0304 	bic.w	r3, r3, #4
 8003e38:	6183      	str	r3, [r0, #24]
      break;
 8003e3a:	4770      	bx	lr
    case CAN_IT_WKU:
      CANx->MSR = MSR_WKUI;  /* rc_w1*/
      break;
    case CAN_IT_SLK:
      CANx->MSR = MSR_SLAKI;  /* rc_w1*/
 8003e3c:	2310      	movs	r3, #16
 8003e3e:	6043      	str	r3, [r0, #4]
      break;
 8003e40:	e7c2      	b.n	8003dc8 <CAN_ClearITPendingBit+0x20>
 8003e42:	4770      	bx	lr
 8003e44:	4770      	bx	lr
 8003e46:	4770      	bx	lr

08003e48 <CRC_ResetDR>:
  * @retval : None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CR_RESET_Set;
 8003e48:	4b01      	ldr	r3, [pc, #4]	; (8003e50 <CRC_ResetDR+0x8>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	609a      	str	r2, [r3, #8]
 8003e4e:	4770      	bx	lr
 8003e50:	40023000 	.word	0x40023000

08003e54 <CRC_CalcCRC>:
  * @param Data: data word(32-bit) to compute its CRC
  * @retval : 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 8003e54:	4b01      	ldr	r3, [pc, #4]	; (8003e5c <CRC_CalcCRC+0x8>)
 8003e56:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 8003e58:	6818      	ldr	r0, [r3, #0]
}
 8003e5a:	4770      	bx	lr
 8003e5c:	40023000 	.word	0x40023000

08003e60 <CRC_CalcBlockCRC>:
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8003e60:	b139      	cbz	r1, 8003e72 <CRC_CalcBlockCRC+0x12>
  {
    CRC->DR = pBuffer[index];
 8003e62:	4a05      	ldr	r2, [pc, #20]	; (8003e78 <CRC_CalcBlockCRC+0x18>)
 8003e64:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8003e68:	f850 3b04 	ldr.w	r3, [r0], #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8003e6c:	4288      	cmp	r0, r1
  {
    CRC->DR = pBuffer[index];
 8003e6e:	6013      	str	r3, [r2, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8003e70:	d1fa      	bne.n	8003e68 <CRC_CalcBlockCRC+0x8>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 8003e72:	4b01      	ldr	r3, [pc, #4]	; (8003e78 <CRC_CalcBlockCRC+0x18>)
 8003e74:	6818      	ldr	r0, [r3, #0]
 8003e76:	4770      	bx	lr
 8003e78:	40023000 	.word	0x40023000

08003e7c <CRC_GetCRC>:
  * @param  None
  * @retval : 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 8003e7c:	4b01      	ldr	r3, [pc, #4]	; (8003e84 <CRC_GetCRC+0x8>)
 8003e7e:	6818      	ldr	r0, [r3, #0]
}
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	40023000 	.word	0x40023000

08003e88 <CRC_SetIDRegister>:
  * @param IDValue: 8-bit value to be stored in the ID register 					
  * @retval : None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 8003e88:	4b01      	ldr	r3, [pc, #4]	; (8003e90 <CRC_SetIDRegister+0x8>)
 8003e8a:	7118      	strb	r0, [r3, #4]
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	40023000 	.word	0x40023000

08003e94 <CRC_GetIDRegister>:
  * @param  None
  * @retval : 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 8003e94:	4b01      	ldr	r3, [pc, #4]	; (8003e9c <CRC_GetIDRegister+0x8>)
 8003e96:	7918      	ldrb	r0, [r3, #4]
}
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40023000 	.word	0x40023000

08003ea0 <DAC_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void DAC_DeInit(void)
{
 8003ea0:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8003ea2:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003ea6:	2101      	movs	r1, #1
 8003ea8:	f001 fc38 	bl	800571c <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
}
 8003eac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8003eb0:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	f001 bc31 	b.w	800571c <RCC_APB1PeriphResetCmd>
 8003eba:	bf00      	nop

08003ebc <DAC_Init>:
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8003ebc:	684a      	ldr	r2, [r1, #4]
 8003ebe:	680b      	ldr	r3, [r1, #0]
  *   contains the configuration information for the specified
  *   DAC channel.
  * @retval : None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8003ec0:	b430      	push	{r4, r5}
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8003ec2:	688c      	ldr	r4, [r1, #8]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	68c9      	ldr	r1, [r1, #12]
 8003ec8:	4323      	orrs	r3, r4
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 8003eca:	f640 75fe 	movw	r5, #4094	; 0xffe
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8003ece:	4319      	orrs	r1, r3
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 8003ed0:	4085      	lsls	r5, r0
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8003ed2:	fa01 f000 	lsl.w	r0, r1, r0
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8003ed6:	4b04      	ldr	r3, [pc, #16]	; (8003ee8 <DAC_Init+0x2c>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 8003eda:	ea22 0105 	bic.w	r1, r2, r5
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8003ede:	4308      	orrs	r0, r1
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8003ee0:	6018      	str	r0, [r3, #0]
}
 8003ee2:	bc30      	pop	{r4, r5}
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	40007400 	.word	0x40007400

08003eec <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 8003eec:	2300      	movs	r3, #0
 8003eee:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8003ef0:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8003ef2:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8003ef4:	60c3      	str	r3, [r0, #12]
 8003ef6:	4770      	bx	lr

08003ef8 <DAC_Cmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	fa03 f000 	lsl.w	r0, r3, r0
 8003efe:	4b05      	ldr	r3, [pc, #20]	; (8003f14 <DAC_Cmd+0x1c>)
 8003f00:	681a      	ldr	r2, [r3, #0]
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003f02:	b919      	cbnz	r1, 8003f0c <DAC_Cmd+0x14>
    DAC->CR |= CR_EN_Set << DAC_Channel;
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(CR_EN_Set << DAC_Channel);
 8003f04:	ea22 0000 	bic.w	r0, r2, r0
 8003f08:	6018      	str	r0, [r3, #0]
 8003f0a:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
 8003f0c:	4310      	orrs	r0, r2
 8003f0e:	6018      	str	r0, [r3, #0]
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	40007400 	.word	0x40007400

08003f18 <DAC_DMACmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
 8003f18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f1c:	fa03 f000 	lsl.w	r0, r3, r0
 8003f20:	4b04      	ldr	r3, [pc, #16]	; (8003f34 <DAC_DMACmd+0x1c>)
 8003f22:	681a      	ldr	r2, [r3, #0]
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003f24:	b919      	cbnz	r1, 8003f2e <DAC_DMACmd+0x16>
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(CR_DMAEN_Set << DAC_Channel);
 8003f26:	ea22 0000 	bic.w	r0, r2, r0
 8003f2a:	6018      	str	r0, [r3, #0]
 8003f2c:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
 8003f2e:	4310      	orrs	r0, r2
 8003f30:	6018      	str	r0, [r3, #0]
 8003f32:	4770      	bx	lr
 8003f34:	40007400 	.word	0x40007400

08003f38 <DAC_SoftwareTriggerCmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
 8003f38:	2301      	movs	r3, #1
 8003f3a:	0900      	lsrs	r0, r0, #4
 8003f3c:	fa03 f000 	lsl.w	r0, r3, r0
 8003f40:	4b04      	ldr	r3, [pc, #16]	; (8003f54 <DAC_SoftwareTriggerCmd+0x1c>)
 8003f42:	685a      	ldr	r2, [r3, #4]
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003f44:	b919      	cbnz	r1, 8003f4e <DAC_SoftwareTriggerCmd+0x16>
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~(SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4));
 8003f46:	ea22 0000 	bic.w	r0, r2, r0
 8003f4a:	6058      	str	r0, [r3, #4]
 8003f4c:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
 8003f4e:	4310      	orrs	r0, r2
 8003f50:	6058      	str	r0, [r3, #4]
 8003f52:	4770      	bx	lr
 8003f54:	40007400 	.word	0x40007400

08003f58 <DAC_DualSoftwareTriggerCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
 8003f58:	4b05      	ldr	r3, [pc, #20]	; (8003f70 <DAC_DualSoftwareTriggerCmd+0x18>)
 8003f5a:	685a      	ldr	r2, [r3, #4]
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003f5c:	b918      	cbnz	r0, 8003f66 <DAC_DualSoftwareTriggerCmd+0xe>
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_Reset;
 8003f5e:	f022 0203 	bic.w	r2, r2, #3
 8003f62:	605a      	str	r2, [r3, #4]
 8003f64:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
 8003f66:	f042 0203 	orr.w	r2, r2, #3
 8003f6a:	605a      	str	r2, [r3, #4]
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	40007400 	.word	0x40007400

08003f74 <DAC_WaveGenerationCmd>:
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8003f74:	4081      	lsls	r1, r0
 8003f76:	4b05      	ldr	r3, [pc, #20]	; (8003f8c <DAC_WaveGenerationCmd+0x18>)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003f78:	b922      	cbnz	r2, 8003f84 <DAC_WaveGenerationCmd+0x10>
    DAC->CR |= DAC_Wave << DAC_Channel;
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	ea22 0101 	bic.w	r1, r2, r1
 8003f80:	6019      	str	r1, [r3, #0]
 8003f82:	4770      	bx	lr
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	4311      	orrs	r1, r2
 8003f88:	6019      	str	r1, [r3, #0]
 8003f8a:	4770      	bx	lr
 8003f8c:	40007400 	.word	0x40007400

08003f90 <DAC_SetChannel1Data>:
{
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  /* Set the DAC channel1 selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12R1_Offset + DAC_Align)) = (uint32_t)Data;
 8003f90:	4b01      	ldr	r3, [pc, #4]	; (8003f98 <DAC_SetChannel1Data+0x8>)
 8003f92:	50c1      	str	r1, [r0, r3]
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40007408 	.word	0x40007408

08003f9c <DAC_SetChannel2Data>:
{
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  /* Set the DAC channel2 selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12R2_Offset + DAC_Align)) = (uint32_t)Data;
 8003f9c:	4b01      	ldr	r3, [pc, #4]	; (8003fa4 <DAC_SetChannel2Data+0x8>)
 8003f9e:	50c1      	str	r1, [r0, r3]
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40007414 	.word	0x40007414

08003fa8 <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 8003fa8:	2808      	cmp	r0, #8
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
  }
  /* Set the dual DAC selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12RD_Offset + DAC_Align)) = data;
 8003faa:	4b04      	ldr	r3, [pc, #16]	; (8003fbc <DAC_SetDualChannelData+0x14>)
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 8003fac:	bf0c      	ite	eq
 8003fae:	ea42 2101 	orreq.w	r1, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 8003fb2:	ea42 4101 	orrne.w	r1, r2, r1, lsl #16
  }
  /* Set the dual DAC selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12RD_Offset + DAC_Align)) = data;
 8003fb6:	50c1      	str	r1, [r0, r3]
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	40007420 	.word	0x40007420

08003fc0 <DAC_GetDataOutputValue>:
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*)(DAC_BASE + DOR_Offset + ((uint32_t)DAC_Channel >> 2)));
 8003fc0:	4b02      	ldr	r3, [pc, #8]	; (8003fcc <DAC_GetDataOutputValue+0xc>)
 8003fc2:	0880      	lsrs	r0, r0, #2
 8003fc4:	58c0      	ldr	r0, [r0, r3]
}
 8003fc6:	b280      	uxth	r0, r0
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	4000742c 	.word	0x4000742c

08003fd0 <DBGMCU_GetREVID>:
  * @param  None
  * @retval : Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 8003fd0:	4b01      	ldr	r3, [pc, #4]	; (8003fd8 <DBGMCU_GetREVID+0x8>)
 8003fd2:	6818      	ldr	r0, [r3, #0]
}
 8003fd4:	0c00      	lsrs	r0, r0, #16
 8003fd6:	4770      	bx	lr
 8003fd8:	e0042000 	.word	0xe0042000

08003fdc <DBGMCU_GetDEVID>:
  * @param  None
  * @retval : Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_Mask);
 8003fdc:	4b02      	ldr	r3, [pc, #8]	; (8003fe8 <DBGMCU_GetDEVID+0xc>)
 8003fde:	6818      	ldr	r0, [r3, #0]
}
 8003fe0:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	e0042000 	.word	0xe0042000

08003fec <DBGMCU_Config>:
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8003fec:	4b04      	ldr	r3, [pc, #16]	; (8004000 <DBGMCU_Config+0x14>)
 8003fee:	685a      	ldr	r2, [r3, #4]
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003ff0:	b919      	cbnz	r1, 8003ffa <DBGMCU_Config+0xe>
  {
    DBGMCU->CR |= DBGMCU_Periph;
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8003ff2:	ea22 0000 	bic.w	r0, r2, r0
 8003ff6:	6058      	str	r0, [r3, #4]
 8003ff8:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8003ffa:	4310      	orrs	r0, r2
 8003ffc:	6058      	str	r0, [r3, #4]
 8003ffe:	4770      	bx	lr
 8004000:	e0042000 	.word	0xe0042000

08004004 <DMA_DeInit>:
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8004004:	6801      	ldr	r1, [r0, #0]
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 8004006:	4a3e      	ldr	r2, [pc, #248]	; (8004100 <DMA_DeInit+0xfc>)
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8004008:	2300      	movs	r3, #0
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 800400a:	f021 0101 	bic.w	r1, r1, #1
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 800400e:	4290      	cmp	r0, r2
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8004010:	6001      	str	r1, [r0, #0]
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8004012:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8004014:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8004016:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8004018:	60c3      	str	r3, [r0, #12]
  switch (*(uint32_t*)&DMAy_Channelx)
 800401a:	d04a      	beq.n	80040b2 <DMA_DeInit+0xae>
 800401c:	d90d      	bls.n	800403a <DMA_DeInit+0x36>
 800401e:	4b39      	ldr	r3, [pc, #228]	; (8004104 <DMA_DeInit+0x100>)
 8004020:	4298      	cmp	r0, r3
 8004022:	d026      	beq.n	8004072 <DMA_DeInit+0x6e>
 8004024:	d931      	bls.n	800408a <DMA_DeInit+0x86>
 8004026:	4b38      	ldr	r3, [pc, #224]	; (8004108 <DMA_DeInit+0x104>)
 8004028:	4298      	cmp	r0, r3
 800402a:	d028      	beq.n	800407e <DMA_DeInit+0x7a>
 800402c:	3314      	adds	r3, #20
 800402e:	4298      	cmp	r0, r3
 8004030:	d05d      	beq.n	80040ee <DMA_DeInit+0xea>
 8004032:	3b28      	subs	r3, #40	; 0x28
 8004034:	4298      	cmp	r0, r3
 8004036:	d054      	beq.n	80040e2 <DMA_DeInit+0xde>
 8004038:	4770      	bx	lr
 800403a:	4b34      	ldr	r3, [pc, #208]	; (800410c <DMA_DeInit+0x108>)
 800403c:	4298      	cmp	r0, r3
 800403e:	d04a      	beq.n	80040d6 <DMA_DeInit+0xd2>
 8004040:	d90b      	bls.n	800405a <DMA_DeInit+0x56>
 8004042:	4b33      	ldr	r3, [pc, #204]	; (8004110 <DMA_DeInit+0x10c>)
 8004044:	4298      	cmp	r0, r3
 8004046:	d02e      	beq.n	80040a6 <DMA_DeInit+0xa2>
 8004048:	3314      	adds	r3, #20
 800404a:	4298      	cmp	r0, r3
 800404c:	d157      	bne.n	80040fe <DMA_DeInit+0xfa>
      /* Reset interrupt pending bits for DMA1 Channel4 */
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
      break;
    case DMA1_Channel5_BASE:
      /* Reset interrupt pending bits for DMA1 Channel5 */
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 800404e:	4b31      	ldr	r3, [pc, #196]	; (8004114 <DMA_DeInit+0x110>)
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8004056:	605a      	str	r2, [r3, #4]
      break;
 8004058:	4770      	bx	lr
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 800405a:	3b28      	subs	r3, #40	; 0x28
 800405c:	4298      	cmp	r0, r3
 800405e:	d034      	beq.n	80040ca <DMA_DeInit+0xc6>
 8004060:	3314      	adds	r3, #20
 8004062:	4298      	cmp	r0, r3
 8004064:	d149      	bne.n	80040fa <DMA_DeInit+0xf6>
      /* Reset interrupt pending bits for DMA1 Channel1 */
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
      break;
    case DMA1_Channel2_BASE:
      /* Reset interrupt pending bits for DMA1 Channel2 */
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8004066:	4b2b      	ldr	r3, [pc, #172]	; (8004114 <DMA_DeInit+0x110>)
 8004068:	685a      	ldr	r2, [r3, #4]
 800406a:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 800406e:	605a      	str	r2, [r3, #4]
      break;
 8004070:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel1 */
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
      break;
    case DMA2_Channel2_BASE:
      /* Reset interrupt pending bits for DMA2 Channel2 */
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8004072:	4b29      	ldr	r3, [pc, #164]	; (8004118 <DMA_DeInit+0x114>)
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 800407a:	605a      	str	r2, [r3, #4]
      break;
 800407c:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel3 */
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
      break;
    case DMA2_Channel4_BASE:
      /* Reset interrupt pending bits for DMA2 Channel4 */
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 800407e:	4b26      	ldr	r3, [pc, #152]	; (8004118 <DMA_DeInit+0x114>)
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8004086:	605a      	str	r2, [r3, #4]
      break;
 8004088:	4770      	bx	lr
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 800408a:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 800408e:	4298      	cmp	r0, r3
 8004090:	d015      	beq.n	80040be <DMA_DeInit+0xba>
 8004092:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8004096:	4298      	cmp	r0, r3
 8004098:	d130      	bne.n	80040fc <DMA_DeInit+0xf8>
      /* Reset interrupt pending bits for DMA1 Channel7 */
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
      break;
    case DMA2_Channel1_BASE:
      /* Reset interrupt pending bits for DMA2 Channel1 */
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800409a:	4b1f      	ldr	r3, [pc, #124]	; (8004118 <DMA_DeInit+0x114>)
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	f042 020f 	orr.w	r2, r2, #15
 80040a2:	605a      	str	r2, [r3, #4]
      break;
 80040a4:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
      break;
    case DMA1_Channel4_BASE:
      /* Reset interrupt pending bits for DMA1 Channel4 */
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 80040a6:	4b1b      	ldr	r3, [pc, #108]	; (8004114 <DMA_DeInit+0x110>)
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 80040ae:	605a      	str	r2, [r3, #4]
      break;
 80040b0:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel5 */
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
      break;
    case DMA1_Channel6_BASE:
      /* Reset interrupt pending bits for DMA1 Channel6 */
      DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 80040b2:	4b18      	ldr	r3, [pc, #96]	; (8004114 <DMA_DeInit+0x110>)
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80040ba:	605a      	str	r2, [r3, #4]
      break;
 80040bc:	4770      	bx	lr
    case DMA1_Channel7_BASE:
      /* Reset interrupt pending bits for DMA1 Channel7 */
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 80040be:	4b15      	ldr	r3, [pc, #84]	; (8004114 <DMA_DeInit+0x110>)
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 80040c6:	605a      	str	r2, [r3, #4]
      break;
 80040c8:	4770      	bx	lr
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
  {
    case DMA1_Channel1_BASE:
      /* Reset interrupt pending bits for DMA1 Channel1 */
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 80040ca:	4b12      	ldr	r3, [pc, #72]	; (8004114 <DMA_DeInit+0x110>)
 80040cc:	685a      	ldr	r2, [r3, #4]
 80040ce:	f042 020f 	orr.w	r2, r2, #15
 80040d2:	605a      	str	r2, [r3, #4]
      break;
 80040d4:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel2 */
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
      break;
    case DMA1_Channel3_BASE:
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 80040d6:	4b0f      	ldr	r3, [pc, #60]	; (8004114 <DMA_DeInit+0x110>)
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 80040de:	605a      	str	r2, [r3, #4]
      break;
 80040e0:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel2 */
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
      break;
    case DMA2_Channel3_BASE:
      /* Reset interrupt pending bits for DMA2 Channel3 */
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 80040e2:	4b0d      	ldr	r3, [pc, #52]	; (8004118 <DMA_DeInit+0x114>)
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 80040ea:	605a      	str	r2, [r3, #4]
      break;
 80040ec:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel4 */
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
      break;
    case DMA2_Channel5_BASE:
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80040ee:	4b0a      	ldr	r3, [pc, #40]	; (8004118 <DMA_DeInit+0x114>)
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 80040f6:	605a      	str	r2, [r3, #4]
      break;
 80040f8:	e79e      	b.n	8004038 <DMA_DeInit+0x34>
 80040fa:	4770      	bx	lr
 80040fc:	4770      	bx	lr
 80040fe:	4770      	bx	lr
 8004100:	4002006c 	.word	0x4002006c
 8004104:	4002041c 	.word	0x4002041c
 8004108:	40020444 	.word	0x40020444
 800410c:	40020030 	.word	0x40020030
 8004110:	40020044 	.word	0x40020044
 8004114:	40020000 	.word	0x40020000
 8004118:	40020400 	.word	0x40020400

0800411c <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800411c:	688a      	ldr	r2, [r1, #8]
  *   contains the configuration information for the specified
  *   DMA Channel.
  * @retval : None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 800411e:	b4f0      	push	{r4, r5, r6, r7}
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8004120:	6a0c      	ldr	r4, [r1, #32]
 8004122:	690b      	ldr	r3, [r1, #16]
 8004124:	4314      	orrs	r4, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004126:	694a      	ldr	r2, [r1, #20]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8004128:	431c      	orrs	r4, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800412a:	698b      	ldr	r3, [r1, #24]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800412c:	69ce      	ldr	r6, [r1, #28]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800412e:	4322      	orrs	r2, r4
  assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8004130:	6807      	ldr	r7, [r0, #0]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004132:	6a4d      	ldr	r5, [r1, #36]	; 0x24
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004134:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8004136:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004138:	431e      	orrs	r6, r3
 800413a:	4335      	orrs	r5, r6
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 800413c:	f427 43ff 	bic.w	r3, r7, #32640	; 0x7f80
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8004140:	68ce      	ldr	r6, [r1, #12]
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8004142:	680f      	ldr	r7, [r1, #0]
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8004144:	684a      	ldr	r2, [r1, #4]
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8004146:	432c      	orrs	r4, r5
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8004148:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800414c:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 800414e:	6003      	str	r3, [r0, #0]
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8004150:	6046      	str	r6, [r0, #4]
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8004152:	6087      	str	r7, [r0, #8]
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8004154:	60c2      	str	r2, [r0, #12]
}
 8004156:	bcf0      	pop	{r4, r5, r6, r7}
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop

0800415c <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800415c:	2300      	movs	r3, #0
 800415e:	6003      	str	r3, [r0, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8004160:	6043      	str	r3, [r0, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8004162:	6083      	str	r3, [r0, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8004164:	60c3      	str	r3, [r0, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8004166:	6103      	str	r3, [r0, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8004168:	6143      	str	r3, [r0, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800416a:	6183      	str	r3, [r0, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800416c:	61c3      	str	r3, [r0, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800416e:	6203      	str	r3, [r0, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8004170:	6243      	str	r3, [r0, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8004172:	6283      	str	r3, [r0, #40]	; 0x28
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop

08004178 <DMA_Cmd>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8004178:	6803      	ldr	r3, [r0, #0]
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800417a:	b919      	cbnz	r1, 8004184 <DMA_Cmd+0xc>
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 800417c:	f023 0301 	bic.w	r3, r3, #1
 8004180:	6003      	str	r3, [r0, #0]
 8004182:	4770      	bx	lr
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8004184:	f043 0301 	orr.w	r3, r3, #1
 8004188:	6003      	str	r3, [r0, #0]
 800418a:	4770      	bx	lr

0800418c <DMA_ITConfig>:
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 800418c:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800418e:	b91a      	cbnz	r2, 8004198 <DMA_ITConfig+0xc>
    DMAy_Channelx->CCR |= DMA_IT;
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 8004190:	ea23 0101 	bic.w	r1, r3, r1
 8004194:	6001      	str	r1, [r0, #0]
 8004196:	4770      	bx	lr
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8004198:	4319      	orrs	r1, r3
 800419a:	6001      	str	r1, [r0, #0]
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop

080041a0 <DMA_GetCurrDataCounter>:
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 80041a0:	6840      	ldr	r0, [r0, #4]
}
 80041a2:	b280      	uxth	r0, r0
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop

080041a8 <DMA_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80041a8:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 80041aa:	bf4c      	ite	mi
 80041ac:	4b03      	ldrmi	r3, [pc, #12]	; (80041bc <DMA_GetFlagStatus+0x14>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 80041ae:	4b04      	ldrpl	r3, [pc, #16]	; (80041c0 <DMA_GetFlagStatus+0x18>)
 80041b0:	681b      	ldr	r3, [r3, #0]
  }
  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80041b2:	4203      	tst	r3, r0
    bitstatus = RESET;
  }
  
  /* Return the DMA_FLAG status */
  return  bitstatus;
}
 80041b4:	bf0c      	ite	eq
 80041b6:	2000      	moveq	r0, #0
 80041b8:	2001      	movne	r0, #1
 80041ba:	4770      	bx	lr
 80041bc:	40020400 	.word	0x40020400
 80041c0:	40020000 	.word	0x40020000

080041c4 <DMA_ClearFlag>:
void DMA_ClearFlag(uint32_t DMA_FLAG)
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80041c4:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
 80041c6:	bf4c      	ite	mi
 80041c8:	4b01      	ldrmi	r3, [pc, #4]	; (80041d0 <DMA_ClearFlag+0xc>)
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
 80041ca:	4b02      	ldrpl	r3, [pc, #8]	; (80041d4 <DMA_ClearFlag+0x10>)
 80041cc:	6058      	str	r0, [r3, #4]
 80041ce:	4770      	bx	lr
 80041d0:	40020400 	.word	0x40020400
 80041d4:	40020000 	.word	0x40020000

080041d8 <DMA_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMA_IT));
  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
 80041d8:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 80041da:	bf4c      	ite	mi
 80041dc:	4b03      	ldrmi	r3, [pc, #12]	; (80041ec <DMA_GetITStatus+0x14>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 80041de:	4b04      	ldrpl	r3, [pc, #16]	; (80041f0 <DMA_GetITStatus+0x18>)
 80041e0:	681b      	ldr	r3, [r3, #0]
  }
  /* Check the status of the specified DMA interrupt */
  if ((tmpreg & DMA_IT) != (uint32_t)RESET)
 80041e2:	4203      	tst	r3, r0
    /* DMA_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DMA_IT status */
  return  bitstatus;
}
 80041e4:	bf0c      	ite	eq
 80041e6:	2000      	moveq	r0, #0
 80041e8:	2001      	movne	r0, #1
 80041ea:	4770      	bx	lr
 80041ec:	40020400 	.word	0x40020400
 80041f0:	40020000 	.word	0x40020000

080041f4 <DMA_ClearITPendingBit>:
void DMA_ClearITPendingBit(uint32_t DMA_IT)
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));
  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
 80041f4:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA2->IFCR = DMA_IT;
 80041f6:	bf4c      	ite	mi
 80041f8:	4b01      	ldrmi	r3, [pc, #4]	; (8004200 <DMA_ClearITPendingBit+0xc>)
  }
  else
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA1->IFCR = DMA_IT;
 80041fa:	4b02      	ldrpl	r3, [pc, #8]	; (8004204 <DMA_ClearITPendingBit+0x10>)
 80041fc:	6058      	str	r0, [r3, #4]
 80041fe:	4770      	bx	lr
 8004200:	40020400 	.word	0x40020400
 8004204:	40020000 	.word	0x40020000

08004208 <EXTI_DeInit>:
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8004208:	4b04      	ldr	r3, [pc, #16]	; (800421c <EXTI_DeInit+0x14>)
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000; 
  EXTI->FTSR = 0x00000000; 
  EXTI->PR = 0x0007FFFF;
 800420a:	4905      	ldr	r1, [pc, #20]	; (8004220 <EXTI_DeInit+0x18>)
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8004210:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 8004212:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 8004214:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x0007FFFF;
 8004216:	6159      	str	r1, [r3, #20]
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	40010400 	.word	0x40010400
 8004220:	0007ffff 	.word	0x0007ffff

08004224 <EXTI_Init>:
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004224:	7983      	ldrb	r3, [r0, #6]
  *   that contains the configuration information for the EXTI
  *   peripheral.
  * @retval : None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8004226:	b430      	push	{r4, r5}
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004228:	b32b      	cbz	r3, 8004276 <EXTI_Init+0x52>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800422a:	4b1d      	ldr	r3, [pc, #116]	; (80042a0 <EXTI_Init+0x7c>)
 800422c:	6801      	ldr	r1, [r0, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	43cc      	mvns	r4, r1
 8004232:	4022      	ands	r2, r4
 8004234:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004236:	685d      	ldr	r5, [r3, #4]
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004238:	7902      	ldrb	r2, [r0, #4]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800423a:	402c      	ands	r4, r5
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 800423c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004240:	605c      	str	r4, [r3, #4]
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004242:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 8004246:	6815      	ldr	r5, [r2, #0]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004248:	7944      	ldrb	r4, [r0, #5]
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 800424a:	4329      	orrs	r1, r5
 800424c:	6011      	str	r1, [r2, #0]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800424e:	6802      	ldr	r2, [r0, #0]
 8004250:	6898      	ldr	r0, [r3, #8]
 8004252:	43d1      	mvns	r1, r2
 8004254:	4008      	ands	r0, r1
 8004256:	6098      	str	r0, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004258:	68d8      	ldr	r0, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800425a:	2c10      	cmp	r4, #16
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800425c:	ea01 0100 	and.w	r1, r1, r0
 8004260:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004262:	d014      	beq.n	800428e <EXTI_Init+0x6a>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Trigger)|= EXTI_InitStruct->EXTI_Line;
 8004264:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
 8004268:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 800426c:	6819      	ldr	r1, [r3, #0]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800426e:	bc30      	pop	{r4, r5}
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Trigger)|= EXTI_InitStruct->EXTI_Line;
 8004270:	430a      	orrs	r2, r1
 8004272:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004274:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
 8004276:	7903      	ldrb	r3, [r0, #4]
 8004278:	6801      	ldr	r1, [r0, #0]
 800427a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800427e:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8004282:	681a      	ldr	r2, [r3, #0]
  }
}
 8004284:	bc30      	pop	{r4, r5}
    }
  }
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
 8004286:	ea22 0201 	bic.w	r2, r2, r1
 800428a:	601a      	str	r2, [r3, #0]
  }
}
 800428c:	4770      	bx	lr
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800428e:	6899      	ldr	r1, [r3, #8]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004290:	bc30      	pop	{r4, r5}
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8004292:	4311      	orrs	r1, r2
 8004294:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8004296:	68d9      	ldr	r1, [r3, #12]
 8004298:	430a      	orrs	r2, r1
 800429a:	60da      	str	r2, [r3, #12]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	40010400 	.word	0x40010400

080042a4 <EXTI_StructInit>:
  *   which will be initialized.
  * @retval : None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 80042a4:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 80042a6:	220c      	movs	r2, #12
 80042a8:	7142      	strb	r2, [r0, #5]
  *   which will be initialized.
  * @retval : None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 80042aa:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 80042ac:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 80042ae:	7183      	strb	r3, [r0, #6]
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop

080042b4 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 80042b4:	4b02      	ldr	r3, [pc, #8]	; (80042c0 <EXTI_GenerateSWInterrupt+0xc>)
 80042b6:	691a      	ldr	r2, [r3, #16]
 80042b8:	4310      	orrs	r0, r2
 80042ba:	6118      	str	r0, [r3, #16]
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40010400 	.word	0x40010400

080042c4 <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80042c4:	4b03      	ldr	r3, [pc, #12]	; (80042d4 <EXTI_GetFlagStatus+0x10>)
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80042ca:	bf0c      	ite	eq
 80042cc:	2000      	moveq	r0, #0
 80042ce:	2001      	movne	r0, #1
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	40010400 	.word	0x40010400

080042d8 <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80042d8:	4b01      	ldr	r3, [pc, #4]	; (80042e0 <EXTI_ClearFlag+0x8>)
 80042da:	6158      	str	r0, [r3, #20]
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40010400 	.word	0x40010400

080042e4 <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80042e4:	4b05      	ldr	r3, [pc, #20]	; (80042fc <EXTI_GetITStatus+0x18>)
 80042e6:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	4003      	ands	r3, r0
 80042ec:	d004      	beq.n	80042f8 <EXTI_GetITStatus+0x14>
 80042ee:	4210      	tst	r0, r2
  {
    bitstatus = SET;
 80042f0:	bf0c      	ite	eq
 80042f2:	2000      	moveq	r0, #0
 80042f4:	2001      	movne	r0, #1
 80042f6:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 80042f8:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 80042fa:	4770      	bx	lr
 80042fc:	40010400 	.word	0x40010400

08004300 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004300:	4b01      	ldr	r3, [pc, #4]	; (8004308 <EXTI_ClearITPendingBit+0x8>)
 8004302:	6158      	str	r0, [r3, #20]
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	40010400 	.word	0x40010400

0800430c <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 800430c:	4b03      	ldr	r3, [pc, #12]	; (800431c <FLASH_SetLatency+0x10>)
 800430e:	681a      	ldr	r2, [r3, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8004310:	f002 0238 	and.w	r2, r2, #56	; 0x38
  tmpreg |= FLASH_Latency;
 8004314:	4310      	orrs	r0, r2
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8004316:	6018      	str	r0, [r3, #0]
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40022000 	.word	0x40022000

08004320 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8004320:	4b04      	ldr	r3, [pc, #16]	; (8004334 <FLASH_HalfCycleAccessCmd+0x14>)
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	f022 0208 	bic.w	r2, r2, #8
 8004328:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	4310      	orrs	r0, r2
 800432e:	6018      	str	r0, [r3, #0]
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40022000 	.word	0x40022000

08004338 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004338:	4b04      	ldr	r3, [pc, #16]	; (800434c <FLASH_PrefetchBufferCmd+0x14>)
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	f022 0210 	bic.w	r2, r2, #16
 8004340:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	4310      	orrs	r0, r2
 8004346:	6018      	str	r0, [r3, #0]
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	40022000 	.word	0x40022000

08004350 <FLASH_Unlock>:
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004350:	4b02      	ldr	r3, [pc, #8]	; (800435c <FLASH_Unlock+0xc>)
 8004352:	4903      	ldr	r1, [pc, #12]	; (8004360 <FLASH_Unlock+0x10>)
  FLASH->KEYR = FLASH_KEY2;
 8004354:	4a03      	ldr	r2, [pc, #12]	; (8004364 <FLASH_Unlock+0x14>)
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004356:	6059      	str	r1, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8004358:	605a      	str	r2, [r3, #4]
 800435a:	4770      	bx	lr
 800435c:	40022000 	.word	0x40022000
 8004360:	45670123 	.word	0x45670123
 8004364:	cdef89ab 	.word	0xcdef89ab

08004368 <FLASH_Lock>:
  * @retval : None
  */
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8004368:	4b02      	ldr	r3, [pc, #8]	; (8004374 <FLASH_Lock+0xc>)
 800436a:	691a      	ldr	r2, [r3, #16]
 800436c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004370:	611a      	str	r2, [r3, #16]
 8004372:	4770      	bx	lr
 8004374:	40022000 	.word	0x40022000

08004378 <FLASH_GetUserOptionByte>:
  *   and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8004378:	4b01      	ldr	r3, [pc, #4]	; (8004380 <FLASH_GetUserOptionByte+0x8>)
 800437a:	69d8      	ldr	r0, [r3, #28]
}
 800437c:	0880      	lsrs	r0, r0, #2
 800437e:	4770      	bx	lr
 8004380:	40022000 	.word	0x40022000

08004384 <FLASH_GetWriteProtectionOptionByte>:
  * @retval : The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8004384:	4b01      	ldr	r3, [pc, #4]	; (800438c <FLASH_GetWriteProtectionOptionByte+0x8>)
 8004386:	6a18      	ldr	r0, [r3, #32]
}
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40022000 	.word	0x40022000

08004390 <FLASH_GetReadOutProtectionStatus>:
  * @retval : FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8004390:	4b02      	ldr	r3, [pc, #8]	; (800439c <FLASH_GetReadOutProtectionStatus+0xc>)
 8004392:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8004394:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40022000 	.word	0x40022000

080043a0 <FLASH_GetPrefetchBufferStatus>:
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 80043a0:	4b02      	ldr	r3, [pc, #8]	; (80043ac <FLASH_GetPrefetchBufferStatus+0xc>)
 80043a2:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80043a4:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	40022000 	.word	0x40022000

080043b0 <FLASH_ITConfig>:
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80043b0:	4b04      	ldr	r3, [pc, #16]	; (80043c4 <FLASH_ITConfig+0x14>)
 80043b2:	691a      	ldr	r2, [r3, #16]
void FLASH_ITConfig(uint16_t FLASH_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
 80043b4:	b919      	cbnz	r1, 80043be <FLASH_ITConfig+0xe>
    FLASH->CR |= FLASH_IT;
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 80043b6:	ea22 0000 	bic.w	r0, r2, r0
 80043ba:	6118      	str	r0, [r3, #16]
 80043bc:	4770      	bx	lr
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80043be:	4310      	orrs	r0, r2
 80043c0:	6118      	str	r0, [r3, #16]
 80043c2:	4770      	bx	lr
 80043c4:	40022000 	.word	0x40022000

080043c8 <FLASH_GetFlagStatus>:
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80043c8:	2801      	cmp	r0, #1
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 80043ca:	4b06      	ldr	r3, [pc, #24]	; (80043e4 <FLASH_GetFlagStatus+0x1c>)
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80043cc:	d005      	beq.n	80043da <FLASH_GetFlagStatus+0x12>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 80043d2:	bf0c      	ite	eq
 80043d4:	2000      	moveq	r0, #0
 80043d6:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80043d8:	4770      	bx	lr
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 80043da:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 80043dc:	f000 0001 	and.w	r0, r0, #1
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	40022000 	.word	0x40022000

080043e8 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80043e8:	4b01      	ldr	r3, [pc, #4]	; (80043f0 <FLASH_ClearFlag+0x8>)
 80043ea:	60d8      	str	r0, [r3, #12]
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	40022000 	.word	0x40022000

080043f4 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80043f4:	4b08      	ldr	r3, [pc, #32]	; (8004418 <FLASH_GetStatus+0x24>)
 80043f6:	68da      	ldr	r2, [r3, #12]
 80043f8:	07d1      	lsls	r1, r2, #31
 80043fa:	d40b      	bmi.n	8004414 <FLASH_GetStatus+0x20>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	0752      	lsls	r2, r2, #29
 8004400:	d501      	bpl.n	8004406 <FLASH_GetStatus+0x12>
    { 
      flashstatus = FLASH_ERROR_PG;
 8004402:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8004404:	4770      	bx	lr
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 800440c:	bf0c      	ite	eq
 800440e:	2004      	moveq	r0, #4
 8004410:	2003      	movne	r0, #3
 8004412:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8004414:	2001      	movs	r0, #1
 8004416:	4770      	bx	lr
 8004418:	40022000 	.word	0x40022000

0800441c <FLASH_WaitForLastOperation>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800441c:	b570      	push	{r4, r5, r6, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8004422:	f7ff ffe7 	bl	80043f4 <FLASH_GetStatus>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8004426:	2801      	cmp	r0, #1
 8004428:	d117      	bne.n	800445a <FLASH_WaitForLastOperation+0x3e>
 800442a:	b19c      	cbz	r4, 8004454 <FLASH_WaitForLastOperation+0x38>
  * @param  None
  * @retval : None
  */
static void delay(void)
{
  __IO uint32_t i = 0;
 800442c:	2600      	movs	r6, #0
  for(i = 0xFF; i != 0; i--)
 800442e:	25ff      	movs	r5, #255	; 0xff
  * @param  None
  * @retval : None
  */
static void delay(void)
{
  __IO uint32_t i = 0;
 8004430:	9601      	str	r6, [sp, #4]
  for(i = 0xFF; i != 0; i--)
 8004432:	9501      	str	r5, [sp, #4]
 8004434:	9b01      	ldr	r3, [sp, #4]
 8004436:	b12b      	cbz	r3, 8004444 <FLASH_WaitForLastOperation+0x28>
 8004438:	9b01      	ldr	r3, [sp, #4]
 800443a:	3b01      	subs	r3, #1
 800443c:	9301      	str	r3, [sp, #4]
 800443e:	9b01      	ldr	r3, [sp, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1f9      	bne.n	8004438 <FLASH_WaitForLastOperation+0x1c>
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8004444:	f7ff ffd6 	bl	80043f4 <FLASH_GetStatus>
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8004448:	2801      	cmp	r0, #1
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 800444a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800444e:	d104      	bne.n	800445a <FLASH_WaitForLastOperation+0x3e>
 8004450:	2c00      	cmp	r4, #0
 8004452:	d1ed      	bne.n	8004430 <FLASH_WaitForLastOperation+0x14>
    status = FLASH_GetStatus();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8004454:	2005      	movs	r0, #5
  }
  /* Return the operation status */
  return status;
}
 8004456:	b002      	add	sp, #8
 8004458:	bd70      	pop	{r4, r5, r6, pc}
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }
  if(Timeout == 0x00 )
 800445a:	2c00      	cmp	r4, #0
 800445c:	d0fa      	beq.n	8004454 <FLASH_WaitForLastOperation+0x38>
  {
    status = FLASH_TIMEOUT;
  }
  /* Return the operation status */
  return status;
}
 800445e:	b002      	add	sp, #8
 8004460:	bd70      	pop	{r4, r5, r6, pc}
 8004462:	bf00      	nop

08004464 <FLASH_ErasePage>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8004464:	b538      	push	{r3, r4, r5, lr}
 8004466:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004468:	f640 70ff 	movw	r0, #4095	; 0xfff
 800446c:	f7ff ffd6 	bl	800441c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004470:	2804      	cmp	r0, #4
 8004472:	d000      	beq.n	8004476 <FLASH_ErasePage+0x12>
      FLASH->CR &= CR_PER_Reset;
    }
  }
  /* Return the Erase Status */
  return status;
}
 8004474:	bd38      	pop	{r3, r4, r5, pc}
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004476:	4c0b      	ldr	r4, [pc, #44]	; (80044a4 <FLASH_ErasePage+0x40>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004478:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800447c:	6923      	ldr	r3, [r4, #16]
 800447e:	f043 0302 	orr.w	r3, r3, #2
 8004482:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8004484:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8004486:	6923      	ldr	r3, [r4, #16]
 8004488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800448c:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800448e:	f7ff ffc5 	bl	800441c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004492:	2801      	cmp	r0, #1
 8004494:	d0ee      	beq.n	8004474 <FLASH_ErasePage+0x10>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8004496:	6922      	ldr	r2, [r4, #16]
 8004498:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 800449c:	4013      	ands	r3, r2
 800449e:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80044a0:	bd38      	pop	{r3, r4, r5, pc}
 80044a2:	bf00      	nop
 80044a4:	40022000 	.word	0x40022000

080044a8 <FLASH_EraseAllPages>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllPages(void)
{
 80044a8:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80044aa:	f640 70ff 	movw	r0, #4095	; 0xfff
 80044ae:	f7ff ffb5 	bl	800441c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80044b2:	2804      	cmp	r0, #4
 80044b4:	d000      	beq.n	80044b8 <FLASH_EraseAllPages+0x10>
      FLASH->CR &= CR_MER_Reset;
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 80044b6:	bd10      	pop	{r4, pc}
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80044b8:	4c0a      	ldr	r4, [pc, #40]	; (80044e4 <FLASH_EraseAllPages+0x3c>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044ba:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80044be:	6923      	ldr	r3, [r4, #16]
 80044c0:	f043 0304 	orr.w	r3, r3, #4
 80044c4:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80044c6:	6923      	ldr	r3, [r4, #16]
 80044c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044cc:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044ce:	f7ff ffa5 	bl	800441c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 80044d2:	2801      	cmp	r0, #1
 80044d4:	d0ef      	beq.n	80044b6 <FLASH_EraseAllPages+0xe>
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 80044d6:	6922      	ldr	r2, [r4, #16]
 80044d8:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 80044dc:	4013      	ands	r3, r2
 80044de:	6123      	str	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 80044e0:	bd10      	pop	{r4, pc}
 80044e2:	bf00      	nop
 80044e4:	40022000 	.word	0x40022000

080044e8 <FLASH_EraseOptionBytes>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 80044e8:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80044ea:	f640 70ff 	movw	r0, #4095	; 0xfff
 80044ee:	f7ff ff95 	bl	800441c <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 80044f2:	2804      	cmp	r0, #4
 80044f4:	d000      	beq.n	80044f8 <FLASH_EraseOptionBytes+0x10>
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80044f6:	bd10      	pop	{r4, pc}
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044f8:	4c16      	ldr	r4, [pc, #88]	; (8004554 <FLASH_EraseOptionBytes+0x6c>)
 80044fa:	4a17      	ldr	r2, [pc, #92]	; (8004558 <FLASH_EraseOptionBytes+0x70>)
    FLASH->OPTKEYR = FLASH_KEY2;
 80044fc:	4b17      	ldr	r3, [pc, #92]	; (800455c <FLASH_EraseOptionBytes+0x74>)
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044fe:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004500:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004502:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004504:	f640 70ff 	movw	r0, #4095	; 0xfff
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004508:	f043 0320 	orr.w	r3, r3, #32
 800450c:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 800450e:	6923      	ldr	r3, [r4, #16]
 8004510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004514:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004516:	f7ff ff81 	bl	800441c <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 800451a:	2804      	cmp	r0, #4
 800451c:	d007      	beq.n	800452e <FLASH_EraseOptionBytes+0x46>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800451e:	2801      	cmp	r0, #1
 8004520:	d0e9      	beq.n	80044f6 <FLASH_EraseOptionBytes+0xe>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004522:	6922      	ldr	r2, [r4, #16]
 8004524:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004528:	4013      	ands	r3, r2
 800452a:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 800452c:	bd10      	pop	{r4, pc}
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 800452e:	6922      	ldr	r2, [r4, #16]
 8004530:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004534:	4013      	ands	r3, r2
 8004536:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004538:	6921      	ldr	r1, [r4, #16]
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 800453a:	4b09      	ldr	r3, [pc, #36]	; (8004560 <FLASH_EraseOptionBytes+0x78>)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 800453c:	f041 0110 	orr.w	r1, r1, #16
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004540:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004542:	6121      	str	r1, [r4, #16]
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004544:	200f      	movs	r0, #15
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004546:	801a      	strh	r2, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004548:	f7ff ff68 	bl	800441c <FLASH_WaitForLastOperation>
 
      if(status != FLASH_BUSY)
 800454c:	2801      	cmp	r0, #1
 800454e:	d1e8      	bne.n	8004522 <FLASH_EraseOptionBytes+0x3a>
 8004550:	e7d1      	b.n	80044f6 <FLASH_EraseOptionBytes+0xe>
 8004552:	bf00      	nop
 8004554:	40022000 	.word	0x40022000
 8004558:	45670123 	.word	0x45670123
 800455c:	cdef89ab 	.word	0xcdef89ab
 8004560:	1ffff800 	.word	0x1ffff800

08004564 <FLASH_ProgramWord>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004564:	b570      	push	{r4, r5, r6, lr}
 8004566:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004568:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 800456a:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800456c:	f7ff ff56 	bl	800441c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004570:	2804      	cmp	r0, #4
 8004572:	d000      	beq.n	8004576 <FLASH_ProgramWord+0x12>
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004574:	bd70      	pop	{r4, r5, r6, pc}
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004576:	4e0e      	ldr	r6, [pc, #56]	; (80045b0 <FLASH_ProgramWord+0x4c>)
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004578:	b2ab      	uxth	r3, r5
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800457a:	6932      	ldr	r2, [r6, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800457c:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800457e:	f042 0201 	orr.w	r2, r2, #1
 8004582:	6132      	str	r2, [r6, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004584:	8023      	strh	r3, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004586:	f7ff ff49 	bl	800441c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 800458a:	2804      	cmp	r0, #4
 800458c:	d007      	beq.n	800459e <FLASH_ProgramWord+0x3a>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800458e:	2801      	cmp	r0, #1
 8004590:	d0f0      	beq.n	8004574 <FLASH_ProgramWord+0x10>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004592:	6932      	ldr	r2, [r6, #16]
 8004594:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004598:	4013      	ands	r3, r2
 800459a:	6133      	str	r3, [r6, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 800459c:	bd70      	pop	{r4, r5, r6, pc}
 
    if(status == FLASH_COMPLETE)
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(__IO uint16_t*)(Address + 2) = Data >> 16;
 800459e:	0c2d      	lsrs	r5, r5, #16
 80045a0:	8065      	strh	r5, [r4, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045a2:	200f      	movs	r0, #15
 80045a4:	f7ff ff3a 	bl	800441c <FLASH_WaitForLastOperation>
        
      if(status != FLASH_BUSY)
 80045a8:	2801      	cmp	r0, #1
 80045aa:	d1f2      	bne.n	8004592 <FLASH_ProgramWord+0x2e>
 80045ac:	e7e2      	b.n	8004574 <FLASH_ProgramWord+0x10>
 80045ae:	bf00      	nop
 80045b0:	40022000 	.word	0x40022000

080045b4 <FLASH_ProgramHalfWord>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80045b4:	b570      	push	{r4, r5, r6, lr}
 80045b6:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045b8:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80045ba:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045bc:	f7ff ff2e 	bl	800441c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80045c0:	2804      	cmp	r0, #4
 80045c2:	d000      	beq.n	80045c6 <FLASH_ProgramHalfWord+0x12>
      FLASH->CR &= CR_PG_Reset;
    }
  } 
  /* Return the Program Status */
  return status;
}
 80045c4:	bd70      	pop	{r4, r5, r6, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80045c6:	4e08      	ldr	r6, [pc, #32]	; (80045e8 <FLASH_ProgramHalfWord+0x34>)
  
    *(__IO uint16_t*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045c8:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80045ca:	6933      	ldr	r3, [r6, #16]
 80045cc:	f043 0301 	orr.w	r3, r3, #1
 80045d0:	6133      	str	r3, [r6, #16]
  
    *(__IO uint16_t*)Address = Data;
 80045d2:	8025      	strh	r5, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045d4:	f7ff ff22 	bl	800441c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 80045d8:	2801      	cmp	r0, #1
 80045da:	d0f3      	beq.n	80045c4 <FLASH_ProgramHalfWord+0x10>
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 80045dc:	6932      	ldr	r2, [r6, #16]
 80045de:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 80045e2:	4013      	ands	r3, r2
 80045e4:	6133      	str	r3, [r6, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 80045e6:	bd70      	pop	{r4, r5, r6, pc}
 80045e8:	40022000 	.word	0x40022000

080045ec <FLASH_ProgramOptionByteData>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 80045ec:	b570      	push	{r4, r5, r6, lr}
 80045ee:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045f0:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 80045f2:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045f4:	f7ff ff12 	bl	800441c <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 80045f8:	2804      	cmp	r0, #4
 80045fa:	d000      	beq.n	80045fe <FLASH_ProgramOptionByteData+0x12>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
}
 80045fc:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80045fe:	4c0a      	ldr	r4, [pc, #40]	; (8004628 <FLASH_ProgramOptionByteData+0x3c>)
 8004600:	4a0a      	ldr	r2, [pc, #40]	; (800462c <FLASH_ProgramOptionByteData+0x40>)
    FLASH->OPTKEYR = FLASH_KEY2;
 8004602:	4b0b      	ldr	r3, [pc, #44]	; (8004630 <FLASH_ProgramOptionByteData+0x44>)
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004604:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004606:	60a3      	str	r3, [r4, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004608:	6923      	ldr	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800460a:	200f      	movs	r0, #15
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800460c:	f043 0310 	orr.w	r3, r3, #16
 8004610:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
 8004612:	802e      	strh	r6, [r5, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004614:	f7ff ff02 	bl	800441c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004618:	2801      	cmp	r0, #1
 800461a:	d0ef      	beq.n	80045fc <FLASH_ProgramOptionByteData+0x10>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 800461c:	6922      	ldr	r2, [r4, #16]
 800461e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004622:	4013      	ands	r3, r2
 8004624:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
}
 8004626:	bd70      	pop	{r4, r5, r6, pc}
 8004628:	40022000 	.word	0x40022000
 800462c:	45670123 	.word	0x45670123
 8004630:	cdef89ab 	.word	0xcdef89ab

08004634 <FLASH_EnableWriteProtection>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8004634:	b538      	push	{r3, r4, r5, lr}
 8004636:	4605      	mov	r5, r0
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004638:	200f      	movs	r0, #15
 800463a:	f7ff feef 	bl	800441c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800463e:	2804      	cmp	r0, #4
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004640:	4604      	mov	r4, r0
  
  if(status == FLASH_COMPLETE)
 8004642:	d001      	beq.n	8004648 <FLASH_EnableWriteProtection+0x14>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004644:	4620      	mov	r0, r4
 8004646:	bd38      	pop	{r3, r4, r5, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004648:	4b1e      	ldr	r3, [pc, #120]	; (80046c4 <FLASH_EnableWriteProtection+0x90>)
 800464a:	491f      	ldr	r1, [pc, #124]	; (80046c8 <FLASH_EnableWriteProtection+0x94>)
    FLASH->OPTKEYR = FLASH_KEY2;
 800464c:	4a1f      	ldr	r2, [pc, #124]	; (80046cc <FLASH_EnableWriteProtection+0x98>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800464e:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004650:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004652:	6919      	ldr	r1, [r3, #16]
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8004654:	43ed      	mvns	r5, r5
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8004656:	b2ea      	uxtb	r2, r5
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004658:	f041 0110 	orr.w	r1, r1, #16
    if(WRP0_Data != 0xFF)
 800465c:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 800465e:	6119      	str	r1, [r3, #16]
    if(WRP0_Data != 0xFF)
 8004660:	d011      	beq.n	8004686 <FLASH_EnableWriteProtection+0x52>
    {
      OB->WRP0 = WRP0_Data;
 8004662:	4b1b      	ldr	r3, [pc, #108]	; (80046d0 <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004664:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004666:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004668:	f7ff fed8 	bl	800441c <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 800466c:	2804      	cmp	r0, #4
 800466e:	d00a      	beq.n	8004686 <FLASH_EnableWriteProtection+0x52>
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
          
    if(status != FLASH_BUSY)
 8004670:	2801      	cmp	r0, #1
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004672:	4604      	mov	r4, r0
    }
          
    if(status != FLASH_BUSY)
 8004674:	d0e6      	beq.n	8004644 <FLASH_EnableWriteProtection+0x10>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004676:	4a13      	ldr	r2, [pc, #76]	; (80046c4 <FLASH_EnableWriteProtection+0x90>)
 8004678:	f641 73ef 	movw	r3, #8175	; 0x1fef
 800467c:	6911      	ldr	r1, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 800467e:	4620      	mov	r0, r4
    }
          
    if(status != FLASH_BUSY)
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004680:	400b      	ands	r3, r1
 8004682:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004684:	bd38      	pop	{r3, r4, r5, pc}
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8004686:	f3c5 2307 	ubfx	r3, r5, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 800468a:	2bff      	cmp	r3, #255	; 0xff
 800468c:	d006      	beq.n	800469c <FLASH_EnableWriteProtection+0x68>
    {
      OB->WRP1 = WRP1_Data;
 800468e:	4a10      	ldr	r2, [pc, #64]	; (80046d0 <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004690:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004692:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004694:	f7ff fec2 	bl	800441c <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004698:	2804      	cmp	r0, #4
 800469a:	d1e9      	bne.n	8004670 <FLASH_EnableWriteProtection+0x3c>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 800469c:	f3c5 4307 	ubfx	r3, r5, #16, #8
      OB->WRP1 = WRP1_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 80046a0:	2bff      	cmp	r3, #255	; 0xff
 80046a2:	d006      	beq.n	80046b2 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 80046a4:	4a0a      	ldr	r2, [pc, #40]	; (80046d0 <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046a6:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 80046a8:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046aa:	f7ff feb7 	bl	800441c <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 80046ae:	2804      	cmp	r0, #4
 80046b0:	d1de      	bne.n	8004670 <FLASH_EnableWriteProtection+0x3c>
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 80046b2:	0e2d      	lsrs	r5, r5, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 80046b4:	2dff      	cmp	r5, #255	; 0xff
 80046b6:	d0de      	beq.n	8004676 <FLASH_EnableWriteProtection+0x42>
    {
      OB->WRP3 = WRP3_Data;
 80046b8:	4b05      	ldr	r3, [pc, #20]	; (80046d0 <FLASH_EnableWriteProtection+0x9c>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046ba:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 80046bc:	81dd      	strh	r5, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046be:	f7ff fead 	bl	800441c <FLASH_WaitForLastOperation>
 80046c2:	e7d5      	b.n	8004670 <FLASH_EnableWriteProtection+0x3c>
 80046c4:	40022000 	.word	0x40022000
 80046c8:	45670123 	.word	0x45670123
 80046cc:	cdef89ab 	.word	0xcdef89ab
 80046d0:	1ffff800 	.word	0x1ffff800

080046d4 <FLASH_ReadOutProtection>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 80046d4:	b538      	push	{r3, r4, r5, lr}
 80046d6:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80046d8:	f640 70ff 	movw	r0, #4095	; 0xfff
 80046dc:	f7ff fe9e 	bl	800441c <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 80046e0:	2804      	cmp	r0, #4
 80046e2:	d000      	beq.n	80046e6 <FLASH_ReadOutProtection+0x12>
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80046e4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80046e6:	4c1c      	ldr	r4, [pc, #112]	; (8004758 <FLASH_ReadOutProtection+0x84>)
 80046e8:	4a1c      	ldr	r2, [pc, #112]	; (800475c <FLASH_ReadOutProtection+0x88>)
    FLASH->OPTKEYR = FLASH_KEY2;
 80046ea:	4b1d      	ldr	r3, [pc, #116]	; (8004760 <FLASH_ReadOutProtection+0x8c>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80046ec:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80046ee:	60a3      	str	r3, [r4, #8]
    FLASH->CR |= CR_OPTER_Set;
 80046f0:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80046f2:	f640 70ff 	movw	r0, #4095	; 0xfff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTER_Set;
 80046f6:	f043 0320 	orr.w	r3, r3, #32
 80046fa:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80046fc:	6923      	ldr	r3, [r4, #16]
 80046fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004702:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004704:	f7ff fe8a 	bl	800441c <FLASH_WaitForLastOperation>
    if(status == FLASH_COMPLETE)
 8004708:	2804      	cmp	r0, #4
 800470a:	d007      	beq.n	800471c <FLASH_ReadOutProtection+0x48>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 800470c:	2801      	cmp	r0, #1
 800470e:	d0e9      	beq.n	80046e4 <FLASH_ReadOutProtection+0x10>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8004710:	6922      	ldr	r2, [r4, #16]
 8004712:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004716:	4013      	ands	r3, r2
 8004718:	6123      	str	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 800471a:	bd38      	pop	{r3, r4, r5, pc}
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 800471c:	6922      	ldr	r2, [r4, #16]
 800471e:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004722:	4013      	ands	r3, r2
 8004724:	6123      	str	r3, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8004726:	6923      	ldr	r3, [r4, #16]
 8004728:	f043 0310 	orr.w	r3, r3, #16
 800472c:	6123      	str	r3, [r4, #16]
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 800472e:	4b0d      	ldr	r3, [pc, #52]	; (8004764 <FLASH_ReadOutProtection+0x90>)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
      if(NewState != DISABLE)
 8004730:	b975      	cbnz	r5, 8004750 <FLASH_ReadOutProtection+0x7c>
      {
        OB->RDP = 0x00;
      }
      else
      {
        OB->RDP = RDP_Key;  
 8004732:	22a5      	movs	r2, #165	; 0xa5
 8004734:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8004736:	f640 70ff 	movw	r0, #4095	; 0xfff
 800473a:	f7ff fe6f 	bl	800441c <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 800473e:	2801      	cmp	r0, #1
 8004740:	d0d0      	beq.n	80046e4 <FLASH_ReadOutProtection+0x10>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004742:	4a05      	ldr	r2, [pc, #20]	; (8004758 <FLASH_ReadOutProtection+0x84>)
 8004744:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004748:	6911      	ldr	r1, [r2, #16]
 800474a:	400b      	ands	r3, r1
 800474c:	6113      	str	r3, [r2, #16]
 800474e:	bd38      	pop	{r3, r4, r5, pc}
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 8004750:	2200      	movs	r2, #0
 8004752:	801a      	strh	r2, [r3, #0]
 8004754:	e7ef      	b.n	8004736 <FLASH_ReadOutProtection+0x62>
 8004756:	bf00      	nop
 8004758:	40022000 	.word	0x40022000
 800475c:	45670123 	.word	0x45670123
 8004760:	cdef89ab 	.word	0xcdef89ab
 8004764:	1ffff800 	.word	0x1ffff800

08004768 <FLASH_UserOptionByteConfig>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 800476a:	4c11      	ldr	r4, [pc, #68]	; (80047b0 <FLASH_UserOptionByteConfig+0x48>)
 800476c:	4d11      	ldr	r5, [pc, #68]	; (80047b4 <FLASH_UserOptionByteConfig+0x4c>)
  FLASH->OPTKEYR = FLASH_KEY2;
 800476e:	4b12      	ldr	r3, [pc, #72]	; (80047b8 <FLASH_UserOptionByteConfig+0x50>)
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004770:	60a5      	str	r5, [r4, #8]
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004772:	4606      	mov	r6, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004774:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004776:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004778:	460d      	mov	r5, r1
 800477a:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800477c:	f7ff fe4e 	bl	800441c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004780:	2804      	cmp	r0, #4
 8004782:	d000      	beq.n	8004786 <FLASH_UserOptionByteConfig+0x1e>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004786:	6922      	ldr	r2, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004788:	f047 07f8 	orr.w	r7, r7, #248	; 0xf8
 800478c:	4b0b      	ldr	r3, [pc, #44]	; (80047bc <FLASH_UserOptionByteConfig+0x54>)
 800478e:	433d      	orrs	r5, r7
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004790:	f042 0210 	orr.w	r2, r2, #16
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004794:	432e      	orrs	r6, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004796:	6122      	str	r2, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004798:	200f      	movs	r0, #15
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 800479a:	805e      	strh	r6, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800479c:	f7ff fe3e 	bl	800441c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 80047a0:	2801      	cmp	r0, #1
 80047a2:	d0ef      	beq.n	8004784 <FLASH_UserOptionByteConfig+0x1c>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80047a4:	6922      	ldr	r2, [r4, #16]
 80047a6:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80047aa:	4013      	ands	r3, r2
 80047ac:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 80047ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047b0:	40022000 	.word	0x40022000
 80047b4:	45670123 	.word	0x45670123
 80047b8:	cdef89ab 	.word	0xcdef89ab
 80047bc:	1ffff800 	.word	0x1ffff800

080047c0 <FSMC_NORSRAMDeInit>:
  * @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  * @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval : None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 80047c0:	b410      	push	{r4}
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 80047c2:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
{
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 80047c6:	b180      	cbz	r0, 80047ea <FSMC_NORSRAMDeInit+0x2a>
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 80047c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80047cc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 80047d0:	4a08      	ldr	r2, [pc, #32]	; (80047f4 <FSMC_NORSRAMDeInit+0x34>)
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 80047d2:	1c44      	adds	r4, r0, #1
 80047d4:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80047d8:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 80047dc:	f841 3024 	str.w	r3, [r1, r4, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 80047e0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 80047e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047e8:	4770      	bx	lr
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 80047ea:	f243 02db 	movw	r2, #12507	; 0x30db
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	e7ee      	b.n	80047d0 <FSMC_NORSRAMDeInit+0x10>
 80047f2:	bf00      	nop
 80047f4:	a0000104 	.word	0xa0000104

080047f8 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80047f8:	2810      	cmp	r0, #16
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 80047fa:	bf0c      	ite	eq
 80047fc:	4b05      	ldreq	r3, [pc, #20]	; (8004814 <FSMC_NANDDeInit+0x1c>)
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 80047fe:	4b06      	ldrne	r3, [pc, #24]	; (8004818 <FSMC_NANDDeInit+0x20>)
    FSMC_Bank3->SR3 = 0x00000040;
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8004800:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8004804:	2018      	movs	r0, #24
    FSMC_Bank3->SR3 = 0x00000040;
 8004806:	2140      	movs	r1, #64	; 0x40
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8004808:	6018      	str	r0, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 800480a:	6059      	str	r1, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 800480c:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 800480e:	60da      	str	r2, [r3, #12]
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	a0000060 	.word	0xa0000060
 8004818:	a0000080 	.word	0xa0000080

0800481c <FSMC_PCCARDDeInit>:
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 800481c:	4b05      	ldr	r3, [pc, #20]	; (8004834 <FSMC_PCCARDDeInit+0x18>)
  FSMC_Bank4->SR4 = 0x00000000;	
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 800481e:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8004822:	2018      	movs	r0, #24
  FSMC_Bank4->SR4 = 0x00000000;	
 8004824:	2100      	movs	r1, #0
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8004826:	6018      	str	r0, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8004828:	6059      	str	r1, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 800482a:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 800482c:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 800482e:	611a      	str	r2, [r3, #16]
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	a00000a0 	.word	0xa00000a0

08004838 <FSMC_NORSRAMInit>:
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8004838:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 800483a:	6842      	ldr	r2, [r0, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 800483c:	68c1      	ldr	r1, [r0, #12]
  *   structure that contains the configuration information for 
  *   the FSMC NOR/SRAM specified Banks.                       
  * @retval : None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 800483e:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8004840:	ea43 0602 	orr.w	r6, r3, r2
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8004844:	6902      	ldr	r2, [r0, #16]
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8004846:	430e      	orrs	r6, r1
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8004848:	6941      	ldr	r1, [r0, #20]
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 800484a:	4316      	orrs	r6, r2
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 800484c:	6982      	ldr	r2, [r0, #24]
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 800484e:	430e      	orrs	r6, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8004850:	69c1      	ldr	r1, [r0, #28]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8004852:	4316      	orrs	r6, r2
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8004854:	6a02      	ldr	r2, [r0, #32]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8004856:	4331      	orrs	r1, r6
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8004858:	6a44      	ldr	r4, [r0, #36]	; 0x24
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 800485a:	ea41 0602 	orr.w	r6, r1, r2
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 800485e:	6a81      	ldr	r1, [r0, #40]	; 0x28
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004860:	6802      	ldr	r2, [r0, #0]
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8004862:	4334      	orrs	r4, r6
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8004864:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8004866:	ea44 0601 	orr.w	r6, r4, r1
 800486a:	0094      	lsls	r4, r2, #2
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 800486c:	4335      	orrs	r5, r6
 800486e:	f104 4420 	add.w	r4, r4, #2684354560	; 0xa0000000
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8004872:	2b08      	cmp	r3, #8
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004874:	6025      	str	r5, [r4, #0]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8004876:	d021      	beq.n	80048bc <FSMC_NORSRAMInit+0x84>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8004878:	6b03      	ldr	r3, [r0, #48]	; 0x30
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 800487a:	1c57      	adds	r7, r2, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 800487c:	681d      	ldr	r5, [r3, #0]
 800487e:	699e      	ldr	r6, [r3, #24]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8004880:	685c      	ldr	r4, [r3, #4]
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8004882:	432e      	orrs	r6, r5
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004884:	689d      	ldr	r5, [r3, #8]
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8004886:	ea46 1604 	orr.w	r6, r6, r4, lsl #4
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 800488a:	68dc      	ldr	r4, [r3, #12]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 800488c:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8004890:	691e      	ldr	r6, [r3, #16]
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8004892:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8004896:	695b      	ldr	r3, [r3, #20]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8004898:	ea44 5406 	orr.w	r4, r4, r6, lsl #20
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 800489c:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 80048a0:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80048a4:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80048a8:	f843 4027 	str.w	r4, [r3, r7, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 80048ac:	d00b      	beq.n	80048c6 <FSMC_NORSRAMInit+0x8e>
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
  }
}
 80048ae:	bcf0      	pop	{r4, r5, r6, r7}
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 80048b0:	4b0f      	ldr	r3, [pc, #60]	; (80048f0 <FSMC_NORSRAMInit+0xb8>)
 80048b2:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80048b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
}
 80048ba:	4770      	bx	lr
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048c2:	6023      	str	r3, [r4, #0]
 80048c4:	e7d8      	b.n	8004878 <FSMC_NORSRAMInit+0x40>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80048c6:	6b43      	ldr	r3, [r0, #52]	; 0x34
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 80048c8:	4d09      	ldr	r5, [pc, #36]	; (80048f0 <FSMC_NORSRAMInit+0xb8>)
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80048ca:	6819      	ldr	r1, [r3, #0]
 80048cc:	699c      	ldr	r4, [r3, #24]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 80048ce:	6858      	ldr	r0, [r3, #4]
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80048d0:	430c      	orrs	r4, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 80048d2:	6899      	ldr	r1, [r3, #8]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 80048d4:	691e      	ldr	r6, [r3, #16]
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 80048d6:	ea44 1000 	orr.w	r0, r4, r0, lsl #4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 80048da:	695b      	ldr	r3, [r3, #20]
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 80048dc:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 80048e0:	ea41 5106 	orr.w	r1, r1, r6, lsl #20
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 80048e4:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 80048e8:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
  }
}
 80048ec:	bcf0      	pop	{r4, r5, r6, r7}
 80048ee:	4770      	bx	lr
 80048f0:	a0000104 	.word	0xa0000104

080048f4 <FSMC_NANDInit>:
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80048f4:	69c2      	ldr	r2, [r0, #28]
  *   structure that contains the configuration information for 
  *   the FSMC NAND specified Banks.                       
  * @retval : None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 80048f6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 80048fa:	6881      	ldr	r1, [r0, #8]
 80048fc:	6847      	ldr	r7, [r0, #4]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80048fe:	6a03      	ldr	r3, [r0, #32]
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004900:	6896      	ldr	r6, [r2, #8]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 8004902:	ea47 0901 	orr.w	r9, r7, r1
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8004906:	68c7      	ldr	r7, [r0, #12]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004908:	6851      	ldr	r1, [r2, #4]
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 800490a:	6904      	ldr	r4, [r0, #16]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800490c:	689d      	ldr	r5, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800490e:	ea4f 4a06 	mov.w	sl, r6, lsl #16
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8004912:	f049 0908 	orr.w	r9, r9, #8
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004916:	6816      	ldr	r6, [r2, #0]
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8004918:	ea49 0907 	orr.w	r9, r9, r7
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 800491c:	ea4a 2a01 	orr.w	sl, sl, r1, lsl #8
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8004920:	68d1      	ldr	r1, [r2, #12]
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004922:	685a      	ldr	r2, [r3, #4]
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8004924:	6947      	ldr	r7, [r0, #20]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004926:	ea4f 4805 	mov.w	r8, r5, lsl #16
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 800492a:	ea49 0904 	orr.w	r9, r9, r4
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800492e:	681d      	ldr	r5, [r3, #0]
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 8004930:	6984      	ldr	r4, [r0, #24]
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8004932:	6800      	ldr	r0, [r0, #0]
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 8004934:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004936:	ea48 2802 	orr.w	r8, r8, r2, lsl #8
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800493a:	ea48 0205 	orr.w	r2, r8, r5
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 800493e:	2810      	cmp	r0, #16
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004940:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8004944:	ea49 2947 	orr.w	r9, r9, r7, lsl #9
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8004948:	bf0c      	ite	eq
 800494a:	4b07      	ldreq	r3, [pc, #28]	; (8004968 <FSMC_NANDInit+0x74>)
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 800494c:	4b07      	ldrne	r3, [pc, #28]	; (800496c <FSMC_NANDInit+0x78>)
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800494e:	ea4a 0a06 	orr.w	sl, sl, r6
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8004952:	ea49 3444 	orr.w	r4, r9, r4, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004956:	ea4a 6101 	orr.w	r1, sl, r1, lsl #24
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 800495a:	601c      	str	r4, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 800495c:	6099      	str	r1, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
  }
}
 800495e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
    FSMC_Bank3->PMEM3 = tmppmem;
    FSMC_Bank3->PATT3 = tmppatt;
 8004962:	60da      	str	r2, [r3, #12]
  }
}
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	a0000060 	.word	0xa0000060
 800496c:	a0000080 	.word	0xa0000080

08004970 <FSMC_PCCARDInit>:
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8004970:	e890 000c 	ldmia.w	r0, {r2, r3}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 8004974:	f042 0110 	orr.w	r1, r2, #16
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8004978:	6882      	ldr	r2, [r0, #8]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 800497a:	ea41 2143 	orr.w	r1, r1, r3, lsl #9
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 800497e:	4b15      	ldr	r3, [pc, #84]	; (80049d4 <FSMC_PCCARDInit+0x64>)
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8004980:	ea41 3142 	orr.w	r1, r1, r2, lsl #13
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004984:	68c2      	ldr	r2, [r0, #12]
  *   structure that contains the configuration information for 
  *   the FSMC PCCARD Bank.                       
  * @retval : None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8004986:	b470      	push	{r4, r5, r6}
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8004988:	6019      	str	r1, [r3, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800498a:	6894      	ldr	r4, [r2, #8]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800498c:	6851      	ldr	r1, [r2, #4]
 800498e:	6815      	ldr	r5, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004990:	0424      	lsls	r4, r4, #16
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8004992:	68d2      	ldr	r2, [r2, #12]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004994:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004998:	4329      	orrs	r1, r5
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800499a:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 800499e:	6902      	ldr	r2, [r0, #16]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80049a0:	6099      	str	r1, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80049a2:	6894      	ldr	r4, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80049a4:	6851      	ldr	r1, [r2, #4]
 80049a6:	6816      	ldr	r6, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80049a8:	0424      	lsls	r4, r4, #16
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 80049aa:	68d5      	ldr	r5, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80049ac:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80049b0:	4331      	orrs	r1, r6
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80049b2:	6942      	ldr	r2, [r0, #20]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80049b4:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80049b8:	60d9      	str	r1, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80049ba:	6890      	ldr	r0, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80049bc:	6851      	ldr	r1, [r2, #4]
 80049be:	6814      	ldr	r4, [r2, #0]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80049c0:	0400      	lsls	r0, r0, #16
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
 80049c2:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80049c4:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80049c8:	4321      	orrs	r1, r4
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80049ca:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80049ce:	6119      	str	r1, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
 80049d0:	bc70      	pop	{r4, r5, r6}
 80049d2:	4770      	bx	lr
 80049d4:	a00000a0 	.word	0xa00000a0

080049d8 <FSMC_NORSRAMStructInit>:
  * @param FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 80049d8:	b4f0      	push	{r4, r5, r6, r7}
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 80049da:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 80049dc:	6b04      	ldr	r4, [r0, #48]	; 0x30
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 80049de:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 80049e0:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 80049e2:	25ff      	movs	r5, #255	; 0xff
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 80049e4:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 80049e8:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 80049ec:	f04f 0c02 	mov.w	ip, #2
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 80049f0:	6207      	str	r7, [r0, #32]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 80049f2:	6246      	str	r6, [r0, #36]	; 0x24
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 80049f4:	f8c0 c004 	str.w	ip, [r0, #4]
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 80049f8:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 80049fa:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 80049fc:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 80049fe:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8004a00:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8004a02:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8004a04:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8004a06:	6283      	str	r3, [r0, #40]	; 0x28
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8004a08:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 8004a0a:	61a3      	str	r3, [r4, #24]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004a0c:	6022      	str	r2, [r4, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8004a0e:	6062      	str	r2, [r4, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8004a10:	60e2      	str	r2, [r4, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 8004a12:	6122      	str	r2, [r4, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8004a14:	6162      	str	r2, [r4, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004a16:	60a5      	str	r5, [r4, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004a18:	608d      	str	r5, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004a1a:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8004a1c:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8004a1e:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 8004a20:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 8004a22:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 8004a24:	618b      	str	r3, [r1, #24]
}
 8004a26:	bcf0      	pop	{r4, r5, r6, r7}
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop

08004a2c <FSMC_NANDStructInit>:
  * @param FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
 8004a2c:	b430      	push	{r4, r5}
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a2e:	6a01      	ldr	r1, [r0, #32]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a30:	69c4      	ldr	r4, [r0, #28]
 8004a32:	23fc      	movs	r3, #252	; 0xfc
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004a34:	2200      	movs	r2, #0
  * @retval : None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 8004a36:	2510      	movs	r5, #16
 8004a38:	6005      	str	r5, [r0, #0]
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004a3a:	6042      	str	r2, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8004a3c:	6082      	str	r2, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8004a3e:	60c2      	str	r2, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8004a40:	6102      	str	r2, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8004a42:	6142      	str	r2, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8004a44:	6182      	str	r2, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a46:	6023      	str	r3, [r4, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004a48:	6063      	str	r3, [r4, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004a4a:	60a3      	str	r3, [r4, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004a4c:	60e3      	str	r3, [r4, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a4e:	600b      	str	r3, [r1, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004a50:	604b      	str	r3, [r1, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004a52:	608b      	str	r3, [r1, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 8004a54:	60cb      	str	r3, [r1, #12]
}
 8004a56:	bc30      	pop	{r4, r5}
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop

08004a5c <FSMC_PCCARDStructInit>:
  * @param FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8004a5c:	b430      	push	{r4, r5}
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a5e:	6901      	ldr	r1, [r0, #16]
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a60:	68c4      	ldr	r4, [r0, #12]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a62:	6942      	ldr	r2, [r0, #20]
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a64:	23fc      	movs	r3, #252	; 0xfc
  * @retval : None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004a66:	2500      	movs	r5, #0
 8004a68:	6005      	str	r5, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8004a6a:	6045      	str	r5, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8004a6c:	6085      	str	r5, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a6e:	6023      	str	r3, [r4, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004a70:	6063      	str	r3, [r4, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004a72:	60a3      	str	r3, [r4, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004a74:	60e3      	str	r3, [r4, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a76:	600b      	str	r3, [r1, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004a78:	604b      	str	r3, [r1, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004a7a:	608b      	str	r3, [r1, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 8004a7c:	60cb      	str	r3, [r1, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
}
 8004a7e:	bc30      	pop	{r4, r5}
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004a80:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004a82:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004a84:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004a86:	60d3      	str	r3, [r2, #12]
}
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop

08004a8c <FSMC_NORSRAMCmd>:
  * @param NewState: new state of the FSMC_Bank.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8004a8c:	0080      	lsls	r0, r0, #2
 8004a8e:	f100 4020 	add.w	r0, r0, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004a92:	b921      	cbnz	r1, 8004a9e <FSMC_NORSRAMCmd+0x12>
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 8004a94:	6802      	ldr	r2, [r0, #0]
 8004a96:	4b04      	ldr	r3, [pc, #16]	; (8004aa8 <FSMC_NORSRAMCmd+0x1c>)
 8004a98:	4013      	ands	r3, r2
 8004a9a:	6003      	str	r3, [r0, #0]
 8004a9c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 8004a9e:	6803      	ldr	r3, [r0, #0]
 8004aa0:	f043 0301 	orr.w	r3, r3, #1
 8004aa4:	6003      	str	r3, [r0, #0]
 8004aa6:	4770      	bx	lr
 8004aa8:	000ffffe 	.word	0x000ffffe

08004aac <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004aac:	b141      	cbz	r1, 8004ac0 <FSMC_NANDCmd+0x14>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004aae:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 8004ab0:	bf0c      	ite	eq
 8004ab2:	4b08      	ldreq	r3, [pc, #32]	; (8004ad4 <FSMC_NANDCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 8004ab4:	4b08      	ldrne	r3, [pc, #32]	; (8004ad8 <FSMC_NANDCmd+0x2c>)
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	f042 0204 	orr.w	r2, r2, #4
 8004abc:	601a      	str	r2, [r3, #0]
 8004abe:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004ac0:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 8004ac2:	bf0c      	ite	eq
 8004ac4:	4a03      	ldreq	r2, [pc, #12]	; (8004ad4 <FSMC_NANDCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 8004ac6:	4a04      	ldrne	r2, [pc, #16]	; (8004ad8 <FSMC_NANDCmd+0x2c>)
 8004ac8:	4b04      	ldr	r3, [pc, #16]	; (8004adc <FSMC_NANDCmd+0x30>)
 8004aca:	6811      	ldr	r1, [r2, #0]
 8004acc:	400b      	ands	r3, r1
 8004ace:	6013      	str	r3, [r2, #0]
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	a0000060 	.word	0xa0000060
 8004ad8:	a0000080 	.word	0xa0000080
 8004adc:	000ffffb 	.word	0x000ffffb

08004ae0 <FSMC_PCCARDCmd>:
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004ae0:	b928      	cbnz	r0, 8004aee <FSMC_PCCARDCmd+0xe>
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 8004ae2:	4a06      	ldr	r2, [pc, #24]	; (8004afc <FSMC_PCCARDCmd+0x1c>)
 8004ae4:	4b06      	ldr	r3, [pc, #24]	; (8004b00 <FSMC_PCCARDCmd+0x20>)
 8004ae6:	6811      	ldr	r1, [r2, #0]
 8004ae8:	400b      	ands	r3, r1
 8004aea:	6013      	str	r3, [r2, #0]
 8004aec:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 8004aee:	4b03      	ldr	r3, [pc, #12]	; (8004afc <FSMC_PCCARDCmd+0x1c>)
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	f042 0204 	orr.w	r2, r2, #4
 8004af6:	601a      	str	r2, [r3, #0]
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	a00000a0 	.word	0xa00000a0
 8004b00:	000ffffb 	.word	0x000ffffb

08004b04 <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004b04:	b141      	cbz	r1, 8004b18 <FSMC_NANDECCCmd+0x14>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004b06:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 8004b08:	bf0c      	ite	eq
 8004b0a:	4b08      	ldreq	r3, [pc, #32]	; (8004b2c <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 8004b0c:	4b08      	ldrne	r3, [pc, #32]	; (8004b30 <FSMC_NANDECCCmd+0x2c>)
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004b18:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 8004b1a:	bf0c      	ite	eq
 8004b1c:	4a03      	ldreq	r2, [pc, #12]	; (8004b2c <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 8004b1e:	4a04      	ldrne	r2, [pc, #16]	; (8004b30 <FSMC_NANDECCCmd+0x2c>)
 8004b20:	4b04      	ldr	r3, [pc, #16]	; (8004b34 <FSMC_NANDECCCmd+0x30>)
 8004b22:	6811      	ldr	r1, [r2, #0]
 8004b24:	400b      	ands	r3, r1
 8004b26:	6013      	str	r3, [r2, #0]
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	a0000060 	.word	0xa0000060
 8004b30:	a0000080 	.word	0xa0000080
 8004b34:	000fffbf 	.word	0x000fffbf

08004b38 <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004b38:	2810      	cmp	r0, #16
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 8004b3a:	bf0c      	ite	eq
 8004b3c:	4b01      	ldreq	r3, [pc, #4]	; (8004b44 <FSMC_GetECC+0xc>)
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 8004b3e:	4b02      	ldrne	r3, [pc, #8]	; (8004b48 <FSMC_GetECC+0x10>)
 8004b40:	6958      	ldr	r0, [r3, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 8004b42:	4770      	bx	lr
 8004b44:	a0000060 	.word	0xa0000060
 8004b48:	a0000080 	.word	0xa0000080

08004b4c <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004b4c:	b152      	cbz	r2, 8004b64 <FSMC_ITConfig+0x18>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004b4e:	2810      	cmp	r0, #16
 8004b50:	d01a      	beq.n	8004b88 <FSMC_ITConfig+0x3c>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8004b52:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8004b56:	bf0c      	ite	eq
 8004b58:	4b0e      	ldreq	r3, [pc, #56]	; (8004b94 <FSMC_ITConfig+0x48>)
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 8004b5a:	4b0f      	ldrne	r3, [pc, #60]	; (8004b98 <FSMC_ITConfig+0x4c>)
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	4311      	orrs	r1, r2
 8004b60:	6059      	str	r1, [r3, #4]
 8004b62:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004b64:	2810      	cmp	r0, #16
 8004b66:	d009      	beq.n	8004b7c <FSMC_ITConfig+0x30>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8004b68:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8004b6c:	bf0c      	ite	eq
 8004b6e:	4b09      	ldreq	r3, [pc, #36]	; (8004b94 <FSMC_ITConfig+0x48>)
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 8004b70:	4b09      	ldrne	r3, [pc, #36]	; (8004b98 <FSMC_ITConfig+0x4c>)
 8004b72:	685a      	ldr	r2, [r3, #4]
 8004b74:	ea22 0101 	bic.w	r1, r2, r1
 8004b78:	6059      	str	r1, [r3, #4]
 8004b7a:	4770      	bx	lr
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 8004b7c:	4b07      	ldr	r3, [pc, #28]	; (8004b9c <FSMC_ITConfig+0x50>)
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	ea22 0101 	bic.w	r1, r2, r1
 8004b84:	6059      	str	r1, [r3, #4]
 8004b86:	4770      	bx	lr
  if (NewState != DISABLE)
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 8004b88:	4b04      	ldr	r3, [pc, #16]	; (8004b9c <FSMC_ITConfig+0x50>)
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	4311      	orrs	r1, r2
 8004b8e:	6059      	str	r1, [r3, #4]
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	a0000080 	.word	0xa0000080
 8004b98:	a00000a0 	.word	0xa00000a0
 8004b9c:	a0000060 	.word	0xa0000060

08004ba0 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004ba0:	2810      	cmp	r0, #16
 8004ba2:	d00a      	beq.n	8004bba <FSMC_GetFlagStatus+0x1a>
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8004ba4:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8004ba8:	bf0c      	ite	eq
 8004baa:	4b05      	ldreq	r3, [pc, #20]	; (8004bc0 <FSMC_GetFlagStatus+0x20>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8004bac:	4b05      	ldrne	r3, [pc, #20]	; (8004bc4 <FSMC_GetFlagStatus+0x24>)
 8004bae:	685b      	ldr	r3, [r3, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 8004bb0:	420b      	tst	r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8004bb2:	bf0c      	ite	eq
 8004bb4:	2000      	moveq	r0, #0
 8004bb6:	2001      	movne	r0, #1
 8004bb8:	4770      	bx	lr
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    tmpsr = FSMC_Bank2->SR2;
 8004bba:	4b03      	ldr	r3, [pc, #12]	; (8004bc8 <FSMC_GetFlagStatus+0x28>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	e7f7      	b.n	8004bb0 <FSMC_GetFlagStatus+0x10>
 8004bc0:	a0000080 	.word	0xa0000080
 8004bc4:	a00000a0 	.word	0xa00000a0
 8004bc8:	a0000060 	.word	0xa0000060

08004bcc <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004bcc:	2810      	cmp	r0, #16
 8004bce:	d009      	beq.n	8004be4 <FSMC_ClearFlag+0x18>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8004bd0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 8004bd4:	bf0c      	ite	eq
 8004bd6:	4b06      	ldreq	r3, [pc, #24]	; (8004bf0 <FSMC_ClearFlag+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 8004bd8:	4b06      	ldrne	r3, [pc, #24]	; (8004bf4 <FSMC_ClearFlag+0x28>)
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	ea22 0101 	bic.w	r1, r2, r1
 8004be0:	6059      	str	r1, [r3, #4]
 8004be2:	4770      	bx	lr
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 8004be4:	4b04      	ldr	r3, [pc, #16]	; (8004bf8 <FSMC_ClearFlag+0x2c>)
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	ea22 0101 	bic.w	r1, r2, r1
 8004bec:	6059      	str	r1, [r3, #4]
 8004bee:	4770      	bx	lr
 8004bf0:	a0000080 	.word	0xa0000080
 8004bf4:	a00000a0 	.word	0xa00000a0
 8004bf8:	a0000060 	.word	0xa0000060

08004bfc <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004bfc:	2810      	cmp	r0, #16
 8004bfe:	d00e      	beq.n	8004c1e <FSMC_GetITStatus+0x22>
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8004c00:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8004c04:	bf0c      	ite	eq
 8004c06:	4b07      	ldreq	r3, [pc, #28]	; (8004c24 <FSMC_GetITStatus+0x28>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8004c08:	4b07      	ldrne	r3, [pc, #28]	; (8004c28 <FSMC_GetITStatus+0x2c>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 8004c0c:	ea13 0001 	ands.w	r0, r3, r1
 8004c10:	d004      	beq.n	8004c1c <FSMC_GetITStatus+0x20>
 8004c12:	ea13 01d1 	ands.w	r1, r3, r1, lsr #3
  {
    bitstatus = SET;
 8004c16:	bf0c      	ite	eq
 8004c18:	2000      	moveq	r0, #0
 8004c1a:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 8004c1c:	4770      	bx	lr
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    tmpsr = FSMC_Bank2->SR2;
 8004c1e:	4b03      	ldr	r3, [pc, #12]	; (8004c2c <FSMC_GetITStatus+0x30>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	e7f3      	b.n	8004c0c <FSMC_GetITStatus+0x10>
 8004c24:	a0000080 	.word	0xa0000080
 8004c28:	a00000a0 	.word	0xa00000a0
 8004c2c:	a0000060 	.word	0xa0000060

08004c30 <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004c30:	2810      	cmp	r0, #16
 8004c32:	d009      	beq.n	8004c48 <FSMC_ClearITPendingBit+0x18>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8004c34:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 8004c38:	bf0c      	ite	eq
 8004c3a:	4b06      	ldreq	r3, [pc, #24]	; (8004c54 <FSMC_ClearITPendingBit+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 8004c3c:	4b06      	ldrne	r3, [pc, #24]	; (8004c58 <FSMC_ClearITPendingBit+0x28>)
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 8004c44:	6059      	str	r1, [r3, #4]
 8004c46:	4770      	bx	lr
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 8004c48:	4b04      	ldr	r3, [pc, #16]	; (8004c5c <FSMC_ClearITPendingBit+0x2c>)
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 8004c50:	6059      	str	r1, [r3, #4]
 8004c52:	4770      	bx	lr
 8004c54:	a0000080 	.word	0xa0000080
 8004c58:	a00000a0 	.word	0xa00000a0
 8004c5c:	a0000060 	.word	0xa0000060

08004c60 <GPIO_DeInit>:
  *   reset values.
  * @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval : None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004c60:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(uint32_t*)&GPIOx)
 8004c62:	4b32      	ldr	r3, [pc, #200]	; (8004d2c <GPIO_DeInit+0xcc>)
 8004c64:	4298      	cmp	r0, r3
 8004c66:	d056      	beq.n	8004d16 <GPIO_DeInit+0xb6>
 8004c68:	d90b      	bls.n	8004c82 <GPIO_DeInit+0x22>
 8004c6a:	4b31      	ldr	r3, [pc, #196]	; (8004d30 <GPIO_DeInit+0xd0>)
 8004c6c:	4298      	cmp	r0, r3
 8004c6e:	d034      	beq.n	8004cda <GPIO_DeInit+0x7a>
 8004c70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c74:	4298      	cmp	r0, r3
 8004c76:	d01a      	beq.n	8004cae <GPIO_DeInit+0x4e>
 8004c78:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004c7c:	4298      	cmp	r0, r3
 8004c7e:	d036      	beq.n	8004cee <GPIO_DeInit+0x8e>
 8004c80:	bd08      	pop	{r3, pc}
 8004c82:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004c86:	4298      	cmp	r0, r3
 8004c88:	d03b      	beq.n	8004d02 <GPIO_DeInit+0xa2>
 8004c8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c8e:	4298      	cmp	r0, r3
 8004c90:	d019      	beq.n	8004cc6 <GPIO_DeInit+0x66>
 8004c92:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004c96:	4298      	cmp	r0, r3
 8004c98:	d1f2      	bne.n	8004c80 <GPIO_DeInit+0x20>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8004c9a:	2004      	movs	r0, #4
 8004c9c:	2101      	movs	r1, #1
 8004c9e:	f000 fd31 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8004ca2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  switch (*(uint32_t*)&GPIOx)
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8004ca6:	2004      	movs	r0, #4
 8004ca8:	2100      	movs	r1, #0
 8004caa:	f000 bd2b 	b.w	8005704 <RCC_APB2PeriphResetCmd>
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;
    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8004cae:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004cb2:	2101      	movs	r1, #1
 8004cb4:	f000 fd26 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8004cb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;
    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8004cbc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	f000 bd1f 	b.w	8005704 <RCC_APB2PeriphResetCmd>
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8004cc6:	2010      	movs	r0, #16
 8004cc8:	2101      	movs	r1, #1
 8004cca:	f000 fd1b 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8004cce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8004cd2:	2010      	movs	r0, #16
 8004cd4:	2100      	movs	r1, #0
 8004cd6:	f000 bd15 	b.w	8005704 <RCC_APB2PeriphResetCmd>
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8004cda:	2080      	movs	r0, #128	; 0x80
 8004cdc:	2101      	movs	r1, #1
 8004cde:	f000 fd11 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8004ce2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8004ce6:	2080      	movs	r0, #128	; 0x80
 8004ce8:	2100      	movs	r1, #0
 8004cea:	f000 bd0b 	b.w	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8004cee:	2040      	movs	r0, #64	; 0x40
 8004cf0:	2101      	movs	r1, #1
 8004cf2:	f000 fd07 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8004cf6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8004cfa:	2040      	movs	r0, #64	; 0x40
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	f000 bd01 	b.w	8005704 <RCC_APB2PeriphResetCmd>
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8004d02:	2008      	movs	r0, #8
 8004d04:	2101      	movs	r1, #1
 8004d06:	f000 fcfd 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8004d0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8004d0e:	2008      	movs	r0, #8
 8004d10:	2100      	movs	r1, #0
 8004d12:	f000 bcf7 	b.w	8005704 <RCC_APB2PeriphResetCmd>
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
      break;
    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8004d16:	2020      	movs	r0, #32
 8004d18:	2101      	movs	r1, #1
 8004d1a:	f000 fcf3 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8004d1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
      break;
    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8004d22:	2020      	movs	r0, #32
 8004d24:	2100      	movs	r1, #0
 8004d26:	f000 bced 	b.w	8005704 <RCC_APB2PeriphResetCmd>
 8004d2a:	bf00      	nop
 8004d2c:	40011400 	.word	0x40011400
 8004d30:	40011c00 	.word	0x40011c00

08004d34 <GPIO_AFIODeInit>:
  *   values.
  * @param  None
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
 8004d34:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004d36:	2001      	movs	r0, #1
 8004d38:	4601      	mov	r1, r0
 8004d3a:	f000 fce3 	bl	8005704 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 8004d3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8004d42:	2001      	movs	r0, #1
 8004d44:	2100      	movs	r1, #0
 8004d46:	f000 bcdd 	b.w	8005704 <RCC_APB2PeriphResetCmd>
 8004d4a:	bf00      	nop

08004d4c <GPIO_Init>:
  *   contains the configuration information for the specified GPIO
  *   peripheral.
  * @retval : None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004d4c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8004d50:	78cd      	ldrb	r5, [r1, #3]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8004d52:	06eb      	lsls	r3, r5, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8004d54:	bf48      	it	mi
 8004d56:	788b      	ldrbmi	r3, [r1, #2]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8004d58:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8004d5a:	f005 070f 	and.w	r7, r5, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8004d5e:	bf48      	it	mi
 8004d60:	431f      	orrmi	r7, r3
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8004d62:	f011 0fff 	tst.w	r1, #255	; 0xff
 8004d66:	d023      	beq.n	8004db0 <GPIO_Init+0x64>
  {
    tmpreg = GPIOx->CRL;
 8004d68:	f8d0 c000 	ldr.w	ip, [r0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004d6c:	2300      	movs	r3, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 8004d6e:	2601      	movs	r6, #1
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8004d70:	f04f 080f 	mov.w	r8, #15
 8004d74:	e002      	b.n	8004d7c <GPIO_Init+0x30>
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004d76:	3301      	adds	r3, #1
 8004d78:	2b08      	cmp	r3, #8
 8004d7a:	d017      	beq.n	8004dac <GPIO_Init+0x60>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8004d7c:	fa06 f203 	lsl.w	r2, r6, r3
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004d80:	ea02 0401 	and.w	r4, r2, r1
      if (currentpin == pos)
 8004d84:	4294      	cmp	r4, r2
 8004d86:	d1f6      	bne.n	8004d76 <GPIO_Init+0x2a>
      {
        pos = pinpos << 2;
 8004d88:	009a      	lsls	r2, r3, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8004d8a:	fa08 f902 	lsl.w	r9, r8, r2
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004d8e:	fa07 f202 	lsl.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004d92:	ea2c 0c09 	bic.w	ip, ip, r9
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004d96:	2d28      	cmp	r5, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004d98:	ea4c 0c02 	orr.w	ip, ip, r2
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004d9c:	d035      	beq.n	8004e0a <GPIO_Init+0xbe>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004d9e:	2d48      	cmp	r5, #72	; 0x48
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004da0:	f103 0301 	add.w	r3, r3, #1
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8004da4:	bf08      	it	eq
 8004da6:	6104      	streq	r4, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d1e7      	bne.n	8004d7c <GPIO_Init+0x30>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8004dac:	f8c0 c000 	str.w	ip, [r0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8004db0:	29ff      	cmp	r1, #255	; 0xff
 8004db2:	d925      	bls.n	8004e00 <GPIO_Init+0xb4>
  {
    tmpreg = GPIOx->CRH;
 8004db4:	f8d0 c004 	ldr.w	ip, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004db8:	2300      	movs	r3, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8004dba:	2601      	movs	r6, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8004dbc:	f04f 080f 	mov.w	r8, #15
 8004dc0:	e002      	b.n	8004dc8 <GPIO_Init+0x7c>
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d019      	beq.n	8004dfc <GPIO_Init+0xb0>
 8004dc8:	f103 0208 	add.w	r2, r3, #8
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8004dcc:	fa06 f202 	lsl.w	r2, r6, r2
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8004dd0:	ea02 0401 	and.w	r4, r2, r1
      if (currentpin == pos)
 8004dd4:	4294      	cmp	r4, r2
 8004dd6:	d1f4      	bne.n	8004dc2 <GPIO_Init+0x76>
      {
        pos = pinpos << 2;
 8004dd8:	009a      	lsls	r2, r3, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8004dda:	fa08 f902 	lsl.w	r9, r8, r2
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004dde:	fa07 f202 	lsl.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004de2:	ea2c 0c09 	bic.w	ip, ip, r9
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004de6:	2d28      	cmp	r5, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004de8:	ea4c 0c02 	orr.w	ip, ip, r2
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004dec:	d00b      	beq.n	8004e06 <GPIO_Init+0xba>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004dee:	2d48      	cmp	r5, #72	; 0x48
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004df0:	f103 0301 	add.w	r3, r3, #1
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8004df4:	bf08      	it	eq
 8004df6:	6104      	streq	r4, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d1e5      	bne.n	8004dc8 <GPIO_Init+0x7c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004dfc:	f8c0 c004 	str.w	ip, [r0, #4]
  }
}
 8004e00:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8004e04:	4770      	bx	lr
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8004e06:	6144      	str	r4, [r0, #20]
 8004e08:	e7db      	b.n	8004dc2 <GPIO_Init+0x76>
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8004e0a:	6144      	str	r4, [r0, #20]
 8004e0c:	e7b3      	b.n	8004d76 <GPIO_Init+0x2a>
 8004e0e:	bf00      	nop

08004e10 <GPIO_StructInit>:
  * @retval : None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004e10:	f64f 71ff 	movw	r1, #65535	; 0xffff
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004e14:	2202      	movs	r2, #2
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004e16:	2304      	movs	r3, #4
  * @retval : None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004e18:	8001      	strh	r1, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004e1a:	7082      	strb	r2, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004e1c:	70c3      	strb	r3, [r0, #3]
 8004e1e:	4770      	bx	lr

08004e20 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8004e20:	6883      	ldr	r3, [r0, #8]
 8004e22:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8004e24:	bf0c      	ite	eq
 8004e26:	2000      	moveq	r0, #0
 8004e28:	2001      	movne	r0, #1
 8004e2a:	4770      	bx	lr

08004e2c <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 8004e2c:	6880      	ldr	r0, [r0, #8]
}
 8004e2e:	b280      	uxth	r0, r0
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop

08004e34 <GPIO_ReadOutputDataBit>:
  uint8_t bitstatus = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8004e34:	68c3      	ldr	r3, [r0, #12]
 8004e36:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8004e38:	bf0c      	ite	eq
 8004e3a:	2000      	moveq	r0, #0
 8004e3c:	2001      	movne	r0, #1
 8004e3e:	4770      	bx	lr

08004e40 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 8004e40:	68c0      	ldr	r0, [r0, #12]
}
 8004e42:	b280      	uxth	r0, r0
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop

08004e48 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8004e48:	6101      	str	r1, [r0, #16]
 8004e4a:	4770      	bx	lr

08004e4c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004e4c:	6141      	str	r1, [r0, #20]
 8004e4e:	4770      	bx	lr

08004e50 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004e50:	b90a      	cbnz	r2, 8004e56 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8004e52:	6141      	str	r1, [r0, #20]
 8004e54:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e56:	6101      	str	r1, [r0, #16]
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop

08004e5c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8004e5c:	60c1      	str	r1, [r0, #12]
 8004e5e:	4770      	bx	lr

08004e60 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004e60:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004e64:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004e66:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004e68:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004e6a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004e6c:	6983      	ldr	r3, [r0, #24]
 8004e6e:	4770      	bx	lr

08004e70 <GPIO_EventOutputConfig>:
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004e70:	4b06      	ldr	r3, [pc, #24]	; (8004e8c <GPIO_EventOutputConfig+0x1c>)
  * @param GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval : None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8004e72:	b410      	push	{r4}
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004e74:	681c      	ldr	r4, [r3, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004e76:	f64f 7280 	movw	r2, #65408	; 0xff80
 8004e7a:	4022      	ands	r2, r4
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 8004e7c:	4311      	orrs	r1, r2
  tmpreg |= GPIO_PinSource;
 8004e7e:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
  AFIO->EVCR = tmpreg;
 8004e82:	6018      	str	r0, [r3, #0]
}
 8004e84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	40010000 	.word	0x40010000

08004e90 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 8004e90:	4b01      	ldr	r3, [pc, #4]	; (8004e98 <GPIO_EventOutputCmd+0x8>)
 8004e92:	6018      	str	r0, [r3, #0]
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	4220001c 	.word	0x4220001c

08004e9c <GPIO_PinRemapConfig>:
  * @param NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8004e9c:	b430      	push	{r4, r5}
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8004e9e:	4a16      	ldr	r2, [pc, #88]	; (8004ef8 <GPIO_PinRemapConfig+0x5c>)
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8004ea0:	f400 1440 	and.w	r4, r0, #3145728	; 0x300000
 8004ea4:	f5b4 1f40 	cmp.w	r4, #3145728	; 0x300000
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8004ea8:	b285      	uxth	r5, r0
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8004eaa:	6853      	ldr	r3, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8004eac:	d01c      	beq.n	8004ee8 <GPIO_PinRemapConfig+0x4c>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8004eae:	02c2      	lsls	r2, r0, #11
 8004eb0:	d511      	bpl.n	8004ed6 <GPIO_PinRemapConfig+0x3a>
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8004eb2:	f3c0 4203 	ubfx	r2, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8004eb6:	2403      	movs	r4, #3
 8004eb8:	fa04 f202 	lsl.w	r2, r4, r2
    tmpreg &= ~tmp1;
 8004ebc:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004ec0:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  if (NewState != DISABLE)
 8004ec4:	b119      	cbz	r1, 8004ece <GPIO_PinRemapConfig+0x32>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004ec6:	0d40      	lsrs	r0, r0, #21
 8004ec8:	0100      	lsls	r0, r0, #4
 8004eca:	4085      	lsls	r5, r0
 8004ecc:	432b      	orrs	r3, r5
  }
  AFIO->MAPR = tmpreg;
 8004ece:	4a0a      	ldr	r2, [pc, #40]	; (8004ef8 <GPIO_PinRemapConfig+0x5c>)
}
 8004ed0:	bc30      	pop	{r4, r5}
  }
  if (NewState != DISABLE)
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
  }
  AFIO->MAPR = tmpreg;
 8004ed2:	6053      	str	r3, [r2, #4]
}
 8004ed4:	4770      	bx	lr
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004ed6:	0d42      	lsrs	r2, r0, #21
 8004ed8:	0112      	lsls	r2, r2, #4
 8004eda:	fa05 f202 	lsl.w	r2, r5, r2
 8004ede:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004ee2:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8004ee6:	e7ed      	b.n	8004ec4 <GPIO_PinRemapConfig+0x28>
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8004ee8:	6854      	ldr	r4, [r2, #4]
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8004eea:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8004eee:	f024 6470 	bic.w	r4, r4, #251658240	; 0xf000000
 8004ef2:	6054      	str	r4, [r2, #4]
 8004ef4:	e7e6      	b.n	8004ec4 <GPIO_PinRemapConfig+0x28>
 8004ef6:	bf00      	nop
 8004ef8:	40010000 	.word	0x40010000

08004efc <GPIO_EXTILineConfig>:
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8004efc:	f001 0303 	and.w	r3, r1, #3
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	220f      	movs	r2, #15
 8004f04:	409a      	lsls	r2, r3
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8004f06:	fa00 f303 	lsl.w	r3, r0, r3
 8004f0a:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8004f0e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8004f12:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004f16:	6888      	ldr	r0, [r1, #8]
 8004f18:	ea20 0202 	bic.w	r2, r0, r2
 8004f1c:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8004f1e:	688a      	ldr	r2, [r1, #8]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	608b      	str	r3, [r1, #8]
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop

08004f28 <I2C_DeInit>:
  *   reset values.
  * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval : None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8004f28:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  switch (*(uint32_t*)&I2Cx)
 8004f2a:	4b10      	ldr	r3, [pc, #64]	; (8004f6c <I2C_DeInit+0x44>)
 8004f2c:	4298      	cmp	r0, r3
 8004f2e:	d010      	beq.n	8004f52 <I2C_DeInit+0x2a>
 8004f30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f34:	4298      	cmp	r0, r3
 8004f36:	d10b      	bne.n	8004f50 <I2C_DeInit+0x28>
      /* Release I2C1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
      break;
    case I2C2_BASE:
      /* Enable I2C2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8004f38:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8004f3c:	2101      	movs	r1, #1
 8004f3e:	f000 fbed 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
      break;
    default:
      break;
  }
}
 8004f42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case I2C2_BASE:
      /* Enable I2C2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
      /* Release I2C2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8004f46:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8004f4a:	2100      	movs	r1, #0
 8004f4c:	f000 bbe6 	b.w	800571c <RCC_APB1PeriphResetCmd>
 8004f50:	bd08      	pop	{r3, pc}
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  switch (*(uint32_t*)&I2Cx)
  {
    case I2C1_BASE:
      /* Enable I2C1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8004f52:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004f56:	2101      	movs	r1, #1
 8004f58:	f000 fbe0 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
      break;
    default:
      break;
  }
}
 8004f5c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case I2C1_BASE:
      /* Enable I2C1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
      /* Release I2C1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8004f60:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004f64:	2100      	movs	r1, #0
 8004f66:	f000 bbd9 	b.w	800571c <RCC_APB1PeriphResetCmd>
 8004f6a:	bf00      	nop
 8004f6c:	40005400 	.word	0x40005400

08004f70 <I2C_Init>:
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8004f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f72:	b087      	sub	sp, #28
 8004f74:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8004f76:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8004f78:	a801      	add	r0, sp, #4
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8004f7a:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8004f7c:	f000 fb4e 	bl	800561c <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8004f80:	9903      	ldr	r1, [sp, #12]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8004f82:	482f      	ldr	r0, [pc, #188]	; (8005040 <I2C_Init+0xd0>)
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8004f84:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8004f88:	fba0 3001 	umull	r3, r0, r0, r1
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8004f8c:	0436      	lsls	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8004f8e:	0c80      	lsrs	r0, r0, #18
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8004f90:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8004f92:	b287      	uxth	r7, r0
  tmpreg |= freqrange;
 8004f94:	433e      	orrs	r6, r7
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8004f96:	80a6      	strh	r6, [r4, #4]
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8004f98:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8004f9a:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8004f9c:	f023 0301 	bic.w	r3, r3, #1
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8004fa0:	4e28      	ldr	r6, [pc, #160]	; (8005044 <I2C_Init+0xd4>)
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8004fa2:	041b      	lsls	r3, r3, #16
 8004fa4:	0c1b      	lsrs	r3, r3, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8004fa6:	42b2      	cmp	r2, r6
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8004fa8:	8023      	strh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8004faa:	d823      	bhi.n	8004ff4 <I2C_Init+0x84>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8004fac:	0053      	lsls	r3, r2, #1
 8004fae:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fb2:	b29b      	uxth	r3, r3
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8004fb4:	2b03      	cmp	r3, #3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8004fb6:	f107 0701 	add.w	r7, r7, #1
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8004fba:	bf98      	it	ls
 8004fbc:	2304      	movls	r3, #4
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8004fbe:	8427      	strh	r7, [r4, #32]
    tmpreg |= result | CCR_FS_Set;
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
  }
  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8004fc0:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8004fc2:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8004fc4:	88ee      	ldrh	r6, [r5, #6]
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
  }
  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	f043 0301 	orr.w	r3, r3, #1
 8004fcc:	8023      	strh	r3, [r4, #0]
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8004fce:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8004fd0:	8828      	ldrh	r0, [r5, #0]
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004fd2:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8004fd6:	f023 0302 	bic.w	r3, r3, #2
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8004fda:	88a9      	ldrh	r1, [r5, #4]
 8004fdc:	892a      	ldrh	r2, [r5, #8]
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004fde:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8004fe0:	4330      	orrs	r0, r6
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004fe2:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8004fe4:	4303      	orrs	r3, r0
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8004fe6:	430a      	orrs	r2, r1
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8004fe8:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8004fea:	b292      	uxth	r2, r2
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8004fec:	8023      	strh	r3, [r4, #0]
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8004fee:	8122      	strh	r2, [r4, #8]
}
 8004ff0:	b007      	add	sp, #28
 8004ff2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    I2Cx->TRISE = freqrange + 1; 
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8004ff4:	886e      	ldrh	r6, [r5, #2]
 8004ff6:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8004ffa:	429e      	cmp	r6, r3
 8004ffc:	d01a      	beq.n	8005034 <I2C_Init+0xc4>
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8004ffe:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005002:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005006:	fbb1 f3f2 	udiv	r3, r1, r2
 800500a:	b29b      	uxth	r3, r3
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 800500c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    }
    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8005010:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8005014:	b90a      	cbnz	r2, 800501a <I2C_Init+0xaa>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8005016:	f043 0301 	orr.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 800501a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800501e:	fb02 f000 	mul.w	r0, r2, r0
 8005022:	4a09      	ldr	r2, [pc, #36]	; (8005048 <I2C_Init+0xd8>)
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
 8005024:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 8005028:	fb82 1000 	smull	r1, r0, r2, r0
 800502c:	0980      	lsrs	r0, r0, #6
 800502e:	3001      	adds	r0, #1
 8005030:	8420      	strh	r0, [r4, #32]
 8005032:	e7c5      	b.n	8004fc0 <I2C_Init+0x50>
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8005034:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005038:	fbb1 f3f2 	udiv	r3, r1, r2
 800503c:	b29b      	uxth	r3, r3
 800503e:	e7e7      	b.n	8005010 <I2C_Init+0xa0>
 8005040:	431bde83 	.word	0x431bde83
 8005044:	000186a0 	.word	0x000186a0
 8005048:	10624dd3 	.word	0x10624dd3

0800504c <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 800504c:	2300      	movs	r3, #0
  * @param I2C_InitStruct: pointer to an I2C_InitTypeDef structure
  *   which will be initialized.
  * @retval : None
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
 800504e:	b410      	push	{r4}
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8005050:	f44f 4180 	mov.w	r1, #16384	; 0x4000
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8005054:	f64b 74ff 	movw	r4, #49151	; 0xbfff
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8005058:	f241 3288 	movw	r2, #5000	; 0x1388
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 800505c:	8044      	strh	r4, [r0, #2]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800505e:	8101      	strh	r1, [r0, #8]
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8005060:	60c2      	str	r2, [r0, #12]
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8005062:	8003      	strh	r3, [r0, #0]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8005064:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8005066:	80c3      	strh	r3, [r0, #6]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
}
 8005068:	f85d 4b04 	ldr.w	r4, [sp], #4
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop

08005070 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8005070:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005072:	b929      	cbnz	r1, 8005080 <I2C_Cmd+0x10>
    I2Cx->CR1 |= CR1_PE_Set;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8005074:	f023 0301 	bic.w	r3, r3, #1
 8005078:	041b      	lsls	r3, r3, #16
 800507a:	0c1b      	lsrs	r3, r3, #16
 800507c:	8003      	strh	r3, [r0, #0]
 800507e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8005080:	b29b      	uxth	r3, r3
 8005082:	f043 0301 	orr.w	r3, r3, #1
 8005086:	8003      	strh	r3, [r0, #0]
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop

0800508c <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 800508c:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800508e:	b929      	cbnz	r1, 800509c <I2C_DMACmd+0x10>
    I2Cx->CR2 |= CR2_DMAEN_Set;
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8005090:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005094:	041b      	lsls	r3, r3, #16
 8005096:	0c1b      	lsrs	r3, r3, #16
 8005098:	8083      	strh	r3, [r0, #4]
 800509a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 800509c:	b29b      	uxth	r3, r3
 800509e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050a2:	8083      	strh	r3, [r0, #4]
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop

080050a8 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 80050a8:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80050aa:	b929      	cbnz	r1, 80050b8 <I2C_DMALastTransferCmd+0x10>
    I2Cx->CR2 |= CR2_LAST_Set;
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 80050ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050b0:	041b      	lsls	r3, r3, #16
 80050b2:	0c1b      	lsrs	r3, r3, #16
 80050b4:	8083      	strh	r3, [r0, #4]
 80050b6:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80050be:	8083      	strh	r3, [r0, #4]
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop

080050c4 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 80050c4:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80050c6:	b929      	cbnz	r1, 80050d4 <I2C_GenerateSTART+0x10>
    I2Cx->CR1 |= CR1_START_Set;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 80050c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050cc:	041b      	lsls	r3, r3, #16
 80050ce:	0c1b      	lsrs	r3, r3, #16
 80050d0:	8003      	strh	r3, [r0, #0]
 80050d2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050da:	8003      	strh	r3, [r0, #0]
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop

080050e0 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 80050e0:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80050e2:	b929      	cbnz	r1, 80050f0 <I2C_GenerateSTOP+0x10>
    I2Cx->CR1 |= CR1_STOP_Set;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 80050e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050e8:	041b      	lsls	r3, r3, #16
 80050ea:	0c1b      	lsrs	r3, r3, #16
 80050ec:	8003      	strh	r3, [r0, #0]
 80050ee:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80050f6:	8003      	strh	r3, [r0, #0]
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop

080050fc <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 80050fc:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80050fe:	b929      	cbnz	r1, 800510c <I2C_AcknowledgeConfig+0x10>
    I2Cx->CR1 |= CR1_ACK_Set;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 8005100:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005104:	041b      	lsls	r3, r3, #16
 8005106:	0c1b      	lsrs	r3, r3, #16
 8005108:	8003      	strh	r3, [r0, #0]
 800510a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 800510c:	b29b      	uxth	r3, r3
 800510e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005112:	8003      	strh	r3, [r0, #0]
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop

08005118 <I2C_OwnAddress2Config>:
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 8005118:	8983      	ldrh	r3, [r0, #12]
  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)(Address & (uint16_t)0x00FE);
 800511a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 800511e:	b29b      	uxth	r3, r3
  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
 8005120:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)(Address & (uint16_t)0x00FE);
 8005124:	430b      	orrs	r3, r1
  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8005126:	8183      	strh	r3, [r0, #12]
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop

0800512c <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 800512c:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800512e:	b929      	cbnz	r1, 800513c <I2C_DualAddressCmd+0x10>
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 8005130:	f023 0301 	bic.w	r3, r3, #1
 8005134:	041b      	lsls	r3, r3, #16
 8005136:	0c1b      	lsrs	r3, r3, #16
 8005138:	8183      	strh	r3, [r0, #12]
 800513a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 800513c:	b29b      	uxth	r3, r3
 800513e:	f043 0301 	orr.w	r3, r3, #1
 8005142:	8183      	strh	r3, [r0, #12]
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop

08005148 <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8005148:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800514a:	b929      	cbnz	r1, 8005158 <I2C_GeneralCallCmd+0x10>
    I2Cx->CR1 |= CR1_ENGC_Set;
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
 800514c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005150:	041b      	lsls	r3, r3, #16
 8005152:	0c1b      	lsrs	r3, r3, #16
 8005154:	8003      	strh	r3, [r0, #0]
 8005156:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8005158:	b29b      	uxth	r3, r3
 800515a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800515e:	8003      	strh	r3, [r0, #0]
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop

08005164 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8005164:	8883      	ldrh	r3, [r0, #4]
 8005166:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8005168:	b91a      	cbnz	r2, 8005172 <I2C_ITConfig+0xe>
    I2Cx->CR2 |= I2C_IT;
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 800516a:	ea23 0101 	bic.w	r1, r3, r1
 800516e:	8081      	strh	r1, [r0, #4]
 8005170:	4770      	bx	lr
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8005172:	4319      	orrs	r1, r3
 8005174:	8081      	strh	r1, [r0, #4]
 8005176:	4770      	bx	lr

08005178 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8005178:	8201      	strh	r1, [r0, #16]
 800517a:	4770      	bx	lr

0800517c <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800517c:	8a00      	ldrh	r0, [r0, #16]
}
 800517e:	b2c0      	uxtb	r0, r0
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop

08005184 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8005184:	b91a      	cbnz	r2, 800518e <I2C_Send7bitAddress+0xa>
    Address |= OAR1_ADD0_Set;
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8005186:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 800518a:	8201      	strh	r1, [r0, #16]
 800518c:	4770      	bx	lr
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 800518e:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
  }
  /* Send the address */
  I2Cx->DR = Address;
 8005192:	8201      	strh	r1, [r0, #16]
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop

08005198 <I2C_ReadRegister>:
  * @arg I2C_Register_CCR:   CCR register.
  * @arg I2C_Register_TRISE: TRISE register.
  * @retval : The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8005198:	b082      	sub	sp, #8
 800519a:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));
  /* Return the selected register value */
  return (*(__IO uint16_t *)(*((__IO uint32_t *)&I2Cx) + I2C_Register));
 800519c:	9b01      	ldr	r3, [sp, #4]
 800519e:	5ac8      	ldrh	r0, [r1, r3]
}
 80051a0:	b280      	uxth	r0, r0
 80051a2:	b002      	add	sp, #8
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop

080051a8 <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 80051a8:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80051aa:	b919      	cbnz	r1, 80051b4 <I2C_SoftwareResetCmd+0xc>
    I2Cx->CR1 |= CR1_SWRST_Set;
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
 80051ac:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80051b0:	8003      	strh	r3, [r0, #0]
 80051b2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 80051b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051bc:	b29b      	uxth	r3, r3
 80051be:	8003      	strh	r3, [r0, #0]
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop

080051c4 <I2C_SMBusAlertConfig>:
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 80051c4:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80051c8:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 80051ca:	d005      	beq.n	80051d8 <I2C_SMBusAlertConfig+0x14>
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 80051cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051d0:	041b      	lsls	r3, r3, #16
 80051d2:	0c1b      	lsrs	r3, r3, #16
 80051d4:	8003      	strh	r3, [r0, #0]
 80051d6:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80051d8:	b29b      	uxth	r3, r3
 80051da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80051de:	8003      	strh	r3, [r0, #0]
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop

080051e4 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 80051e4:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80051e6:	b929      	cbnz	r1, 80051f4 <I2C_TransmitPEC+0x10>
    I2Cx->CR1 |= CR1_PEC_Set;
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
 80051e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051ec:	041b      	lsls	r3, r3, #16
 80051ee:	0c1b      	lsrs	r3, r3, #16
 80051f0:	8003      	strh	r3, [r0, #0]
 80051f2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80051fa:	8003      	strh	r3, [r0, #0]
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop

08005200 <I2C_PECPositionConfig>:
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8005200:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8005204:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8005206:	d005      	beq.n	8005214 <I2C_PECPositionConfig+0x14>
    I2Cx->CR1 |= I2C_PECPosition_Next;
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 8005208:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800520c:	041b      	lsls	r3, r3, #16
 800520e:	0c1b      	lsrs	r3, r3, #16
 8005210:	8003      	strh	r3, [r0, #0]
 8005212:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8005214:	b29b      	uxth	r3, r3
 8005216:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800521a:	8003      	strh	r3, [r0, #0]
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop

08005220 <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 8005220:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005222:	b929      	cbnz	r1, 8005230 <I2C_CalculatePEC+0x10>
    I2Cx->CR1 |= CR1_ENPEC_Set;
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
 8005224:	f023 0320 	bic.w	r3, r3, #32
 8005228:	041b      	lsls	r3, r3, #16
 800522a:	0c1b      	lsrs	r3, r3, #16
 800522c:	8003      	strh	r3, [r0, #0]
 800522e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 8005230:	b29b      	uxth	r3, r3
 8005232:	f043 0320 	orr.w	r3, r3, #32
 8005236:	8003      	strh	r3, [r0, #0]
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop

0800523c <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 800523c:	8b00      	ldrh	r0, [r0, #24]
}
 800523e:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8005242:	4770      	bx	lr

08005244 <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 8005244:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005246:	b929      	cbnz	r1, 8005254 <I2C_ARPCmd+0x10>
    I2Cx->CR1 |= CR1_ENARP_Set;
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
 8005248:	f023 0310 	bic.w	r3, r3, #16
 800524c:	041b      	lsls	r3, r3, #16
 800524e:	0c1b      	lsrs	r3, r3, #16
 8005250:	8003      	strh	r3, [r0, #0]
 8005252:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 8005254:	b29b      	uxth	r3, r3
 8005256:	f043 0310 	orr.w	r3, r3, #16
 800525a:	8003      	strh	r3, [r0, #0]
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop

08005260 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005260:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 8005262:	b129      	cbz	r1, 8005270 <I2C_StretchClockCmd+0x10>
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 8005264:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005268:	041b      	lsls	r3, r3, #16
 800526a:	0c1b      	lsrs	r3, r3, #16
 800526c:	8003      	strh	r3, [r0, #0]
 800526e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005270:	b29b      	uxth	r3, r3
 8005272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005276:	8003      	strh	r3, [r0, #0]
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop

0800527c <I2C_FastModeDutyCycleConfig>:
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 800527c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005280:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8005282:	d005      	beq.n	8005290 <I2C_FastModeDutyCycleConfig+0x14>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005284:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005288:	041b      	lsls	r3, r3, #16
 800528a:	0c1b      	lsrs	r3, r3, #16
 800528c:	8383      	strh	r3, [r0, #28]
 800528e:	4770      	bx	lr
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8005290:	b29b      	uxth	r3, r3
 8005292:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005296:	8383      	strh	r3, [r0, #28]
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop

0800529c <I2C_GetLastEvent>:
  uint32_t lastevent = 0;
  uint32_t flag1 = 0, flag2 = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800529c:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 800529e:	8b03      	ldrh	r3, [r0, #24]
  uint32_t lastevent = 0;
  uint32_t flag1 = 0, flag2 = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 80052a0:	b290      	uxth	r0, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 80052a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
  /* Return status */
  return lastevent;
}
 80052a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80052aa:	4770      	bx	lr

080052ac <I2C_CheckEvent>:
  ErrorStatus status = ERROR;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 80052ac:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 80052ae:	8b03      	ldrh	r3, [r0, #24]
  ErrorStatus status = ERROR;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 80052b0:	b290      	uxth	r0, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 80052b2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80052b6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
}
 80052ba:	1a43      	subs	r3, r0, r1
 80052bc:	4258      	negs	r0, r3
 80052be:	4158      	adcs	r0, r3
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop

080052c4 <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)ENDAD
  * @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval : The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 80052c4:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80052c6:	2300      	movs	r3, #0
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  /* Get the I2Cx peripheral base address */
  i2cxbase = (*(uint32_t*)&(I2Cx));
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80052c8:	0f0a      	lsrs	r2, r1, #28
  * @retval : The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80052ca:	9300      	str	r3, [sp, #0]
 80052cc:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  /* Get the I2Cx peripheral base address */
  i2cxbase = (*(uint32_t*)&(I2Cx));
 80052ce:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80052d0:	9200      	str	r2, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
  
  if(i2creg != 0)
 80052d2:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 80052d4:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 80052d8:	b153      	cbz	r3, 80052f0 <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80052da:	9b01      	ldr	r3, [sp, #4]
 80052dc:	3314      	adds	r3, #20
 80052de:	9301      	str	r3, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80052e0:	9b01      	ldr	r3, [sp, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4219      	tst	r1, r3
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 80052e6:	bf0c      	ite	eq
 80052e8:	2000      	moveq	r0, #0
 80052ea:	2001      	movne	r0, #1
 80052ec:	b002      	add	sp, #8
 80052ee:	4770      	bx	lr
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80052f0:	9b01      	ldr	r3, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80052f2:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80052f4:	3318      	adds	r3, #24
 80052f6:	9301      	str	r3, [sp, #4]
 80052f8:	e7f2      	b.n	80052e0 <I2C_GetFlagStatus+0x1c>
 80052fa:	bf00      	nop

080052fc <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80052fc:	43c9      	mvns	r1, r1
 80052fe:	b289      	uxth	r1, r1
 8005300:	8281      	strh	r1, [r0, #20]
 8005302:	4770      	bx	lr

08005304 <I2C_GetITStatus>:
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 8005304:	8883      	ldrh	r3, [r0, #4]
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 8005306:	8a80      	ldrh	r0, [r0, #20]
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 8005308:	b29b      	uxth	r3, r3
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 800530a:	b280      	uxth	r0, r0
 800530c:	4008      	ands	r0, r1
 800530e:	d006      	beq.n	800531e <I2C_GetITStatus+0x1a>
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 8005310:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 8005314:	ea13 4111 	ands.w	r1, r3, r1, lsr #16
  {
    /* I2C_IT is set */
    bitstatus = SET;
 8005318:	bf0c      	ite	eq
 800531a:	2000      	moveq	r0, #0
 800531c:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 800531e:	4770      	bx	lr

08005320 <I2C_ClearITPendingBit>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8005320:	43c9      	mvns	r1, r1
 8005322:	b289      	uxth	r1, r1
 8005324:	8281      	strh	r1, [r0, #20]
 8005326:	4770      	bx	lr

08005328 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 8005328:	4b01      	ldr	r3, [pc, #4]	; (8005330 <IWDG_WriteAccessCmd+0x8>)
 800532a:	6018      	str	r0, [r3, #0]
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	40003000 	.word	0x40003000

08005334 <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 8005334:	4b01      	ldr	r3, [pc, #4]	; (800533c <IWDG_SetPrescaler+0x8>)
 8005336:	6058      	str	r0, [r3, #4]
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	40003000 	.word	0x40003000

08005340 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8005340:	4b01      	ldr	r3, [pc, #4]	; (8005348 <IWDG_SetReload+0x8>)
 8005342:	6098      	str	r0, [r3, #8]
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	40003000 	.word	0x40003000

0800534c <IWDG_ReloadCounter>:
  * @param  None
  * @retval : None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_Reload;
 800534c:	4b02      	ldr	r3, [pc, #8]	; (8005358 <IWDG_ReloadCounter+0xc>)
 800534e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005352:	601a      	str	r2, [r3, #0]
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	40003000 	.word	0x40003000

0800535c <IWDG_Enable>:
  * @param  None
  * @retval : None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_Enable;
 800535c:	4b02      	ldr	r3, [pc, #8]	; (8005368 <IWDG_Enable+0xc>)
 800535e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	40003000 	.word	0x40003000

0800536c <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 800536c:	4b03      	ldr	r3, [pc, #12]	; (800537c <IWDG_GetFlagStatus+0x10>)
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005372:	bf0c      	ite	eq
 8005374:	2000      	moveq	r0, #0
 8005376:	2001      	movne	r0, #1
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	40003000 	.word	0x40003000

08005380 <PWR_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void PWR_DeInit(void)
{
 8005380:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8005382:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005386:	2101      	movs	r1, #1
 8005388:	f000 f9c8 	bl	800571c <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 800538c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8005390:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005394:	2100      	movs	r1, #0
 8005396:	f000 b9c1 	b.w	800571c <RCC_APB1PeriphResetCmd>
 800539a:	bf00      	nop

0800539c <PWR_BackupAccessCmd>:
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 800539c:	4b01      	ldr	r3, [pc, #4]	; (80053a4 <PWR_BackupAccessCmd+0x8>)
 800539e:	6018      	str	r0, [r3, #0]
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	420e0020 	.word	0x420e0020

080053a8 <PWR_PVDCmd>:
  */
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 80053a8:	4b01      	ldr	r3, [pc, #4]	; (80053b0 <PWR_PVDCmd+0x8>)
 80053aa:	6018      	str	r0, [r3, #0]
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	420e0010 	.word	0x420e0010

080053b4 <PWR_PVDLevelConfig>:
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
 80053b4:	4b03      	ldr	r3, [pc, #12]	; (80053c4 <PWR_PVDLevelConfig+0x10>)
 80053b6:	681a      	ldr	r2, [r3, #0]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 80053b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 80053bc:	4310      	orrs	r0, r2
  /* Store the new value */
  PWR->CR = tmpreg;
 80053be:	6018      	str	r0, [r3, #0]
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40007000 	.word	0x40007000

080053c8 <PWR_WakeUpPinCmd>:
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 80053c8:	4b01      	ldr	r3, [pc, #4]	; (80053d0 <PWR_WakeUpPinCmd+0x8>)
 80053ca:	6018      	str	r0, [r3, #0]
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	420e00a0 	.word	0x420e00a0

080053d4 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80053d4:	4a0a      	ldr	r2, [pc, #40]	; (8005400 <PWR_EnterSTOPMode+0x2c>)
  * @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  * @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval : None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 80053d6:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80053d8:	6814      	ldr	r4, [r2, #0]
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80053da:	4b0a      	ldr	r3, [pc, #40]	; (8005404 <PWR_EnterSTOPMode+0x30>)
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 80053dc:	f024 0403 	bic.w	r4, r4, #3
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80053e0:	4320      	orrs	r0, r4
  /* Store the new value */
  PWR->CR = tmpreg;
 80053e2:	6010      	str	r0, [r2, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80053e4:	681a      	ldr	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80053e6:	2901      	cmp	r1, #1
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80053e8:	f042 0204 	orr.w	r2, r2, #4
 80053ec:	601a      	str	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80053ee:	d003      	beq.n	80053f8 <PWR_EnterSTOPMode+0x24>

static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }

static __INLINE void __WFI(void)                      { __ASM volatile ("wfi");   }
static __INLINE void __WFE(void)                      { __ASM volatile ("wfe");   }
 80053f0:	bf20      	wfe
  else
  {
    /* Request Wait For Event */
    __WFE();
  }
}
 80053f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053f6:	4770      	bx	lr
static __INLINE void __disable_irq(void)              { __ASM volatile ("cpsid i"); }

static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }

static __INLINE void __WFI(void)                      { __ASM volatile ("wfi");   }
 80053f8:	bf30      	wfi
 80053fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053fe:	4770      	bx	lr
 8005400:	40007000 	.word	0x40007000
 8005404:	e000ed10 	.word	0xe000ed10

08005408 <PWR_EnterSTANDBYMode>:
  * @retval : None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8005408:	4b07      	ldr	r3, [pc, #28]	; (8005428 <PWR_EnterSTANDBYMode+0x20>)
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 800540a:	4a08      	ldr	r2, [pc, #32]	; (800542c <PWR_EnterSTANDBYMode+0x24>)
  * @retval : None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 800540c:	6819      	ldr	r1, [r3, #0]
 800540e:	f041 0104 	orr.w	r1, r1, #4
 8005412:	6019      	str	r1, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8005414:	6819      	ldr	r1, [r3, #0]
 8005416:	f041 0102 	orr.w	r1, r1, #2
 800541a:	6019      	str	r1, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 800541c:	6813      	ldr	r3, [r2, #0]
 800541e:	f043 0304 	orr.w	r3, r3, #4
 8005422:	6013      	str	r3, [r2, #0]
 8005424:	bf30      	wfi
 8005426:	4770      	bx	lr
 8005428:	40007000 	.word	0x40007000
 800542c:	e000ed10 	.word	0xe000ed10

08005430 <PWR_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8005430:	4b03      	ldr	r3, [pc, #12]	; (8005440 <PWR_GetFlagStatus+0x10>)
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005436:	bf0c      	ite	eq
 8005438:	2000      	moveq	r0, #0
 800543a:	2001      	movne	r0, #1
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	40007000 	.word	0x40007000

08005444 <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8005444:	4b02      	ldr	r3, [pc, #8]	; (8005450 <PWR_ClearFlag+0xc>)
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	ea42 0080 	orr.w	r0, r2, r0, lsl #2
 800544c:	6018      	str	r0, [r3, #0]
 800544e:	4770      	bx	lr
 8005450:	40007000 	.word	0x40007000

08005454 <RCC_DeInit>:
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005454:	4b0c      	ldr	r3, [pc, #48]	; (8005488 <RCC_DeInit+0x34>)
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005456:	4a0d      	ldr	r2, [pc, #52]	; (800548c <RCC_DeInit+0x38>)
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005458:	6818      	ldr	r0, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800545a:	2100      	movs	r1, #0
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800545c:	f040 0001 	orr.w	r0, r0, #1
 8005460:	6018      	str	r0, [r3, #0]
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005462:	6858      	ldr	r0, [r3, #4]
 8005464:	4002      	ands	r2, r0
 8005466:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800546e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005472:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800547a:	601a      	str	r2, [r3, #0]
  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8005482:	605a      	str	r2, [r3, #4]
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005484:	6099      	str	r1, [r3, #8]
 8005486:	4770      	bx	lr
 8005488:	40021000 	.word	0x40021000
 800548c:	f8ff0000 	.word	0xf8ff0000

08005490 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8005490:	4b0c      	ldr	r3, [pc, #48]	; (80054c4 <RCC_HSEConfig+0x34>)
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8005492:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800549c:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80054a4:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80054a6:	d008      	beq.n	80054ba <RCC_HSEConfig+0x2a>
 80054a8:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80054ac:	d104      	bne.n	80054b8 <RCC_HSEConfig+0x28>
      RCC->CR |= CR_HSEON_Set;
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80054b4:	601a      	str	r2, [r3, #0]
 80054b6:	4770      	bx	lr
 80054b8:	4770      	bx	lr
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80054c0:	601a      	str	r2, [r3, #0]
      break;
 80054c2:	4770      	bx	lr
 80054c4:	40021000 	.word	0x40021000

080054c8 <RCC_WaitForHSEStartUp>:
  * @retval : An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80054c8:	b082      	sub	sp, #8
  __IO uint32_t StartUpCounter = 0;
 80054ca:	2300      	movs	r3, #0
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80054cc:	4a0a      	ldr	r2, [pc, #40]	; (80054f8 <RCC_WaitForHSEStartUp+0x30>)
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t StartUpCounter = 0;
 80054ce:	9301      	str	r3, [sp, #4]
 80054d0:	e006      	b.n	80054e0 <RCC_WaitForHSEStartUp+0x18>
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 80054d2:	9b01      	ldr	r3, [sp, #4]
 80054d4:	3301      	adds	r3, #1
 80054d6:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80054d8:	9b01      	ldr	r3, [sp, #4]
 80054da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80054de:	d005      	beq.n	80054ec <RCC_WaitForHSEStartUp+0x24>
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80054e0:	6813      	ldr	r3, [r2, #0]
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80054e2:	039b      	lsls	r3, r3, #14
 80054e4:	d5f5      	bpl.n	80054d2 <RCC_WaitForHSEStartUp+0xa>
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 80054e6:	9b01      	ldr	r3, [sp, #4]
 80054e8:	3301      	adds	r3, #1
 80054ea:	9301      	str	r3, [sp, #4]
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80054ec:	4b02      	ldr	r3, [pc, #8]	; (80054f8 <RCC_WaitForHSEStartUp+0x30>)
 80054ee:	6818      	ldr	r0, [r3, #0]
  }
  else
  {
    status = ERROR;
  }  
  return (status);
 80054f0:	f3c0 4040 	ubfx	r0, r0, #17, #1
}
 80054f4:	b002      	add	sp, #8
 80054f6:	4770      	bx	lr
 80054f8:	40021000 	.word	0x40021000

080054fc <RCC_AdjustHSICalibrationValue>:
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 80054fc:	4b03      	ldr	r3, [pc, #12]	; (800550c <RCC_AdjustHSICalibrationValue+0x10>)
 80054fe:	681a      	ldr	r2, [r3, #0]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8005500:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8005504:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CR = tmpreg;
 8005508:	6018      	str	r0, [r3, #0]
 800550a:	4770      	bx	lr
 800550c:	40021000 	.word	0x40021000

08005510 <RCC_HSICmd>:
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8005510:	4b01      	ldr	r3, [pc, #4]	; (8005518 <RCC_HSICmd+0x8>)
 8005512:	6018      	str	r0, [r3, #0]
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	42420000 	.word	0x42420000

0800551c <RCC_PLLConfig>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
  tmpreg = RCC->CFGR;
 800551c:	4b03      	ldr	r3, [pc, #12]	; (800552c <RCC_PLLConfig+0x10>)
 800551e:	685a      	ldr	r2, [r3, #4]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8005520:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8005524:	4311      	orrs	r1, r2
 8005526:	4308      	orrs	r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005528:	6058      	str	r0, [r3, #4]
 800552a:	4770      	bx	lr
 800552c:	40021000 	.word	0x40021000

08005530 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8005530:	4b01      	ldr	r3, [pc, #4]	; (8005538 <RCC_PLLCmd+0x8>)
 8005532:	6018      	str	r0, [r3, #0]
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	42420060 	.word	0x42420060

0800553c <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 800553c:	4b03      	ldr	r3, [pc, #12]	; (800554c <RCC_SYSCLKConfig+0x10>)
 800553e:	685a      	ldr	r2, [r3, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8005540:	f022 0203 	bic.w	r2, r2, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8005544:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005546:	6058      	str	r0, [r3, #4]
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	40021000 	.word	0x40021000

08005550 <RCC_GetSYSCLKSource>:
  * - 0x04: HSE used as system clock
  * - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8005550:	4b02      	ldr	r3, [pc, #8]	; (800555c <RCC_GetSYSCLKSource+0xc>)
 8005552:	6858      	ldr	r0, [r3, #4]
}
 8005554:	f000 000c 	and.w	r0, r0, #12
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	40021000 	.word	0x40021000

08005560 <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8005560:	4b03      	ldr	r3, [pc, #12]	; (8005570 <RCC_HCLKConfig+0x10>)
 8005562:	685a      	ldr	r2, [r3, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8005564:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8005568:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800556a:	6058      	str	r0, [r3, #4]
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	40021000 	.word	0x40021000

08005574 <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005574:	4b03      	ldr	r3, [pc, #12]	; (8005584 <RCC_PCLK1Config+0x10>)
 8005576:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8005578:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800557c:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800557e:	6058      	str	r0, [r3, #4]
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	40021000 	.word	0x40021000

08005588 <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005588:	4b03      	ldr	r3, [pc, #12]	; (8005598 <RCC_PCLK2Config+0x10>)
 800558a:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800558c:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8005590:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005594:	6058      	str	r0, [r3, #4]
 8005596:	4770      	bx	lr
 8005598:	40021000 	.word	0x40021000

0800559c <RCC_ITConfig>:
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800559c:	4b04      	ldr	r3, [pc, #16]	; (80055b0 <RCC_ITConfig+0x14>)
 800559e:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80055a0:	b919      	cbnz	r1, 80055aa <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80055a2:	ea22 0000 	bic.w	r0, r2, r0
 80055a6:	7018      	strb	r0, [r3, #0]
 80055a8:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80055aa:	4310      	orrs	r0, r2
 80055ac:	7018      	strb	r0, [r3, #0]
 80055ae:	4770      	bx	lr
 80055b0:	40021009 	.word	0x40021009

080055b4 <RCC_USBCLKConfig>:
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80055b4:	4b01      	ldr	r3, [pc, #4]	; (80055bc <RCC_USBCLKConfig+0x8>)
 80055b6:	6018      	str	r0, [r3, #0]
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	424200d8 	.word	0x424200d8

080055c0 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 80055c0:	4b03      	ldr	r3, [pc, #12]	; (80055d0 <RCC_ADCCLKConfig+0x10>)
 80055c2:	685a      	ldr	r2, [r3, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80055c4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 80055c8:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80055ca:	6058      	str	r0, [r3, #4]
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	40021000 	.word	0x40021000

080055d4 <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80055d4:	4b06      	ldr	r3, [pc, #24]	; (80055f0 <RCC_LSEConfig+0x1c>)
 80055d6:	2200      	movs	r2, #0
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80055d8:	2801      	cmp	r0, #1
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80055da:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80055dc:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80055de:	d005      	beq.n	80055ec <RCC_LSEConfig+0x18>
 80055e0:	2804      	cmp	r0, #4
 80055e2:	d102      	bne.n	80055ea <RCC_LSEConfig+0x16>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80055e4:	2205      	movs	r2, #5
 80055e6:	701a      	strb	r2, [r3, #0]
 80055e8:	4770      	bx	lr
 80055ea:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80055ec:	7018      	strb	r0, [r3, #0]
      break;
 80055ee:	4770      	bx	lr
 80055f0:	40021020 	.word	0x40021020

080055f4 <RCC_LSICmd>:
  */
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80055f4:	4b01      	ldr	r3, [pc, #4]	; (80055fc <RCC_LSICmd+0x8>)
 80055f6:	6018      	str	r0, [r3, #0]
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	42420480 	.word	0x42420480

08005600 <RCC_RTCCLKConfig>:
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8005600:	4b02      	ldr	r3, [pc, #8]	; (800560c <RCC_RTCCLKConfig+0xc>)
 8005602:	6a1a      	ldr	r2, [r3, #32]
 8005604:	4310      	orrs	r0, r2
 8005606:	6218      	str	r0, [r3, #32]
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	40021000 	.word	0x40021000

08005610 <RCC_RTCCLKCmd>:
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8005610:	4b01      	ldr	r3, [pc, #4]	; (8005618 <RCC_RTCCLKCmd+0x8>)
 8005612:	6018      	str	r0, [r3, #0]
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	4242043c 	.word	0x4242043c

0800561c <RCC_GetClocksFreq>:
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800561c:	4a21      	ldr	r2, [pc, #132]	; (80056a4 <RCC_GetClocksFreq+0x88>)
  * @param RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which
  *   will hold the clocks frequencies.
  * @retval : None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800561e:	b410      	push	{r4}
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8005620:	6853      	ldr	r3, [r2, #4]
 8005622:	f003 030c 	and.w	r3, r3, #12
  switch (tmp)
 8005626:	2b04      	cmp	r3, #4
 8005628:	d023      	beq.n	8005672 <RCC_GetClocksFreq+0x56>
 800562a:	2b08      	cmp	r3, #8
 800562c:	d024      	beq.n	8005678 <RCC_GetClocksFreq+0x5c>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 800562e:	491e      	ldr	r1, [pc, #120]	; (80056a8 <RCC_GetClocksFreq+0x8c>)
 8005630:	6001      	str	r1, [r0, #0]
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005632:	4a1c      	ldr	r2, [pc, #112]	; (80056a4 <RCC_GetClocksFreq+0x88>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8005634:	4b1d      	ldr	r3, [pc, #116]	; (80056ac <RCC_GetClocksFreq+0x90>)
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005636:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 4;
 8005638:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 800563c:	5d1c      	ldrb	r4, [r3, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800563e:	40e1      	lsrs	r1, r4
 8005640:	6041      	str	r1, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8005642:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8005644:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 8005648:	5d1c      	ldrb	r4, [r3, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800564a:	fa21 f404 	lsr.w	r4, r1, r4
 800564e:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8005650:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 8005652:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];
 8005656:	5d1c      	ldrb	r4, [r3, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005658:	40e1      	lsrs	r1, r4
 800565a:	60c1      	str	r1, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800565c:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
}
 800565e:	f85d 4b04 	ldr.w	r4, [sp], #4
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
 8005662:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8005666:	4413      	add	r3, r2
 8005668:	7c1b      	ldrb	r3, [r3, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800566a:	fbb1 f1f3 	udiv	r1, r1, r3
 800566e:	6101      	str	r1, [r0, #16]
}
 8005670:	4770      	bx	lr
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8005672:	490f      	ldr	r1, [pc, #60]	; (80056b0 <RCC_GetClocksFreq+0x94>)
 8005674:	6001      	str	r1, [r0, #0]
      break;
 8005676:	e7dc      	b.n	8005632 <RCC_GetClocksFreq+0x16>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8005678:	6851      	ldr	r1, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800567a:	6853      	ldr	r3, [r2, #4]
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 800567c:	f3c1 4183 	ubfx	r1, r1, #18, #4
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
 8005680:	03dc      	lsls	r4, r3, #15
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8005682:	f101 0102 	add.w	r1, r1, #2
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
 8005686:	d508      	bpl.n	800569a <RCC_GetClocksFreq+0x7e>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8005688:	6853      	ldr	r3, [r2, #4]
 800568a:	039b      	lsls	r3, r3, #14
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 800568c:	bf4c      	ite	mi
 800568e:	4b09      	ldrmi	r3, [pc, #36]	; (80056b4 <RCC_GetClocksFreq+0x98>)
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8005690:	4b07      	ldrpl	r3, [pc, #28]	; (80056b0 <RCC_GetClocksFreq+0x94>)
 8005692:	fb03 f101 	mul.w	r1, r3, r1
 8005696:	6001      	str	r1, [r0, #0]
 8005698:	e7cb      	b.n	8005632 <RCC_GetClocksFreq+0x16>
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 800569a:	4b07      	ldr	r3, [pc, #28]	; (80056b8 <RCC_GetClocksFreq+0x9c>)
 800569c:	fb03 f101 	mul.w	r1, r3, r1
 80056a0:	6001      	str	r1, [r0, #0]
 80056a2:	e7c6      	b.n	8005632 <RCC_GetClocksFreq+0x16>
 80056a4:	40021000 	.word	0x40021000
 80056a8:	007a1200 	.word	0x007a1200
 80056ac:	200001d0 	.word	0x200001d0
 80056b0:	00b71b00 	.word	0x00b71b00
 80056b4:	005b8d80 	.word	0x005b8d80
 80056b8:	003d0900 	.word	0x003d0900

080056bc <RCC_AHBPeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80056bc:	4b04      	ldr	r3, [pc, #16]	; (80056d0 <RCC_AHBPeriphClockCmd+0x14>)
 80056be:	695a      	ldr	r2, [r3, #20]
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056c0:	b919      	cbnz	r1, 80056ca <RCC_AHBPeriphClockCmd+0xe>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80056c2:	ea22 0000 	bic.w	r0, r2, r0
 80056c6:	6158      	str	r0, [r3, #20]
 80056c8:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80056ca:	4310      	orrs	r0, r2
 80056cc:	6158      	str	r0, [r3, #20]
 80056ce:	4770      	bx	lr
 80056d0:	40021000 	.word	0x40021000

080056d4 <RCC_APB2PeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80056d4:	4b04      	ldr	r3, [pc, #16]	; (80056e8 <RCC_APB2PeriphClockCmd+0x14>)
 80056d6:	699a      	ldr	r2, [r3, #24]
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056d8:	b919      	cbnz	r1, 80056e2 <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80056da:	ea22 0000 	bic.w	r0, r2, r0
 80056de:	6198      	str	r0, [r3, #24]
 80056e0:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80056e2:	4310      	orrs	r0, r2
 80056e4:	6198      	str	r0, [r3, #24]
 80056e6:	4770      	bx	lr
 80056e8:	40021000 	.word	0x40021000

080056ec <RCC_APB1PeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80056ec:	4b04      	ldr	r3, [pc, #16]	; (8005700 <RCC_APB1PeriphClockCmd+0x14>)
 80056ee:	69da      	ldr	r2, [r3, #28]
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056f0:	b919      	cbnz	r1, 80056fa <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80056f2:	ea22 0000 	bic.w	r0, r2, r0
 80056f6:	61d8      	str	r0, [r3, #28]
 80056f8:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80056fa:	4310      	orrs	r0, r2
 80056fc:	61d8      	str	r0, [r3, #28]
 80056fe:	4770      	bx	lr
 8005700:	40021000 	.word	0x40021000

08005704 <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005704:	4b04      	ldr	r3, [pc, #16]	; (8005718 <RCC_APB2PeriphResetCmd+0x14>)
 8005706:	68da      	ldr	r2, [r3, #12]
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005708:	b919      	cbnz	r1, 8005712 <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800570a:	ea22 0000 	bic.w	r0, r2, r0
 800570e:	60d8      	str	r0, [r3, #12]
 8005710:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005712:	4310      	orrs	r0, r2
 8005714:	60d8      	str	r0, [r3, #12]
 8005716:	4770      	bx	lr
 8005718:	40021000 	.word	0x40021000

0800571c <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800571c:	4b04      	ldr	r3, [pc, #16]	; (8005730 <RCC_APB1PeriphResetCmd+0x14>)
 800571e:	691a      	ldr	r2, [r3, #16]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005720:	b919      	cbnz	r1, 800572a <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8005722:	ea22 0000 	bic.w	r0, r2, r0
 8005726:	6118      	str	r0, [r3, #16]
 8005728:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800572a:	4310      	orrs	r0, r2
 800572c:	6118      	str	r0, [r3, #16]
 800572e:	4770      	bx	lr
 8005730:	40021000 	.word	0x40021000

08005734 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8005734:	4b01      	ldr	r3, [pc, #4]	; (800573c <RCC_BackupResetCmd+0x8>)
 8005736:	6018      	str	r0, [r3, #0]
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	42420440 	.word	0x42420440

08005740 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8005740:	4b01      	ldr	r3, [pc, #4]	; (8005748 <RCC_ClockSecuritySystemCmd+0x8>)
 8005742:	6018      	str	r0, [r3, #0]
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	4242004c 	.word	0x4242004c

0800574c <RCC_MCOConfig>:
void RCC_MCOConfig(uint8_t RCC_MCO)
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));
  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 800574c:	4b01      	ldr	r3, [pc, #4]	; (8005754 <RCC_MCOConfig+0x8>)
 800574e:	7018      	strb	r0, [r3, #0]
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	40021007 	.word	0x40021007

08005758 <RCC_GetFlagStatus>:
  uint32_t statusreg = 0;
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8005758:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 800575a:	2b01      	cmp	r3, #1
 800575c:	d00b      	beq.n	8005776 <RCC_GetFlagStatus+0x1e>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800575e:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8005760:	4b09      	ldr	r3, [pc, #36]	; (8005788 <RCC_GetFlagStatus+0x30>)
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005762:	f000 001f 	and.w	r0, r0, #31
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
  {
    statusreg = RCC->BDCR;
 8005766:	bf0c      	ite	eq
 8005768:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800576a:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800576c:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005770:	f000 0001 	and.w	r0, r0, #1
 8005774:	4770      	bx	lr
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005776:	4b04      	ldr	r3, [pc, #16]	; (8005788 <RCC_GetFlagStatus+0x30>)
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005778:	f000 001f 	and.w	r0, r0, #31
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800577c:	681b      	ldr	r3, [r3, #0]
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800577e:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005782:	f000 0001 	and.w	r0, r0, #1
 8005786:	4770      	bx	lr
 8005788:	40021000 	.word	0x40021000

0800578c <RCC_ClearFlag>:
  * @retval : None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 800578c:	4b02      	ldr	r3, [pc, #8]	; (8005798 <RCC_ClearFlag+0xc>)
 800578e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005790:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005794:	625a      	str	r2, [r3, #36]	; 0x24
 8005796:	4770      	bx	lr
 8005798:	40021000 	.word	0x40021000

0800579c <RCC_GetITStatus>:
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 800579c:	4b03      	ldr	r3, [pc, #12]	; (80057ac <RCC_GetITStatus+0x10>)
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 80057a2:	bf0c      	ite	eq
 80057a4:	2000      	moveq	r0, #0
 80057a6:	2001      	movne	r0, #1
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	40021000 	.word	0x40021000

080057b0 <RCC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80057b0:	4b01      	ldr	r3, [pc, #4]	; (80057b8 <RCC_ClearITPendingBit+0x8>)
 80057b2:	7018      	strb	r0, [r3, #0]
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	4002100a 	.word	0x4002100a

080057bc <RTC_ITConfig>:
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 80057bc:	4b05      	ldr	r3, [pc, #20]	; (80057d4 <RTC_ITConfig+0x18>)
 80057be:	881a      	ldrh	r2, [r3, #0]
 80057c0:	b292      	uxth	r2, r2
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80057c2:	b919      	cbnz	r1, 80057cc <RTC_ITConfig+0x10>
  {
    RTC->CRH |= RTC_IT;
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
 80057c4:	ea22 0000 	bic.w	r0, r2, r0
 80057c8:	8018      	strh	r0, [r3, #0]
 80057ca:	4770      	bx	lr
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 80057cc:	4310      	orrs	r0, r2
 80057ce:	8018      	strh	r0, [r3, #0]
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	40002800 	.word	0x40002800

080057d8 <RTC_EnterConfigMode>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 80057d8:	4b03      	ldr	r3, [pc, #12]	; (80057e8 <RTC_EnterConfigMode+0x10>)
 80057da:	889a      	ldrh	r2, [r3, #4]
 80057dc:	b292      	uxth	r2, r2
 80057de:	f042 0210 	orr.w	r2, r2, #16
 80057e2:	809a      	strh	r2, [r3, #4]
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40002800 	.word	0x40002800

080057ec <RTC_ExitConfigMode>:
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 80057ec:	4a03      	ldr	r2, [pc, #12]	; (80057fc <RTC_ExitConfigMode+0x10>)
 80057ee:	8893      	ldrh	r3, [r2, #4]
 80057f0:	f023 0310 	bic.w	r3, r3, #16
 80057f4:	041b      	lsls	r3, r3, #16
 80057f6:	0c1b      	lsrs	r3, r3, #16
 80057f8:	8093      	strh	r3, [r2, #4]
 80057fa:	4770      	bx	lr
 80057fc:	40002800 	.word	0x40002800

08005800 <RTC_GetCounter>:
  * @retval : RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t tmp = 0;
  tmp = RTC->CNTL;
 8005800:	4b03      	ldr	r3, [pc, #12]	; (8005810 <RTC_GetCounter+0x10>)
 8005802:	8b9a      	ldrh	r2, [r3, #28]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 8005804:	8b18      	ldrh	r0, [r3, #24]
  * @retval : RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t tmp = 0;
  tmp = RTC->CNTL;
 8005806:	b293      	uxth	r3, r2
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
}
 8005808:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	40002800 	.word	0x40002800

08005814 <RTC_SetCounter>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005814:	4b08      	ldr	r3, [pc, #32]	; (8005838 <RTC_SetCounter+0x24>)
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8005816:	0c02      	lsrs	r2, r0, #16
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005818:	8899      	ldrh	r1, [r3, #4]
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 800581a:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 800581c:	b289      	uxth	r1, r1
 800581e:	f041 0110 	orr.w	r1, r1, #16
 8005822:	8099      	strh	r1, [r3, #4]
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8005824:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 8005826:	8398      	strh	r0, [r3, #28]
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005828:	889a      	ldrh	r2, [r3, #4]
 800582a:	f022 0210 	bic.w	r2, r2, #16
 800582e:	0412      	lsls	r2, r2, #16
 8005830:	0c12      	lsrs	r2, r2, #16
 8005832:	809a      	strh	r2, [r3, #4]
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	40002800 	.word	0x40002800

0800583c <RTC_SetPrescaler>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 800583c:	4b08      	ldr	r3, [pc, #32]	; (8005860 <RTC_SetPrescaler+0x24>)
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 800583e:	f3c0 4203 	ubfx	r2, r0, #16, #4
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005842:	8899      	ldrh	r1, [r3, #4]
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 8005844:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005846:	b289      	uxth	r1, r1
 8005848:	f041 0110 	orr.w	r1, r1, #16
 800584c:	8099      	strh	r1, [r3, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 800584e:	811a      	strh	r2, [r3, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 8005850:	8198      	strh	r0, [r3, #12]
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005852:	889a      	ldrh	r2, [r3, #4]
 8005854:	f022 0210 	bic.w	r2, r2, #16
 8005858:	0412      	lsls	r2, r2, #16
 800585a:	0c12      	lsrs	r2, r2, #16
 800585c:	809a      	strh	r2, [r3, #4]
 800585e:	4770      	bx	lr
 8005860:	40002800 	.word	0x40002800

08005864 <RTC_SetAlarm>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005864:	4b08      	ldr	r3, [pc, #32]	; (8005888 <RTC_SetAlarm+0x24>)
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 8005866:	0c02      	lsrs	r2, r0, #16
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005868:	8899      	ldrh	r1, [r3, #4]
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 800586a:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 800586c:	b289      	uxth	r1, r1
 800586e:	f041 0110 	orr.w	r1, r1, #16
 8005872:	8099      	strh	r1, [r3, #4]
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 8005874:	841a      	strh	r2, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 8005876:	8498      	strh	r0, [r3, #36]	; 0x24
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005878:	889a      	ldrh	r2, [r3, #4]
 800587a:	f022 0210 	bic.w	r2, r2, #16
 800587e:	0412      	lsls	r2, r2, #16
 8005880:	0c12      	lsrs	r2, r2, #16
 8005882:	809a      	strh	r2, [r3, #4]
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	40002800 	.word	0x40002800

0800588c <RTC_GetDivider>:
  * @retval : RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
  uint32_t tmp = 0x00;
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 800588c:	4b04      	ldr	r3, [pc, #16]	; (80058a0 <RTC_GetDivider+0x14>)
 800588e:	8a18      	ldrh	r0, [r3, #16]
  tmp |= RTC->DIVL;
 8005890:	8a9b      	ldrh	r3, [r3, #20]
  * @retval : RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
  uint32_t tmp = 0x00;
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 8005892:	f000 000f 	and.w	r0, r0, #15
  tmp |= RTC->DIVL;
 8005896:	b29b      	uxth	r3, r3
  return tmp;
}
 8005898:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	40002800 	.word	0x40002800

080058a4 <RTC_WaitForLastTask>:
  * @retval : None
  */
void RTC_WaitForLastTask(void)
{
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 80058a4:	4a02      	ldr	r2, [pc, #8]	; (80058b0 <RTC_WaitForLastTask+0xc>)
 80058a6:	8893      	ldrh	r3, [r2, #4]
 80058a8:	069b      	lsls	r3, r3, #26
 80058aa:	d5fc      	bpl.n	80058a6 <RTC_WaitForLastTask+0x2>
  {
  }
}
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	40002800 	.word	0x40002800

080058b4 <RTC_WaitForSynchro>:
  * @retval : None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 80058b4:	4905      	ldr	r1, [pc, #20]	; (80058cc <RTC_WaitForSynchro+0x18>)
 80058b6:	888b      	ldrh	r3, [r1, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 80058b8:	460a      	mov	r2, r1
  * @retval : None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 80058ba:	f023 0308 	bic.w	r3, r3, #8
 80058be:	041b      	lsls	r3, r3, #16
 80058c0:	0c1b      	lsrs	r3, r3, #16
 80058c2:	808b      	strh	r3, [r1, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 80058c4:	8893      	ldrh	r3, [r2, #4]
 80058c6:	071b      	lsls	r3, r3, #28
 80058c8:	d5fc      	bpl.n	80058c4 <RTC_WaitForSynchro+0x10>
  {
  }
}
 80058ca:	4770      	bx	lr
 80058cc:	40002800 	.word	0x40002800

080058d0 <RTC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
 80058d0:	4b03      	ldr	r3, [pc, #12]	; (80058e0 <RTC_GetFlagStatus+0x10>)
 80058d2:	889b      	ldrh	r3, [r3, #4]
 80058d4:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80058d6:	bf0c      	ite	eq
 80058d8:	2000      	moveq	r0, #0
 80058da:	2001      	movne	r0, #1
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	40002800 	.word	0x40002800

080058e4 <RTC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the coressponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
 80058e4:	4b03      	ldr	r3, [pc, #12]	; (80058f4 <RTC_ClearFlag+0x10>)
 80058e6:	889a      	ldrh	r2, [r3, #4]
 80058e8:	b292      	uxth	r2, r2
 80058ea:	ea22 0000 	bic.w	r0, r2, r0
 80058ee:	8098      	strh	r0, [r3, #4]
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	40002800 	.word	0x40002800

080058f8 <RTC_GetITStatus>:
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 80058f8:	4b06      	ldr	r3, [pc, #24]	; (8005914 <RTC_GetITStatus+0x1c>)
 80058fa:	889a      	ldrh	r2, [r3, #4]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 80058fc:	881b      	ldrh	r3, [r3, #0]
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 80058fe:	b292      	uxth	r2, r2
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8005900:	4003      	ands	r3, r0
 8005902:	d005      	beq.n	8005910 <RTC_GetITStatus+0x18>
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8005904:	4010      	ands	r0, r2
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8005906:	b2c0      	uxtb	r0, r0
 8005908:	3000      	adds	r0, #0
 800590a:	bf18      	it	ne
 800590c:	2001      	movne	r0, #1
 800590e:	4770      	bx	lr
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8005910:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 8005912:	4770      	bx	lr
 8005914:	40002800 	.word	0x40002800

08005918 <RTC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the coressponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
 8005918:	4b03      	ldr	r3, [pc, #12]	; (8005928 <RTC_ClearITPendingBit+0x10>)
 800591a:	889a      	ldrh	r2, [r3, #4]
 800591c:	b292      	uxth	r2, r2
 800591e:	ea22 0000 	bic.w	r0, r2, r0
 8005922:	8098      	strh	r0, [r3, #4]
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	40002800 	.word	0x40002800

0800592c <SDIO_DeInit>:
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 800592c:	4b06      	ldr	r3, [pc, #24]	; (8005948 <SDIO_DeInit+0x1c>)
  SDIO->ARG    = 0x00000000;
  SDIO->CMD    = 0x00000000;
  SDIO->DTIMER = 0x00000000;
  SDIO->DLEN   = 0x00000000;
  SDIO->DCTRL  = 0x00000000;
  SDIO->ICR    = 0x00C007FF;
 800592e:	4907      	ldr	r1, [pc, #28]	; (800594c <SDIO_DeInit+0x20>)
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 8005930:	2200      	movs	r2, #0
 8005932:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR  = 0x00000000;
 8005934:	605a      	str	r2, [r3, #4]
  SDIO->ARG    = 0x00000000;
 8005936:	609a      	str	r2, [r3, #8]
  SDIO->CMD    = 0x00000000;
 8005938:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
 800593a:	625a      	str	r2, [r3, #36]	; 0x24
  SDIO->DLEN   = 0x00000000;
 800593c:	629a      	str	r2, [r3, #40]	; 0x28
  SDIO->DCTRL  = 0x00000000;
 800593e:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO->ICR    = 0x00C007FF;
 8005940:	6399      	str	r1, [r3, #56]	; 0x38
  SDIO->MASK   = 0x00000000;
 8005942:	63da      	str	r2, [r3, #60]	; 0x3c
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	40018000 	.word	0x40018000
 800594c:	00c007ff 	.word	0x00c007ff

08005950 <SDIO_Init>:
  *   that contains the configuration information for the SDIO 
  *   peripheral.
  * @retval : None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8005950:	b430      	push	{r4, r5}
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005952:	68c3      	ldr	r3, [r0, #12]
 8005954:	6884      	ldr	r4, [r0, #8]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8005956:	4a09      	ldr	r2, [pc, #36]	; (800597c <SDIO_Init+0x2c>)
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005958:	6901      	ldr	r1, [r0, #16]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 800595a:	6855      	ldr	r5, [r2, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800595c:	4323      	orrs	r3, r4
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 800595e:	6844      	ldr	r4, [r0, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005960:	430b      	orrs	r3, r1
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8005962:	6941      	ldr	r1, [r0, #20]
 8005964:	431c      	orrs	r4, r3
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8005966:	f425 43fd 	bic.w	r3, r5, #32384	; 0x7e80
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 800596a:	4321      	orrs	r1, r4
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800596c:	7800      	ldrb	r0, [r0, #0]
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 800596e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8005972:	430b      	orrs	r3, r1
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005974:	4303      	orrs	r3, r0
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8005976:	6053      	str	r3, [r2, #4]
}
 8005978:	bc30      	pop	{r4, r5}
 800597a:	4770      	bx	lr
 800597c:	40018000 	.word	0x40018000

08005980 <SDIO_StructInit>:
  * @retval : None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 8005980:	2300      	movs	r3, #0
 8005982:	7003      	strb	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8005984:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8005986:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8005988:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 800598a:	6103      	str	r3, [r0, #16]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 800598c:	6143      	str	r3, [r0, #20]
 800598e:	4770      	bx	lr

08005990 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8005990:	4b01      	ldr	r3, [pc, #4]	; (8005998 <SDIO_ClockCmd+0x8>)
 8005992:	6018      	str	r0, [r3, #0]
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	423000a0 	.word	0x423000a0

0800599c <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER &= PWR_PWRCTRL_MASK;
 800599c:	4b04      	ldr	r3, [pc, #16]	; (80059b0 <SDIO_SetPowerState+0x14>)
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	f022 0203 	bic.w	r2, r2, #3
 80059a4:	601a      	str	r2, [r3, #0]
  SDIO->POWER |= SDIO_PowerState;
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	4310      	orrs	r0, r2
 80059aa:	6018      	str	r0, [r3, #0]
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	40018000 	.word	0x40018000

080059b4 <SDIO_GetPowerState>:
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 80059b4:	4b02      	ldr	r3, [pc, #8]	; (80059c0 <SDIO_GetPowerState+0xc>)
 80059b6:	6818      	ldr	r0, [r3, #0]
}
 80059b8:	f000 0003 	and.w	r0, r0, #3
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	40018000 	.word	0x40018000

080059c4 <SDIO_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 80059c4:	4b04      	ldr	r3, [pc, #16]	; (80059d8 <SDIO_ITConfig+0x14>)
 80059c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80059c8:	b919      	cbnz	r1, 80059d2 <SDIO_ITConfig+0xe>
    SDIO->MASK |= SDIO_IT;
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 80059ca:	ea22 0000 	bic.w	r0, r2, r0
 80059ce:	63d8      	str	r0, [r3, #60]	; 0x3c
 80059d0:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 80059d2:	4310      	orrs	r0, r2
 80059d4:	63d8      	str	r0, [r3, #60]	; 0x3c
 80059d6:	4770      	bx	lr
 80059d8:	40018000 	.word	0x40018000

080059dc <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 80059dc:	4b01      	ldr	r3, [pc, #4]	; (80059e4 <SDIO_DMACmd+0x8>)
 80059de:	6018      	str	r0, [r3, #0]
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	4230058c 	.word	0x4230058c

080059e8 <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 80059e8:	6802      	ldr	r2, [r0, #0]
 80059ea:	4b09      	ldr	r3, [pc, #36]	; (8005a10 <SDIO_SendCommand+0x28>)
  *   structure that contains the configuration information 
  *   for the SDIO command.
  * @retval : None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 80059ec:	b430      	push	{r4, r5}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 80059ee:	609a      	str	r2, [r3, #8]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 80059f0:	1d01      	adds	r1, r0, #4
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 80059f2:	68da      	ldr	r2, [r3, #12]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 80059f4:	c932      	ldmia	r1, {r1, r4, r5}
 80059f6:	6900      	ldr	r0, [r0, #16]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 80059f8:	4321      	orrs	r1, r4
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 80059fa:	4329      	orrs	r1, r5
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 80059fc:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8005a00:	4301      	orrs	r1, r0
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8005a02:	f022 0207 	bic.w	r2, r2, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8005a06:	430a      	orrs	r2, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8005a08:	60da      	str	r2, [r3, #12]
}
 8005a0a:	bc30      	pop	{r4, r5}
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	40018000 	.word	0x40018000

08005a14 <SDIO_CmdStructInit>:
  * @retval : None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 8005a14:	2300      	movs	r3, #0
 8005a16:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8005a18:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 8005a1a:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 8005a1c:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 8005a1e:	6103      	str	r3, [r0, #16]
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop

08005a24 <SDIO_GetCommandResponse>:
  * @param  None
  * @retval : Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 8005a24:	4b01      	ldr	r3, [pc, #4]	; (8005a2c <SDIO_GetCommandResponse+0x8>)
 8005a26:	6918      	ldr	r0, [r3, #16]
}
 8005a28:	b2c0      	uxtb	r0, r0
 8005a2a:	4770      	bx	lr
 8005a2c:	40018000 	.word	0x40018000

08005a30 <SDIO_GetResponse>:
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));
  
  return (*(__IO uint32_t *)(SDIO_RESP_ADDR + SDIO_RESP)); 
 8005a30:	4b01      	ldr	r3, [pc, #4]	; (8005a38 <SDIO_GetResponse+0x8>)
 8005a32:	58c0      	ldr	r0, [r0, r3]
}
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	40018014 	.word	0x40018014

08005a3c <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8005a3c:	6802      	ldr	r2, [r0, #0]
 8005a3e:	4b09      	ldr	r3, [pc, #36]	; (8005a64 <SDIO_DataConfig+0x28>)
  *   structure that contains the configuration information 
  *   for the SDIO command.
  * @retval : None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8005a40:	b430      	push	{r4, r5}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8005a42:	625a      	str	r2, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8005a44:	6842      	ldr	r2, [r0, #4]
 8005a46:	629a      	str	r2, [r3, #40]	; 0x28
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8005a48:	68c1      	ldr	r1, [r0, #12]
 8005a4a:	6882      	ldr	r2, [r0, #8]
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8005a4c:	6905      	ldr	r5, [r0, #16]
 8005a4e:	6944      	ldr	r4, [r0, #20]
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8005a50:	430a      	orrs	r2, r1
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8005a52:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8005a54:	432a      	orrs	r2, r5
 8005a56:	4322      	orrs	r2, r4

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 8005a58:	f020 00f7 	bic.w	r0, r0, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8005a5c:	4302      	orrs	r2, r0
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8005a5e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005a60:	bc30      	pop	{r4, r5}
 8005a62:	4770      	bx	lr
 8005a64:	40018000 	.word	0x40018000

08005a68 <SDIO_DataStructInit>:
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a6e:	e880 000c 	stmia.w	r0, {r2, r3}
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 8005a72:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8005a74:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 8005a76:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 8005a78:	6143      	str	r3, [r0, #20]
 8005a7a:	4770      	bx	lr

08005a7c <SDIO_GetDataCounter>:
  * @param  None
  * @retval : Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 8005a7c:	4b01      	ldr	r3, [pc, #4]	; (8005a84 <SDIO_GetDataCounter+0x8>)
 8005a7e:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	40018000 	.word	0x40018000

08005a88 <SDIO_ReadData>:
  * @param  None
  * @retval : Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 8005a88:	4b01      	ldr	r3, [pc, #4]	; (8005a90 <SDIO_ReadData+0x8>)
 8005a8a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8005a8e:	4770      	bx	lr
 8005a90:	40018000 	.word	0x40018000

08005a94 <SDIO_WriteData>:
  * @param Data: 32-bit data word to write.
  * @retval : None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 8005a94:	4b01      	ldr	r3, [pc, #4]	; (8005a9c <SDIO_WriteData+0x8>)
 8005a96:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 8005a9a:	4770      	bx	lr
 8005a9c:	40018000 	.word	0x40018000

08005aa0 <SDIO_GetFIFOCount>:
  * @param  None
  * @retval : Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 8005aa0:	4b01      	ldr	r3, [pc, #4]	; (8005aa8 <SDIO_GetFIFOCount+0x8>)
 8005aa2:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	40018000 	.word	0x40018000

08005aac <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 8005aac:	4b01      	ldr	r3, [pc, #4]	; (8005ab4 <SDIO_StartSDIOReadWait+0x8>)
 8005aae:	6018      	str	r0, [r3, #0]
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	423005a0 	.word	0x423005a0

08005ab8 <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 8005ab8:	4b01      	ldr	r3, [pc, #4]	; (8005ac0 <SDIO_StopSDIOReadWait+0x8>)
 8005aba:	6018      	str	r0, [r3, #0]
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	423005a4 	.word	0x423005a4

08005ac4 <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 8005ac4:	4b01      	ldr	r3, [pc, #4]	; (8005acc <SDIO_SetSDIOReadWaitMode+0x8>)
 8005ac6:	6018      	str	r0, [r3, #0]
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	423005a8 	.word	0x423005a8

08005ad0 <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 8005ad0:	4b01      	ldr	r3, [pc, #4]	; (8005ad8 <SDIO_SetSDIOOperation+0x8>)
 8005ad2:	6018      	str	r0, [r3, #0]
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	423005ac 	.word	0x423005ac

08005adc <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 8005adc:	4b01      	ldr	r3, [pc, #4]	; (8005ae4 <SDIO_SendSDIOSuspendCmd+0x8>)
 8005ade:	6018      	str	r0, [r3, #0]
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	423001ac 	.word	0x423001ac

08005ae8 <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 8005ae8:	4b01      	ldr	r3, [pc, #4]	; (8005af0 <SDIO_CommandCompletionCmd+0x8>)
 8005aea:	6018      	str	r0, [r3, #0]
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	423001b0 	.word	0x423001b0

08005af4 <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 8005af4:	f000 0001 	and.w	r0, r0, #1
 8005af8:	4b02      	ldr	r3, [pc, #8]	; (8005b04 <SDIO_CEATAITCmd+0x10>)
 8005afa:	f080 0001 	eor.w	r0, r0, #1
 8005afe:	6018      	str	r0, [r3, #0]
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	423001b4 	.word	0x423001b4

08005b08 <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 8005b08:	4b01      	ldr	r3, [pc, #4]	; (8005b10 <SDIO_SendCEATACmd+0x8>)
 8005b0a:	6018      	str	r0, [r3, #0]
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	423001b8 	.word	0x423001b8

08005b14 <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 8005b14:	4b03      	ldr	r3, [pc, #12]	; (8005b24 <SDIO_GetFlagStatus+0x10>)
 8005b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b18:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005b1a:	bf0c      	ite	eq
 8005b1c:	2000      	moveq	r0, #0
 8005b1e:	2001      	movne	r0, #1
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	40018000 	.word	0x40018000

08005b28 <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8005b28:	4b01      	ldr	r3, [pc, #4]	; (8005b30 <SDIO_ClearFlag+0x8>)
 8005b2a:	6398      	str	r0, [r3, #56]	; 0x38
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	40018000 	.word	0x40018000

08005b34 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8005b34:	4b03      	ldr	r3, [pc, #12]	; (8005b44 <SDIO_GetITStatus+0x10>)
 8005b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b38:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005b3a:	bf0c      	ite	eq
 8005b3c:	2000      	moveq	r0, #0
 8005b3e:	2001      	movne	r0, #1
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	40018000 	.word	0x40018000

08005b48 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8005b48:	4b01      	ldr	r3, [pc, #4]	; (8005b50 <SDIO_ClearITPendingBit+0x8>)
 8005b4a:	6398      	str	r0, [r3, #56]	; 0x38
 8005b4c:	4770      	bx	lr
 8005b4e:	bf00      	nop
 8005b50:	40018000 	.word	0x40018000

08005b54 <SPI_I2S_DeInit>:
  *   reset values (Affects also the I2Ss).
  * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval : None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8005b54:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(uint32_t*)&SPIx)
 8005b56:	4b18      	ldr	r3, [pc, #96]	; (8005bb8 <SPI_I2S_DeInit+0x64>)
 8005b58:	4298      	cmp	r0, r3
 8005b5a:	d020      	beq.n	8005b9e <SPI_I2S_DeInit+0x4a>
 8005b5c:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 8005b60:	4298      	cmp	r0, r3
 8005b62:	d010      	beq.n	8005b86 <SPI_I2S_DeInit+0x32>
 8005b64:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 8005b68:	4298      	cmp	r0, r3
 8005b6a:	d000      	beq.n	8005b6e <SPI_I2S_DeInit+0x1a>
 8005b6c:	bd08      	pop	{r3, pc}
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
      break;
    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8005b6e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005b72:	2101      	movs	r1, #1
 8005b74:	f7ff fdd2 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 8005b78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8005b7c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005b80:	2100      	movs	r1, #0
 8005b82:	f7ff bdcb 	b.w	800571c <RCC_APB1PeriphResetCmd>
  
  switch (*(uint32_t*)&SPIx)
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8005b86:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005b8a:	2101      	movs	r1, #1
 8005b8c:	f7ff fdba 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 8005b90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8005b94:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005b98:	2100      	movs	r1, #0
 8005b9a:	f7ff bdb3 	b.w	8005704 <RCC_APB2PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
      break;
    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8005b9e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	f7ff fdba 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 8005ba8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8005bac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005bb0:	2100      	movs	r1, #0
 8005bb2:	f7ff bdb3 	b.w	800571c <RCC_APB1PeriphResetCmd>
 8005bb6:	bf00      	nop
 8005bb8:	40003c00 	.word	0x40003c00

08005bbc <SPI_Init>:
  *   contains the configuration information for the specified
  *   SPI peripheral.
  * @retval : None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8005bbc:	b4f0      	push	{r4, r5, r6, r7}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8005bbe:	880b      	ldrh	r3, [r1, #0]
 8005bc0:	884c      	ldrh	r4, [r1, #2]
 8005bc2:	888a      	ldrh	r2, [r1, #4]
 8005bc4:	431c      	orrs	r4, r3
 8005bc6:	88cb      	ldrh	r3, [r1, #6]
 8005bc8:	4314      	orrs	r4, r2
 8005bca:	890a      	ldrh	r2, [r1, #8]
 8005bcc:	431c      	orrs	r4, r3
 8005bce:	894b      	ldrh	r3, [r1, #10]
 8005bd0:	898f      	ldrh	r7, [r1, #12]
 8005bd2:	4322      	orrs	r2, r4
  assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8005bd4:	8805      	ldrh	r5, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8005bd6:	89ce      	ldrh	r6, [r1, #14]
 8005bd8:	431a      	orrs	r2, r3
 8005bda:	433a      	orrs	r2, r7
 8005bdc:	4332      	orrs	r2, r6
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005bde:	f405 5341 	and.w	r3, r5, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8005be2:	4313      	orrs	r3, r2
 8005be4:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8005be6:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8005be8:	8b83      	ldrh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8005bea:	8a0a      	ldrh	r2, [r1, #16]
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8005bec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bf0:	041b      	lsls	r3, r3, #16
 8005bf2:	0c1b      	lsrs	r3, r3, #16
 8005bf4:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
}
 8005bf6:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8005bf8:	8202      	strh	r2, [r0, #16]
}
 8005bfa:	4770      	bx	lr

08005bfc <I2S_Init>:
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8005bfc:	8b83      	ldrh	r3, [r0, #28]
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8005bfe:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8005c00:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005c04:	f023 030f 	bic.w	r3, r3, #15
 8005c08:	041b      	lsls	r3, r3, #16
  SPIx->I2SPR = 0x0002;
 8005c0a:	2202      	movs	r2, #2
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8005c0c:	0c1b      	lsrs	r3, r3, #16
 8005c0e:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8005c10:	8402      	strh	r2, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8005c12:	890b      	ldrh	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8005c14:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8005c16:	4293      	cmp	r3, r2
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8005c18:	b087      	sub	sp, #28
 8005c1a:	4605      	mov	r5, r0
 8005c1c:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8005c1e:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8005c20:	d034      	beq.n	8005c8c <I2S_Init+0x90>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8005c22:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8005c24:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8005c26:	2b00      	cmp	r3, #0
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 8005c28:	bf14      	ite	ne
 8005c2a:	2702      	movne	r7, #2
 8005c2c:	2701      	moveq	r7, #1
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8005c2e:	f7ff fcf5 	bl	800561c <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8005c32:	88e2      	ldrh	r2, [r4, #6]
 8005c34:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005c38:	d02a      	beq.n	8005c90 <I2S_Init+0x94>
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8005c3a:	8923      	ldrh	r3, [r4, #8]
 8005c3c:	017f      	lsls	r7, r7, #5
 8005c3e:	fb03 f707 	mul.w	r7, r3, r7
 8005c42:	9b01      	ldr	r3, [sp, #4]
 8005c44:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005c48:	005b      	lsls	r3, r3, #1
 8005c4a:	fbb3 f3f7 	udiv	r3, r3, r7
 8005c4e:	3305      	adds	r3, #5
 8005c50:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 8005c52:	4915      	ldr	r1, [pc, #84]	; (8005ca8 <I2S_Init+0xac>)
 8005c54:	fba1 0303 	umull	r0, r3, r1, r3
 8005c58:	08db      	lsrs	r3, r3, #3
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8005c5a:	0859      	lsrs	r1, r3, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8005c5c:	1e88      	subs	r0, r1, #2
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8005c5e:	f003 0301 	and.w	r3, r3, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8005c62:	28fd      	cmp	r0, #253	; 0xfd
 8005c64:	bf94      	ite	ls
 8005c66:	ea41 2303 	orrls.w	r3, r1, r3, lsl #8
 8005c6a:	2302      	movhi	r3, #2
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8005c6c:	8821      	ldrh	r1, [r4, #0]
 8005c6e:	8860      	ldrh	r0, [r4, #2]
 8005c70:	4331      	orrs	r1, r6
 8005c72:	88a7      	ldrh	r7, [r4, #4]
 8005c74:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8005c78:	4301      	orrs	r1, r0
 8005c7a:	8960      	ldrh	r0, [r4, #10]
 8005c7c:	4339      	orrs	r1, r7
 8005c7e:	4301      	orrs	r1, r0
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8005c80:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8005c82:	b289      	uxth	r1, r1
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8005c84:	842b      	strh	r3, [r5, #32]
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */
  SPIx->I2SCFGR = tmpreg;
 8005c86:	83a9      	strh	r1, [r5, #28]
}
 8005c88:	b007      	add	sp, #28
 8005c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c8c:	88ca      	ldrh	r2, [r1, #6]
 8005c8e:	e7ed      	b.n	8005c6c <I2S_Init+0x70>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8005c90:	9b01      	ldr	r3, [sp, #4]
 8005c92:	8921      	ldrh	r1, [r4, #8]
 8005c94:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005c98:	005b      	lsls	r3, r3, #1
 8005c9a:	0209      	lsls	r1, r1, #8
 8005c9c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ca0:	3305      	adds	r3, #5
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	e7d5      	b.n	8005c52 <I2S_Init+0x56>
 8005ca6:	bf00      	nop
 8005ca8:	cccccccd 	.word	0xcccccccd

08005cac <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8005cac:	2300      	movs	r3, #0
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8005cae:	2207      	movs	r2, #7
 8005cb0:	8202      	strh	r2, [r0, #16]
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8005cb2:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8005cb4:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8005cb6:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8005cb8:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8005cba:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8005cbc:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8005cbe:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8005cc0:	81c3      	strh	r3, [r0, #14]
 8005cc2:	4770      	bx	lr

08005cc4 <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8005cc4:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	8102      	strh	r2, [r0, #8]
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8005cca:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8005ccc:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8005cce:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8005cd0:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8005cd2:	8143      	strh	r3, [r0, #10]
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop

08005cd8 <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8005cd8:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005cda:	b929      	cbnz	r1, 8005ce8 <SPI_Cmd+0x10>
    SPIx->CR1 |= CR1_SPE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8005cdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ce0:	041b      	lsls	r3, r3, #16
 8005ce2:	0c1b      	lsrs	r3, r3, #16
 8005ce4:	8003      	strh	r3, [r0, #0]
 8005ce6:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cee:	8003      	strh	r3, [r0, #0]
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop

08005cf4 <I2S_Cmd>:
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8005cf4:	8b83      	ldrh	r3, [r0, #28]
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005cf6:	b929      	cbnz	r1, 8005d04 <I2S_Cmd+0x10>
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8005cf8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005cfc:	041b      	lsls	r3, r3, #16
 8005cfe:	0c1b      	lsrs	r3, r3, #16
 8005d00:	8383      	strh	r3, [r0, #28]
 8005d02:	4770      	bx	lr
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d0a:	8383      	strh	r3, [r0, #28]
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop

08005d10 <SPI_I2S_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
 8005d10:	2301      	movs	r3, #1
 8005d12:	0909      	lsrs	r1, r1, #4
 8005d14:	fa03 f101 	lsl.w	r1, r3, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8005d18:	8883      	ldrh	r3, [r0, #4]
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
 8005d1a:	b289      	uxth	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8005d1c:	b29b      	uxth	r3, r3
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
  if (NewState != DISABLE)
 8005d1e:	b91a      	cbnz	r2, 8005d28 <SPI_I2S_ITConfig+0x18>
    SPIx->CR2 |= itmask;
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8005d20:	ea23 0101 	bic.w	r1, r3, r1
 8005d24:	8081      	strh	r1, [r0, #4]
 8005d26:	4770      	bx	lr
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8005d28:	4319      	orrs	r1, r3
 8005d2a:	8081      	strh	r1, [r0, #4]
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop

08005d30 <SPI_I2S_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8005d30:	8883      	ldrh	r3, [r0, #4]
 8005d32:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 8005d34:	b91a      	cbnz	r2, 8005d3e <SPI_I2S_DMACmd+0xe>
    SPIx->CR2 |= SPI_I2S_DMAReq;
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8005d36:	ea23 0101 	bic.w	r1, r3, r1
 8005d3a:	8081      	strh	r1, [r0, #4]
 8005d3c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8005d3e:	4319      	orrs	r1, r3
 8005d40:	8081      	strh	r1, [r0, #4]
 8005d42:	4770      	bx	lr

08005d44 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8005d44:	8181      	strh	r1, [r0, #12]
 8005d46:	4770      	bx	lr

08005d48 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8005d48:	8980      	ldrh	r0, [r0, #12]
}
 8005d4a:	b280      	uxth	r0, r0
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop

08005d50 <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8005d50:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8005d54:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8005d56:	8803      	ldrh	r3, [r0, #0]
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8005d58:	d004      	beq.n	8005d64 <SPI_NSSInternalSoftwareConfig+0x14>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d60:	8003      	strh	r3, [r0, #0]
 8005d62:	4770      	bx	lr
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8005d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d68:	041b      	lsls	r3, r3, #16
 8005d6a:	0c1b      	lsrs	r3, r3, #16
 8005d6c:	8003      	strh	r3, [r0, #0]
 8005d6e:	4770      	bx	lr

08005d70 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8005d70:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005d72:	b929      	cbnz	r1, 8005d80 <SPI_SSOutputCmd+0x10>
    SPIx->CR2 |= CR2_SSOE_Set;
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8005d74:	f023 0304 	bic.w	r3, r3, #4
 8005d78:	041b      	lsls	r3, r3, #16
 8005d7a:	0c1b      	lsrs	r3, r3, #16
 8005d7c:	8083      	strh	r3, [r0, #4]
 8005d7e:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	f043 0304 	orr.w	r3, r3, #4
 8005d86:	8083      	strh	r3, [r0, #4]
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop

08005d8c <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 8005d8c:	8803      	ldrh	r3, [r0, #0]
 8005d8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d92:	041b      	lsls	r3, r3, #16
 8005d94:	0c1b      	lsrs	r3, r3, #16
 8005d96:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8005d98:	8803      	ldrh	r3, [r0, #0]
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	4319      	orrs	r1, r3
 8005d9e:	8001      	strh	r1, [r0, #0]
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop

08005da4 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8005da4:	8803      	ldrh	r3, [r0, #0]
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005dac:	8003      	strh	r3, [r0, #0]
 8005dae:	4770      	bx	lr

08005db0 <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8005db0:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005db2:	b929      	cbnz	r1, 8005dc0 <SPI_CalculateCRC+0x10>
    SPIx->CR1 |= CR1_CRCEN_Set;
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8005db4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005db8:	041b      	lsls	r3, r3, #16
 8005dba:	0c1b      	lsrs	r3, r3, #16
 8005dbc:	8003      	strh	r3, [r0, #0]
 8005dbe:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005dc6:	8003      	strh	r3, [r0, #0]
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop

08005dcc <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 8005dcc:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8005dce:	bf14      	ite	ne
 8005dd0:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8005dd2:	8a80      	ldrheq	r0, [r0, #20]
 8005dd4:	b280      	uxth	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8005dd6:	4770      	bx	lr

08005dd8 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8005dd8:	8a00      	ldrh	r0, [r0, #16]
}
 8005dda:	b280      	uxth	r0, r0
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop

08005de0 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8005de0:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8005de4:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8005de6:	d005      	beq.n	8005df4 <SPI_BiDirectionalLineConfig+0x14>
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8005de8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005dec:	041b      	lsls	r3, r3, #16
 8005dee:	0c1b      	lsrs	r3, r3, #16
 8005df0:	8003      	strh	r3, [r0, #0]
 8005df2:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dfa:	8003      	strh	r3, [r0, #0]
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop

08005e00 <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8005e00:	8903      	ldrh	r3, [r0, #8]
 8005e02:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8005e04:	bf0c      	ite	eq
 8005e06:	2000      	moveq	r0, #0
 8005e08:	2001      	movne	r0, #1
 8005e0a:	4770      	bx	lr

08005e0c <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8005e0c:	43c9      	mvns	r1, r1
 8005e0e:	b289      	uxth	r1, r1
 8005e10:	8101      	strh	r1, [r0, #8]
 8005e12:	4770      	bx	lr

08005e14 <SPI_I2S_GetITStatus>:
  uint16_t itpos = 0, itmask = 0, enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
 8005e14:	f001 030f 	and.w	r3, r1, #15
 8005e18:	2201      	movs	r2, #1
 8005e1a:	fa02 f303 	lsl.w	r3, r2, r3
  * @arg SPI_IT_CRCERR: CRC Error interrupt.
  * @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval : The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8005e1e:	b410      	push	{r4}
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8005e20:	8884      	ldrh	r4, [r0, #4]
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8005e22:	8900      	ldrh	r0, [r0, #8]
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8005e24:	b2a4      	uxth	r4, r4
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8005e26:	b280      	uxth	r0, r0
 8005e28:	4018      	ands	r0, r3
 8005e2a:	d005      	beq.n	8005e38 <SPI_I2S_GetITStatus+0x24>
  /* Get the SPI/I2S IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
 8005e2c:	0909      	lsrs	r1, r1, #4
 8005e2e:	408a      	lsls	r2, r1
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8005e30:	4214      	tst	r4, r2
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8005e32:	bf0c      	ite	eq
 8005e34:	2000      	moveq	r0, #0
 8005e36:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8005e38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop

08005e40 <SPI_I2S_ClearITPendingBit>:
  uint16_t itpos = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
  /* Get the SPI IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
 8005e40:	f001 010f 	and.w	r1, r1, #15
 8005e44:	2301      	movs	r3, #1
 8005e46:	408b      	lsls	r3, r1
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 8005e48:	43db      	mvns	r3, r3
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	8103      	strh	r3, [r0, #8]
 8005e4e:	4770      	bx	lr

08005e50 <TIM_DeInit>:
  *   reset values.
  * @param TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval : None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005e50:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 8005e52:	4b3a      	ldr	r3, [pc, #232]	; (8005f3c <TIM_DeInit+0xec>)
 8005e54:	4298      	cmp	r0, r3
 8005e56:	d065      	beq.n	8005f24 <TIM_DeInit+0xd4>
 8005e58:	d916      	bls.n	8005e88 <TIM_DeInit+0x38>
 8005e5a:	4b39      	ldr	r3, [pc, #228]	; (8005f40 <TIM_DeInit+0xf0>)
 8005e5c:	4298      	cmp	r0, r3
 8005e5e:	d057      	beq.n	8005f10 <TIM_DeInit+0xc0>
 8005e60:	d934      	bls.n	8005ecc <TIM_DeInit+0x7c>
 8005e62:	4b38      	ldr	r3, [pc, #224]	; (8005f44 <TIM_DeInit+0xf4>)
 8005e64:	4298      	cmp	r0, r3
 8005e66:	d025      	beq.n	8005eb4 <TIM_DeInit+0x64>
 8005e68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e6c:	4298      	cmp	r0, r3
 8005e6e:	d163      	bne.n	8005f38 <TIM_DeInit+0xe8>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005e70:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005e74:	2101      	movs	r1, #1
 8005e76:	f7ff fc45 	bl	8005704 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005e7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005e7e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005e82:	2100      	movs	r1, #0
 8005e84:	f7ff bc3e 	b.w	8005704 <RCC_APB2PeriphResetCmd>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 8005e88:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005e8c:	4298      	cmp	r0, r3
 8005e8e:	d02b      	beq.n	8005ee8 <TIM_DeInit+0x98>
 8005e90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e94:	4298      	cmp	r0, r3
 8005e96:	d003      	beq.n	8005ea0 <TIM_DeInit+0x50>
 8005e98:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005e9c:	d02e      	beq.n	8005efc <TIM_DeInit+0xac>
 8005e9e:	bd08      	pop	{r3, pc}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005ea0:	2004      	movs	r0, #4
 8005ea2:	2101      	movs	r1, #1
 8005ea4:	f7ff fc3a 	bl	800571c <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005ea8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005eac:	2004      	movs	r0, #4
 8005eae:	2100      	movs	r1, #0
 8005eb0:	f7ff bc34 	b.w	800571c <RCC_APB1PeriphResetCmd>
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005eb4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005eb8:	2101      	movs	r1, #1
 8005eba:	f7ff fc23 	bl	8005704 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005ebe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 
  switch (*(uint32_t*)&TIMx)
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005ec2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005ec6:	2100      	movs	r1, #0
 8005ec8:	f7ff bc1c 	b.w	8005704 <RCC_APB2PeriphResetCmd>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 8005ecc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005ed0:	4298      	cmp	r0, r3
 8005ed2:	d132      	bne.n	8005f3a <TIM_DeInit+0xea>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005ed4:	2010      	movs	r0, #16
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	f7ff fc20 	bl	800571c <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005edc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005ee0:	2010      	movs	r0, #16
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	f7ff bc1a 	b.w	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005ee8:	2002      	movs	r0, #2
 8005eea:	2101      	movs	r1, #1
 8005eec:	f7ff fc16 	bl	800571c <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005ef0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005ef4:	2002      	movs	r0, #2
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	f7ff bc10 	b.w	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005efc:	2001      	movs	r0, #1
 8005efe:	4601      	mov	r1, r0
 8005f00:	f7ff fc0c 	bl	800571c <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005f04:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005f08:	2001      	movs	r0, #1
 8005f0a:	2100      	movs	r1, #0
 8005f0c:	f7ff bc06 	b.w	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005f10:	2020      	movs	r0, #32
 8005f12:	2101      	movs	r1, #1
 8005f14:	f7ff fc02 	bl	800571c <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005f18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005f1c:	2020      	movs	r0, #32
 8005f1e:	2100      	movs	r1, #0
 8005f20:	f7ff bbfc 	b.w	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005f24:	2008      	movs	r0, #8
 8005f26:	2101      	movs	r1, #1
 8005f28:	f7ff fbf8 	bl	800571c <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005f2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005f30:	2008      	movs	r0, #8
 8005f32:	2100      	movs	r1, #0
 8005f34:	f7ff bbf2 	b.w	800571c <RCC_APB1PeriphResetCmd>
 8005f38:	bd08      	pop	{r3, pc}
 8005f3a:	bd08      	pop	{r3, pc}
 8005f3c:	40000c00 	.word	0x40000c00
 8005f40:	40001400 	.word	0x40001400
 8005f44:	40012c00 	.word	0x40012c00

08005f48 <TIM_TimeBaseInit>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8005f48:	8803      	ldrh	r3, [r0, #0]
  *   structure that contains the configuration information for
  *   the specified TIM peripheral.
  * @retval : None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8005f4a:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8005f4c:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8005f50:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8005f52:	8805      	ldrh	r5, [r0, #0]
 8005f54:	88ca      	ldrh	r2, [r1, #6]
 8005f56:	884b      	ldrh	r3, [r1, #2]
 8005f58:	b2ad      	uxth	r5, r5
 8005f5a:	4315      	orrs	r5, r2
 8005f5c:	431d      	orrs	r5, r3
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 8005f5e:	4b0b      	ldr	r3, [pc, #44]	; (8005f8c <TIM_TimeBaseInit+0x44>)
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8005f60:	888c      	ldrh	r4, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8005f62:	880a      	ldrh	r2, [r1, #0]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8005f64:	b2ad      	uxth	r5, r5
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 8005f66:	4298      	cmp	r0, r3
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8005f68:	8005      	strh	r5, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8005f6a:	8584      	strh	r4, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8005f6c:	8502      	strh	r2, [r0, #40]	; 0x28
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 8005f6e:	d007      	beq.n	8005f80 <TIM_TimeBaseInit+0x38>
 8005f70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f74:	4298      	cmp	r0, r3
 8005f76:	d003      	beq.n	8005f80 <TIM_TimeBaseInit+0x38>
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
}
 8005f78:	bc30      	pop	{r4, r5}
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	8283      	strh	r3, [r0, #20]
}
 8005f7e:	4770      	bx	lr
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8005f80:	7a0b      	ldrb	r3, [r1, #8]
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
}
 8005f82:	bc30      	pop	{r4, r5}
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8005f84:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8005f86:	2301      	movs	r3, #1
 8005f88:	8283      	strh	r3, [r0, #20]
}
 8005f8a:	4770      	bx	lr
 8005f8c:	40012c00 	.word	0x40012c00

08005f90 <TIM_OC1Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005f90:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005f92:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005f94:	f023 0301 	bic.w	r3, r3, #1
 8005f98:	041b      	lsls	r3, r3, #16
 8005f9a:	0c1b      	lsrs	r3, r3, #16
 8005f9c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f9e:	8c02      	ldrh	r2, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005fa0:	890d      	ldrh	r5, [r1, #8]
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fa2:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005fa4:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fa8:	8b03      	ldrh	r3, [r0, #24]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005faa:	ea4c 0c05 	orr.w	ip, ip, r5
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005fae:	f022 0202 	bic.w	r2, r2, #2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8005fb6:	4d16      	ldr	r5, [pc, #88]	; (8006010 <TIM_OC1Init+0x80>)
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005fb8:	880f      	ldrh	r7, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005fba:	0412      	lsls	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005fbc:	041b      	lsls	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005fbe:	88ce      	ldrh	r6, [r1, #6]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005fc0:	0c12      	lsrs	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005fc2:	0c1b      	lsrs	r3, r3, #16
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005fc4:	fa1f fc8c 	uxth.w	ip, ip
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8005fc8:	42a8      	cmp	r0, r5
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fca:	b2a4      	uxth	r4, r4
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8005fcc:	ea4c 0202 	orr.w	r2, ip, r2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005fd0:	ea43 0307 	orr.w	r3, r3, r7
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005fd4:	8686      	strh	r6, [r0, #52]	; 0x34
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8005fd6:	d008      	beq.n	8005fea <TIM_OC1Init+0x5a>
 8005fd8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005fdc:	42a8      	cmp	r0, r5
 8005fde:	d004      	beq.n	8005fea <TIM_OC1Init+0x5a>
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fe0:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fe2:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005fe4:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fe6:	8402      	strh	r2, [r0, #32]
}
 8005fe8:	4770      	bx	lr
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005fea:	894e      	ldrh	r6, [r1, #10]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8005fec:	89cf      	ldrh	r7, [r1, #14]
 8005fee:	898d      	ldrh	r5, [r1, #12]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8005ff0:	f022 0208 	bic.w	r2, r2, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005ff4:	4332      	orrs	r2, r6
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8005ff6:	433d      	orrs	r5, r7
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005ff8:	888e      	ldrh	r6, [r1, #4]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005ffa:	f647 41ff 	movw	r1, #31999	; 0x7cff
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8005ffe:	f022 0204 	bic.w	r2, r2, #4
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8006002:	b2ad      	uxth	r5, r5
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8006004:	4021      	ands	r1, r4
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8006006:	4332      	orrs	r2, r6
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8006008:	ea45 0401 	orr.w	r4, r5, r1
 800600c:	e7e8      	b.n	8005fe0 <TIM_OC1Init+0x50>
 800600e:	bf00      	nop
 8006010:	40012c00 	.word	0x40012c00

08006014 <TIM_OC2Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006014:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006016:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006018:	f023 0310 	bic.w	r3, r3, #16
 800601c:	041b      	lsls	r3, r3, #16
 800601e:	0c1b      	lsrs	r3, r3, #16
 8006020:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8006022:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006024:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8006026:	f022 0220 	bic.w	r2, r2, #32
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800602a:	8b03      	ldrh	r3, [r0, #24]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800602c:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 800602e:	0412      	lsls	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006030:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8006034:	0c12      	lsrs	r2, r2, #16
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006036:	f8b1 c000 	ldrh.w	ip, [r1]
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800603a:	884f      	ldrh	r7, [r1, #2]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800603c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006040:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006042:	4d18      	ldr	r5, [pc, #96]	; (80060a4 <TIM_OC2Init+0x90>)
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006044:	0c1b      	lsrs	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8006046:	88ce      	ldrh	r6, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006048:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800604c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006050:	42a8      	cmp	r0, r5
  TIMx->CCER &= CCER_CC2E_Reset;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006052:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006054:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8006056:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8006058:	8706      	strh	r6, [r0, #56]	; 0x38
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 800605a:	d008      	beq.n	800606e <TIM_OC2Init+0x5a>
 800605c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006060:	42a8      	cmp	r0, r5
 8006062:	d004      	beq.n	800606e <TIM_OC2Init+0x5a>
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006064:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006066:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006068:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800606a:	8402      	strh	r2, [r0, #32]
}
 800606c:	4770      	bx	lr
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800606e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8006072:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8006076:	b292      	uxth	r2, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8006078:	f247 36ff 	movw	r6, #29695	; 0x73ff
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800607c:	898f      	ldrh	r7, [r1, #12]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800607e:	ea42 1c0c 	orr.w	ip, r2, ip, lsl #4
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8006082:	4026      	ands	r6, r4
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8006084:	f64f 75bf 	movw	r5, #65471	; 0xffbf
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006088:	888a      	ldrh	r2, [r1, #4]
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800608a:	89cc      	ldrh	r4, [r1, #14]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 800608c:	ea0c 0505 	and.w	r5, ip, r5
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8006090:	ea46 0687 	orr.w	r6, r6, r7, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006094:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8006098:	ea46 0484 	orr.w	r4, r6, r4, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800609c:	b292      	uxth	r2, r2
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800609e:	b2a4      	uxth	r4, r4
 80060a0:	e7e0      	b.n	8006064 <TIM_OC2Init+0x50>
 80060a2:	bf00      	nop
 80060a4:	40012c00 	.word	0x40012c00

080060a8 <TIM_OC3Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80060a8:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80060aa:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80060ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060b0:	041b      	lsls	r3, r3, #16
 80060b2:	0c1b      	lsrs	r3, r3, #16
 80060b4:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060b6:	8c02      	ldrh	r2, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80060b8:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80060ba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060be:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80060c0:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060c2:	8b83      	ldrh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80060c4:	0c12      	lsrs	r2, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80060c6:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80060ca:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80060ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80060d2:	4d18      	ldr	r5, [pc, #96]	; (8006134 <TIM_OC3Init+0x8c>)
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80060d4:	880f      	ldrh	r7, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80060d6:	041b      	lsls	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80060d8:	88ce      	ldrh	r6, [r1, #6]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80060da:	0c1b      	lsrs	r3, r3, #16
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80060dc:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80060e0:	42a8      	cmp	r0, r5
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060e2:	b2a4      	uxth	r4, r4
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80060e4:	b292      	uxth	r2, r2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80060e6:	ea43 0307 	orr.w	r3, r3, r7
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80060ea:	8786      	strh	r6, [r0, #60]	; 0x3c
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80060ec:	d008      	beq.n	8006100 <TIM_OC3Init+0x58>
 80060ee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80060f2:	42a8      	cmp	r0, r5
 80060f4:	d004      	beq.n	8006100 <TIM_OC3Init+0x58>
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060f6:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060f8:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80060fa:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060fc:	8402      	strh	r2, [r0, #32]
}
 80060fe:	4770      	bx	lr
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8006100:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8006104:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8006108:	b292      	uxth	r2, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 800610a:	f644 76ff 	movw	r6, #20479	; 0x4fff
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800610e:	898f      	ldrh	r7, [r1, #12]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8006110:	ea42 2c0c 	orr.w	ip, r2, ip, lsl #8
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8006114:	4026      	ands	r6, r4
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8006116:	f64f 35ff 	movw	r5, #64511	; 0xfbff
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800611a:	888a      	ldrh	r2, [r1, #4]
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800611c:	89cc      	ldrh	r4, [r1, #14]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 800611e:	ea0c 0505 	and.w	r5, ip, r5
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8006122:	ea46 1607 	orr.w	r6, r6, r7, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8006126:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800612a:	ea46 1404 	orr.w	r4, r6, r4, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800612e:	b292      	uxth	r2, r2
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8006130:	b2a4      	uxth	r4, r4
 8006132:	e7e0      	b.n	80060f6 <TIM_OC3Init+0x4e>
 8006134:	40012c00 	.word	0x40012c00

08006138 <TIM_OC4Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8006138:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800613a:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800613c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006140:	041b      	lsls	r3, r3, #16
 8006142:	0c1b      	lsrs	r3, r3, #16
 8006144:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006146:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006148:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800614a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800614e:	8b83      	ldrh	r3, [r0, #28]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8006150:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8006152:	0412      	lsls	r2, r2, #16
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006154:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8006158:	0c12      	lsrs	r2, r2, #16
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800615a:	f8b1 c000 	ldrh.w	ip, [r1]
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800615e:	884f      	ldrh	r7, [r1, #2]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8006160:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006164:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006166:	4d0f      	ldr	r5, [pc, #60]	; (80061a4 <TIM_OC4Init+0x6c>)
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006168:	0c1b      	lsrs	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800616a:	88ce      	ldrh	r6, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800616c:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006170:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006174:	42a8      	cmp	r0, r5
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006176:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006178:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800617a:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800617c:	f8a0 6040 	strh.w	r6, [r0, #64]	; 0x40
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006180:	d008      	beq.n	8006194 <TIM_OC4Init+0x5c>
 8006182:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006186:	42a8      	cmp	r0, r5
 8006188:	d004      	beq.n	8006194 <TIM_OC4Init+0x5c>
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800618a:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800618c:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800618e:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006190:	8402      	strh	r2, [r0, #32]
}
 8006192:	4770      	bx	lr
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006194:	8989      	ldrh	r1, [r1, #12]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8006196:	f3c4 040d 	ubfx	r4, r4, #0, #14
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800619a:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 800619e:	b2a4      	uxth	r4, r4
 80061a0:	e7f3      	b.n	800618a <TIM_OC4Init+0x52>
 80061a2:	bf00      	nop
 80061a4:	40012c00 	.word	0x40012c00

080061a8 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80061a8:	880b      	ldrh	r3, [r1, #0]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80061aa:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d031      	beq.n	8006214 <TIM_ICInit+0x6c>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80061b0:	2b04      	cmp	r3, #4
 80061b2:	d057      	beq.n	8006264 <TIM_ICInit+0xbc>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80061b4:	2b08      	cmp	r3, #8
 80061b6:	f000 8083 	beq.w	80062c0 <TIM_ICInit+0x118>
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80061ba:	8c02      	ldrh	r2, [r0, #32]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80061bc:	884d      	ldrh	r5, [r1, #2]
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80061be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80061c2:	0412      	lsls	r2, r2, #16
 80061c4:	0c12      	lsrs	r2, r2, #16
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80061c6:	888e      	ldrh	r6, [r1, #4]
 80061c8:	890c      	ldrh	r4, [r1, #8]
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80061ca:	8402      	strh	r2, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80061cc:	8b83      	ldrh	r3, [r0, #28]
  tmpccer = TIMx->CCER;
 80061ce:	8c02      	ldrh	r2, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80061d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061d4:	051b      	lsls	r3, r3, #20
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 80061d6:	b292      	uxth	r2, r2
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80061d8:	0d1b      	lsrs	r3, r3, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 80061da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 80061de:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80061e2:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 80061e6:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80061ea:	b292      	uxth	r2, r2
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 80061ec:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80061ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80061f2:	8383      	strh	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 80061f4:	8402      	strh	r2, [r0, #32]
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80061f6:	8b83      	ldrh	r3, [r0, #28]
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80061f8:	88ca      	ldrh	r2, [r1, #6]
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80061fa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80061fe:	041b      	lsls	r3, r3, #16
 8006200:	0c1b      	lsrs	r3, r3, #16
 8006202:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8006204:	8b83      	ldrh	r3, [r0, #28]
 8006206:	b29b      	uxth	r3, r3
 8006208:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800620c:	b29b      	uxth	r3, r3
 800620e:	8383      	strh	r3, [r0, #28]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006210:	bcf0      	pop	{r4, r5, r6, r7}
 8006212:	4770      	bx	lr
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006214:	8c02      	ldrh	r2, [r0, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006216:	888d      	ldrh	r5, [r1, #4]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006218:	f022 0201 	bic.w	r2, r2, #1
 800621c:	0412      	lsls	r2, r2, #16
 800621e:	0c12      	lsrs	r2, r2, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006220:	890e      	ldrh	r6, [r1, #8]
 8006222:	884c      	ldrh	r4, [r1, #2]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006224:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006226:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8006228:	8c03      	ldrh	r3, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
 800622a:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800622c:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006230:	f023 0302 	bic.w	r3, r3, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006234:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006238:	041b      	lsls	r3, r3, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800623a:	f044 0401 	orr.w	r4, r4, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800623e:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006240:	0c1b      	lsrs	r3, r3, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006242:	432a      	orrs	r2, r5
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006244:	4323      	orrs	r3, r4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006246:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006248:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800624a:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800624c:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800624e:	f023 030c 	bic.w	r3, r3, #12
 8006252:	041b      	lsls	r3, r3, #16
 8006254:	0c1b      	lsrs	r3, r3, #16
 8006256:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8006258:	8b03      	ldrh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800625a:	bcf0      	pop	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800625c:	b29b      	uxth	r3, r3
 800625e:	4313      	orrs	r3, r2
 8006260:	8303      	strh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006262:	4770      	bx	lr
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006264:	8c02      	ldrh	r2, [r0, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006266:	884e      	ldrh	r6, [r1, #2]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006268:	f022 0210 	bic.w	r2, r2, #16
 800626c:	0412      	lsls	r2, r2, #16
 800626e:	0c12      	lsrs	r2, r2, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006270:	888c      	ldrh	r4, [r1, #4]
 8006272:	890f      	ldrh	r7, [r1, #8]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006274:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006276:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8006278:	8c05      	ldrh	r5, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800627a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800627e:	051b      	lsls	r3, r3, #20
 8006280:	0d1b      	lsrs	r3, r3, #20
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8006282:	b2ad      	uxth	r5, r5
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006284:	ea43 3207 	orr.w	r2, r3, r7, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006288:	f025 0520 	bic.w	r5, r5, #32
  tmpccer |=  tmp | CCER_CC2E_Set;
 800628c:	ea45 1306 	orr.w	r3, r5, r6, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006290:	b292      	uxth	r2, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006292:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006296:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006298:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800629a:	f043 0310 	orr.w	r3, r3, #16
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800629e:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80062a0:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80062a2:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80062a4:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80062a6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80062aa:	041b      	lsls	r3, r3, #16
 80062ac:	0c1b      	lsrs	r3, r3, #16
 80062ae:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80062b0:	8b03      	ldrh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80062b2:	bcf0      	pop	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	8303      	strh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80062be:	4770      	bx	lr
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80062c0:	8c03      	ldrh	r3, [r0, #32]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80062c2:	884d      	ldrh	r5, [r1, #2]
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80062c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80062c8:	041b      	lsls	r3, r3, #16
 80062ca:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80062cc:	888c      	ldrh	r4, [r1, #4]
 80062ce:	890e      	ldrh	r6, [r1, #8]
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80062d0:	8403      	strh	r3, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062d2:	8b82      	ldrh	r2, [r0, #28]
  tmpccer = TIMx->CCER;
 80062d4:	8c03      	ldrh	r3, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
  tmpccmr2 = TIMx->CCMR2;
 80062d6:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
 80062d8:	b29b      	uxth	r3, r3
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80062da:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 80062de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80062e2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80062e6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80062ea:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80062ec:	b29b      	uxth	r3, r3
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80062ee:	4322      	orrs	r2, r4
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80062f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062f4:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 80062f6:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80062f8:	8b83      	ldrh	r3, [r0, #28]
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80062fa:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80062fc:	f023 030c 	bic.w	r3, r3, #12
 8006300:	041b      	lsls	r3, r3, #16
 8006302:	0c1b      	lsrs	r3, r3, #16
 8006304:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8006306:	8b83      	ldrh	r3, [r0, #28]
 8006308:	b29b      	uxth	r3, r3
 800630a:	4313      	orrs	r3, r2
 800630c:	8383      	strh	r3, [r0, #28]
 800630e:	e77f      	b.n	8006210 <TIM_ICInit+0x68>

08006310 <TIM_PWMIConfig>:
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8006310:	b4f0      	push	{r4, r5, r6, r7}
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8006312:	884d      	ldrh	r5, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8006314:	888c      	ldrh	r4, [r1, #4]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8006316:	2d00      	cmp	r5, #0
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8006318:	880b      	ldrh	r3, [r1, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 800631a:	bf14      	ite	ne
 800631c:	2600      	movne	r6, #0
 800631e:	2602      	moveq	r6, #2
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8006320:	2c01      	cmp	r4, #1
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8006322:	bf14      	ite	ne
 8006324:	2701      	movne	r7, #1
 8006326:	2702      	moveq	r7, #2
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006328:	8c02      	ldrh	r2, [r0, #32]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800632a:	f8b1 c008 	ldrh.w	ip, [r1, #8]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800632e:	2b00      	cmp	r3, #0
 8006330:	d04c      	beq.n	80063cc <TIM_PWMIConfig+0xbc>
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006332:	f022 0210 	bic.w	r2, r2, #16
 8006336:	0412      	lsls	r2, r2, #16
 8006338:	0c12      	lsrs	r2, r2, #16
 800633a:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800633c:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800633e:	8c02      	ldrh	r2, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006344:	051b      	lsls	r3, r3, #20
 8006346:	0d1b      	lsrs	r3, r3, #20
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8006348:	b292      	uxth	r2, r2
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800634a:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 800634e:	f022 0220 	bic.w	r2, r2, #32
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006352:	b29b      	uxth	r3, r3
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006354:	ea42 1505 	orr.w	r5, r2, r5, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006358:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800635c:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800635e:	b2a4      	uxth	r4, r4
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006360:	f045 0510 	orr.w	r5, r5, #16
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006364:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8006366:	8405      	strh	r5, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006368:	8b03      	ldrh	r3, [r0, #24]
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800636a:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800636c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006370:	041b      	lsls	r3, r3, #16
 8006372:	0c1b      	lsrs	r3, r3, #16
 8006374:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006376:	8b03      	ldrh	r3, [r0, #24]
 8006378:	b29b      	uxth	r3, r3
 800637a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800637e:	b29b      	uxth	r3, r3
 8006380:	8303      	strh	r3, [r0, #24]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006382:	8c03      	ldrh	r3, [r0, #32]
 8006384:	f023 0301 	bic.w	r3, r3, #1
 8006388:	041b      	lsls	r3, r3, #16
 800638a:	0c1b      	lsrs	r3, r3, #16
 800638c:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800638e:	8b01      	ldrh	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8006390:	8c03      	ldrh	r3, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
 8006392:	b289      	uxth	r1, r1
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006394:	f021 01f3 	bic.w	r1, r1, #243	; 0xf3
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8006398:	b29b      	uxth	r3, r3
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800639a:	ea41 1c0c 	orr.w	ip, r1, ip, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800639e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80063a2:	f043 0301 	orr.w	r3, r3, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80063a6:	fa1f fc8c 	uxth.w	ip, ip
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80063aa:	431e      	orrs	r6, r3
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80063ac:	ea4c 0707 	orr.w	r7, ip, r7
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063b0:	8307      	strh	r7, [r0, #24]
  TIMx->CCER = tmpccer;
 80063b2:	8406      	strh	r6, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80063b4:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80063b6:	bcf0      	pop	{r4, r5, r6, r7}
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80063b8:	f023 030c 	bic.w	r3, r3, #12
 80063bc:	041b      	lsls	r3, r3, #16
 80063be:	0c1b      	lsrs	r3, r3, #16
 80063c0:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80063c2:	8b03      	ldrh	r3, [r0, #24]
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	431a      	orrs	r2, r3
 80063c8:	8302      	strh	r2, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80063ca:	4770      	bx	lr
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80063cc:	f022 0201 	bic.w	r2, r2, #1
 80063d0:	0412      	lsls	r2, r2, #16
 80063d2:	0c12      	lsrs	r2, r2, #16
 80063d4:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063d6:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80063d8:	8c02      	ldrh	r2, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
 80063da:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80063dc:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80063e0:	f022 0202 	bic.w	r2, r2, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80063e4:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80063e8:	0412      	lsls	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80063ea:	f045 0501 	orr.w	r5, r5, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80063ee:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80063f0:	0c12      	lsrs	r2, r2, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80063f2:	431c      	orrs	r4, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80063f4:	432a      	orrs	r2, r5
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063f6:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 80063f8:	8402      	strh	r2, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80063fa:	8b02      	ldrh	r2, [r0, #24]
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80063fc:	88c9      	ldrh	r1, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80063fe:	f022 020c 	bic.w	r2, r2, #12
 8006402:	0412      	lsls	r2, r2, #16
 8006404:	0c12      	lsrs	r2, r2, #16
 8006406:	8302      	strh	r2, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8006408:	8b03      	ldrh	r3, [r0, #24]
 800640a:	b29b      	uxth	r3, r3
 800640c:	430b      	orrs	r3, r1
 800640e:	8303      	strh	r3, [r0, #24]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006410:	8c02      	ldrh	r2, [r0, #32]
 8006412:	f022 0210 	bic.w	r2, r2, #16
 8006416:	0412      	lsls	r2, r2, #16
 8006418:	0c12      	lsrs	r2, r2, #16
 800641a:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800641c:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800641e:	8c02      	ldrh	r2, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006420:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006424:	051b      	lsls	r3, r3, #20
 8006426:	0d1b      	lsrs	r3, r3, #20
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8006428:	b292      	uxth	r2, r2
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800642a:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 800642e:	f022 0220 	bic.w	r2, r2, #32
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006432:	b29b      	uxth	r3, r3
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006434:	f042 0210 	orr.w	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006438:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800643c:	ea42 1606 	orr.w	r6, r2, r6, lsl #4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006440:	8307      	strh	r7, [r0, #24]
  TIMx->CCER = tmpccer;
 8006442:	8406      	strh	r6, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006444:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006446:	bcf0      	pop	{r4, r5, r6, r7}
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006448:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800644c:	041b      	lsls	r3, r3, #16
 800644e:	0c1b      	lsrs	r3, r3, #16
 8006450:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006452:	8b03      	ldrh	r3, [r0, #24]
 8006454:	b29b      	uxth	r3, r3
 8006456:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800645a:	b289      	uxth	r1, r1
 800645c:	8301      	strh	r1, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800645e:	4770      	bx	lr

08006460 <TIM_BDTRConfig>:
  *   structure that contains the BDTR Register configuration
  *   information for the TIM peripheral.
  * @retval : None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8006460:	b410      	push	{r4}
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8006462:	880b      	ldrh	r3, [r1, #0]
 8006464:	884c      	ldrh	r4, [r1, #2]
 8006466:	888a      	ldrh	r2, [r1, #4]
 8006468:	4323      	orrs	r3, r4
 800646a:	88cc      	ldrh	r4, [r1, #6]
 800646c:	4313      	orrs	r3, r2
 800646e:	890a      	ldrh	r2, [r1, #8]
 8006470:	4323      	orrs	r3, r4
 8006472:	894c      	ldrh	r4, [r1, #10]
 8006474:	4313      	orrs	r3, r2
 8006476:	898a      	ldrh	r2, [r1, #12]
 8006478:	4323      	orrs	r3, r4
 800647a:	4313      	orrs	r3, r2
 800647c:	b29b      	uxth	r3, r3
 800647e:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8006482:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006486:	4770      	bx	lr

08006488 <TIM_TimeBaseStructInit>:
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8006488:	2300      	movs	r3, #0
  * @retval : None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 800648a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800648e:	8082      	strh	r2, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8006490:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8006492:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8006494:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8006496:	7203      	strb	r3, [r0, #8]
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop

0800649c <TIM_OCStructInit>:
  * @retval : None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 800649c:	2300      	movs	r3, #0
 800649e:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80064a0:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80064a2:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80064a4:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80064a6:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80064a8:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80064aa:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80064ac:	81c3      	strh	r3, [r0, #14]
 80064ae:	4770      	bx	lr

080064b0 <TIM_ICStructInit>:
  * @retval : None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80064b0:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80064b2:	2201      	movs	r2, #1
 80064b4:	8082      	strh	r2, [r0, #4]
  * @retval : None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80064b6:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80064b8:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80064ba:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80064bc:	8103      	strh	r3, [r0, #8]
 80064be:	4770      	bx	lr

080064c0 <TIM_BDTRStructInit>:
  * @retval : None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80064c0:	2300      	movs	r3, #0
 80064c2:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80064c4:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80064c6:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80064c8:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80064ca:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80064cc:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80064ce:	8183      	strh	r3, [r0, #12]
 80064d0:	4770      	bx	lr
 80064d2:	bf00      	nop

080064d4 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80064d4:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80064d6:	b929      	cbnz	r1, 80064e4 <TIM_Cmd+0x10>
    TIMx->CR1 |= CR1_CEN_Set;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80064d8:	f023 0301 	bic.w	r3, r3, #1
 80064dc:	059b      	lsls	r3, r3, #22
 80064de:	0d9b      	lsrs	r3, r3, #22
 80064e0:	8003      	strh	r3, [r0, #0]
 80064e2:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	f043 0301 	orr.w	r3, r3, #1
 80064ea:	8003      	strh	r3, [r0, #0]
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop

080064f0 <TIM_CtrlPWMOutputs>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 80064f0:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80064f4:	b921      	cbnz	r1, 8006500 <TIM_CtrlPWMOutputs+0x10>
    TIMx->BDTR |= BDTR_MOE_Set;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 80064f6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80064fa:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 80064fe:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8006500:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006504:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006508:	b29b      	uxth	r3, r3
 800650a:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800650e:	4770      	bx	lr

08006510 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8006510:	8983      	ldrh	r3, [r0, #12]
 8006512:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006514:	b91a      	cbnz	r2, 800651e <TIM_ITConfig+0xe>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8006516:	ea23 0101 	bic.w	r1, r3, r1
 800651a:	8181      	strh	r1, [r0, #12]
 800651c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800651e:	4319      	orrs	r1, r3
 8006520:	8181      	strh	r1, [r0, #12]
 8006522:	4770      	bx	lr

08006524 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8006524:	8281      	strh	r1, [r0, #20]
 8006526:	4770      	bx	lr

08006528 <TIM_DMAConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8006528:	430a      	orrs	r2, r1
 800652a:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 800652e:	4770      	bx	lr

08006530 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8006530:	8983      	ldrh	r3, [r0, #12]
 8006532:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006534:	b91a      	cbnz	r2, 800653e <TIM_DMACmd+0xe>
    TIMx->DIER |= TIM_DMASource; 
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8006536:	ea23 0101 	bic.w	r1, r3, r1
 800653a:	8181      	strh	r1, [r0, #12]
 800653c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800653e:	4319      	orrs	r1, r3
 8006540:	8181      	strh	r1, [r0, #12]
 8006542:	4770      	bx	lr

08006544 <TIM_InternalClockConfig>:
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8006544:	8903      	ldrh	r3, [r0, #8]
 8006546:	f023 0307 	bic.w	r3, r3, #7
 800654a:	041b      	lsls	r3, r3, #16
 800654c:	0c1b      	lsrs	r3, r3, #16
 800654e:	8103      	strh	r3, [r0, #8]
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop

08006554 <TIM_ITRxExternalClockConfig>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006554:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800655a:	041b      	lsls	r3, r3, #16
 800655c:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800655e:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006560:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006562:	8903      	ldrh	r3, [r0, #8]
 8006564:	b29b      	uxth	r3, r3
 8006566:	f043 0307 	orr.w	r3, r3, #7
 800656a:	8103      	strh	r3, [r0, #8]
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop

08006570 <TIM_TIxExternalClockConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006570:	2960      	cmp	r1, #96	; 0x60
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval : None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8006572:	b430      	push	{r4, r5}
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006574:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006576:	d024      	beq.n	80065c2 <TIM_TIxExternalClockConfig+0x52>
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006578:	f024 0401 	bic.w	r4, r4, #1
 800657c:	0424      	lsls	r4, r4, #16
 800657e:	0c24      	lsrs	r4, r4, #16
 8006580:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006582:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8006584:	8c04      	ldrh	r4, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
 8006586:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006588:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 800658c:	b2a4      	uxth	r4, r4
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800658e:	f045 0501 	orr.w	r5, r5, #1
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006592:	f024 0402 	bic.w	r4, r4, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006596:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800659a:	f044 0401 	orr.w	r4, r4, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800659e:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80065a0:	4322      	orrs	r2, r4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065a2:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80065a4:	8402      	strh	r2, [r0, #32]
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065a6:	8903      	ldrh	r3, [r0, #8]
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
}
 80065a8:	bc30      	pop	{r4, r5}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80065aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ae:	041b      	lsls	r3, r3, #16
 80065b0:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80065b2:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065b4:	8103      	strh	r3, [r0, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80065b6:	8903      	ldrh	r3, [r0, #8]
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	f043 0307 	orr.w	r3, r3, #7
 80065be:	8103      	strh	r3, [r0, #8]
}
 80065c0:	4770      	bx	lr
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80065c2:	f024 0410 	bic.w	r4, r4, #16
 80065c6:	0424      	lsls	r4, r4, #16
 80065c8:	0c24      	lsrs	r4, r4, #16
 80065ca:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065cc:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80065ce:	8c05      	ldrh	r5, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80065d0:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 80065d4:	0524      	lsls	r4, r4, #20
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80065d6:	b2ad      	uxth	r5, r5
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80065d8:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80065da:	f025 0520 	bic.w	r5, r5, #32
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80065de:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80065e2:	f045 0510 	orr.w	r5, r5, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80065e6:	ea44 3303 	orr.w	r3, r4, r3, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80065ea:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80065ee:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80065f0:	b292      	uxth	r2, r2
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065f2:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80065f4:	8402      	strh	r2, [r0, #32]
 80065f6:	e7d6      	b.n	80065a6 <TIM_TIxExternalClockConfig+0x36>

080065f8 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval : None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 80065f8:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 80065fa:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 80065fc:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8006600:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006602:	431c      	orrs	r4, r3
 8006604:	b2a4      	uxth	r4, r4
 8006606:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006608:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800660a:	8903      	ldrh	r3, [r0, #8]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
}
 800660c:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 8006610:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006614:	041b      	lsls	r3, r3, #16
 8006616:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 8006618:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800661c:	8103      	strh	r3, [r0, #8]
}
 800661e:	4770      	bx	lr

08006620 <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval : None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8006620:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8006622:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006624:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8006628:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 800662a:	431c      	orrs	r4, r3
 800662c:	b2a4      	uxth	r4, r4
 800662e:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006630:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8006632:	8903      	ldrh	r3, [r0, #8]
}
 8006634:	f85d 4b04 	ldr.w	r4, [sp], #4
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8006638:	b29b      	uxth	r3, r3
 800663a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800663e:	8103      	strh	r3, [r0, #8]
}
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop

08006644 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval : None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 8006644:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8006646:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006648:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 800664c:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 800664e:	431c      	orrs	r4, r3
 8006650:	b2a4      	uxth	r4, r4
 8006652:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006654:	8101      	strh	r1, [r0, #8]
}
 8006656:	f85d 4b04 	ldr.w	r4, [sp], #4
 800665a:	4770      	bx	lr

0800665c <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 800665c:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 800665e:	8282      	strh	r2, [r0, #20]
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop

08006664 <TIM_CounterModeConfig>:
{
  uint16_t tmpcr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 8006664:	8803      	ldrh	r3, [r0, #0]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8006666:	f240 328f 	movw	r2, #911	; 0x38f
 800666a:	4013      	ands	r3, r2
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 800666c:	4319      	orrs	r1, r3
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 800666e:	8001      	strh	r1, [r0, #0]
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop

08006674 <TIM_SelectInputTrigger>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006674:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800667a:	041b      	lsls	r3, r3, #16
 800667c:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800667e:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006680:	8101      	strh	r1, [r0, #8]
 8006682:	4770      	bx	lr

08006684 <TIM_EncoderInterfaceConfig>:
  * @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval : None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8006684:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006686:	8905      	ldrh	r5, [r0, #8]
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006688:	8b04      	ldrh	r4, [r0, #24]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800668a:	8c06      	ldrh	r6, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800668c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8006690:	f024 0403 	bic.w	r4, r4, #3
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006694:	b2b6      	uxth	r6, r6
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8006696:	f026 0622 	bic.w	r6, r6, #34	; 0x22
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 800669a:	f025 0507 	bic.w	r5, r5, #7
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800669e:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 80066a0:	4332      	orrs	r2, r6
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80066a2:	042d      	lsls	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80066a4:	0c24      	lsrs	r4, r4, #16
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80066a6:	0c2d      	lsrs	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80066a8:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 80066ac:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 80066b0:	4329      	orrs	r1, r5
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80066b2:	f044 0401 	orr.w	r4, r4, #1
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 80066b6:	b29e      	uxth	r6, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066b8:	8101      	strh	r1, [r0, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80066ba:	8304      	strh	r4, [r0, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066bc:	8406      	strh	r6, [r0, #32]
}
 80066be:	bc70      	pop	{r4, r5, r6}
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop

080066c4 <TIM_ForcedOC1Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80066c4:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 80066c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ca:	041b      	lsls	r3, r3, #16
 80066cc:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80066ce:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80066d0:	8301      	strh	r1, [r0, #24]
 80066d2:	4770      	bx	lr

080066d4 <TIM_ForcedOC2Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80066d4:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 80066d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066da:	041b      	lsls	r3, r3, #16
 80066dc:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 80066de:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80066e2:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80066e4:	8303      	strh	r3, [r0, #24]
 80066e6:	4770      	bx	lr

080066e8 <TIM_ForcedOC3Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80066e8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 80066ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ee:	041b      	lsls	r3, r3, #16
 80066f0:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80066f2:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80066f4:	8381      	strh	r1, [r0, #28]
 80066f6:	4770      	bx	lr

080066f8 <TIM_ForcedOC4Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80066f8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 80066fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066fe:	041b      	lsls	r3, r3, #16
 8006700:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8006702:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006706:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006708:	8383      	strh	r3, [r0, #28]
 800670a:	4770      	bx	lr

0800670c <TIM_ARRPreloadConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 800670c:	8803      	ldrh	r3, [r0, #0]
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800670e:	b929      	cbnz	r1, 800671c <TIM_ARRPreloadConfig+0x10>
    TIMx->CR1 |= CR1_ARPE_Set;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8006710:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006714:	059b      	lsls	r3, r3, #22
 8006716:	0d9b      	lsrs	r3, r3, #22
 8006718:	8003      	strh	r3, [r0, #0]
 800671a:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 800671c:	b29b      	uxth	r3, r3
 800671e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006722:	8003      	strh	r3, [r0, #0]
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop

08006728 <TIM_SelectCOM>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8006728:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800672a:	b929      	cbnz	r1, 8006738 <TIM_SelectCOM+0x10>
    TIMx->CR2 |= CR2_CCUS_Set;
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 800672c:	f023 0304 	bic.w	r3, r3, #4
 8006730:	041b      	lsls	r3, r3, #16
 8006732:	0c1b      	lsrs	r3, r3, #16
 8006734:	8083      	strh	r3, [r0, #4]
 8006736:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8006738:	b29b      	uxth	r3, r3
 800673a:	f043 0304 	orr.w	r3, r3, #4
 800673e:	8083      	strh	r3, [r0, #4]
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop

08006744 <TIM_SelectCCDMA>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8006744:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006746:	b929      	cbnz	r1, 8006754 <TIM_SelectCCDMA+0x10>
    TIMx->CR2 |= CR2_CCDS_Set;
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8006748:	f023 0308 	bic.w	r3, r3, #8
 800674c:	041b      	lsls	r3, r3, #16
 800674e:	0c1b      	lsrs	r3, r3, #16
 8006750:	8083      	strh	r3, [r0, #4]
 8006752:	4770      	bx	lr
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8006754:	b29b      	uxth	r3, r3
 8006756:	f043 0308 	orr.w	r3, r3, #8
 800675a:	8083      	strh	r3, [r0, #4]
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop

08006760 <TIM_CCPreloadControl>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8006760:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006762:	b929      	cbnz	r1, 8006770 <TIM_CCPreloadControl+0x10>
    TIMx->CR2 |= CR2_CCPC_Set;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8006764:	f023 0301 	bic.w	r3, r3, #1
 8006768:	041b      	lsls	r3, r3, #16
 800676a:	0c1b      	lsrs	r3, r3, #16
 800676c:	8083      	strh	r3, [r0, #4]
 800676e:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8006770:	b29b      	uxth	r3, r3
 8006772:	f043 0301 	orr.w	r3, r3, #1
 8006776:	8083      	strh	r3, [r0, #4]
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop

0800677c <TIM_OC1PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 800677c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 800677e:	f023 0308 	bic.w	r3, r3, #8
 8006782:	041b      	lsls	r3, r3, #16
 8006784:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8006786:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006788:	8301      	strh	r1, [r0, #24]
 800678a:	4770      	bx	lr

0800678c <TIM_OC2PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 800678c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 800678e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006792:	041b      	lsls	r3, r3, #16
 8006794:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8006796:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800679a:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800679c:	8303      	strh	r3, [r0, #24]
 800679e:	4770      	bx	lr

080067a0 <TIM_OC3PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 80067a0:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 80067a2:	f023 0308 	bic.w	r3, r3, #8
 80067a6:	041b      	lsls	r3, r3, #16
 80067a8:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80067aa:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80067ac:	8381      	strh	r1, [r0, #28]
 80067ae:	4770      	bx	lr

080067b0 <TIM_OC4PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 80067b0:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 80067b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067b6:	041b      	lsls	r3, r3, #16
 80067b8:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80067ba:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80067be:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80067c0:	8383      	strh	r3, [r0, #28]
 80067c2:	4770      	bx	lr

080067c4 <TIM_OC1FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80067c4:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 80067c6:	f023 0304 	bic.w	r3, r3, #4
 80067ca:	041b      	lsls	r3, r3, #16
 80067cc:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80067ce:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80067d0:	8301      	strh	r1, [r0, #24]
 80067d2:	4770      	bx	lr

080067d4 <TIM_OC2FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80067d4:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 80067d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067da:	041b      	lsls	r3, r3, #16
 80067dc:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 80067de:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80067e2:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80067e4:	8303      	strh	r3, [r0, #24]
 80067e6:	4770      	bx	lr

080067e8 <TIM_OC3FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80067e8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 80067ea:	f023 0304 	bic.w	r3, r3, #4
 80067ee:	041b      	lsls	r3, r3, #16
 80067f0:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80067f2:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80067f4:	8381      	strh	r1, [r0, #28]
 80067f6:	4770      	bx	lr

080067f8 <TIM_OC4FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80067f8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 80067fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067fe:	041b      	lsls	r3, r3, #16
 8006800:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8006802:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006806:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8006808:	8383      	strh	r3, [r0, #28]
 800680a:	4770      	bx	lr

0800680c <TIM_ClearOC1Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 800680c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 800680e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006812:	041b      	lsls	r3, r3, #16
 8006814:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8006816:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006818:	8301      	strh	r1, [r0, #24]
 800681a:	4770      	bx	lr

0800681c <TIM_ClearOC2Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 800681c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 800681e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8006822:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006826:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006828:	8303      	strh	r3, [r0, #24]
 800682a:	4770      	bx	lr

0800682c <TIM_ClearOC3Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 800682c:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 800682e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006832:	041b      	lsls	r3, r3, #16
 8006834:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8006836:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006838:	8381      	strh	r1, [r0, #28]
 800683a:	4770      	bx	lr

0800683c <TIM_ClearOC4Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 800683c:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 800683e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8006842:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006846:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006848:	8383      	strh	r3, [r0, #28]
 800684a:	4770      	bx	lr

0800684c <TIM_OC1PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 800684c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 800684e:	f023 0302 	bic.w	r3, r3, #2
 8006852:	041b      	lsls	r3, r3, #16
 8006854:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8006856:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006858:	8401      	strh	r1, [r0, #32]
 800685a:	4770      	bx	lr

0800685c <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 800685c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 800685e:	f023 0308 	bic.w	r3, r3, #8
 8006862:	041b      	lsls	r3, r3, #16
 8006864:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8006866:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006868:	8401      	strh	r1, [r0, #32]
 800686a:	4770      	bx	lr

0800686c <TIM_OC2PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 800686c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 800686e:	f023 0320 	bic.w	r3, r3, #32
 8006872:	041b      	lsls	r3, r3, #16
 8006874:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8006876:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 800687a:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800687c:	8403      	strh	r3, [r0, #32]
 800687e:	4770      	bx	lr

08006880 <TIM_OC2NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8006880:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8006882:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006886:	041b      	lsls	r3, r3, #16
 8006888:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 800688a:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 800688e:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006890:	8403      	strh	r3, [r0, #32]
 8006892:	4770      	bx	lr

08006894 <TIM_OC3PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006894:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8006896:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800689a:	041b      	lsls	r3, r3, #16
 800689c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 800689e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80068a2:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80068a4:	8403      	strh	r3, [r0, #32]
 80068a6:	4770      	bx	lr

080068a8 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 80068a8:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 80068aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068ae:	041b      	lsls	r3, r3, #16
 80068b0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 80068b2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80068b6:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80068b8:	8403      	strh	r3, [r0, #32]
 80068ba:	4770      	bx	lr

080068bc <TIM_OC4PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 80068bc:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 80068be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068c2:	041b      	lsls	r3, r3, #16
 80068c4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 80068c6:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 80068ca:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80068cc:	8403      	strh	r3, [r0, #32]
 80068ce:	4770      	bx	lr

080068d0 <TIM_CCxCmd>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));
  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 80068d0:	2301      	movs	r3, #1
 80068d2:	408b      	lsls	r3, r1
  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80068d4:	408a      	lsls	r2, r1
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));
  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 80068d6:	8c01      	ldrh	r1, [r0, #32]
 80068d8:	b289      	uxth	r1, r1
 80068da:	ea21 0303 	bic.w	r3, r1, r3
 80068de:	8403      	strh	r3, [r0, #32]
  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80068e0:	8c01      	ldrh	r1, [r0, #32]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	b292      	uxth	r2, r2
 80068e6:	8402      	strh	r2, [r0, #32]
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop

080068ec <TIM_CCxNCmd>:
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));
  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCNE_Set << TIM_Channel)));
 80068ec:	2304      	movs	r3, #4
 80068ee:	408b      	lsls	r3, r1
  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 80068f0:	408a      	lsls	r2, r1
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));
  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCNE_Set << TIM_Channel)));
 80068f2:	8c01      	ldrh	r1, [r0, #32]
 80068f4:	b289      	uxth	r1, r1
 80068f6:	ea21 0303 	bic.w	r3, r1, r3
 80068fa:	8403      	strh	r3, [r0, #32]
  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 80068fc:	8c01      	ldrh	r1, [r0, #32]
 80068fe:	430a      	orrs	r2, r1
 8006900:	b292      	uxth	r2, r2
 8006902:	8402      	strh	r2, [r0, #32]
 8006904:	4770      	bx	lr
 8006906:	bf00      	nop

08006908 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006908:	2301      	movs	r3, #1
 800690a:	408b      	lsls	r3, r1
  * @arg TIM_ForcedAction_Active
  * @arg TIM_ForcedAction_InActive
  * @retval : None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 800690c:	b430      	push	{r4, r5}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 800690e:	8c05      	ldrh	r5, [r0, #32]
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8006910:	f021 0408 	bic.w	r4, r1, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006914:	b2ad      	uxth	r5, r5
 8006916:	ea25 0303 	bic.w	r3, r5, r3
 800691a:	8403      	strh	r3, [r0, #32]
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800691c:	b17c      	cbz	r4, 800693e <TIM_SelectOCxM+0x36>
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800691e:	3904      	subs	r1, #4
 8006920:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8006924:	3018      	adds	r0, #24
 8006926:	5844      	ldr	r4, [r0, r1]
 8006928:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800692c:	4023      	ands	r3, r4
 800692e:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
 8006930:	5843      	ldr	r3, [r0, r1]
 8006932:	0212      	lsls	r2, r2, #8
 8006934:	b292      	uxth	r2, r2
 8006936:	431a      	orrs	r2, r3
 8006938:	5042      	str	r2, [r0, r1]
  }
}
 800693a:	bc30      	pop	{r4, r5}
 800693c:	4770      	bx	lr
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 800693e:	3018      	adds	r0, #24
 8006940:	0849      	lsrs	r1, r1, #1
 8006942:	5844      	ldr	r4, [r0, r1]
 8006944:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8006948:	4023      	ands	r3, r4
 800694a:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 800694c:	5843      	ldr	r3, [r0, r1]
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
  }
}
 800694e:	bc30      	pop	{r4, r5}
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
   
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8006950:	431a      	orrs	r2, r3
 8006952:	5042      	str	r2, [r0, r1]
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
  }
}
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop

08006958 <TIM_UpdateDisableConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8006958:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800695a:	b929      	cbnz	r1, 8006968 <TIM_UpdateDisableConfig+0x10>
    TIMx->CR1 |= CR1_UDIS_Set;
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 800695c:	f023 0302 	bic.w	r3, r3, #2
 8006960:	059b      	lsls	r3, r3, #22
 8006962:	0d9b      	lsrs	r3, r3, #22
 8006964:	8003      	strh	r3, [r0, #0]
 8006966:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8006968:	b29b      	uxth	r3, r3
 800696a:	f043 0302 	orr.w	r3, r3, #2
 800696e:	8003      	strh	r3, [r0, #0]
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop

08006974 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8006974:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8006976:	b929      	cbnz	r1, 8006984 <TIM_UpdateRequestConfig+0x10>
    TIMx->CR1 |= CR1_URS_Set;
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8006978:	f023 0304 	bic.w	r3, r3, #4
 800697c:	059b      	lsls	r3, r3, #22
 800697e:	0d9b      	lsrs	r3, r3, #22
 8006980:	8003      	strh	r3, [r0, #0]
 8006982:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8006984:	b29b      	uxth	r3, r3
 8006986:	f043 0304 	orr.w	r3, r3, #4
 800698a:	8003      	strh	r3, [r0, #0]
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop

08006990 <TIM_SelectHallSensor>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8006990:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006992:	b929      	cbnz	r1, 80069a0 <TIM_SelectHallSensor+0x10>
    TIMx->CR2 |= CR2_TI1S_Set;
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8006994:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006998:	041b      	lsls	r3, r3, #16
 800699a:	0c1b      	lsrs	r3, r3, #16
 800699c:	8083      	strh	r3, [r0, #4]
 800699e:	4770      	bx	lr
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069a6:	8083      	strh	r3, [r0, #4]
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop

080069ac <TIM_SelectOnePulseMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 80069ac:	8803      	ldrh	r3, [r0, #0]
 80069ae:	f240 32f7 	movw	r2, #1015	; 0x3f7
 80069b2:	4013      	ands	r3, r2
 80069b4:	8003      	strh	r3, [r0, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 80069b6:	8803      	ldrh	r3, [r0, #0]
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	4319      	orrs	r1, r3
 80069bc:	8001      	strh	r1, [r0, #0]
 80069be:	4770      	bx	lr

080069c0 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 80069c0:	8883      	ldrh	r3, [r0, #4]
 80069c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069c6:	041b      	lsls	r3, r3, #16
 80069c8:	0c1b      	lsrs	r3, r3, #16
 80069ca:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80069cc:	8883      	ldrh	r3, [r0, #4]
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	4319      	orrs	r1, r3
 80069d2:	8081      	strh	r1, [r0, #4]
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop

080069d8 <TIM_SelectSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 80069d8:	8903      	ldrh	r3, [r0, #8]
 80069da:	f023 0307 	bic.w	r3, r3, #7
 80069de:	041b      	lsls	r3, r3, #16
 80069e0:	0c1b      	lsrs	r3, r3, #16
 80069e2:	8103      	strh	r3, [r0, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80069e4:	8903      	ldrh	r3, [r0, #8]
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	4319      	orrs	r1, r3
 80069ea:	8101      	strh	r1, [r0, #8]
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop

080069f0 <TIM_SelectMasterSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 80069f0:	8903      	ldrh	r3, [r0, #8]
 80069f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069f6:	041b      	lsls	r3, r3, #16
 80069f8:	0c1b      	lsrs	r3, r3, #16
 80069fa:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80069fc:	8903      	ldrh	r3, [r0, #8]
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	4319      	orrs	r1, r3
 8006a02:	8101      	strh	r1, [r0, #8]
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop

08006a08 <TIM_SetCounter>:
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8006a08:	8481      	strh	r1, [r0, #36]	; 0x24
 8006a0a:	4770      	bx	lr

08006a0c <TIM_SetAutoreload>:
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8006a0c:	8581      	strh	r1, [r0, #44]	; 0x2c
 8006a0e:	4770      	bx	lr

08006a10 <TIM_SetCompare1>:
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8006a10:	8681      	strh	r1, [r0, #52]	; 0x34
 8006a12:	4770      	bx	lr

08006a14 <TIM_SetCompare2>:
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8006a14:	8701      	strh	r1, [r0, #56]	; 0x38
 8006a16:	4770      	bx	lr

08006a18 <TIM_SetCompare3>:
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8006a18:	8781      	strh	r1, [r0, #60]	; 0x3c
 8006a1a:	4770      	bx	lr

08006a1c <TIM_SetCompare4>:
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8006a1c:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8006a20:	4770      	bx	lr
 8006a22:	bf00      	nop

08006a24 <TIM_SetIC1Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006a24:	8b03      	ldrh	r3, [r0, #24]
 8006a26:	f023 030c 	bic.w	r3, r3, #12
 8006a2a:	041b      	lsls	r3, r3, #16
 8006a2c:	0c1b      	lsrs	r3, r3, #16
 8006a2e:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8006a30:	8b03      	ldrh	r3, [r0, #24]
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	4319      	orrs	r1, r3
 8006a36:	8301      	strh	r1, [r0, #24]
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop

08006a3c <TIM_SetIC2Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006a3c:	8b03      	ldrh	r3, [r0, #24]
 8006a3e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006a42:	041b      	lsls	r3, r3, #16
 8006a44:	0c1b      	lsrs	r3, r3, #16
 8006a46:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006a48:	8b03      	ldrh	r3, [r0, #24]
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006a50:	b28b      	uxth	r3, r1
 8006a52:	8303      	strh	r3, [r0, #24]
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop

08006a58 <TIM_SetIC3Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8006a58:	8b83      	ldrh	r3, [r0, #28]
 8006a5a:	f023 030c 	bic.w	r3, r3, #12
 8006a5e:	041b      	lsls	r3, r3, #16
 8006a60:	0c1b      	lsrs	r3, r3, #16
 8006a62:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8006a64:	8b83      	ldrh	r3, [r0, #28]
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	4319      	orrs	r1, r3
 8006a6a:	8381      	strh	r1, [r0, #28]
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop

08006a70 <TIM_SetIC4Prescaler>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8006a70:	8b83      	ldrh	r3, [r0, #28]
 8006a72:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006a76:	041b      	lsls	r3, r3, #16
 8006a78:	0c1b      	lsrs	r3, r3, #16
 8006a7a:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8006a7c:	8b83      	ldrh	r3, [r0, #28]
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006a84:	b28b      	uxth	r3, r1
 8006a86:	8383      	strh	r3, [r0, #28]
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop

08006a8c <TIM_SetClockDivision>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8006a8c:	8803      	ldrh	r3, [r0, #0]
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	8003      	strh	r3, [r0, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8006a92:	8803      	ldrh	r3, [r0, #0]
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	4319      	orrs	r1, r3
 8006a98:	8001      	strh	r1, [r0, #0]
 8006a9a:	4770      	bx	lr

08006a9c <TIM_GetCapture1>:
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8006a9c:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8006a9e:	b280      	uxth	r0, r0
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop

08006aa4 <TIM_GetCapture2>:
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8006aa4:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8006aa6:	b280      	uxth	r0, r0
 8006aa8:	4770      	bx	lr
 8006aaa:	bf00      	nop

08006aac <TIM_GetCapture3>:
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8006aac:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8006aae:	b280      	uxth	r0, r0
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop

08006ab4 <TIM_GetCapture4>:
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8006ab4:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8006ab8:	b280      	uxth	r0, r0
 8006aba:	4770      	bx	lr

08006abc <TIM_GetCounter>:
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 8006abc:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8006abe:	b280      	uxth	r0, r0
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop

08006ac4 <TIM_GetPrescaler>:
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8006ac4:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8006ac6:	b280      	uxth	r0, r0
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop

08006acc <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8006acc:	8a03      	ldrh	r3, [r0, #16]
 8006ace:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006ad0:	bf0c      	ite	eq
 8006ad2:	2000      	moveq	r0, #0
 8006ad4:	2001      	movne	r0, #1
 8006ad6:	4770      	bx	lr

08006ad8 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8006ad8:	43c9      	mvns	r1, r1
 8006ada:	b289      	uxth	r1, r1
 8006adc:	8201      	strh	r1, [r0, #16]
 8006ade:	4770      	bx	lr

08006ae0 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8006ae0:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8006ae2:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8006ae4:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8006ae8:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8006aea:	d003      	beq.n	8006af4 <TIM_GetITStatus+0x14>
 8006aec:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8006aee:	bf0c      	ite	eq
 8006af0:	2000      	moveq	r0, #0
 8006af2:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop

08006af8 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8006af8:	43c9      	mvns	r1, r1
 8006afa:	b289      	uxth	r1, r1
 8006afc:	8201      	strh	r1, [r0, #16]
 8006afe:	4770      	bx	lr

08006b00 <USART_DeInit>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval : None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006b00:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
 8006b02:	4b28      	ldr	r3, [pc, #160]	; (8006ba4 <USART_DeInit+0xa4>)
 8006b04:	4298      	cmp	r0, r3
 8006b06:	d041      	beq.n	8006b8c <USART_DeInit+0x8c>
 8006b08:	d813      	bhi.n	8006b32 <USART_DeInit+0x32>
 8006b0a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8006b0e:	4298      	cmp	r0, r3
 8006b10:	d030      	beq.n	8006b74 <USART_DeInit+0x74>
 8006b12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b16:	4298      	cmp	r0, r3
 8006b18:	d11f      	bne.n	8006b5a <USART_DeInit+0x5a>
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;
    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8006b1a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006b1e:	2101      	movs	r1, #1
 8006b20:	f7fe fdfc 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8006b24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;
    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8006b28:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	f7fe bdf5 	b.w	800571c <RCC_APB1PeriphResetCmd>
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
 8006b32:	4b1d      	ldr	r3, [pc, #116]	; (8006ba8 <USART_DeInit+0xa8>)
 8006b34:	4298      	cmp	r0, r3
 8006b36:	d011      	beq.n	8006b5c <USART_DeInit+0x5c>
 8006b38:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8006b3c:	4298      	cmp	r0, r3
 8006b3e:	d10b      	bne.n	8006b58 <USART_DeInit+0x58>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8006b40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006b44:	2101      	movs	r1, #1
 8006b46:	f7fe fddd 	bl	8005704 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8006b4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8006b4e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006b52:	2100      	movs	r1, #0
 8006b54:	f7fe bdd6 	b.w	8005704 <RCC_APB2PeriphResetCmd>
 8006b58:	bd08      	pop	{r3, pc}
 8006b5a:	bd08      	pop	{r3, pc}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8006b5c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006b60:	2101      	movs	r1, #1
 8006b62:	f7fe fddb 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8006b66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8006b6a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006b6e:	2100      	movs	r1, #0
 8006b70:	f7fe bdd4 	b.w	800571c <RCC_APB1PeriphResetCmd>
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
      break;
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8006b74:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006b78:	2101      	movs	r1, #1
 8006b7a:	f7fe fdcf 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8006b7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
      break;
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8006b82:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006b86:	2100      	movs	r1, #0
 8006b88:	f7fe bdc8 	b.w	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8006b8c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006b90:	2101      	movs	r1, #1
 8006b92:	f7fe fdc3 	bl	800571c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8006b96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8006b9a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	f7fe bdbc 	b.w	800571c <RCC_APB1PeriphResetCmd>
 8006ba4:	40004c00 	.word	0x40004c00
 8006ba8:	40005000 	.word	0x40005000

08006bac <USART_Init>:
  /* The hardware flow control is available only for USART1, USART2 and USART3 */
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8006bac:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8006bae:	88ca      	ldrh	r2, [r1, #6]
  /* The hardware flow control is available only for USART1, USART2 and USART3 */
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8006bb0:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8006bb2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8006bb6:	4313      	orrs	r3, r2
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006bb8:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8006bba:	8203      	strh	r3, [r0, #16]
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8006bbc:	8982      	ldrh	r2, [r0, #12]
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006bbe:	4604      	mov	r4, r0
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8006bc0:	890b      	ldrh	r3, [r1, #8]
 8006bc2:	8888      	ldrh	r0, [r1, #4]
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006bc4:	460d      	mov	r5, r1
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8006bc6:	b292      	uxth	r2, r2
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8006bc8:	8949      	ldrh	r1, [r1, #10]
 8006bca:	4303      	orrs	r3, r0
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006bcc:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8006bd0:	430b      	orrs	r3, r1
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006bd2:	f022 020c 	bic.w	r2, r2, #12
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8006bda:	81a3      	strh	r3, [r4, #12]
/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8006bdc:	8aa3      	ldrh	r3, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8006bde:	89aa      	ldrh	r2, [r5, #12]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8006be0:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8006be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006be6:	b087      	sub	sp, #28
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8006be8:	4313      	orrs	r3, r2
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8006bea:	82a3      	strh	r3, [r4, #20]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8006bec:	a801      	add	r0, sp, #4
 8006bee:	f7fe fd15 	bl	800561c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8006bf2:	9a04      	ldr	r2, [sp, #16]
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 8006bf4:	480f      	ldr	r0, [pc, #60]	; (8006c34 <USART_Init+0x88>)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8006bf6:	9b03      	ldr	r3, [sp, #12]
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8006bf8:	6829      	ldr	r1, [r5, #0]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8006bfa:	4284      	cmp	r4, r0
 8006bfc:	bf08      	it	eq
 8006bfe:	4613      	moveq	r3, r2
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8006c00:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006c04:	008a      	lsls	r2, r1, #2
 8006c06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006c0a:	490b      	ldr	r1, [pc, #44]	; (8006c38 <USART_Init+0x8c>)
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8006c0c:	fbb3 f3f2 	udiv	r3, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006c10:	fba1 0203 	umull	r0, r2, r1, r3
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8006c14:	2064      	movs	r0, #100	; 0x64
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006c16:	0952      	lsrs	r2, r2, #5
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8006c18:	fb02 3310 	mls	r3, r2, r0, r3
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((uint8_t)0x0F);
 8006c1c:	011b      	lsls	r3, r3, #4
 8006c1e:	3332      	adds	r3, #50	; 0x32
 8006c20:	fba1 0103 	umull	r0, r1, r1, r3
 8006c24:	f3c1 1143 	ubfx	r1, r1, #5, #4
 8006c28:	ea41 1202 	orr.w	r2, r1, r2, lsl #4
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8006c2c:	b292      	uxth	r2, r2
 8006c2e:	8122      	strh	r2, [r4, #8]
}
 8006c30:	b007      	add	sp, #28
 8006c32:	bd30      	pop	{r4, r5, pc}
 8006c34:	40013800 	.word	0x40013800
 8006c38:	51eb851f 	.word	0x51eb851f

08006c3c <USART_StructInit>:
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8006c3c:	2300      	movs	r3, #0
  * @retval : None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8006c3e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8006c42:	220c      	movs	r2, #12
  * @retval : None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8006c44:	6001      	str	r1, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8006c46:	8142      	strh	r2, [r0, #10]
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8006c48:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8006c4a:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8006c4c:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8006c4e:	8183      	strh	r3, [r0, #12]
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop

08006c54 <USART_ClockInit>:
  *   USART peripheral.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval : None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8006c54:	b430      	push	{r4, r5}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8006c56:	880b      	ldrh	r3, [r1, #0]
 8006c58:	884d      	ldrh	r5, [r1, #2]
 8006c5a:	888c      	ldrh	r4, [r1, #4]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8006c5c:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8006c5e:	432b      	orrs	r3, r5
 8006c60:	88c9      	ldrh	r1, [r1, #6]
 8006c62:	4323      	orrs	r3, r4
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8006c64:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8006c66:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8006c68:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8006c70:	8203      	strh	r3, [r0, #16]
}
 8006c72:	bc30      	pop	{r4, r5}
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop

08006c78 <USART_ClockStructInit>:
  * @retval : None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8006c7c:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8006c7e:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8006c80:	80c3      	strh	r3, [r0, #6]
 8006c82:	4770      	bx	lr

08006c84 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8006c84:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006c86:	b929      	cbnz	r1, 8006c94 <USART_Cmd+0x10>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8006c88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c8c:	041b      	lsls	r3, r3, #16
 8006c8e:	0c1b      	lsrs	r3, r3, #16
 8006c90:	8183      	strh	r3, [r0, #12]
 8006c92:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006c9a:	8183      	strh	r3, [r0, #12]
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop

08006ca0 <USART_ITConfig>:
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8006ca0:	f001 031f 	and.w	r3, r1, #31
  * @param NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8006ca4:	b410      	push	{r4}
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8006ca6:	f3c1 1142 	ubfx	r1, r1, #5, #3
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8006caa:	2401      	movs	r4, #1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8006cac:	42a1      	cmp	r1, r4
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8006cae:	fa04 f303 	lsl.w	r3, r4, r3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8006cb2:	d010      	beq.n	8006cd6 <USART_ITConfig+0x36>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8006cb4:	2902      	cmp	r1, #2
  {
    usartxbase += 0x10;
 8006cb6:	bf0c      	ite	eq
 8006cb8:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8006cba:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8006cbc:	6804      	ldr	r4, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8006cbe:	b92a      	cbnz	r2, 8006ccc <USART_ITConfig+0x2c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8006cc0:	ea24 0303 	bic.w	r3, r4, r3
 8006cc4:	6003      	str	r3, [r0, #0]
  }
}
 8006cc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cca:	4770      	bx	lr
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8006ccc:	4323      	orrs	r3, r4
 8006cce:	6003      	str	r3, [r0, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8006cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cd4:	4770      	bx	lr
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
  {
    usartxbase += 0x0C;
 8006cd6:	300c      	adds	r0, #12
 8006cd8:	e7f0      	b.n	8006cbc <USART_ITConfig+0x1c>
 8006cda:	bf00      	nop

08006cdc <USART_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8006cdc:	8a83      	ldrh	r3, [r0, #20]
 8006cde:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8006ce0:	b91a      	cbnz	r2, 8006cea <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8006ce2:	ea23 0101 	bic.w	r1, r3, r1
 8006ce6:	8281      	strh	r1, [r0, #20]
 8006ce8:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8006cea:	4319      	orrs	r1, r3
 8006cec:	8281      	strh	r1, [r0, #20]
 8006cee:	4770      	bx	lr

08006cf0 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8006cf0:	8a03      	ldrh	r3, [r0, #16]
 8006cf2:	f023 030f 	bic.w	r3, r3, #15
 8006cf6:	041b      	lsls	r3, r3, #16
 8006cf8:	0c1b      	lsrs	r3, r3, #16
 8006cfa:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8006cfc:	8a03      	ldrh	r3, [r0, #16]
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	4319      	orrs	r1, r3
 8006d02:	8201      	strh	r1, [r0, #16]
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop

08006d08 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8006d08:	8983      	ldrh	r3, [r0, #12]
 8006d0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d0e:	041b      	lsls	r3, r3, #16
 8006d10:	0c1b      	lsrs	r3, r3, #16
 8006d12:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8006d14:	8983      	ldrh	r3, [r0, #12]
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	4319      	orrs	r1, r3
 8006d1a:	8181      	strh	r1, [r0, #12]
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop

08006d20 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8006d20:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8006d22:	b929      	cbnz	r1, 8006d30 <USART_ReceiverWakeUpCmd+0x10>
    USARTx->CR1 |= CR1_RWU_Set;
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8006d24:	f023 0302 	bic.w	r3, r3, #2
 8006d28:	041b      	lsls	r3, r3, #16
 8006d2a:	0c1b      	lsrs	r3, r3, #16
 8006d2c:	8183      	strh	r3, [r0, #12]
 8006d2e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	f043 0302 	orr.w	r3, r3, #2
 8006d36:	8183      	strh	r3, [r0, #12]
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop

08006d3c <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8006d3c:	8a03      	ldrh	r3, [r0, #16]
 8006d3e:	f023 0320 	bic.w	r3, r3, #32
 8006d42:	041b      	lsls	r3, r3, #16
 8006d44:	0c1b      	lsrs	r3, r3, #16
 8006d46:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8006d48:	8a03      	ldrh	r3, [r0, #16]
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	4319      	orrs	r1, r3
 8006d4e:	8201      	strh	r1, [r0, #16]
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop

08006d54 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8006d54:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006d56:	b929      	cbnz	r1, 8006d64 <USART_LINCmd+0x10>
    USARTx->CR2 |= CR2_LINEN_Set;
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8006d58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d5c:	041b      	lsls	r3, r3, #16
 8006d5e:	0c1b      	lsrs	r3, r3, #16
 8006d60:	8203      	strh	r3, [r0, #16]
 8006d62:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d6a:	8203      	strh	r3, [r0, #16]
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop

08006d70 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8006d70:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8006d74:	8081      	strh	r1, [r0, #4]
 8006d76:	4770      	bx	lr

08006d78 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8006d78:	8880      	ldrh	r0, [r0, #4]
}
 8006d7a:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8006d7e:	4770      	bx	lr

08006d80 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8006d80:	8983      	ldrh	r3, [r0, #12]
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	f043 0301 	orr.w	r3, r3, #1
 8006d88:	8183      	strh	r3, [r0, #12]
 8006d8a:	4770      	bx	lr

08006d8c <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8006d8c:	8b03      	ldrh	r3, [r0, #24]
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8006d92:	8b03      	ldrh	r3, [r0, #24]
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006d9a:	8301      	strh	r1, [r0, #24]
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop

08006da0 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8006da0:	8b03      	ldrh	r3, [r0, #24]
 8006da2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006da6:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8006da8:	8b03      	ldrh	r3, [r0, #24]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	4319      	orrs	r1, r3
 8006dae:	8301      	strh	r1, [r0, #24]
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop

08006db4 <USART_SmartCardCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8006db4:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006db6:	b929      	cbnz	r1, 8006dc4 <USART_SmartCardCmd+0x10>
    USARTx->CR3 |= CR3_SCEN_Set;
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8006db8:	f023 0320 	bic.w	r3, r3, #32
 8006dbc:	041b      	lsls	r3, r3, #16
 8006dbe:	0c1b      	lsrs	r3, r3, #16
 8006dc0:	8283      	strh	r3, [r0, #20]
 8006dc2:	4770      	bx	lr
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	f043 0320 	orr.w	r3, r3, #32
 8006dca:	8283      	strh	r3, [r0, #20]
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop

08006dd0 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8006dd0:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006dd2:	b929      	cbnz	r1, 8006de0 <USART_SmartCardNACKCmd+0x10>
    USARTx->CR3 |= CR3_NACK_Set;
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8006dd4:	f023 0310 	bic.w	r3, r3, #16
 8006dd8:	041b      	lsls	r3, r3, #16
 8006dda:	0c1b      	lsrs	r3, r3, #16
 8006ddc:	8283      	strh	r3, [r0, #20]
 8006dde:	4770      	bx	lr
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	f043 0310 	orr.w	r3, r3, #16
 8006de6:	8283      	strh	r3, [r0, #20]
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop

08006dec <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8006dec:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006dee:	b929      	cbnz	r1, 8006dfc <USART_HalfDuplexCmd+0x10>
    USARTx->CR3 |= CR3_HDSEL_Set;
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8006df0:	f023 0308 	bic.w	r3, r3, #8
 8006df4:	041b      	lsls	r3, r3, #16
 8006df6:	0c1b      	lsrs	r3, r3, #16
 8006df8:	8283      	strh	r3, [r0, #20]
 8006dfa:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	f043 0308 	orr.w	r3, r3, #8
 8006e02:	8283      	strh	r3, [r0, #20]
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop

08006e08 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8006e08:	8a83      	ldrh	r3, [r0, #20]
 8006e0a:	f023 0304 	bic.w	r3, r3, #4
 8006e0e:	041b      	lsls	r3, r3, #16
 8006e10:	0c1b      	lsrs	r3, r3, #16
 8006e12:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8006e14:	8a83      	ldrh	r3, [r0, #20]
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	4319      	orrs	r1, r3
 8006e1a:	8281      	strh	r1, [r0, #20]
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop

08006e20 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8006e20:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8006e22:	b929      	cbnz	r1, 8006e30 <USART_IrDACmd+0x10>
    USARTx->CR3 |= CR3_IREN_Set;
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8006e24:	f023 0302 	bic.w	r3, r3, #2
 8006e28:	041b      	lsls	r3, r3, #16
 8006e2a:	0c1b      	lsrs	r3, r3, #16
 8006e2c:	8283      	strh	r3, [r0, #20]
 8006e2e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	f043 0302 	orr.w	r3, r3, #2
 8006e36:	8283      	strh	r3, [r0, #20]
 8006e38:	4770      	bx	lr
 8006e3a:	bf00      	nop

08006e3c <USART_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8006e3c:	8803      	ldrh	r3, [r0, #0]
 8006e3e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006e40:	bf0c      	ite	eq
 8006e42:	2000      	moveq	r0, #0
 8006e44:	2001      	movne	r0, #1
 8006e46:	4770      	bx	lr

08006e48 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8006e48:	43c9      	mvns	r1, r1
 8006e4a:	b289      	uxth	r1, r1
 8006e4c:	8001      	strh	r1, [r0, #0]
 8006e4e:	4770      	bx	lr

08006e50 <USART_GetITStatus>:
  * @arg USART_IT_FE:   Framing Error interrupt
  * @arg USART_IT_PE:   Parity Error interrupt
  * @retval : The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8006e50:	b410      	push	{r4}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8006e52:	f3c1 1342 	ubfx	r3, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8006e56:	2401      	movs	r4, #1
 8006e58:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006e5c:	42a3      	cmp	r3, r4
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8006e5e:	fa04 f202 	lsl.w	r2, r4, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006e62:	d017      	beq.n	8006e94 <USART_GetITStatus+0x44>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8006e64:	2b02      	cmp	r3, #2
  {
    itmask &= USARTx->CR2;
 8006e66:	bf0c      	ite	eq
 8006e68:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8006e6a:	8a83      	ldrhne	r3, [r0, #20]
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8006e70:	8802      	ldrh	r2, [r0, #0]
 8006e72:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8006e74:	b153      	cbz	r3, 8006e8c <USART_GetITStatus+0x3c>
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 8006e76:	0a09      	lsrs	r1, r1, #8
 8006e78:	2301      	movs	r3, #1
 8006e7a:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8006e7e:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8006e80:	bf0c      	ite	eq
 8006e82:	2000      	moveq	r0, #0
 8006e84:	2001      	movne	r0, #1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8006e86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e8a:	4770      	bx	lr
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8006e8c:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8006e8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e92:	4770      	bx	lr
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
  {
    itmask &= USARTx->CR1;
 8006e94:	8983      	ldrh	r3, [r0, #12]
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	4013      	ands	r3, r2
 8006e9a:	e7e9      	b.n	8006e70 <USART_GetITStatus+0x20>

08006e9c <USART_ClearITPendingBit>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;
  itmask = (uint16_t)((uint16_t)0x01 << bitpos);
 8006e9c:	0a09      	lsrs	r1, r1, #8
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 8006ea2:	43db      	mvns	r3, r3
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	8003      	strh	r3, [r0, #0]
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop

08006eac <WWDG_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void WWDG_DeInit(void)
{
 8006eac:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 8006eae:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006eb2:	2101      	movs	r1, #1
 8006eb4:	f7fe fc32 	bl	800571c <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
}
 8006eb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8006ebc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006ec0:	2100      	movs	r1, #0
 8006ec2:	f7fe bc2b 	b.w	800571c <RCC_APB1PeriphResetCmd>
 8006ec6:	bf00      	nop

08006ec8 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_Mask;
 8006ec8:	4b03      	ldr	r3, [pc, #12]	; (8006ed8 <WWDG_SetPrescaler+0x10>)
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8006ed0:	4310      	orrs	r0, r2
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8006ed2:	6058      	str	r0, [r3, #4]
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	40002c00 	.word	0x40002c00

08006edc <WWDG_SetWindowValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */
  tmpreg = WWDG->CFR & CFR_W_Mask;
 8006edc:	4b04      	ldr	r3, [pc, #16]	; (8006ef0 <WWDG_SetWindowValue+0x14>)
  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & BIT_Mask;
 8006ede:	f000 007f 	and.w	r0, r0, #127	; 0x7f
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */
  tmpreg = WWDG->CFR & CFR_W_Mask;
 8006ee2:	685a      	ldr	r2, [r3, #4]
 8006ee4:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & BIT_Mask;
 8006ee8:	4310      	orrs	r0, r2
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8006eea:	6058      	str	r0, [r3, #4]
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	40002c00 	.word	0x40002c00

08006ef4 <WWDG_EnableIT>:
  * @param  None
  * @retval : None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 8006ef4:	4b01      	ldr	r3, [pc, #4]	; (8006efc <WWDG_EnableIT+0x8>)
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	4770      	bx	lr
 8006efc:	420580a4 	.word	0x420580a4

08006f00 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_Mask;
 8006f00:	4b02      	ldr	r3, [pc, #8]	; (8006f0c <WWDG_SetCounter+0xc>)
 8006f02:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006f06:	6018      	str	r0, [r3, #0]
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop
 8006f0c:	40002c00 	.word	0x40002c00

08006f10 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = CR_WDGA_Set | Counter;
 8006f10:	4b02      	ldr	r3, [pc, #8]	; (8006f1c <WWDG_Enable+0xc>)
 8006f12:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8006f16:	6018      	str	r0, [r3, #0]
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	40002c00 	.word	0x40002c00

08006f20 <WWDG_GetFlagStatus>:
  * @param  None
  * @retval : The new state of the Early Wakeup interrupt flag (SET or RESET)
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  return (FlagStatus)(WWDG->SR);
 8006f20:	4b01      	ldr	r3, [pc, #4]	; (8006f28 <WWDG_GetFlagStatus+0x8>)
 8006f22:	6898      	ldr	r0, [r3, #8]
}
 8006f24:	b2c0      	uxtb	r0, r0
 8006f26:	4770      	bx	lr
 8006f28:	40002c00 	.word	0x40002c00

08006f2c <WWDG_ClearFlag>:
  * @param  None
  * @retval : None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 8006f2c:	4b01      	ldr	r3, [pc, #4]	; (8006f34 <WWDG_ClearFlag+0x8>)
 8006f2e:	2200      	movs	r2, #0
 8006f30:	609a      	str	r2, [r3, #8]
 8006f32:	4770      	bx	lr
 8006f34:	40002c00 	.word	0x40002c00

08006f38 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 8006f38:	b508      	push	{r3, lr}
  if (Length == 0)
 8006f3a:	b138      	cbz	r0, 8006f4c <Standard_GetConfiguration+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_Configuration);
    return 0;
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8006f3c:	4b06      	ldr	r3, [pc, #24]	; (8006f58 <Standard_GetConfiguration+0x20>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_Configuration;
 8006f44:	4b05      	ldr	r3, [pc, #20]	; (8006f5c <Standard_GetConfiguration+0x24>)
 8006f46:	6818      	ldr	r0, [r3, #0]
 8006f48:	300a      	adds	r0, #10
}
 8006f4a:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8006f4c:	4b03      	ldr	r3, [pc, #12]	; (8006f5c <Standard_GetConfiguration+0x24>)
 8006f4e:	2201      	movs	r2, #1
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8006f54:	bd08      	pop	{r3, pc}
 8006f56:	bf00      	nop
 8006f58:	2000090c 	.word	0x2000090c
 8006f5c:	20000910 	.word	0x20000910

08006f60 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 8006f60:	b508      	push	{r3, lr}
  if (Length == 0)
 8006f62:	b138      	cbz	r0, 8006f74 <Standard_GetInterface+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
  }
  pUser_Standard_Requests->User_GetInterface();
 8006f64:	4b06      	ldr	r3, [pc, #24]	; (8006f80 <Standard_GetInterface+0x20>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 8006f6c:	4b05      	ldr	r3, [pc, #20]	; (8006f84 <Standard_GetInterface+0x24>)
 8006f6e:	6818      	ldr	r0, [r3, #0]
 8006f70:	300c      	adds	r0, #12
}
 8006f72:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8006f74:	4b03      	ldr	r3, [pc, #12]	; (8006f84 <Standard_GetInterface+0x24>)
 8006f76:	2201      	movs	r2, #1
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8006f7c:	bd08      	pop	{r3, pc}
 8006f7e:	bf00      	nop
 8006f80:	2000090c 	.word	0x2000090c
 8006f84:	20000910 	.word	0x20000910

08006f88 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8006f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8006f8c:	4f26      	ldr	r7, [pc, #152]	; (8007028 <DataStageIn+0xa0>)
 8006f8e:	683c      	ldr	r4, [r7, #0]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 8006f90:	8a23      	ldrh	r3, [r4, #16]
  uint32_t ControlState = pInformation->ControlState;
 8006f92:	7a26      	ldrb	r6, [r4, #8]

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8006f94:	b923      	cbnz	r3, 8006fa0 <DataStageIn+0x18>
 8006f96:	2e04      	cmp	r6, #4
 8006f98:	d02d      	beq.n	8006ff6 <DataStageIn+0x6e>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8006f9a:	8aa5      	ldrh	r5, [r4, #20]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8006f9c:	2604      	movs	r6, #4
 8006f9e:	e003      	b.n	8006fa8 <DataStageIn+0x20>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8006fa0:	8aa5      	ldrh	r5, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8006fa2:	42ab      	cmp	r3, r5
 8006fa4:	d9fa      	bls.n	8006f9c <DataStageIn+0x14>
 8006fa6:	2602      	movs	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8006fa8:	429d      	cmp	r5, r3
 8006faa:	bf28      	it	cs
 8006fac:	461d      	movcs	r5, r3
 8006fae:	4628      	mov	r0, r5
 8006fb0:	69a3      	ldr	r3, [r4, #24]
 8006fb2:	4798      	blx	r3
 8006fb4:	4680      	mov	r8, r0

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8006fb6:	2000      	movs	r0, #0
 8006fb8:	f000 ffa2 	bl	8007f00 <GetEPTxAddr>
 8006fbc:	462a      	mov	r2, r5
 8006fbe:	4601      	mov	r1, r0
 8006fc0:	4640      	mov	r0, r8
 8006fc2:	f000 fd9f 	bl	8007b04 <UserToPMABufferCopy>

  SetEPTxCount(ENDP0, Length);
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	2000      	movs	r0, #0
 8006fca:	f000 ffb5 	bl	8007f38 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 8006fce:	8a61      	ldrh	r1, [r4, #18]

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8006fd0:	f8b4 c010 	ldrh.w	ip, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8006fd4:	4815      	ldr	r0, [pc, #84]	; (800702c <DataStageIn+0xa4>)

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8006fd6:	4b16      	ldr	r3, [pc, #88]	; (8007030 <DataStageIn+0xa8>)

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8006fd8:	ebc5 0c0c 	rsb	ip, r5, ip
 8006fdc:	683a      	ldr	r2, [r7, #0]
  pEPinfo->Usb_wOffset += Length;
 8006fde:	440d      	add	r5, r1
  vSetEPTxStatus(EP_TX_VALID);
 8006fe0:	2730      	movs	r7, #48	; 0x30

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8006fe2:	f44f 5140 	mov.w	r1, #12288	; 0x3000

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8006fe6:	f8a4 c010 	strh.w	ip, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8006fea:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8006fec:	8007      	strh	r7, [r0, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8006fee:	8019      	strh	r1, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8006ff0:	7216      	strb	r6, [r2, #8]
 8006ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8006ff6:	490f      	ldr	r1, [pc, #60]	; (8007034 <DataStageIn+0xac>)
 8006ff8:	780a      	ldrb	r2, [r1, #0]
 8006ffa:	2a01      	cmp	r2, #1
 8006ffc:	d007      	beq.n	800700e <DataStageIn+0x86>
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 8006ffe:	4b0b      	ldr	r3, [pc, #44]	; (800702c <DataStageIn+0xa4>)
 8007000:	4622      	mov	r2, r4
 8007002:	2607      	movs	r6, #7
 8007004:	2110      	movs	r1, #16
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8007006:	7216      	strb	r6, [r2, #8]
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 8007008:	8019      	strh	r1, [r3, #0]
 800700a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 800700e:	480a      	ldr	r0, [pc, #40]	; (8007038 <DataStageIn+0xb0>)
 8007010:	4a0a      	ldr	r2, [pc, #40]	; (800703c <DataStageIn+0xb4>)
 8007012:	6805      	ldr	r5, [r0, #0]
 8007014:	4805      	ldr	r0, [pc, #20]	; (800702c <DataStageIn+0xa4>)
 8007016:	b2ad      	uxth	r5, r5
 8007018:	442a      	add	r2, r5
 800701a:	0057      	lsls	r7, r2, #1
 800701c:	2530      	movs	r5, #48	; 0x30
 800701e:	603b      	str	r3, [r7, #0]
 8007020:	4622      	mov	r2, r4
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8007022:	700b      	strb	r3, [r1, #0]
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8007024:	8005      	strh	r5, [r0, #0]
 8007026:	e7e3      	b.n	8006ff0 <DataStageIn+0x68>
 8007028:	20000910 	.word	0x20000910
 800702c:	20000918 	.word	0x20000918
 8007030:	20000916 	.word	0x20000916
 8007034:	20000518 	.word	0x20000518
 8007038:	40005c50 	.word	0x40005c50
 800703c:	20003002 	.word	0x20003002

08007040 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 8007040:	b508      	push	{r3, lr}
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8007042:	4b1c      	ldr	r3, [pc, #112]	; (80070b4 <Standard_GetStatus+0x74>)
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
 8007044:	2800      	cmp	r0, #0
 8007046:	d030      	beq.n	80070aa <Standard_GetStatus+0x6a>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 8007048:	481b      	ldr	r0, [pc, #108]	; (80070b8 <Standard_GetStatus+0x78>)
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800704a:	681a      	ldr	r2, [r3, #0]
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 800704c:	2100      	movs	r1, #0
 800704e:	8001      	strh	r1, [r0, #0]
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007050:	7813      	ldrb	r3, [r2, #0]
 8007052:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 8007056:	d013      	beq.n	8007080 <Standard_GetStatus+0x40>
      SetBit(StatusInfo0, 0);
    }
*/  
	}
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007058:	2b01      	cmp	r3, #1
 800705a:	d018      	beq.n	800708e <Standard_GetStatus+0x4e>
  {
    return (uint8_t *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800705c:	2b02      	cmp	r3, #2
 800705e:	d115      	bne.n	800708c <Standard_GetStatus+0x4c>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
 8007060:	7953      	ldrb	r3, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8007062:	f003 020f 	and.w	r2, r3, #15
    if (ValBit(wIndex0, 7))
 8007066:	061b      	lsls	r3, r3, #24
 8007068:	d412      	bmi.n	8007090 <Standard_GetStatus+0x50>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 800706a:	0093      	lsls	r3, r2, #2
 800706c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007070:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800707a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800707e:	d011      	beq.n	80070a4 <Standard_GetStatus+0x64>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8007080:	4b0e      	ldr	r3, [pc, #56]	; (80070bc <Standard_GetStatus+0x7c>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	4798      	blx	r3
 8007088:	480b      	ldr	r0, [pc, #44]	; (80070b8 <Standard_GetStatus+0x78>)
 800708a:	bd08      	pop	{r3, pc}
    }

  }
  else
  {
    return NULL;
 800708c:	4608      	mov	r0, r1
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 800708e:	bd08      	pop	{r3, pc}

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8007090:	0092      	lsls	r2, r2, #2
 8007092:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007096:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800709a:	6813      	ldr	r3, [r2, #0]
 800709c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80070a0:	2b10      	cmp	r3, #16
 80070a2:	d1ed      	bne.n	8007080 <Standard_GetStatus+0x40>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 80070a4:	2301      	movs	r3, #1
 80070a6:	7003      	strb	r3, [r0, #0]
 80070a8:	e7ea      	b.n	8007080 <Standard_GetStatus+0x40>
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2202      	movs	r2, #2
 80070ae:	821a      	strh	r2, [r3, #16]
    return 0;
 80070b0:	bd08      	pop	{r3, pc}
 80070b2:	bf00      	nop
 80070b4:	20000910 	.word	0x20000910
 80070b8:	200008f8 	.word	0x200008f8
 80070bc:	2000090c 	.word	0x2000090c

080070c0 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 80070c0:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 80070c2:	4a0b      	ldr	r2, [pc, #44]	; (80070f0 <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 80070c4:	4b0b      	ldr	r3, [pc, #44]	; (80070f4 <Standard_SetConfiguration+0x34>)
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 80070c6:	6811      	ldr	r1, [r2, #0]
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	7849      	ldrb	r1, [r1, #1]
 80070cc:	78da      	ldrb	r2, [r3, #3]
 80070ce:	4291      	cmp	r1, r2
 80070d0:	d201      	bcs.n	80070d6 <Standard_SetConfiguration+0x16>
    pUser_Standard_Requests->User_SetConfiguration();
    return USB_SUCCESS;
  }
  else
  {
    return USB_UNSUPPORT;
 80070d2:	2002      	movs	r0, #2
  }
}
 80070d4:	bd10      	pop	{r4, pc}
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 80070d6:	7899      	ldrb	r1, [r3, #2]
 80070d8:	2900      	cmp	r1, #0
 80070da:	d1fa      	bne.n	80070d2 <Standard_SetConfiguration+0x12>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 80070dc:	889c      	ldrh	r4, [r3, #4]
 80070de:	2c00      	cmp	r4, #0
 80070e0:	d1f7      	bne.n	80070d2 <Standard_SetConfiguration+0x12>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
    pUser_Standard_Requests->User_SetConfiguration();
 80070e2:	4905      	ldr	r1, [pc, #20]	; (80070f8 <Standard_SetConfiguration+0x38>)

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 80070e4:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 80070e6:	680b      	ldr	r3, [r1, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	4798      	blx	r3
    return USB_SUCCESS;
 80070ec:	4620      	mov	r0, r4
 80070ee:	bd10      	pop	{r4, pc}
 80070f0:	2000013c 	.word	0x2000013c
 80070f4:	20000910 	.word	0x20000910
 80070f8:	2000090c 	.word	0x2000090c

080070fc <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 80070fc:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 80070fe:	4a10      	ldr	r2, [pc, #64]	; (8007140 <Standard_SetInterface+0x44>)
 8007100:	4c10      	ldr	r4, [pc, #64]	; (8007144 <Standard_SetInterface+0x48>)
 8007102:	6812      	ldr	r2, [r2, #0]
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	7958      	ldrb	r0, [r3, #5]
 8007108:	78d9      	ldrb	r1, [r3, #3]
 800710a:	6993      	ldr	r3, [r2, #24]
 800710c:	4798      	blx	r3

  if (pInformation->Current_Configuration != 0)
 800710e:	6823      	ldr	r3, [r4, #0]
 8007110:	7a9a      	ldrb	r2, [r3, #10]
 8007112:	b90a      	cbnz	r2, 8007118 <Standard_SetInterface+0x1c>
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8007114:	2002      	movs	r0, #2
}
 8007116:	bd38      	pop	{r3, r4, r5, pc}
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);

  if (pInformation->Current_Configuration != 0)
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8007118:	2800      	cmp	r0, #0
 800711a:	d1fb      	bne.n	8007114 <Standard_SetInterface+0x18>
 800711c:	791a      	ldrb	r2, [r3, #4]
 800711e:	2a00      	cmp	r2, #0
 8007120:	d1f8      	bne.n	8007114 <Standard_SetInterface+0x18>
        || (pInformation->USBwValue1 != 0))
 8007122:	789d      	ldrb	r5, [r3, #2]
 8007124:	2d00      	cmp	r5, #0
 8007126:	d1f5      	bne.n	8007114 <Standard_SetInterface+0x18>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8007128:	4b07      	ldr	r3, [pc, #28]	; (8007148 <Standard_SetInterface+0x4c>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8007130:	6823      	ldr	r3, [r4, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
      return USB_SUCCESS;
 8007132:	4628      	mov	r0, r5
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8007134:	7959      	ldrb	r1, [r3, #5]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8007136:	78da      	ldrb	r2, [r3, #3]
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8007138:	72d9      	strb	r1, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 800713a:	731a      	strb	r2, [r3, #12]
      return USB_SUCCESS;
 800713c:	bd38      	pop	{r3, r4, r5, pc}
 800713e:	bf00      	nop
 8007140:	20000900 	.word	0x20000900
 8007144:	20000910 	.word	0x20000910
 8007148:	2000090c 	.word	0x2000090c

0800714c <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 800714c:	b570      	push	{r4, r5, r6, lr}
  uint32_t     Type_Rec = Type_Recipient;
 800714e:	4b31      	ldr	r3, [pc, #196]	; (8007214 <Standard_ClearFeature+0xc8>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	7818      	ldrb	r0, [r3, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007154:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8007158:	d003      	beq.n	8007162 <Standard_ClearFeature+0x16>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
    return USB_SUCCESS;
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800715a:	2802      	cmp	r0, #2
 800715c:	d006      	beq.n	800716c <Standard_ClearFeature+0x20>
    }
    pUser_Standard_Requests->User_ClearFeature();
    return USB_SUCCESS;
  }

  return USB_UNSUPPORT;
 800715e:	2002      	movs	r0, #2
}
 8007160:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8007162:	7a5a      	ldrb	r2, [r3, #9]
 8007164:	f022 0220 	bic.w	r2, r2, #32
 8007168:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 800716a:	bd70      	pop	{r4, r5, r6, pc}
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 800716c:	885a      	ldrh	r2, [r3, #2]
 800716e:	2a00      	cmp	r2, #0
 8007170:	d1f6      	bne.n	8007160 <Standard_ClearFeature+0x14>
        || (pInformation->USBwIndex1 != 0))
 8007172:	791a      	ldrb	r2, [r3, #4]
 8007174:	2a00      	cmp	r2, #0
 8007176:	d1f3      	bne.n	8007160 <Standard_ClearFeature+0x14>
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8007178:	795a      	ldrb	r2, [r3, #5]
        || (pInformation->USBwIndex1 != 0))
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
 800717a:	4927      	ldr	r1, [pc, #156]	; (8007218 <Standard_ClearFeature+0xcc>)
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 800717c:	f022 0080 	bic.w	r0, r2, #128	; 0x80

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007180:	0084      	lsls	r4, r0, #2
        || (pInformation->USBwIndex1 != 0))
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
 8007182:	680d      	ldr	r5, [r1, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007184:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000
    pDev = Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8007188:	0616      	lsls	r6, r2, #24
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 800718a:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 800718e:	bf56      	itet	pl
 8007190:	6809      	ldrpl	r1, [r1, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007192:	680e      	ldrmi	r6, [r1, #0]
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8007194:	f401 5640 	andpl.w	r6, r1, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8007198:	7829      	ldrb	r1, [r5, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 800719a:	bf48      	it	mi
 800719c:	f006 0630 	andmi.w	r6, r6, #48	; 0x30
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80071a0:	4288      	cmp	r0, r1
 80071a2:	d2dc      	bcs.n	800715e <Standard_ClearFeature+0x12>
 80071a4:	2e00      	cmp	r6, #0
 80071a6:	d0da      	beq.n	800715e <Standard_ClearFeature+0x12>
        || (pInformation->Current_Configuration == 0))
 80071a8:	7a9b      	ldrb	r3, [r3, #10]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d0d7      	beq.n	800715e <Standard_ClearFeature+0x12>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80071ae:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80071b2:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80071b6:	0612      	lsls	r2, r2, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80071b8:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80071ba:	d509      	bpl.n	80071d0 <Standard_ClearFeature+0x84>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80071bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80071c0:	2b10      	cmp	r3, #16
 80071c2:	d01b      	beq.n	80071fc <Standard_ClearFeature+0xb0>
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 80071c4:	4b15      	ldr	r3, [pc, #84]	; (800721c <Standard_ClearFeature+0xd0>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	695b      	ldr	r3, [r3, #20]
 80071ca:	4798      	blx	r3
    return USB_SUCCESS;
 80071cc:	2000      	movs	r0, #0
 80071ce:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 80071d0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80071d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071d8:	d1f4      	bne.n	80071c4 <Standard_ClearFeature+0x78>
      {
        if (Related_Endpoint == ENDP0)
 80071da:	b9c0      	cbnz	r0, 800720e <Standard_ClearFeature+0xc2>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property->MaxPacketSize);
 80071dc:	4b10      	ldr	r3, [pc, #64]	; (8007220 <Standard_ClearFeature+0xd4>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 80071e4:	f000 feca 	bl	8007f7c <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	e7e3      	b.n	80071c4 <Standard_ClearFeature+0x78>
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
      {
        ClearDTOG_TX(Related_Endpoint);
 80071fc:	b2c4      	uxtb	r4, r0
 80071fe:	4620      	mov	r0, r4
 8007200:	f000 fe38 	bl	8007e74 <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8007204:	4620      	mov	r0, r4
 8007206:	2130      	movs	r1, #48	; 0x30
 8007208:	f000 fd0a 	bl	8007c20 <SetEPTxStatus>
 800720c:	e7da      	b.n	80071c4 <Standard_ClearFeature+0x78>
          SetEPRxCount(Related_Endpoint, Device_Property->MaxPacketSize);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
 800720e:	f000 fe21 	bl	8007e54 <ClearDTOG_RX>
 8007212:	e7e9      	b.n	80071e8 <Standard_ClearFeature+0x9c>
 8007214:	20000910 	.word	0x20000910
 8007218:	2000013c 	.word	0x2000013c
 800721c:	2000090c 	.word	0x2000090c
 8007220:	20000118 	.word	0x20000118

08007224 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8007224:	b538      	push	{r3, r4, r5, lr}
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t   Status;

  wIndex0 = pInformation->USBwIndex0;
 8007226:	4b20      	ldr	r3, [pc, #128]	; (80072a8 <Standard_SetEndPointFeature+0x84>)
 8007228:	6818      	ldr	r0, [r3, #0]
 800722a:	7943      	ldrb	r3, [r0, #5]
  rEP = wIndex0 & ~0x80;
 800722c:	f023 0280 	bic.w	r2, r3, #128	; 0x80

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8007230:	0094      	lsls	r4, r2, #2
 8007232:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8007236:	061d      	lsls	r5, r3, #24
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8007238:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 800723c:	bf56      	itet	pl
 800723e:	6809      	ldrpl	r1, [r1, #0]

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8007240:	680d      	ldrmi	r5, [r1, #0]
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8007242:	f401 5540 	andpl.w	r5, r1, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
 8007246:	4919      	ldr	r1, [pc, #100]	; (80072ac <Standard_SetEndPointFeature+0x88>)

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8007248:	bf48      	it	mi
 800724a:	f005 0530 	andmi.w	r5, r5, #48	; 0x30
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
 800724e:	6809      	ldr	r1, [r1, #0]
 8007250:	7809      	ldrb	r1, [r1, #0]
 8007252:	428a      	cmp	r2, r1
 8007254:	d301      	bcc.n	800725a <Standard_SetEndPointFeature+0x36>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8007256:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8007258:	bd38      	pop	{r3, r4, r5, pc}
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
 800725a:	8842      	ldrh	r2, [r0, #2]
 800725c:	2a00      	cmp	r2, #0
 800725e:	d1fa      	bne.n	8007256 <Standard_SetEndPointFeature+0x32>
 8007260:	2d00      	cmp	r5, #0
 8007262:	d0f8      	beq.n	8007256 <Standard_SetEndPointFeature+0x32>
      || pInformation->Current_Configuration == 0)
 8007264:	7a82      	ldrb	r2, [r0, #10]
 8007266:	2a00      	cmp	r2, #0
 8007268:	d0f5      	beq.n	8007256 <Standard_SetEndPointFeature+0x32>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 800726a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800726e:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8007272:	f013 0f80 	tst.w	r3, #128	; 0x80
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8007276:	6823      	ldr	r3, [r4, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8007278:	d00d      	beq.n	8007296 <Standard_SetEndPointFeature+0x72>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 800727a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800727e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007282:	b29b      	uxth	r3, r3
 8007284:	f083 0310 	eor.w	r3, r3, #16
 8007288:	6023      	str	r3, [r4, #0]
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 800728a:	4b09      	ldr	r3, [pc, #36]	; (80072b0 <Standard_SetEndPointFeature+0x8c>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	4798      	blx	r3
  return USB_SUCCESS;
 8007292:	2000      	movs	r0, #0
 8007294:	bd38      	pop	{r3, r4, r5, pc}
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8007296:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800729a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800729e:	b29b      	uxth	r3, r3
 80072a0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	e7f0      	b.n	800728a <Standard_SetEndPointFeature+0x66>
 80072a8:	20000910 	.word	0x20000910
 80072ac:	2000013c 	.word	0x2000013c
 80072b0:	2000090c 	.word	0x2000090c

080072b4 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 80072b4:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 80072b6:	4b06      	ldr	r3, [pc, #24]	; (80072d0 <Standard_SetDeviceFeature+0x1c>)
  pUser_Standard_Requests->User_SetDeviceFeature();
 80072b8:	4a06      	ldr	r2, [pc, #24]	; (80072d4 <Standard_SetDeviceFeature+0x20>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80072ba:	681b      	ldr	r3, [r3, #0]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80072bc:	6812      	ldr	r2, [r2, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80072be:	7a59      	ldrb	r1, [r3, #9]
 80072c0:	f041 0120 	orr.w	r1, r1, #32
 80072c4:	7259      	strb	r1, [r3, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80072c6:	69d3      	ldr	r3, [r2, #28]
 80072c8:	4798      	blx	r3
  return USB_SUCCESS;
}
 80072ca:	2000      	movs	r0, #0
 80072cc:	bd08      	pop	{r3, pc}
 80072ce:	bf00      	nop
 80072d0:	20000910 	.word	0x20000910
 80072d4:	2000090c 	.word	0x2000090c

080072d8 <Standard_GetDescriptorData>:
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 80072d8:	4b05      	ldr	r3, [pc, #20]	; (80072f0 <Standard_GetDescriptorData+0x18>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	8a5a      	ldrh	r2, [r3, #18]
  if (Length == 0)
 80072de:	b110      	cbz	r0, 80072e6 <Standard_GetDescriptorData+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
    return 0;
  }

  return pDesc->Descriptor + wOffset;
 80072e0:	6808      	ldr	r0, [r1, #0]
 80072e2:	4410      	add	r0, r2
}
 80072e4:	4770      	bx	lr
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 80072e6:	8889      	ldrh	r1, [r1, #4]
 80072e8:	1a8a      	subs	r2, r1, r2
 80072ea:	821a      	strh	r2, [r3, #16]
    return 0;
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	20000910 	.word	0x20000910

080072f4 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 80072f4:	b510      	push	{r4, lr}
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 80072f6:	4b0c      	ldr	r3, [pc, #48]	; (8007328 <Post0_Process+0x34>)
 80072f8:	2000      	movs	r0, #0
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8007300:	f000 fe3c 	bl	8007f7c <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8007304:	4b09      	ldr	r3, [pc, #36]	; (800732c <Post0_Process+0x38>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	7a18      	ldrb	r0, [r3, #8]
 800730a:	2808      	cmp	r0, #8
 800730c:	d106      	bne.n	800731c <Post0_Process+0x28>
  {
    vSetEPRxStatus(EP_RX_STALL);
 800730e:	4908      	ldr	r1, [pc, #32]	; (8007330 <Post0_Process+0x3c>)
    vSetEPTxStatus(EP_TX_STALL);
 8007310:	4b08      	ldr	r3, [pc, #32]	; (8007334 <Post0_Process+0x40>)
{
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 8007312:	f44f 5480 	mov.w	r4, #4096	; 0x1000
    vSetEPTxStatus(EP_TX_STALL);
 8007316:	2210      	movs	r2, #16
{
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 8007318:	800c      	strh	r4, [r1, #0]
    vSetEPTxStatus(EP_TX_STALL);
 800731a:	801a      	strh	r2, [r3, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 800731c:	f1b0 0309 	subs.w	r3, r0, #9
 8007320:	4258      	negs	r0, r3
 8007322:	4158      	adcs	r0, r3
 8007324:	bd10      	pop	{r4, pc}
 8007326:	bf00      	nop
 8007328:	20000118 	.word	0x20000118
 800732c:	20000910 	.word	0x20000910
 8007330:	20000916 	.word	0x20000916
 8007334:	20000918 	.word	0x20000918

08007338 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8007338:	b570      	push	{r4, r5, r6, lr}
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800733a:	4baa      	ldr	r3, [pc, #680]	; (80075e4 <Setup0_Process+0x2ac>)

  if (pInformation->ControlState != PAUSE)
 800733c:	4daa      	ldr	r5, [pc, #680]	; (80075e8 <Setup0_Process+0x2b0>)
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800733e:	681a      	ldr	r2, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 8007340:	682c      	ldr	r4, [r5, #0]
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007342:	4baa      	ldr	r3, [pc, #680]	; (80075ec <Setup0_Process+0x2b4>)
 8007344:	b292      	uxth	r2, r2
 8007346:	4413      	add	r3, r2

  if (pInformation->ControlState != PAUSE)
 8007348:	7a22      	ldrb	r2, [r4, #8]
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800734a:	005b      	lsls	r3, r3, #1

  if (pInformation->ControlState != PAUSE)
 800734c:	2a09      	cmp	r2, #9
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 800734e:	b082      	sub	sp, #8
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007350:	681e      	ldr	r6, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 8007352:	d047      	beq.n	80073e4 <Setup0_Process+0xac>
 8007354:	b2b6      	uxth	r6, r6
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007356:	0076      	lsls	r6, r6, #1
 8007358:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800735c:	f506 46c0 	add.w	r6, r6, #24576	; 0x6000

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8007360:	7833      	ldrb	r3, [r6, #0]
 8007362:	7023      	strb	r3, [r4, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8007364:	7873      	ldrb	r3, [r6, #1]
 8007366:	7063      	strb	r3, [r4, #1]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8007368:	88b0      	ldrh	r0, [r6, #4]
 800736a:	f000 ffc5 	bl	80082f8 <ByteSwap>
 800736e:	8060      	strh	r0, [r4, #2]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8007370:	8930      	ldrh	r0, [r6, #8]
 8007372:	682c      	ldr	r4, [r5, #0]
 8007374:	f000 ffc0 	bl	80082f8 <ByteSwap>
 8007378:	80a0      	strh	r0, [r4, #4]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 800737a:	89b2      	ldrh	r2, [r6, #12]
 800737c:	682b      	ldr	r3, [r5, #0]
  }

  pInformation->ControlState = SETTING_UP;
 800737e:	2101      	movs	r1, #1
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8007380:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8007382:	7219      	strb	r1, [r3, #8]
  if (pInformation->USBwLength == 0)
 8007384:	2a00      	cmp	r2, #0
 8007386:	d033      	beq.n	80073f0 <Setup0_Process+0xb8>
*******************************************************************************/
void Data_Setup0(void)
{
  uint8_t *(*CopyRoutine)(uint16_t);
  RESULT Result;
  uint32_t Request_No = pInformation->USBbRequest;
 8007388:	7858      	ldrb	r0, [r3, #1]


  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
 800738a:	2806      	cmp	r0, #6
 800738c:	f000 8086 	beq.w	800749c <Setup0_Process+0x164>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8007390:	2800      	cmp	r0, #0
 8007392:	d146      	bne.n	8007422 <Setup0_Process+0xea>
 8007394:	8859      	ldrh	r1, [r3, #2]
 8007396:	2900      	cmp	r1, #0
 8007398:	f000 8093 	beq.w	80074c2 <Setup0_Process+0x18a>
 800739c:	4c94      	ldr	r4, [pc, #592]	; (80075f0 <Setup0_Process+0x2b8>)
    (*CopyRoutine)(0);
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 800739e:	6823      	ldr	r3, [r4, #0]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 80073a4:	2803      	cmp	r0, #3
    {
      pInformation->ControlState = PAUSE;
 80073a6:	682b      	ldr	r3, [r5, #0]
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
    if (Result == USB_NOT_READY)
 80073a8:	d04b      	beq.n	8007442 <Setup0_Process+0x10a>
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 80073aa:	8a1a      	ldrh	r2, [r3, #16]
 80073ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80073b0:	428a      	cmp	r2, r1
 80073b2:	d046      	beq.n	8007442 <Setup0_Process+0x10a>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 80073b4:	2802      	cmp	r0, #2
 80073b6:	d00f      	beq.n	80073d8 <Setup0_Process+0xa0>
 80073b8:	b172      	cbz	r2, 80073d8 <Setup0_Process+0xa0>
    pInformation->ControlState = STALLED;
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 80073ba:	f993 1000 	ldrsb.w	r1, [r3]
 80073be:	2900      	cmp	r1, #0
 80073c0:	f2c0 80b4 	blt.w	800752c <Setup0_Process+0x1f4>
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80073c4:	498b      	ldr	r1, [pc, #556]	; (80075f4 <Setup0_Process+0x2bc>)
 80073c6:	f44f 5040 	mov.w	r0, #12288	; 0x3000
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 80073ca:	2203      	movs	r2, #3
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80073cc:	8008      	strh	r0, [r1, #0]
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 80073ce:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80073d0:	f7ff ff90 	bl	80072f4 <Post0_Process>
}
 80073d4:	b002      	add	sp, #8
 80073d6:	bd70      	pop	{r4, r5, r6, pc}
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 80073d8:	2208      	movs	r2, #8
 80073da:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80073dc:	f7ff ff8a 	bl	80072f4 <Post0_Process>
}
 80073e0:	b002      	add	sp, #8
 80073e2:	bd70      	pop	{r4, r5, r6, pc}
 80073e4:	88e2      	ldrh	r2, [r4, #6]
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */

  if (pInformation->ControlState != PAUSE)
 80073e6:	4623      	mov	r3, r4
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
  }

  pInformation->ControlState = SETTING_UP;
 80073e8:	2101      	movs	r1, #1
 80073ea:	7219      	strb	r1, [r3, #8]
  if (pInformation->USBwLength == 0)
 80073ec:	2a00      	cmp	r2, #0
 80073ee:	d1cb      	bne.n	8007388 <Setup0_Process+0x50>
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80073f0:	781a      	ldrb	r2, [r3, #0]
* Return         : None.
*******************************************************************************/
void NoData_Setup0(void)
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
 80073f2:	785c      	ldrb	r4, [r3, #1]
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80073f4:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 80073f8:	d029      	beq.n	800744e <Setup0_Process+0x116>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80073fa:	2a01      	cmp	r2, #1
 80073fc:	f000 80ac 	beq.w	8007558 <Setup0_Process+0x220>
      Result = Standard_SetInterface();
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007400:	2a02      	cmp	r2, #2
 8007402:	f000 80ce 	beq.w	80075a2 <Setup0_Process+0x26a>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8007406:	4b7a      	ldr	r3, [pc, #488]	; (80075f0 <Setup0_Process+0x2b8>)
 8007408:	4620      	mov	r0, r4
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8007410:	2803      	cmp	r0, #3
 8007412:	f000 8103 	beq.w	800761c <Setup0_Process+0x2e4>
 8007416:	682b      	ldr	r3, [r5, #0]
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8007418:	2800      	cmp	r0, #0
 800741a:	d031      	beq.n	8007480 <Setup0_Process+0x148>
    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
 800741c:	2208      	movs	r2, #8
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 800741e:	721a      	strb	r2, [r3, #8]
 8007420:	e7d6      	b.n	80073d0 <Setup0_Process+0x98>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8007422:	2808      	cmp	r0, #8
 8007424:	d15f      	bne.n	80074e6 <Setup0_Process+0x1ae>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007426:	781a      	ldrb	r2, [r3, #0]
 8007428:	0652      	lsls	r2, r2, #25
 800742a:	d1b7      	bne.n	800739c <Setup0_Process+0x64>
    {
      CopyRoutine = Standard_GetConfiguration;
 800742c:	4a72      	ldr	r2, [pc, #456]	; (80075f8 <Setup0_Process+0x2c0>)

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 800742e:	2000      	movs	r0, #0
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8007430:	619a      	str	r2, [r3, #24]

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8007432:	8258      	strh	r0, [r3, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8007434:	4790      	blx	r2
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8007436:	682b      	ldr	r3, [r5, #0]
 8007438:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800743c:	8a1a      	ldrh	r2, [r3, #16]
 800743e:	428a      	cmp	r2, r1
 8007440:	d1ba      	bne.n	80073b8 <Setup0_Process+0x80>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8007442:	2209      	movs	r2, #9
 8007444:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8007446:	f7ff ff55 	bl	80072f4 <Post0_Process>
}
 800744a:	b002      	add	sp, #8
 800744c:	bd70      	pop	{r4, r5, r6, pc}

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 800744e:	2c09      	cmp	r4, #9
 8007450:	f000 80c5 	beq.w	80075de <Setup0_Process+0x2a6>
    {
      Result = Standard_SetConfiguration();
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8007454:	2c05      	cmp	r4, #5
 8007456:	f000 8092 	beq.w	800757e <Setup0_Process+0x246>
      {
        Result = USB_SUCCESS;
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 800745a:	2c03      	cmp	r4, #3
 800745c:	f000 80aa 	beq.w	80075b4 <Setup0_Process+0x27c>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8007460:	2c01      	cmp	r4, #1
 8007462:	d1d0      	bne.n	8007406 <Setup0_Process+0xce>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8007464:	78da      	ldrb	r2, [r3, #3]
 8007466:	2a01      	cmp	r2, #1
 8007468:	d1cd      	bne.n	8007406 <Setup0_Process+0xce>
          && pInformation->USBwIndex == 0
 800746a:	889a      	ldrh	r2, [r3, #4]
 800746c:	2a00      	cmp	r2, #0
 800746e:	d1ca      	bne.n	8007406 <Setup0_Process+0xce>
          && ValBit(pInformation->Current_Feature, 5))
 8007470:	7a5b      	ldrb	r3, [r3, #9]
 8007472:	0699      	lsls	r1, r3, #26
 8007474:	d5c7      	bpl.n	8007406 <Setup0_Process+0xce>
      {
        Result = Standard_ClearFeature();
 8007476:	f7ff fe69 	bl	800714c <Standard_ClearFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 800747a:	2800      	cmp	r0, #0
 800747c:	d1c3      	bne.n	8007406 <Setup0_Process+0xce>
 800747e:	682b      	ldr	r3, [r5, #0]
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8007480:	4958      	ldr	r1, [pc, #352]	; (80075e4 <Setup0_Process+0x2ac>)
 8007482:	4a5e      	ldr	r2, [pc, #376]	; (80075fc <Setup0_Process+0x2c4>)
 8007484:	6808      	ldr	r0, [r1, #0]
 8007486:	2400      	movs	r4, #0
 8007488:	b280      	uxth	r0, r0
 800748a:	4402      	add	r2, r0
 800748c:	0052      	lsls	r2, r2, #1
 800748e:	495c      	ldr	r1, [pc, #368]	; (8007600 <Setup0_Process+0x2c8>)
 8007490:	6014      	str	r4, [r2, #0]
 8007492:	2030      	movs	r0, #48	; 0x30
 8007494:	2206      	movs	r2, #6
 8007496:	8008      	strh	r0, [r1, #0]
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8007498:	721a      	strb	r2, [r3, #8]
 800749a:	e799      	b.n	80073d0 <Setup0_Process+0x98>
  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800749c:	781a      	ldrb	r2, [r3, #0]
 800749e:	0652      	lsls	r2, r2, #25
 80074a0:	f47f af7c 	bne.w	800739c <Setup0_Process+0x64>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
 80074a4:	789a      	ldrb	r2, [r3, #2]
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 80074a6:	4c52      	ldr	r4, [pc, #328]	; (80075f0 <Setup0_Process+0x2b8>)
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
 80074a8:	2a01      	cmp	r2, #1
 80074aa:	f000 80b1 	beq.w	8007610 <Setup0_Process+0x2d8>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 80074ae:	2a02      	cmp	r2, #2
 80074b0:	d05f      	beq.n	8007572 <Setup0_Process+0x23a>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 80074b2:	2a03      	cmp	r2, #3
 80074b4:	f47f af73 	bne.w	800739e <Setup0_Process+0x66>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 80074b8:	6822      	ldr	r2, [r4, #0]
 80074ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 80074bc:	2a00      	cmp	r2, #0
 80074be:	d1b6      	bne.n	800742e <Setup0_Process+0xf6>
 80074c0:	e76d      	b.n	800739e <Setup0_Process+0x66>
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 80074c2:	685a      	ldr	r2, [r3, #4]
 80074c4:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80074c8:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80074cc:	f47f af66 	bne.w	800739c <Setup0_Process+0x64>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80074d0:	781a      	ldrb	r2, [r3, #0]
 80074d2:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 80074d6:	f040 80a5 	bne.w	8007624 <Setup0_Process+0x2ec>
        && (pInformation->USBwIndex == 0))
 80074da:	889a      	ldrh	r2, [r3, #4]
 80074dc:	2a00      	cmp	r2, #0
 80074de:	f47f af5d 	bne.w	800739c <Setup0_Process+0x64>
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
          && (Status != 0))
      {
        CopyRoutine = Standard_GetStatus;
 80074e2:	4a48      	ldr	r2, [pc, #288]	; (8007604 <Setup0_Process+0x2cc>)
 80074e4:	e7a3      	b.n	800742e <Setup0_Process+0xf6>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 80074e6:	280a      	cmp	r0, #10
 80074e8:	f47f af58 	bne.w	800739c <Setup0_Process+0x64>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80074ec:	781a      	ldrb	r2, [r3, #0]
 80074ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80074f2:	2a01      	cmp	r2, #1
 80074f4:	f47f af52 	bne.w	800739c <Setup0_Process+0x64>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 80074f8:	7a9a      	ldrb	r2, [r3, #10]
 80074fa:	2a00      	cmp	r2, #0
 80074fc:	f43f af4e 	beq.w	800739c <Setup0_Process+0x64>
 8007500:	8859      	ldrh	r1, [r3, #2]
 8007502:	2900      	cmp	r1, #0
 8007504:	f47f af4a 	bne.w	800739c <Setup0_Process+0x64>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8007508:	685a      	ldr	r2, [r3, #4]
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 800750a:	4c39      	ldr	r4, [pc, #228]	; (80075f0 <Setup0_Process+0x2b8>)
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 800750c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8007510:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007514:	f47f af43 	bne.w	800739e <Setup0_Process+0x66>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8007518:	7958      	ldrb	r0, [r3, #5]
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	699b      	ldr	r3, [r3, #24]
 800751e:	4798      	blx	r3
 8007520:	682b      	ldr	r3, [r5, #0]
 8007522:	2800      	cmp	r0, #0
 8007524:	f000 80c0 	beq.w	80076a8 <Setup0_Process+0x370>
 8007528:	7858      	ldrb	r0, [r3, #1]
 800752a:	e738      	b.n	800739e <Setup0_Process+0x66>


  if (ValBit(pInformation->USBbmRequestType, 7))
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
 800752c:	88d9      	ldrh	r1, [r3, #6]
 800752e:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8007530:	9801      	ldr	r0, [sp, #4]
 8007532:	4282      	cmp	r2, r0
 8007534:	d816      	bhi.n	8007564 <Setup0_Process+0x22c>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8007536:	428a      	cmp	r2, r1
 8007538:	f080 8098 	bcs.w	800766c <Setup0_Process+0x334>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 800753c:	492c      	ldr	r1, [pc, #176]	; (80075f0 <Setup0_Process+0x2b8>)
 800753e:	6809      	ldr	r1, [r1, #0]
 8007540:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 8007544:	428a      	cmp	r2, r1
 8007546:	f080 8096 	bcs.w	8007676 <Setup0_Process+0x33e>
      {
        Data_Mul_MaxPacketSize = FALSE;
 800754a:	4a2f      	ldr	r2, [pc, #188]	; (8007608 <Setup0_Process+0x2d0>)
 800754c:	2000      	movs	r0, #0
 800754e:	7010      	strb	r0, [r2, #0]
      {
        Data_Mul_MaxPacketSize = TRUE;
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8007550:	8299      	strh	r1, [r3, #20]
    DataStageIn();
 8007552:	f7ff fd19 	bl	8006f88 <DataStageIn>
 8007556:	e741      	b.n	80073dc <Setup0_Process+0xa4>

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8007558:	2c0b      	cmp	r4, #11
 800755a:	f47f af54 	bne.w	8007406 <Setup0_Process+0xce>
    {
      Result = Standard_SetInterface();
 800755e:	f7ff fdcd 	bl	80070fc <Standard_SetInterface>
 8007562:	e78a      	b.n	800747a <Setup0_Process+0x142>
 8007564:	4a22      	ldr	r2, [pc, #136]	; (80075f0 <Setup0_Process+0x2b8>)
    __IO uint32_t wLength = pInformation->USBwLength;
     
    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8007566:	9901      	ldr	r1, [sp, #4]
 8007568:	6812      	ldr	r2, [r2, #0]
 800756a:	8219      	strh	r1, [r3, #16]
 800756c:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 8007570:	e7ee      	b.n	8007550 <Setup0_Process+0x218>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8007572:	6822      	ldr	r2, [r4, #0]
 8007574:	6a12      	ldr	r2, [r2, #32]
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8007576:	2a00      	cmp	r2, #0
 8007578:	f47f af59 	bne.w	800742e <Setup0_Process+0xf6>
 800757c:	e70f      	b.n	800739e <Setup0_Process+0x66>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 800757e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8007582:	2a00      	cmp	r2, #0
 8007584:	f6ff af4a 	blt.w	800741c <Setup0_Process+0xe4>
 8007588:	789a      	ldrb	r2, [r3, #2]
 800758a:	2a00      	cmp	r2, #0
 800758c:	f47f af46 	bne.w	800741c <Setup0_Process+0xe4>
          || (pInformation->USBwIndex != 0)
 8007590:	889a      	ldrh	r2, [r3, #4]
 8007592:	2a00      	cmp	r2, #0
 8007594:	f47f af42 	bne.w	800741c <Setup0_Process+0xe4>
          || (pInformation->Current_Configuration != 0))
 8007598:	7a9a      	ldrb	r2, [r3, #10]
 800759a:	2a00      	cmp	r2, #0
 800759c:	f43f af70 	beq.w	8007480 <Setup0_Process+0x148>
 80075a0:	e73c      	b.n	800741c <Setup0_Process+0xe4>

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 80075a2:	2c01      	cmp	r4, #1
 80075a4:	f43f af67 	beq.w	8007476 <Setup0_Process+0x13e>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 80075a8:	2c03      	cmp	r4, #3
 80075aa:	f47f af2c 	bne.w	8007406 <Setup0_Process+0xce>
    {
      Result = Standard_SetEndPointFeature();
 80075ae:	f7ff fe39 	bl	8007224 <Standard_SetEndPointFeature>
 80075b2:	e762      	b.n	800747a <Setup0_Process+0x142>
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 80075b4:	78da      	ldrb	r2, [r3, #3]
 80075b6:	2a01      	cmp	r2, #1
 80075b8:	f47f af25 	bne.w	8007406 <Setup0_Process+0xce>
          && (pInformation->USBwIndex == 0)
 80075bc:	889a      	ldrh	r2, [r3, #4]
 80075be:	2a00      	cmp	r2, #0
 80075c0:	f47f af21 	bne.w	8007406 <Setup0_Process+0xce>
          && (ValBit(pInformation->Current_Feature, 5)))
 80075c4:	7a5a      	ldrb	r2, [r3, #9]
 80075c6:	0690      	lsls	r0, r2, #26
 80075c8:	f57f af1d 	bpl.w	8007406 <Setup0_Process+0xce>
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
  pUser_Standard_Requests->User_SetDeviceFeature();
 80075cc:	490f      	ldr	r1, [pc, #60]	; (800760c <Setup0_Process+0x2d4>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80075ce:	f042 0220 	orr.w	r2, r2, #32
  pUser_Standard_Requests->User_SetDeviceFeature();
 80075d2:	6809      	ldr	r1, [r1, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80075d4:	725a      	strb	r2, [r3, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80075d6:	69cb      	ldr	r3, [r1, #28]
 80075d8:	4798      	blx	r3
 80075da:	682b      	ldr	r3, [r5, #0]
 80075dc:	e750      	b.n	8007480 <Setup0_Process+0x148>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
    {
      Result = Standard_SetConfiguration();
 80075de:	f7ff fd6f 	bl	80070c0 <Standard_SetConfiguration>
 80075e2:	e74a      	b.n	800747a <Setup0_Process+0x142>
 80075e4:	40005c50 	.word	0x40005c50
 80075e8:	20000910 	.word	0x20000910
 80075ec:	20003004 	.word	0x20003004
 80075f0:	20000900 	.word	0x20000900
 80075f4:	20000916 	.word	0x20000916
 80075f8:	08006f39 	.word	0x08006f39
 80075fc:	20003002 	.word	0x20003002
 8007600:	20000918 	.word	0x20000918
 8007604:	08007041 	.word	0x08007041
 8007608:	20000518 	.word	0x20000518
 800760c:	2000090c 	.word	0x2000090c
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8007610:	6822      	ldr	r2, [r4, #0]
 8007612:	69d2      	ldr	r2, [r2, #28]
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8007614:	2a00      	cmp	r2, #0
 8007616:	f47f af0a 	bne.w	800742e <Setup0_Process+0xf6>
 800761a:	e6c0      	b.n	800739e <Setup0_Process+0x66>
 800761c:	682b      	ldr	r3, [r5, #0]


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
 800761e:	2209      	movs	r2, #9
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8007620:	721a      	strb	r2, [r3, #8]
 8007622:	e6d5      	b.n	80073d0 <Setup0_Process+0x98>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007624:	2a01      	cmp	r2, #1
 8007626:	d031      	beq.n	800768c <Setup0_Process+0x354>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007628:	2a02      	cmp	r2, #2
 800762a:	f47f aeb7 	bne.w	800739c <Setup0_Process+0x64>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 800762e:	795a      	ldrb	r2, [r3, #5]
 8007630:	f002 040f 	and.w	r4, r2, #15

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007634:	00a1      	lsls	r1, r4, #2
 8007636:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 800763a:	0616      	lsls	r6, r2, #24
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 800763c:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8007640:	bf56      	itet	pl
 8007642:	6809      	ldrpl	r1, [r1, #0]

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007644:	680e      	ldrmi	r6, [r1, #0]
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8007646:	f401 5640 	andpl.w	r6, r1, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 800764a:	4918      	ldr	r1, [pc, #96]	; (80076ac <Setup0_Process+0x374>)

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 800764c:	bf48      	it	mi
 800764e:	f006 0630 	andmi.w	r6, r6, #48	; 0x30
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 8007652:	6809      	ldr	r1, [r1, #0]
 8007654:	7809      	ldrb	r1, [r1, #0]
 8007656:	428c      	cmp	r4, r1
 8007658:	f4bf aea0 	bcs.w	800739c <Setup0_Process+0x64>
 800765c:	f012 0f70 	tst.w	r2, #112	; 0x70
 8007660:	f47f ae9c 	bne.w	800739c <Setup0_Process+0x64>
          && (Status != 0))
 8007664:	2e00      	cmp	r6, #0
 8007666:	f47f af3c 	bne.w	80074e2 <Setup0_Process+0x1aa>
 800766a:	e697      	b.n	800739c <Setup0_Process+0x64>
 800766c:	4a10      	ldr	r2, [pc, #64]	; (80076b0 <Setup0_Process+0x378>)
 800766e:	6812      	ldr	r2, [r2, #0]
 8007670:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 8007674:	e76c      	b.n	8007550 <Setup0_Process+0x218>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
      {
        Data_Mul_MaxPacketSize = FALSE;
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8007676:	fb92 f0f1 	sdiv	r0, r2, r1
 800767a:	fb01 2210 	mls	r2, r1, r0, r2
 800767e:	2a00      	cmp	r2, #0
 8007680:	f47f af66 	bne.w	8007550 <Setup0_Process+0x218>
      {
        Data_Mul_MaxPacketSize = TRUE;
 8007684:	4a0b      	ldr	r2, [pc, #44]	; (80076b4 <Setup0_Process+0x37c>)
 8007686:	2001      	movs	r0, #1
 8007688:	7010      	strb	r0, [r2, #0]
 800768a:	e761      	b.n	8007550 <Setup0_Process+0x218>
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 800768c:	4c08      	ldr	r4, [pc, #32]	; (80076b0 <Setup0_Process+0x378>)
 800768e:	7958      	ldrb	r0, [r3, #5]
 8007690:	6823      	ldr	r3, [r4, #0]
 8007692:	699b      	ldr	r3, [r3, #24]
 8007694:	4798      	blx	r3
 8007696:	b920      	cbnz	r0, 80076a2 <Setup0_Process+0x36a>
          && (pInformation->Current_Configuration != 0))
 8007698:	682b      	ldr	r3, [r5, #0]
 800769a:	7a9a      	ldrb	r2, [r3, #10]
 800769c:	2a00      	cmp	r2, #0
 800769e:	f47f af20 	bne.w	80074e2 <Setup0_Process+0x1aa>
 80076a2:	682b      	ldr	r3, [r5, #0]
 80076a4:	7858      	ldrb	r0, [r3, #1]
 80076a6:	e67a      	b.n	800739e <Setup0_Process+0x66>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 80076a8:	4a03      	ldr	r2, [pc, #12]	; (80076b8 <Setup0_Process+0x380>)
 80076aa:	e6c0      	b.n	800742e <Setup0_Process+0xf6>
 80076ac:	2000013c 	.word	0x2000013c
 80076b0:	20000900 	.word	0x20000900
 80076b4:	20000518 	.word	0x20000518
 80076b8:	08006f61 	.word	0x08006f61

080076bc <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
 80076bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ControlState = pInformation->ControlState;
 80076be:	4d33      	ldr	r5, [pc, #204]	; (800778c <Out0_Process+0xd0>)
 80076c0:	682c      	ldr	r4, [r5, #0]
 80076c2:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 80076c4:	2b03      	cmp	r3, #3
 80076c6:	d009      	beq.n	80076dc <Out0_Process+0x20>
 80076c8:	2b05      	cmp	r3, #5
 80076ca:	d007      	beq.n	80076dc <Out0_Process+0x20>
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
 80076cc:	2b07      	cmp	r3, #7
 80076ce:	d049      	beq.n	8007764 <Out0_Process+0xa8>
 80076d0:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 80076d2:	7223      	strb	r3, [r4, #8]

  return Post0_Process();
}
 80076d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80076d8:	f7ff be0c 	b.w	80072f4 <Post0_Process>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 80076dc:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 80076de:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 80076e0:	b1d9      	cbz	r1, 800771a <Out0_Process+0x5e>
 80076e2:	b923      	cbnz	r3, 80076ee <Out0_Process+0x32>
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80076e4:	8aa3      	ldrh	r3, [r4, #20]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d04b      	beq.n	8007782 <Out0_Process+0xc6>
 80076ea:	4a29      	ldr	r2, [pc, #164]	; (8007790 <Out0_Process+0xd4>)
 80076ec:	e027      	b.n	800773e <Out0_Process+0x82>
  if (pEPinfo->CopyData && save_rLength)
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
 80076ee:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80076f0:	429e      	cmp	r6, r3
 80076f2:	bf28      	it	cs
 80076f4:	461e      	movcs	r6, r3
 80076f6:	4630      	mov	r0, r6
 80076f8:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 80076fa:	8a22      	ldrh	r2, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 80076fc:	8a63      	ldrh	r3, [r4, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 80076fe:	1b92      	subs	r2, r2, r6
    pEPinfo->Usb_rOffset += Length;
 8007700:	4433      	add	r3, r6
 8007702:	8263      	strh	r3, [r4, #18]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8007704:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8007706:	8222      	strh	r2, [r4, #16]
    pEPinfo->Usb_rOffset += Length;

    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8007708:	2000      	movs	r0, #0
 800770a:	f000 fc07 	bl	8007f1c <GetEPRxAddr>
 800770e:	4632      	mov	r2, r6
 8007710:	4601      	mov	r1, r0
 8007712:	4638      	mov	r0, r7
 8007714:	f000 fa14 	bl	8007b40 <PMAToUserBufferCopy>
 8007718:	8a23      	ldrh	r3, [r4, #16]
  }

  if (pEPinfo->Usb_rLength != 0)
 800771a:	2b00      	cmp	r3, #0
 800771c:	d0e2      	beq.n	80076e4 <Out0_Process+0x28>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800771e:	4b1d      	ldr	r3, [pc, #116]	; (8007794 <Out0_Process+0xd8>)
    SetEPTxCount(ENDP0, 0);
 8007720:	2000      	movs	r0, #0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8007722:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8007726:	4601      	mov	r1, r0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8007728:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 800772a:	f000 fc05 	bl	8007f38 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800772e:	8a23      	ldrh	r3, [r4, #16]
 8007730:	8aa1      	ldrh	r1, [r4, #20]

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8007732:	4a17      	ldr	r2, [pc, #92]	; (8007790 <Out0_Process+0xd4>)
 8007734:	2030      	movs	r0, #48	; 0x30
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007736:	4299      	cmp	r1, r3

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8007738:	8010      	strh	r0, [r2, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800773a:	d922      	bls.n	8007782 <Out0_Process+0xc6>
  {
    pInformation->ControlState = OUT_DATA;
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 800773c:	b9eb      	cbnz	r3, 800777a <Out0_Process+0xbe>
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 800773e:	682c      	ldr	r4, [r5, #0]
 8007740:	2106      	movs	r1, #6
      USB_StatusIn();
 8007742:	4b15      	ldr	r3, [pc, #84]	; (8007798 <Out0_Process+0xdc>)
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8007744:	7221      	strb	r1, [r4, #8]
      USB_StatusIn();
 8007746:	6819      	ldr	r1, [r3, #0]
 8007748:	4b14      	ldr	r3, [pc, #80]	; (800779c <Out0_Process+0xe0>)
 800774a:	b289      	uxth	r1, r1
 800774c:	440b      	add	r3, r1
 800774e:	005b      	lsls	r3, r3, #1
 8007750:	2100      	movs	r1, #0
 8007752:	6019      	str	r1, [r3, #0]
 8007754:	7a23      	ldrb	r3, [r4, #8]
 8007756:	2130      	movs	r1, #48	; 0x30
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007758:	7223      	strb	r3, [r4, #8]

  return Post0_Process();
}
 800775a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
      USB_StatusIn();
 800775e:	8011      	strh	r1, [r2, #0]
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007760:	f7ff bdc8 	b.w	80072f4 <Post0_Process>
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
  {
    (*pProperty->Process_Status_OUT)();
 8007764:	4b0e      	ldr	r3, [pc, #56]	; (80077a0 <Out0_Process+0xe4>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	4798      	blx	r3
 800776c:	682c      	ldr	r4, [r5, #0]
 800776e:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007770:	7223      	strb	r3, [r4, #8]

  return Post0_Process();
}
 8007772:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007776:	f7ff bdbd 	b.w	80072f4 <Post0_Process>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
    {
      pInformation->ControlState = LAST_OUT_DATA;
 800777a:	682c      	ldr	r4, [r5, #0]
 800777c:	2305      	movs	r3, #5
 800777e:	7223      	strb	r3, [r4, #8]
 8007780:	e7a7      	b.n	80076d2 <Out0_Process+0x16>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
  {
    pInformation->ControlState = OUT_DATA;
 8007782:	682c      	ldr	r4, [r5, #0]
 8007784:	2303      	movs	r3, #3
 8007786:	7223      	strb	r3, [r4, #8]
 8007788:	e7a3      	b.n	80076d2 <Out0_Process+0x16>
 800778a:	bf00      	nop
 800778c:	20000910 	.word	0x20000910
 8007790:	20000918 	.word	0x20000918
 8007794:	20000916 	.word	0x20000916
 8007798:	40005c50 	.word	0x40005c50
 800779c:	20003002 	.word	0x20003002
 80077a0:	20000900 	.word	0x20000900

080077a4 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
 80077a4:	b430      	push	{r4, r5}
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;
 80077a6:	4b0b      	ldr	r3, [pc, #44]	; (80077d4 <SetDeviceAddress+0x30>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80077ac:	b15d      	cbz	r5, 80077c6 <SetDeviceAddress+0x22>
 80077ae:	490a      	ldr	r1, [pc, #40]	; (80077d8 <SetDeviceAddress+0x34>)
 80077b0:	2300      	movs	r3, #0
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 80077b2:	680c      	ldr	r4, [r1, #0]
 80077b4:	f648 728f 	movw	r2, #36751	; 0x8f8f
 80077b8:	4022      	ands	r2, r4
 80077ba:	431a      	orrs	r2, r3
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80077bc:	3301      	adds	r3, #1
 80077be:	429d      	cmp	r5, r3
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 80077c0:	f841 2b04 	str.w	r2, [r1], #4
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80077c4:	d8f5      	bhi.n	80077b2 <SetDeviceAddress+0xe>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 80077c6:	4b05      	ldr	r3, [pc, #20]	; (80077dc <SetDeviceAddress+0x38>)
 80077c8:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80077cc:	6018      	str	r0, [r3, #0]
}
 80077ce:	bc30      	pop	{r4, r5}
 80077d0:	4770      	bx	lr
 80077d2:	bf00      	nop
 80077d4:	2000013c 	.word	0x2000013c
 80077d8:	40005c00 	.word	0x40005c00
 80077dc:	40005c4c 	.word	0x40005c4c

080077e0 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
 80077e0:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 80077e2:	4c18      	ldr	r4, [pc, #96]	; (8007844 <In0_Process+0x64>)
 80077e4:	6822      	ldr	r2, [r4, #0]
 80077e6:	7a13      	ldrb	r3, [r2, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d017      	beq.n	800781c <In0_Process+0x3c>
 80077ec:	2b04      	cmp	r3, #4
 80077ee:	d015      	beq.n	800781c <In0_Process+0x3c>
    DataStageIn();
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
 80077f0:	2b06      	cmp	r3, #6
 80077f2:	d005      	beq.n	8007800 <In0_Process+0x20>
 80077f4:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 80077f6:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 80077f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80077fc:	f7ff bd7a 	b.w	80072f4 <Post0_Process>
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8007800:	7853      	ldrb	r3, [r2, #1]
 8007802:	2b05      	cmp	r3, #5
 8007804:	d013      	beq.n	800782e <In0_Process+0x4e>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
      pUser_Standard_Requests->User_SetDeviceAddress();
    }
    (*pProperty->Process_Status_IN)();
 8007806:	4b10      	ldr	r3, [pc, #64]	; (8007848 <In0_Process+0x68>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	4798      	blx	r3
 800780e:	6822      	ldr	r2, [r4, #0]
 8007810:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007812:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007818:	f7ff bd6c 	b.w	80072f4 <Post0_Process>
{
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    DataStageIn();
 800781c:	f7ff fbb4 	bl	8006f88 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8007820:	6822      	ldr	r2, [r4, #0]
 8007822:	7a13      	ldrb	r3, [r2, #8]
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007824:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 800782a:	f7ff bd63 	b.w	80072f4 <Post0_Process>
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 800782e:	7813      	ldrb	r3, [r2, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8007830:	065b      	lsls	r3, r3, #25
 8007832:	d1e8      	bne.n	8007806 <In0_Process+0x26>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8007834:	78d0      	ldrb	r0, [r2, #3]
 8007836:	f7ff ffb5 	bl	80077a4 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 800783a:	4b04      	ldr	r3, [pc, #16]	; (800784c <In0_Process+0x6c>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	6a1b      	ldr	r3, [r3, #32]
 8007840:	4798      	blx	r3
 8007842:	e7e0      	b.n	8007806 <In0_Process+0x26>
 8007844:	20000910 	.word	0x20000910
 8007848:	20000900 	.word	0x20000900
 800784c:	2000090c 	.word	0x2000090c

08007850 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop

08007854 <USB_SetDeviceConfiguration>:
																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 8007854:	4a17      	ldr	r2, [pc, #92]	; (80078b4 <USB_SetDeviceConfiguration+0x60>)
 8007856:	4b18      	ldr	r3, [pc, #96]	; (80078b8 <USB_SetDeviceConfiguration+0x64>)
* Input          : device configuration.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
 8007858:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
 800785c:	f102 0b08 	add.w	fp, r2, #8
 8007860:	f8c3 b004 	str.w	fp, [r3, #4]
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
 8007864:	f102 0b10 	add.w	fp, r2, #16
																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 8007868:	601a      	str	r2, [r3, #0]
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
 800786a:	f8c3 b008 	str.w	fp, [r3, #8]
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
 800786e:	f102 0b18 	add.w	fp, r2, #24
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];
 8007872:	3220      	adds	r2, #32
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;
 8007874:	f8df a05c 	ldr.w	sl, [pc, #92]	; 80078d4 <USB_SetDeviceConfiguration+0x80>


																  Device_Info               = &CCID_Device_Info;
 8007878:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80078d8 <USB_SetDeviceConfiguration+0x84>
 800787c:	f8df 905c 	ldr.w	r9, [pc, #92]	; 80078dc <USB_SetDeviceConfiguration+0x88>
																  Device_Property           = &CCID_Device_Property;
 8007880:	4f0e      	ldr	r7, [pc, #56]	; (80078bc <USB_SetDeviceConfiguration+0x68>)
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 8007882:	4d0f      	ldr	r5, [pc, #60]	; (80078c0 <USB_SetDeviceConfiguration+0x6c>)
 8007884:	4e0f      	ldr	r6, [pc, #60]	; (80078c4 <USB_SetDeviceConfiguration+0x70>)
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8007886:	4c10      	ldr	r4, [pc, #64]	; (80078c8 <USB_SetDeviceConfiguration+0x74>)
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
 8007888:	f8c3 b00c 	str.w	fp, [r3, #12]
{
  nGlobalStickState = nGDC;


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
 800788c:	f8df c050 	ldr.w	ip, [pc, #80]	; 80078e0 <USB_SetDeviceConfiguration+0x8c>
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8007890:	f8df b050 	ldr.w	fp, [pc, #80]	; 80078e4 <USB_SetDeviceConfiguration+0x90>


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8007894:	490d      	ldr	r1, [pc, #52]	; (80078cc <USB_SetDeviceConfiguration+0x78>)
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];
 8007896:	611a      	str	r2, [r3, #16]

																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8007898:	4b0d      	ldr	r3, [pc, #52]	; (80078d0 <USB_SetDeviceConfiguration+0x7c>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;
 800789a:	f8ca 0000 	str.w	r0, [sl]


																  Device_Info               = &CCID_Device_Info;
 800789e:	f8c8 9000 	str.w	r9, [r8]
																  Device_Property           = &CCID_Device_Property;
 80078a2:	f8c7 c000 	str.w	ip, [r7]
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 80078a6:	602e      	str	r6, [r5, #0]
																	Device_Descriptor         = &CCID_Device_Descriptor;
 80078a8:	600c      	str	r4, [r1, #0]
																	Config_Descriptor         = &CCID_Config_Descriptor;
 80078aa:	f8cb 3000 	str.w	r3, [fp]
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];


}
 80078ae:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80078b2:	4770      	bx	lr
 80078b4:	20000020 	.word	0x20000020
 80078b8:	20000124 	.word	0x20000124
 80078bc:	20000118 	.word	0x20000118
 80078c0:	20000138 	.word	0x20000138
 80078c4:	20000058 	.word	0x20000058
 80078c8:	20000050 	.word	0x20000050
 80078cc:	2000011c 	.word	0x2000011c
 80078d0:	20000048 	.word	0x20000048
 80078d4:	20000004 	.word	0x20000004
 80078d8:	20000908 	.word	0x20000908
 80078dc:	20000800 	.word	0x20000800
 80078e0:	2000007c 	.word	0x2000007c
 80078e4:	20000120 	.word	0x20000120

080078e8 <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80078e8:	4a08      	ldr	r2, [pc, #32]	; (800790c <USB_Init+0x24>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 80078ea:	b570      	push	{r4, r5, r6, lr}
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
  pUser_Standard_Requests    = User_Standard_Requests;
 80078ec:	4908      	ldr	r1, [pc, #32]	; (8007910 <USB_Init+0x28>)
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80078ee:	4b09      	ldr	r3, [pc, #36]	; (8007914 <USB_Init+0x2c>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80078f0:	6812      	ldr	r2, [r2, #0]
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80078f2:	681b      	ldr	r3, [r3, #0]
  pUser_Standard_Requests    = User_Standard_Requests;
 80078f4:	6808      	ldr	r0, [r1, #0]
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
 80078f6:	2602      	movs	r6, #2
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80078f8:	4d07      	ldr	r5, [pc, #28]	; (8007918 <USB_Init+0x30>)
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80078fa:	4c08      	ldr	r4, [pc, #32]	; (800791c <USB_Init+0x34>)
  pUser_Standard_Requests    = User_Standard_Requests;
 80078fc:	4908      	ldr	r1, [pc, #32]	; (8007920 <USB_Init+0x38>)
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
 80078fe:	7216      	strb	r6, [r2, #8]
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 8007900:	602a      	str	r2, [r5, #0]
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
  pUser_Standard_Requests    = User_Standard_Requests;

  /* Initialize devices one by one */
  pProperty->Init();
 8007902:	681a      	ldr	r2, [r3, #0]
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 8007904:	6023      	str	r3, [r4, #0]
  pUser_Standard_Requests    = User_Standard_Requests;
 8007906:	6008      	str	r0, [r1, #0]

  /* Initialize devices one by one */
  pProperty->Init();
 8007908:	4790      	blx	r2
 800790a:	bd70      	pop	{r4, r5, r6, pc}
 800790c:	20000908 	.word	0x20000908
 8007910:	20000138 	.word	0x20000138
 8007914:	20000118 	.word	0x20000118
 8007918:	20000910 	.word	0x20000910
 800791c:	20000900 	.word	0x20000900
 8007920:	2000090c 	.word	0x2000090c

08007924 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8007924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007928:	f8df a158 	ldr.w	sl, [pc, #344]	; 8007a84 <CTR_LP+0x160>
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800792c:	4d50      	ldr	r5, [pc, #320]	; (8007a70 <CTR_LP+0x14c>)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 800792e:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8007a88 <CTR_LP+0x164>
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007932:	4656      	mov	r6, sl
 8007934:	682b      	ldr	r3, [r5, #0]
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8007936:	4c4f      	ldr	r4, [pc, #316]	; (8007a74 <CTR_LP+0x150>)
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007938:	b29a      	uxth	r2, r3
 800793a:	041b      	lsls	r3, r3, #16
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 800793c:	f8df 814c 	ldr.w	r8, [pc, #332]	; 8007a8c <CTR_LP+0x168>
      SaveTState = _GetEPTxStatus(ENDP0);
 8007940:	4f4d      	ldr	r7, [pc, #308]	; (8007a78 <CTR_LP+0x154>)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8007942:	f647 71ff 	movw	r1, #32767	; 0x7fff
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007946:	f8aa 2000 	strh.w	r2, [sl]
 800794a:	d55a      	bpl.n	8007a02 <CTR_LP+0xde>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 800794c:	6029      	str	r1, [r5, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 800794e:	8833      	ldrh	r3, [r6, #0]
 8007950:	f003 030f 	and.w	r3, r3, #15
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8007954:	009a      	lsls	r2, r3, #2
 8007956:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800795a:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 800795e:	f889 3000 	strb.w	r3, [r9]
    if (EPindex == 0)
 8007962:	bb63      	cbnz	r3, 80079be <CTR_LP+0x9a>
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8007964:	6823      	ldr	r3, [r4, #0]
 8007966:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800796a:	f8a8 3000 	strh.w	r3, [r8]
      SaveTState = _GetEPTxStatus(ENDP0);
 800796e:	6823      	ldr	r3, [r4, #0]
 8007970:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007974:	803b      	strh	r3, [r7, #0]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8007976:	6823      	ldr	r3, [r4, #0]
 8007978:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800797c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007980:	b29b      	uxth	r3, r3
 8007982:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007986:	6023      	str	r3, [r4, #0]
      _SetEPTxStatus(ENDP0, EP_TX_NAK);
 8007988:	6823      	ldr	r3, [r4, #0]
 800798a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800798e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007992:	b29b      	uxth	r3, r3
 8007994:	f083 0320 	eor.w	r3, r3, #32
 8007998:	6023      	str	r3, [r4, #0]


      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 800799a:	8833      	ldrh	r3, [r6, #0]
 800799c:	06d8      	lsls	r0, r3, #27
 800799e:	d532      	bpl.n	8007a06 <CTR_LP+0xe2>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 80079a0:	6823      	ldr	r3, [r4, #0]
        if ((wEPVal & EP_CTR_TX) != 0)
 80079a2:	0619      	lsls	r1, r3, #24
 80079a4:	d42f      	bmi.n	8007a06 <CTR_LP+0xe2>
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }
        else if ((wEPVal &EP_SETUP) != 0)
 80079a6:	051a      	lsls	r2, r3, #20
 80079a8:	d459      	bmi.n	8007a5e <CTR_LP+0x13a>
          _SetEPRxStatus(ENDP0, SaveRState);
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80079aa:	041b      	lsls	r3, r3, #16
 80079ac:	d5c2      	bpl.n	8007934 <CTR_LP+0x10>
        {
          _ClearEP_CTR_RX(ENDP0);
 80079ae:	6822      	ldr	r2, [r4, #0]
 80079b0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80079b4:	4013      	ands	r3, r2
 80079b6:	6023      	str	r3, [r4, #0]
          Out0_Process();
 80079b8:	f7ff fe80 	bl	80076bc <Out0_Process>
 80079bc:	e02a      	b.n	8007a14 <CTR_LP+0xf0>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 80079be:	6814      	ldr	r4, [r2, #0]
      if ((wEPVal & EP_CTR_RX) != 0)
 80079c0:	0421      	lsls	r1, r4, #16
 80079c2:	d413      	bmi.n	80079ec <CTR_LP+0xc8>
        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 80079c4:	0623      	lsls	r3, r4, #24
 80079c6:	d5b5      	bpl.n	8007934 <CTR_LP+0x10>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80079c8:	f899 1000 	ldrb.w	r1, [r9]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80079cc:	482b      	ldr	r0, [pc, #172]	; (8007a7c <CTR_LP+0x158>)
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80079ce:	008b      	lsls	r3, r1, #2
 80079d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80079d4:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80079d8:	681c      	ldr	r4, [r3, #0]
 80079da:	f648 720f 	movw	r2, #36623	; 0x8f0f

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80079de:	3901      	subs	r1, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80079e0:	4022      	ands	r2, r4
 80079e2:	601a      	str	r2, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80079e4:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 80079e8:	4798      	blx	r3
 80079ea:	e7a3      	b.n	8007934 <CTR_LP+0x10>
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 80079ec:	6817      	ldr	r7, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 80079ee:	4824      	ldr	r0, [pc, #144]	; (8007a80 <CTR_LP+0x15c>)
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 80079f0:	f640 718f 	movw	r1, #3983	; 0xf8f
 80079f4:	4039      	ands	r1, r7

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 80079f6:	3b01      	subs	r3, #1
 80079f8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 80079fc:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 80079fe:	4798      	blx	r3
 8007a00:	e7e0      	b.n	80079c4 <CTR_LP+0xa0>
 8007a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
        if ((wEPVal & EP_CTR_TX) != 0)
        {
          _ClearEP_CTR_TX(ENDP0);
 8007a06:	6822      	ldr	r2, [r4, #0]
 8007a08:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	6023      	str	r3, [r4, #0]
          In0_Process();
 8007a10:	f7ff fee6 	bl	80077e0 <In0_Process>
        else if ((wEPVal & EP_CTR_RX) != 0)
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
 8007a14:	6823      	ldr	r3, [r4, #0]
 8007a16:	f8b8 2000 	ldrh.w	r2, [r8]
 8007a1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	04d6      	lsls	r6, r2, #19
 8007a26:	bf48      	it	mi
 8007a28:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8007a2c:	0495      	lsls	r5, r2, #18
 8007a2e:	4a11      	ldr	r2, [pc, #68]	; (8007a74 <CTR_LP+0x150>)
 8007a30:	bf48      	it	mi
 8007a32:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8007a36:	6013      	str	r3, [r2, #0]
          _SetEPTxStatus(ENDP0, SaveTState);
 8007a38:	6813      	ldr	r3, [r2, #0]
 8007a3a:	883a      	ldrh	r2, [r7, #0]
 8007a3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	06d4      	lsls	r4, r2, #27
 8007a48:	bf48      	it	mi
 8007a4a:	f083 0310 	eormi.w	r3, r3, #16
 8007a4e:	0690      	lsls	r0, r2, #26
 8007a50:	4a08      	ldr	r2, [pc, #32]	; (8007a74 <CTR_LP+0x150>)
 8007a52:	bf48      	it	mi
 8007a54:	f083 0320 	eormi.w	r3, r3, #32
 8007a58:	6013      	str	r3, [r2, #0]
          return;
 8007a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }
        else if ((wEPVal &EP_SETUP) != 0)
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8007a5e:	6822      	ldr	r2, [r4, #0]
 8007a60:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007a64:	4013      	ands	r3, r2
 8007a66:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 8007a68:	f7ff fc66 	bl	8007338 <Setup0_Process>
 8007a6c:	e7d2      	b.n	8007a14 <CTR_LP+0xf0>
 8007a6e:	bf00      	nop
 8007a70:	40005c44 	.word	0x40005c44
 8007a74:	40005c00 	.word	0x40005c00
 8007a78:	20000918 	.word	0x20000918
 8007a7c:	20000244 	.word	0x20000244
 8007a80:	20000228 	.word	0x20000228
 8007a84:	20000d9e 	.word	0x20000d9e
 8007a88:	20000904 	.word	0x20000904
 8007a8c:	20000916 	.word	0x20000916

08007a90 <CTR_HP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
 8007a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a92:	4d17      	ldr	r5, [pc, #92]	; (8007af0 <CTR_HP+0x60>)
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007a94:	4c17      	ldr	r4, [pc, #92]	; (8007af4 <CTR_HP+0x64>)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007a96:	4f18      	ldr	r7, [pc, #96]	; (8007af8 <CTR_HP+0x68>)
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007a98:	462e      	mov	r6, r5
 8007a9a:	6823      	ldr	r3, [r4, #0]
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8007a9c:	f647 71ff 	movw	r1, #32767	; 0x7fff
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	041b      	lsls	r3, r3, #16
 8007aa4:	802a      	strh	r2, [r5, #0]
 8007aa6:	d521      	bpl.n	8007aec <CTR_HP+0x5c>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8007aa8:	6021      	str	r1, [r4, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007aaa:	8832      	ldrh	r2, [r6, #0]
 8007aac:	f002 020f 	and.w	r2, r2, #15
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 8007ab0:	0093      	lsls	r3, r2, #2
 8007ab2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007ab6:	703a      	strb	r2, [r7, #0]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 8007ab8:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007abc:	6819      	ldr	r1, [r3, #0]
    if ((wEPVal & EP_CTR_RX) != 0)
 8007abe:	0408      	lsls	r0, r1, #16
 8007ac0:	d40e      	bmi.n	8007ae0 <CTR_HP+0x50>

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
 8007ac2:	0609      	lsls	r1, r1, #24
 8007ac4:	d5e9      	bpl.n	8007a9a <CTR_HP+0xa>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8007ac6:	f8d3 e000 	ldr.w	lr, [r3]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8007aca:	480c      	ldr	r0, [pc, #48]	; (8007afc <CTR_HP+0x6c>)

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8007acc:	f648 710f 	movw	r1, #36623	; 0x8f0f
 8007ad0:	ea0e 0101 	and.w	r1, lr, r1

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8007ad4:	3a01      	subs	r2, #1
 8007ad6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8007ada:	6019      	str	r1, [r3, #0]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8007adc:	4790      	blx	r2
 8007ade:	e7dc      	b.n	8007a9a <CTR_HP+0xa>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8007ae0:	f8d3 e000 	ldr.w	lr, [r3]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8007ae4:	4806      	ldr	r0, [pc, #24]	; (8007b00 <CTR_HP+0x70>)
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8007ae6:	f640 718f 	movw	r1, #3983	; 0xf8f
 8007aea:	e7f1      	b.n	8007ad0 <CTR_HP+0x40>
 8007aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007aee:	bf00      	nop
 8007af0:	20000d9e 	.word	0x20000d9e
 8007af4:	40005c44 	.word	0x40005c44
 8007af8:	20000904 	.word	0x20000904
 8007afc:	20000244 	.word	0x20000244
 8007b00:	20000228 	.word	0x20000228

08007b04 <UserToPMABufferCopy>:
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8007b04:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8007b08:	3201      	adds	r2, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8007b0a:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
 8007b0e:	1053      	asrs	r3, r2, #1
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007b10:	b410      	push	{r4}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8007b12:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = n; i != 0; i--)
 8007b16:	d00f      	beq.n	8007b38 <UserToPMABufferCopy+0x34>
 8007b18:	1d0a      	adds	r2, r1, #4
 8007b1a:	3002      	adds	r0, #2
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8007b1c:	f810 4c01 	ldrb.w	r4, [r0, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8007b20:	f810 1c02 	ldrb.w	r1, [r0, #-2]
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8007b24:	3b01      	subs	r3, #1
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8007b26:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    *pdwVal++ = temp2;
 8007b2a:	f822 1c04 	strh.w	r1, [r2, #-4]
 8007b2e:	f100 0002 	add.w	r0, r0, #2
 8007b32:	f102 0204 	add.w	r2, r2, #4
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8007b36:	d1f1      	bne.n	8007b1c <UserToPMABufferCopy+0x18>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8007b38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop

08007b40 <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8007b40:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8007b44:	3201      	adds	r2, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8007b46:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
 8007b4a:	1053      	asrs	r3, r2, #1
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8007b4c:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = n; i != 0; i--)
 8007b50:	d005      	beq.n	8007b5e <PMAToUserBufferCopy+0x1e>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8007b52:	f851 2b04 	ldr.w	r2, [r1], #4
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8007b56:	3b01      	subs	r3, #1
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8007b58:	f820 2b02 	strh.w	r2, [r0], #2
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8007b5c:	d1f9      	bne.n	8007b52 <PMAToUserBufferCopy+0x12>
 8007b5e:	4770      	bx	lr

08007b60 <SetCNTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetCNTR(uint16_t wRegValue)
{
  _SetCNTR(wRegValue);
 8007b60:	4b01      	ldr	r3, [pc, #4]	; (8007b68 <SetCNTR+0x8>)
 8007b62:	6018      	str	r0, [r3, #0]
 8007b64:	4770      	bx	lr
 8007b66:	bf00      	nop
 8007b68:	40005c40 	.word	0x40005c40

08007b6c <GetCNTR>:
* Output         : None.
* Return         : CNTR register Value.
*******************************************************************************/
uint16_t GetCNTR(void)
{
  return(_GetCNTR());
 8007b6c:	4b01      	ldr	r3, [pc, #4]	; (8007b74 <GetCNTR+0x8>)
 8007b6e:	6818      	ldr	r0, [r3, #0]
}
 8007b70:	b280      	uxth	r0, r0
 8007b72:	4770      	bx	lr
 8007b74:	40005c40 	.word	0x40005c40

08007b78 <SetISTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetISTR(uint16_t wRegValue)
{
  _SetISTR(wRegValue);
 8007b78:	4b01      	ldr	r3, [pc, #4]	; (8007b80 <SetISTR+0x8>)
 8007b7a:	6018      	str	r0, [r3, #0]
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	40005c44 	.word	0x40005c44

08007b84 <GetISTR>:
* Output         : None.
* Return         : ISTR register Value
*******************************************************************************/
uint16_t GetISTR(void)
{
  return(_GetISTR());
 8007b84:	4b01      	ldr	r3, [pc, #4]	; (8007b8c <GetISTR+0x8>)
 8007b86:	6818      	ldr	r0, [r3, #0]
}
 8007b88:	b280      	uxth	r0, r0
 8007b8a:	4770      	bx	lr
 8007b8c:	40005c44 	.word	0x40005c44

08007b90 <GetFNR>:
* Output         : None.
* Return         : FNR register Value
*******************************************************************************/
uint16_t GetFNR(void)
{
  return(_GetFNR());
 8007b90:	4b01      	ldr	r3, [pc, #4]	; (8007b98 <GetFNR+0x8>)
 8007b92:	6818      	ldr	r0, [r3, #0]
}
 8007b94:	b280      	uxth	r0, r0
 8007b96:	4770      	bx	lr
 8007b98:	40005c48 	.word	0x40005c48

08007b9c <SetDADDR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDADDR(uint16_t wRegValue)
{
  _SetDADDR(wRegValue);
 8007b9c:	4b01      	ldr	r3, [pc, #4]	; (8007ba4 <SetDADDR+0x8>)
 8007b9e:	6018      	str	r0, [r3, #0]
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	40005c4c 	.word	0x40005c4c

08007ba8 <GetDADDR>:
* Output         : None.
* Return         : DADDR register Value
*******************************************************************************/
uint16_t GetDADDR(void)
{
  return(_GetDADDR());
 8007ba8:	4b01      	ldr	r3, [pc, #4]	; (8007bb0 <GetDADDR+0x8>)
 8007baa:	6818      	ldr	r0, [r3, #0]
}
 8007bac:	b280      	uxth	r0, r0
 8007bae:	4770      	bx	lr
 8007bb0:	40005c4c 	.word	0x40005c4c

08007bb4 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
  _SetBTABLE(wRegValue);
 8007bb4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8007bb8:	4a01      	ldr	r2, [pc, #4]	; (8007bc0 <SetBTABLE+0xc>)
 8007bba:	4003      	ands	r3, r0
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	4770      	bx	lr
 8007bc0:	40005c50 	.word	0x40005c50

08007bc4 <GetBTABLE>:
* Output         : None.
* Return         : BTABLE address.
*******************************************************************************/
uint16_t GetBTABLE(void)
{
  return(_GetBTABLE());
 8007bc4:	4b01      	ldr	r3, [pc, #4]	; (8007bcc <GetBTABLE+0x8>)
 8007bc6:	6818      	ldr	r0, [r3, #0]
}
 8007bc8:	b280      	uxth	r0, r0
 8007bca:	4770      	bx	lr
 8007bcc:	40005c50 	.word	0x40005c50

08007bd0 <SetENDPOINT>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetENDPOINT(uint8_t bEpNum, uint16_t wRegValue)
{
  _SetENDPOINT(bEpNum, wRegValue);
 8007bd0:	0080      	lsls	r0, r0, #2
 8007bd2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007bd6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007bda:	6001      	str	r1, [r0, #0]
 8007bdc:	4770      	bx	lr
 8007bde:	bf00      	nop

08007be0 <GetENDPOINT>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8007be0:	0080      	lsls	r0, r0, #2
 8007be2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007be6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007bea:	6800      	ldr	r0, [r0, #0]
}
 8007bec:	b280      	uxth	r0, r0
 8007bee:	4770      	bx	lr

08007bf0 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
  _SetEPType(bEpNum, wType);
 8007bf0:	0080      	lsls	r0, r0, #2
 8007bf2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007bf6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007bfa:	6803      	ldr	r3, [r0, #0]
 8007bfc:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007c00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c04:	4319      	orrs	r1, r3
 8007c06:	b28b      	uxth	r3, r1
 8007c08:	6003      	str	r3, [r0, #0]
 8007c0a:	4770      	bx	lr

08007c0c <GetEPType>:
* Output         : None.
* Return         : Endpoint Type
*******************************************************************************/
uint16_t GetEPType(uint8_t bEpNum)
{
  return(_GetEPType(bEpNum));
 8007c0c:	0080      	lsls	r0, r0, #2
 8007c0e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007c12:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007c16:	6800      	ldr	r0, [r0, #0]
}
 8007c18:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop

08007c20 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8007c20:	0080      	lsls	r0, r0, #2
 8007c22:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007c26:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007c2a:	6803      	ldr	r3, [r0, #0]
 8007c2c:	06ca      	lsls	r2, r1, #27
 8007c2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	bf48      	it	mi
 8007c3a:	f083 0310 	eormi.w	r3, r3, #16
 8007c3e:	068a      	lsls	r2, r1, #26
 8007c40:	bf48      	it	mi
 8007c42:	f083 0320 	eormi.w	r3, r3, #32
 8007c46:	6003      	str	r3, [r0, #0]
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop

08007c4c <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8007c4c:	0080      	lsls	r0, r0, #2
 8007c4e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007c52:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007c56:	6803      	ldr	r3, [r0, #0]
 8007c58:	04ca      	lsls	r2, r1, #19
 8007c5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	bf48      	it	mi
 8007c66:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8007c6a:	048a      	lsls	r2, r1, #18
 8007c6c:	bf48      	it	mi
 8007c6e:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8007c72:	6003      	str	r3, [r0, #0]
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop

08007c78 <SetDouBleBuffEPStall>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8007c78:	0080      	lsls	r0, r0, #2
 8007c7a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007c7e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 8007c82:	2901      	cmp	r1, #1
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8007c84:	6803      	ldr	r3, [r0, #0]
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 8007c86:	d007      	beq.n	8007c98 <SetDouBleBuffEPStall+0x20>
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
  }
  else if (bDir == EP_DBUF_IN)
 8007c88:	2902      	cmp	r1, #2
 8007c8a:	d000      	beq.n	8007c8e <SetDouBleBuffEPStall+0x16>
 8007c8c:	4770      	bx	lr
  { /* IN double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPTX_DTOG1);
 8007c8e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007c92:	401a      	ands	r2, r3
 8007c94:	6002      	str	r2, [r0, #0]
 8007c96:	4770      	bx	lr
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
 8007c98:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8007c9c:	401a      	ands	r2, r3
 8007c9e:	6002      	str	r2, [r0, #0]
 8007ca0:	4770      	bx	lr
 8007ca2:	bf00      	nop

08007ca4 <GetEPTxStatus>:
* Output         : None.
* Return         : Endpoint TX Status
*******************************************************************************/
uint16_t GetEPTxStatus(uint8_t bEpNum)
{
  return(_GetEPTxStatus(bEpNum));
 8007ca4:	0080      	lsls	r0, r0, #2
 8007ca6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007caa:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007cae:	6800      	ldr	r0, [r0, #0]
}
 8007cb0:	f000 0030 	and.w	r0, r0, #48	; 0x30
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop

08007cb8 <GetEPRxStatus>:
* Output         : None.
* Return         : Endpoint RX Status
*******************************************************************************/
uint16_t GetEPRxStatus(uint8_t bEpNum)
{
  return(_GetEPRxStatus(bEpNum));
 8007cb8:	0080      	lsls	r0, r0, #2
 8007cba:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007cbe:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007cc2:	6800      	ldr	r0, [r0, #0]
}
 8007cc4:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop

08007ccc <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8007ccc:	0080      	lsls	r0, r0, #2
 8007cce:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007cd2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007cd6:	6803      	ldr	r3, [r0, #0]
 8007cd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8007ce6:	6003      	str	r3, [r0, #0]
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop

08007cec <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8007cec:	0080      	lsls	r0, r0, #2
 8007cee:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007cf2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007cf6:	6803      	ldr	r3, [r0, #0]
 8007cf8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8007d06:	6003      	str	r3, [r0, #0]
 8007d08:	4770      	bx	lr
 8007d0a:	bf00      	nop

08007d0c <SetEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEP_KIND(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8007d0c:	0080      	lsls	r0, r0, #2
 8007d0e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007d12:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007d16:	6803      	ldr	r3, [r0, #0]
 8007d18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	6003      	str	r3, [r0, #0]
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop

08007d2c <ClearEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8007d2c:	0080      	lsls	r0, r0, #2
 8007d2e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007d32:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007d36:	6802      	ldr	r2, [r0, #0]
 8007d38:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	6003      	str	r3, [r0, #0]
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop

08007d44 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8007d44:	0080      	lsls	r0, r0, #2
 8007d46:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007d4a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007d4e:	6802      	ldr	r2, [r0, #0]
 8007d50:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8007d54:	4013      	ands	r3, r2
 8007d56:	6003      	str	r3, [r0, #0]
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop

08007d5c <Set_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_Status_Out(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8007d5c:	0080      	lsls	r0, r0, #2
 8007d5e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007d62:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007d66:	6803      	ldr	r3, [r0, #0]
 8007d68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	6003      	str	r3, [r0, #0]
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop

08007d7c <SetEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDoubleBuff(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8007d7c:	0080      	lsls	r0, r0, #2
 8007d7e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007d82:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007d86:	6803      	ldr	r3, [r0, #0]
 8007d88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	6003      	str	r3, [r0, #0]
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop

08007d9c <ClearEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEPDoubleBuff(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8007d9c:	0080      	lsls	r0, r0, #2
 8007d9e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007da2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007da6:	6802      	ldr	r2, [r0, #0]
 8007da8:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8007dac:	4013      	ands	r3, r2
 8007dae:	6003      	str	r3, [r0, #0]
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop

08007db4 <GetTxStallStatus>:
* Output         : None.
* Return         : Tx Stall status.
*******************************************************************************/
uint16_t GetTxStallStatus(uint8_t bEpNum)
{
  return(_GetTxStallStatus(bEpNum));
 8007db4:	0080      	lsls	r0, r0, #2
 8007db6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007dba:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007dbe:	6800      	ldr	r0, [r0, #0]
 8007dc0:	f000 0030 	and.w	r0, r0, #48	; 0x30
}
 8007dc4:	f1b0 0310 	subs.w	r3, r0, #16
 8007dc8:	4258      	negs	r0, r3
 8007dca:	4158      	adcs	r0, r3
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop

08007dd0 <GetRxStallStatus>:
* Output         : None.
* Return         : Rx Stall status.
*******************************************************************************/
uint16_t GetRxStallStatus(uint8_t bEpNum)
{
  return(_GetRxStallStatus(bEpNum));
 8007dd0:	0080      	lsls	r0, r0, #2
 8007dd2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007dd6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007dda:	6800      	ldr	r0, [r0, #0]
 8007ddc:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
}
 8007de0:	f5b0 5380 	subs.w	r3, r0, #4096	; 0x1000
 8007de4:	4258      	negs	r0, r3
 8007de6:	4158      	adcs	r0, r3
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop

08007dec <ClearEP_CTR_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_RX(uint8_t bEpNum)
{
  _ClearEP_CTR_RX(bEpNum);
 8007dec:	0080      	lsls	r0, r0, #2
 8007dee:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007df2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007df6:	6802      	ldr	r2, [r0, #0]
 8007df8:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	6003      	str	r3, [r0, #0]
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop

08007e04 <ClearEP_CTR_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_TX(uint8_t bEpNum)
{
  _ClearEP_CTR_TX(bEpNum);
 8007e04:	0080      	lsls	r0, r0, #2
 8007e06:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007e0a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007e0e:	6802      	ldr	r2, [r0, #0]
 8007e10:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8007e14:	4013      	ands	r3, r2
 8007e16:	6003      	str	r3, [r0, #0]
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop

08007e1c <ToggleDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_RX(uint8_t bEpNum)
{
  _ToggleDTOG_RX(bEpNum);
 8007e1c:	0080      	lsls	r0, r0, #2
 8007e1e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007e22:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007e26:	6802      	ldr	r2, [r0, #0]
 8007e28:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007e32:	6003      	str	r3, [r0, #0]
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop

08007e38 <ToggleDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_TX(uint8_t bEpNum)
{
  _ToggleDTOG_TX(bEpNum);
 8007e38:	0080      	lsls	r0, r0, #2
 8007e3a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007e3e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007e42:	6802      	ldr	r2, [r0, #0]
 8007e44:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8007e48:	4013      	ands	r3, r2
 8007e4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e4e:	6003      	str	r3, [r0, #0]
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop

08007e54 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 8007e54:	0080      	lsls	r0, r0, #2
 8007e56:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007e5a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007e5e:	6803      	ldr	r3, [r0, #0]
 8007e60:	045b      	lsls	r3, r3, #17
 8007e62:	d506      	bpl.n	8007e72 <ClearDTOG_RX+0x1e>
 8007e64:	6802      	ldr	r2, [r0, #0]
 8007e66:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8007e6a:	4013      	ands	r3, r2
 8007e6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007e70:	6003      	str	r3, [r0, #0]
 8007e72:	4770      	bx	lr

08007e74 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 8007e74:	0080      	lsls	r0, r0, #2
 8007e76:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007e7a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007e7e:	6803      	ldr	r3, [r0, #0]
 8007e80:	065b      	lsls	r3, r3, #25
 8007e82:	d506      	bpl.n	8007e92 <ClearDTOG_TX+0x1e>
 8007e84:	6802      	ldr	r2, [r0, #0]
 8007e86:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e90:	6003      	str	r3, [r0, #0]
 8007e92:	4770      	bx	lr

08007e94 <SetEPAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPAddress(uint8_t bEpNum, uint8_t bAddr)
{
  _SetEPAddress(bEpNum, bAddr);
 8007e94:	0080      	lsls	r0, r0, #2
 8007e96:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007e9a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007e9e:	6802      	ldr	r2, [r0, #0]
 8007ea0:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	4319      	orrs	r1, r3
 8007ea8:	6001      	str	r1, [r0, #0]
 8007eaa:	4770      	bx	lr

08007eac <GetEPAddress>:
* Output         : None.
* Return         : Endpoint address.
*******************************************************************************/
uint8_t GetEPAddress(uint8_t bEpNum)
{
  return(_GetEPAddress(bEpNum));
 8007eac:	0080      	lsls	r0, r0, #2
 8007eae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007eb2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8007eb6:	6800      	ldr	r0, [r0, #0]
}
 8007eb8:	f000 000f 	and.w	r0, r0, #15
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop

08007ec0 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8007ec0:	4b06      	ldr	r3, [pc, #24]	; (8007edc <SetEPTxAddr+0x1c>)
 8007ec2:	0849      	lsrs	r1, r1, #1
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	0049      	lsls	r1, r1, #1
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8007ece:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8007ed2:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8007ed6:	0040      	lsls	r0, r0, #1
 8007ed8:	6001      	str	r1, [r0, #0]
 8007eda:	4770      	bx	lr
 8007edc:	40005c50 	.word	0x40005c50

08007ee0 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8007ee0:	4a05      	ldr	r2, [pc, #20]	; (8007ef8 <SetEPRxAddr+0x18>)
 8007ee2:	4b06      	ldr	r3, [pc, #24]	; (8007efc <SetEPRxAddr+0x1c>)
 8007ee4:	6812      	ldr	r2, [r2, #0]
 8007ee6:	0849      	lsrs	r1, r1, #1
 8007ee8:	b292      	uxth	r2, r2
 8007eea:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007eee:	4403      	add	r3, r0
 8007ef0:	0049      	lsls	r1, r1, #1
 8007ef2:	005b      	lsls	r3, r3, #1
 8007ef4:	6019      	str	r1, [r3, #0]
 8007ef6:	4770      	bx	lr
 8007ef8:	40005c50 	.word	0x40005c50
 8007efc:	20003004 	.word	0x20003004

08007f00 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8007f00:	4b05      	ldr	r3, [pc, #20]	; (8007f18 <GetEPTxAddr+0x18>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8007f0a:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8007f0e:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8007f12:	0040      	lsls	r0, r0, #1
}
 8007f14:	8800      	ldrh	r0, [r0, #0]
 8007f16:	4770      	bx	lr
 8007f18:	40005c50 	.word	0x40005c50

08007f1c <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8007f1c:	4a04      	ldr	r2, [pc, #16]	; (8007f30 <GetEPRxAddr+0x14>)
 8007f1e:	4b05      	ldr	r3, [pc, #20]	; (8007f34 <GetEPRxAddr+0x18>)
 8007f20:	6812      	ldr	r2, [r2, #0]
 8007f22:	b292      	uxth	r2, r2
 8007f24:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007f28:	4403      	add	r3, r0
 8007f2a:	005b      	lsls	r3, r3, #1
}
 8007f2c:	8818      	ldrh	r0, [r3, #0]
 8007f2e:	4770      	bx	lr
 8007f30:	40005c50 	.word	0x40005c50
 8007f34:	20003004 	.word	0x20003004

08007f38 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8007f38:	4a04      	ldr	r2, [pc, #16]	; (8007f4c <SetEPTxCount+0x14>)
 8007f3a:	4b05      	ldr	r3, [pc, #20]	; (8007f50 <SetEPTxCount+0x18>)
 8007f3c:	6812      	ldr	r2, [r2, #0]
 8007f3e:	b292      	uxth	r2, r2
 8007f40:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007f44:	4403      	add	r3, r0
 8007f46:	005b      	lsls	r3, r3, #1
 8007f48:	6019      	str	r1, [r3, #0]
 8007f4a:	4770      	bx	lr
 8007f4c:	40005c50 	.word	0x40005c50
 8007f50:	20003002 	.word	0x20003002

08007f54 <SetEPCountRxReg>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPCountRxReg(uint32_t *pdwReg, uint16_t wCount)
{
  _SetEPCountRxReg(dwReg, wCount);
 8007f54:	293e      	cmp	r1, #62	; 0x3e
 8007f56:	d90a      	bls.n	8007f6e <SetEPCountRxReg+0x1a>
 8007f58:	094b      	lsrs	r3, r1, #5
 8007f5a:	06c9      	lsls	r1, r1, #27
 8007f5c:	bf04      	itt	eq
 8007f5e:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8007f62:	b29b      	uxtheq	r3, r3
 8007f64:	029b      	lsls	r3, r3, #10
 8007f66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f6a:	6003      	str	r3, [r0, #0]
 8007f6c:	4770      	bx	lr
 8007f6e:	084b      	lsrs	r3, r1, #1
 8007f70:	07ca      	lsls	r2, r1, #31
 8007f72:	bf48      	it	mi
 8007f74:	3301      	addmi	r3, #1
 8007f76:	029b      	lsls	r3, r3, #10
 8007f78:	6003      	str	r3, [r0, #0]
 8007f7a:	4770      	bx	lr

08007f7c <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8007f7c:	4a0e      	ldr	r2, [pc, #56]	; (8007fb8 <SetEPRxCount+0x3c>)
 8007f7e:	4b0f      	ldr	r3, [pc, #60]	; (8007fbc <SetEPRxCount+0x40>)
 8007f80:	6812      	ldr	r2, [r2, #0]
 8007f82:	293e      	cmp	r1, #62	; 0x3e
 8007f84:	b292      	uxth	r2, r2
 8007f86:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007f8a:	4403      	add	r3, r0
 8007f8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007f90:	d90a      	bls.n	8007fa8 <SetEPRxCount+0x2c>
 8007f92:	094a      	lsrs	r2, r1, #5
 8007f94:	06c8      	lsls	r0, r1, #27
 8007f96:	bf04      	itt	eq
 8007f98:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 8007f9c:	b292      	uxtheq	r2, r2
 8007f9e:	0292      	lsls	r2, r2, #10
 8007fa0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007fa4:	601a      	str	r2, [r3, #0]
 8007fa6:	4770      	bx	lr
 8007fa8:	084a      	lsrs	r2, r1, #1
 8007faa:	07c9      	lsls	r1, r1, #31
 8007fac:	bf48      	it	mi
 8007fae:	3201      	addmi	r2, #1
 8007fb0:	0292      	lsls	r2, r2, #10
 8007fb2:	601a      	str	r2, [r3, #0]
 8007fb4:	4770      	bx	lr
 8007fb6:	bf00      	nop
 8007fb8:	40005c50 	.word	0x40005c50
 8007fbc:	20003006 	.word	0x20003006

08007fc0 <GetEPTxCount>:
* Output         : None
* Return         : Tx count value.
*******************************************************************************/
uint16_t GetEPTxCount(uint8_t bEpNum)
{
  return(_GetEPTxCount(bEpNum));
 8007fc0:	4a05      	ldr	r2, [pc, #20]	; (8007fd8 <GetEPTxCount+0x18>)
 8007fc2:	4b06      	ldr	r3, [pc, #24]	; (8007fdc <GetEPTxCount+0x1c>)
 8007fc4:	6812      	ldr	r2, [r2, #0]
 8007fc6:	b292      	uxth	r2, r2
 8007fc8:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007fcc:	4403      	add	r3, r0
 8007fce:	005b      	lsls	r3, r3, #1
 8007fd0:	6818      	ldr	r0, [r3, #0]
}
 8007fd2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8007fd6:	4770      	bx	lr
 8007fd8:	40005c50 	.word	0x40005c50
 8007fdc:	20003002 	.word	0x20003002

08007fe0 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8007fe0:	4a05      	ldr	r2, [pc, #20]	; (8007ff8 <GetEPRxCount+0x18>)
 8007fe2:	4b06      	ldr	r3, [pc, #24]	; (8007ffc <GetEPRxCount+0x1c>)
 8007fe4:	6812      	ldr	r2, [r2, #0]
 8007fe6:	b292      	uxth	r2, r2
 8007fe8:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007fec:	4403      	add	r3, r0
 8007fee:	005b      	lsls	r3, r3, #1
 8007ff0:	6818      	ldr	r0, [r3, #0]
}
 8007ff2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8007ff6:	4770      	bx	lr
 8007ff8:	40005c50 	.word	0x40005c50
 8007ffc:	20003006 	.word	0x20003006

08008000 <SetEPDblBuffAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 8008000:	4b0c      	ldr	r3, [pc, #48]	; (8008034 <SetEPDblBuffAddr+0x34>)
*                  wBuf1Addr: new address of buffer 1.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
 8008002:	b430      	push	{r4, r5}
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 8008004:	681c      	ldr	r4, [r3, #0]
 8008006:	681d      	ldr	r5, [r3, #0]
 8008008:	00c0      	lsls	r0, r0, #3
 800800a:	b2a4      	uxth	r4, r4
 800800c:	4404      	add	r4, r0
 800800e:	b2ad      	uxth	r5, r5
 8008010:	4b09      	ldr	r3, [pc, #36]	; (8008038 <SetEPDblBuffAddr+0x38>)
 8008012:	4428      	add	r0, r5
 8008014:	f104 5400 	add.w	r4, r4, #536870912	; 0x20000000
 8008018:	0849      	lsrs	r1, r1, #1
 800801a:	0852      	lsrs	r2, r2, #1
 800801c:	f504 5440 	add.w	r4, r4, #12288	; 0x3000
 8008020:	4403      	add	r3, r0
 8008022:	0064      	lsls	r4, r4, #1
 8008024:	0049      	lsls	r1, r1, #1
 8008026:	0052      	lsls	r2, r2, #1
 8008028:	005b      	lsls	r3, r3, #1
 800802a:	6021      	str	r1, [r4, #0]
 800802c:	601a      	str	r2, [r3, #0]
}
 800802e:	bc30      	pop	{r4, r5}
 8008030:	4770      	bx	lr
 8008032:	bf00      	nop
 8008034:	40005c50 	.word	0x40005c50
 8008038:	20003004 	.word	0x20003004

0800803c <SetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Addr(uint8_t bEpNum, uint16_t wBuf0Addr)
{
  _SetEPDblBuf0Addr(bEpNum, wBuf0Addr);
 800803c:	4b06      	ldr	r3, [pc, #24]	; (8008058 <SetEPDblBuf0Addr+0x1c>)
 800803e:	0849      	lsrs	r1, r1, #1
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	0049      	lsls	r1, r1, #1
 8008044:	b29b      	uxth	r3, r3
 8008046:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800804a:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 800804e:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8008052:	0040      	lsls	r0, r0, #1
 8008054:	6001      	str	r1, [r0, #0]
 8008056:	4770      	bx	lr
 8008058:	40005c50 	.word	0x40005c50

0800805c <SetEPDblBuf1Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Addr(uint8_t bEpNum, uint16_t wBuf1Addr)
{
  _SetEPDblBuf1Addr(bEpNum, wBuf1Addr);
 800805c:	4a05      	ldr	r2, [pc, #20]	; (8008074 <SetEPDblBuf1Addr+0x18>)
 800805e:	4b06      	ldr	r3, [pc, #24]	; (8008078 <SetEPDblBuf1Addr+0x1c>)
 8008060:	6812      	ldr	r2, [r2, #0]
 8008062:	0849      	lsrs	r1, r1, #1
 8008064:	b292      	uxth	r2, r2
 8008066:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800806a:	4403      	add	r3, r0
 800806c:	0049      	lsls	r1, r1, #1
 800806e:	005b      	lsls	r3, r3, #1
 8008070:	6019      	str	r1, [r3, #0]
 8008072:	4770      	bx	lr
 8008074:	40005c50 	.word	0x40005c50
 8008078:	20003004 	.word	0x20003004

0800807c <GetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint16_t GetEPDblBuf0Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Addr(bEpNum));
 800807c:	4b05      	ldr	r3, [pc, #20]	; (8008094 <GetEPDblBuf0Addr+0x18>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	b29b      	uxth	r3, r3
 8008082:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8008086:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 800808a:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 800808e:	0040      	lsls	r0, r0, #1
}
 8008090:	8800      	ldrh	r0, [r0, #0]
 8008092:	4770      	bx	lr
 8008094:	40005c50 	.word	0x40005c50

08008098 <GetEPDblBuf1Addr>:
* Output         : None.
* Return         : Address of the Buffer 1.
*******************************************************************************/
uint16_t GetEPDblBuf1Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Addr(bEpNum));
 8008098:	4a04      	ldr	r2, [pc, #16]	; (80080ac <GetEPDblBuf1Addr+0x14>)
 800809a:	4b05      	ldr	r3, [pc, #20]	; (80080b0 <GetEPDblBuf1Addr+0x18>)
 800809c:	6812      	ldr	r2, [r2, #0]
 800809e:	b292      	uxth	r2, r2
 80080a0:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80080a4:	4403      	add	r3, r0
 80080a6:	005b      	lsls	r3, r3, #1
}
 80080a8:	8818      	ldrh	r0, [r3, #0]
 80080aa:	4770      	bx	lr
 80080ac:	40005c50 	.word	0x40005c50
 80080b0:	20003004 	.word	0x20003004

080080b4 <SetEPDblBuffCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80080b4:	2901      	cmp	r1, #1
* Input          : bEpNum,bDir, wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
 80080b6:	b430      	push	{r4, r5}
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80080b8:	d003      	beq.n	80080c2 <SetEPDblBuffCount+0xe>
 80080ba:	2902      	cmp	r1, #2
 80080bc:	d020      	beq.n	8008100 <SetEPDblBuffCount+0x4c>
}
 80080be:	bc30      	pop	{r4, r5}
 80080c0:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80080c2:	4927      	ldr	r1, [pc, #156]	; (8008160 <SetEPDblBuffCount+0xac>)
 80080c4:	00c0      	lsls	r0, r0, #3
 80080c6:	680c      	ldr	r4, [r1, #0]
 80080c8:	4b26      	ldr	r3, [pc, #152]	; (8008164 <SetEPDblBuffCount+0xb0>)
 80080ca:	b2a4      	uxth	r4, r4
 80080cc:	4404      	add	r4, r0
 80080ce:	4423      	add	r3, r4
 80080d0:	2a3e      	cmp	r2, #62	; 0x3e
 80080d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80080d6:	d928      	bls.n	800812a <SetEPDblBuffCount+0x76>
 80080d8:	0954      	lsrs	r4, r2, #5
 80080da:	06d2      	lsls	r2, r2, #27
 80080dc:	d13a      	bne.n	8008154 <SetEPDblBuffCount+0xa0>
 80080de:	680d      	ldr	r5, [r1, #0]
 80080e0:	3c01      	subs	r4, #1
 80080e2:	b2ad      	uxth	r5, r5
 80080e4:	4920      	ldr	r1, [pc, #128]	; (8008168 <SetEPDblBuffCount+0xb4>)
 80080e6:	b2a4      	uxth	r4, r4
 80080e8:	4428      	add	r0, r5
 80080ea:	02a2      	lsls	r2, r4, #10
 80080ec:	4401      	add	r1, r0
 80080ee:	0049      	lsls	r1, r1, #1
 80080f0:	f442 4000 	orr.w	r0, r2, #32768	; 0x8000
 80080f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080f8:	6018      	str	r0, [r3, #0]
}
 80080fa:	bc30      	pop	{r4, r5}
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80080fc:	600a      	str	r2, [r1, #0]
}
 80080fe:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008100:	4b17      	ldr	r3, [pc, #92]	; (8008160 <SetEPDblBuffCount+0xac>)
 8008102:	00c0      	lsls	r0, r0, #3
 8008104:	681c      	ldr	r4, [r3, #0]
 8008106:	681d      	ldr	r5, [r3, #0]
 8008108:	b2a4      	uxth	r4, r4
 800810a:	b2ad      	uxth	r5, r5
 800810c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8008110:	4b15      	ldr	r3, [pc, #84]	; (8008168 <SetEPDblBuffCount+0xb4>)
 8008112:	4404      	add	r4, r0
 8008114:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
 8008118:	4428      	add	r0, r5
 800811a:	4421      	add	r1, r4
 800811c:	4403      	add	r3, r0
 800811e:	0049      	lsls	r1, r1, #1
 8008120:	005b      	lsls	r3, r3, #1
 8008122:	600a      	str	r2, [r1, #0]
}
 8008124:	bc30      	pop	{r4, r5}
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008126:	601a      	str	r2, [r3, #0]
}
 8008128:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 800812a:	0854      	lsrs	r4, r2, #1
 800812c:	f012 0f01 	tst.w	r2, #1
 8008130:	680a      	ldr	r2, [r1, #0]
 8008132:	490d      	ldr	r1, [pc, #52]	; (8008168 <SetEPDblBuffCount+0xb4>)
 8008134:	b292      	uxth	r2, r2
 8008136:	4410      	add	r0, r2
 8008138:	d007      	beq.n	800814a <SetEPDblBuffCount+0x96>
 800813a:	3401      	adds	r4, #1
 800813c:	02a2      	lsls	r2, r4, #10
 800813e:	4401      	add	r1, r0
 8008140:	601a      	str	r2, [r3, #0]
 8008142:	004b      	lsls	r3, r1, #1
 8008144:	601a      	str	r2, [r3, #0]
}
 8008146:	bc30      	pop	{r4, r5}
 8008148:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 800814a:	02a2      	lsls	r2, r4, #10
 800814c:	4401      	add	r1, r0
 800814e:	601a      	str	r2, [r3, #0]
 8008150:	004b      	lsls	r3, r1, #1
 8008152:	e7f7      	b.n	8008144 <SetEPDblBuffCount+0x90>
 8008154:	680a      	ldr	r2, [r1, #0]
 8008156:	4904      	ldr	r1, [pc, #16]	; (8008168 <SetEPDblBuffCount+0xb4>)
 8008158:	b292      	uxth	r2, r2
 800815a:	4410      	add	r0, r2
 800815c:	e7c5      	b.n	80080ea <SetEPDblBuffCount+0x36>
 800815e:	bf00      	nop
 8008160:	40005c50 	.word	0x40005c50
 8008164:	20003002 	.word	0x20003002
 8008168:	20003006 	.word	0x20003006

0800816c <SetEPDblBuf0Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf0Count(bEpNum, bDir, wCount);
 800816c:	2901      	cmp	r1, #1
 800816e:	d00c      	beq.n	800818a <SetEPDblBuf0Count+0x1e>
 8008170:	2902      	cmp	r1, #2
 8008172:	d000      	beq.n	8008176 <SetEPDblBuf0Count+0xa>
 8008174:	4770      	bx	lr
 8008176:	4913      	ldr	r1, [pc, #76]	; (80081c4 <SetEPDblBuf0Count+0x58>)
 8008178:	4b13      	ldr	r3, [pc, #76]	; (80081c8 <SetEPDblBuf0Count+0x5c>)
 800817a:	6809      	ldr	r1, [r1, #0]
 800817c:	b289      	uxth	r1, r1
 800817e:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008182:	4403      	add	r3, r0
 8008184:	005b      	lsls	r3, r3, #1
 8008186:	601a      	str	r2, [r3, #0]
 8008188:	4770      	bx	lr
 800818a:	490e      	ldr	r1, [pc, #56]	; (80081c4 <SetEPDblBuf0Count+0x58>)
 800818c:	4b0e      	ldr	r3, [pc, #56]	; (80081c8 <SetEPDblBuf0Count+0x5c>)
 800818e:	6809      	ldr	r1, [r1, #0]
 8008190:	2a3e      	cmp	r2, #62	; 0x3e
 8008192:	b289      	uxth	r1, r1
 8008194:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008198:	4403      	add	r3, r0
 800819a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800819e:	d90a      	bls.n	80081b6 <SetEPDblBuf0Count+0x4a>
 80081a0:	0951      	lsrs	r1, r2, #5
 80081a2:	06d0      	lsls	r0, r2, #27
 80081a4:	bf04      	itt	eq
 80081a6:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 80081aa:	b289      	uxtheq	r1, r1
 80081ac:	0289      	lsls	r1, r1, #10
 80081ae:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 80081b2:	6019      	str	r1, [r3, #0]
 80081b4:	4770      	bx	lr
 80081b6:	0851      	lsrs	r1, r2, #1
 80081b8:	07d2      	lsls	r2, r2, #31
 80081ba:	bf48      	it	mi
 80081bc:	3101      	addmi	r1, #1
 80081be:	0289      	lsls	r1, r1, #10
 80081c0:	6019      	str	r1, [r3, #0]
 80081c2:	4770      	bx	lr
 80081c4:	40005c50 	.word	0x40005c50
 80081c8:	20003002 	.word	0x20003002

080081cc <SetEPDblBuf1Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf1Count(bEpNum, bDir, wCount);
 80081cc:	2901      	cmp	r1, #1
 80081ce:	d00c      	beq.n	80081ea <SetEPDblBuf1Count+0x1e>
 80081d0:	2902      	cmp	r1, #2
 80081d2:	d000      	beq.n	80081d6 <SetEPDblBuf1Count+0xa>
 80081d4:	4770      	bx	lr
 80081d6:	4913      	ldr	r1, [pc, #76]	; (8008224 <SetEPDblBuf1Count+0x58>)
 80081d8:	4b13      	ldr	r3, [pc, #76]	; (8008228 <SetEPDblBuf1Count+0x5c>)
 80081da:	6809      	ldr	r1, [r1, #0]
 80081dc:	b289      	uxth	r1, r1
 80081de:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80081e2:	4403      	add	r3, r0
 80081e4:	005b      	lsls	r3, r3, #1
 80081e6:	601a      	str	r2, [r3, #0]
 80081e8:	4770      	bx	lr
 80081ea:	490e      	ldr	r1, [pc, #56]	; (8008224 <SetEPDblBuf1Count+0x58>)
 80081ec:	4b0e      	ldr	r3, [pc, #56]	; (8008228 <SetEPDblBuf1Count+0x5c>)
 80081ee:	6809      	ldr	r1, [r1, #0]
 80081f0:	2a3e      	cmp	r2, #62	; 0x3e
 80081f2:	b289      	uxth	r1, r1
 80081f4:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80081f8:	4403      	add	r3, r0
 80081fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80081fe:	d90a      	bls.n	8008216 <SetEPDblBuf1Count+0x4a>
 8008200:	0951      	lsrs	r1, r2, #5
 8008202:	06d0      	lsls	r0, r2, #27
 8008204:	bf04      	itt	eq
 8008206:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 800820a:	b289      	uxtheq	r1, r1
 800820c:	0289      	lsls	r1, r1, #10
 800820e:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8008212:	6019      	str	r1, [r3, #0]
 8008214:	4770      	bx	lr
 8008216:	0851      	lsrs	r1, r2, #1
 8008218:	07d2      	lsls	r2, r2, #31
 800821a:	bf48      	it	mi
 800821c:	3101      	addmi	r1, #1
 800821e:	0289      	lsls	r1, r1, #10
 8008220:	6019      	str	r1, [r3, #0]
 8008222:	4770      	bx	lr
 8008224:	40005c50 	.word	0x40005c50
 8008228:	20003006 	.word	0x20003006

0800822c <GetEPDblBuf0Count>:
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
uint16_t GetEPDblBuf0Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Count(bEpNum));
 800822c:	4a05      	ldr	r2, [pc, #20]	; (8008244 <GetEPDblBuf0Count+0x18>)
 800822e:	4b06      	ldr	r3, [pc, #24]	; (8008248 <GetEPDblBuf0Count+0x1c>)
 8008230:	6812      	ldr	r2, [r2, #0]
 8008232:	b292      	uxth	r2, r2
 8008234:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008238:	4403      	add	r3, r0
 800823a:	005b      	lsls	r3, r3, #1
 800823c:	6818      	ldr	r0, [r3, #0]
}
 800823e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008242:	4770      	bx	lr
 8008244:	40005c50 	.word	0x40005c50
 8008248:	20003002 	.word	0x20003002

0800824c <GetEPDblBuf1Count>:
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
uint16_t GetEPDblBuf1Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Count(bEpNum));
 800824c:	4a05      	ldr	r2, [pc, #20]	; (8008264 <GetEPDblBuf1Count+0x18>)
 800824e:	4b06      	ldr	r3, [pc, #24]	; (8008268 <GetEPDblBuf1Count+0x1c>)
 8008250:	6812      	ldr	r2, [r2, #0]
 8008252:	b292      	uxth	r2, r2
 8008254:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008258:	4403      	add	r3, r0
 800825a:	005b      	lsls	r3, r3, #1
 800825c:	6818      	ldr	r0, [r3, #0]
}
 800825e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008262:	4770      	bx	lr
 8008264:	40005c50 	.word	0x40005c50
 8008268:	20003006 	.word	0x20003006

0800826c <GetEPDblBufDir>:
* Return         : EP_DBUF_OUT, EP_DBUF_IN,
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
 800826c:	4a0d      	ldr	r2, [pc, #52]	; (80082a4 <GetEPDblBufDir+0x38>)
 800826e:	00c0      	lsls	r0, r0, #3
 8008270:	6811      	ldr	r1, [r2, #0]
 8008272:	4b0d      	ldr	r3, [pc, #52]	; (80082a8 <GetEPDblBufDir+0x3c>)
 8008274:	b289      	uxth	r1, r1
 8008276:	4401      	add	r1, r0
 8008278:	440b      	add	r3, r1
 800827a:	005b      	lsls	r3, r3, #1
 800827c:	881b      	ldrh	r3, [r3, #0]
 800827e:	f413 4f7c 	tst.w	r3, #64512	; 0xfc00
 8008282:	d10d      	bne.n	80082a0 <GetEPDblBufDir+0x34>
    return(EP_DBUF_OUT);
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
 8008284:	6812      	ldr	r2, [r2, #0]
 8008286:	4b09      	ldr	r3, [pc, #36]	; (80082ac <GetEPDblBufDir+0x40>)
 8008288:	b292      	uxth	r2, r2
 800828a:	4410      	add	r0, r2
 800828c:	4403      	add	r3, r0
 800828e:	005b      	lsls	r3, r3, #1
 8008290:	881b      	ldrh	r3, [r3, #0]
 8008292:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008296:	2b00      	cmp	r3, #0
    return(EP_DBUF_IN);
 8008298:	bf0c      	ite	eq
 800829a:	2000      	moveq	r0, #0
 800829c:	2002      	movne	r0, #2
 800829e:	4770      	bx	lr
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
    return(EP_DBUF_OUT);
 80082a0:	2001      	movs	r0, #1
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
    return(EP_DBUF_IN);
  else
    return(EP_DBUF_ERR);
}
 80082a2:	4770      	bx	lr
 80082a4:	40005c50 	.word	0x40005c50
 80082a8:	20003006 	.word	0x20003006
 80082ac:	20003002 	.word	0x20003002

080082b0 <FreeUserBuffer>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
 80082b0:	2901      	cmp	r1, #1
 80082b2:	d00f      	beq.n	80082d4 <FreeUserBuffer+0x24>
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
  }
  else if (bDir == EP_DBUF_IN)
 80082b4:	2902      	cmp	r1, #2
 80082b6:	d000      	beq.n	80082ba <FreeUserBuffer+0xa>
 80082b8:	4770      	bx	lr
  { /* IN double buffered endpoint */
    _ToggleDTOG_RX(bEpNum);
 80082ba:	0080      	lsls	r0, r0, #2
 80082bc:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082c0:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082c4:	6802      	ldr	r2, [r0, #0]
 80082c6:	f648 738f 	movw	r3, #36751	; 0x8f8f
 80082ca:	4013      	ands	r3, r2
 80082cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80082d0:	6003      	str	r3, [r0, #0]
 80082d2:	4770      	bx	lr
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
 80082d4:	0080      	lsls	r0, r0, #2
 80082d6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082da:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082de:	6802      	ldr	r2, [r0, #0]
 80082e0:	f648 738f 	movw	r3, #36751	; 0x8f8f
 80082e4:	4013      	ands	r3, r2
 80082e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ea:	6003      	str	r3, [r0, #0]
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop

080082f0 <ToWord>:
uint16_t ToWord(uint8_t bh, uint8_t bl)
{
  uint16_t wRet;
  wRet = (uint16_t)bl | ((uint16_t)bh << 8);
  return(wRet);
}
 80082f0:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop

080082f8 <ByteSwap>:
uint16_t ByteSwap(uint16_t wSwW)
{
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
 80082f8:	b2c3      	uxtb	r3, r0
 80082fa:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 80082fc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop

08008304 <ch>:


/* three SHA-1 inner functions */
const
uint32_t ch(uint32_t x, uint32_t y, uint32_t z){
	return ((x&y)^((~x)&z));
 8008304:	ea22 0200 	bic.w	r2, r2, r0
 8008308:	4008      	ands	r0, r1
}
 800830a:	4050      	eors	r0, r2
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop

08008310 <maj>:

const
uint32_t maj(uint32_t x, uint32_t y, uint32_t z){
	return ((x&y)^(x&z)^(y&z));
 8008310:	ea82 0301 	eor.w	r3, r2, r1
 8008314:	4018      	ands	r0, r3
 8008316:	4011      	ands	r1, r2
}
 8008318:	4048      	eors	r0, r1
 800831a:	4770      	bx	lr

0800831c <parity>:

const
uint32_t parity(uint32_t x, uint32_t y, uint32_t z){
	return ((x^y)^z);
 800831c:	404a      	eors	r2, r1
}
 800831e:	4050      	eors	r0, r2
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop

08008324 <sha1_init>:

/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
 8008324:	b430      	push	{r4, r5}
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
	state->h[4] = 0xc3d2e1f0;
	state->length = 0;
 8008326:	2200      	movs	r2, #0
 8008328:	2300      	movs	r3, #0
 800832a:	e9c0 2306 	strd	r2, r3, [r0, #24]
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 800832e:	4d06      	ldr	r5, [pc, #24]	; (8008348 <sha1_init+0x24>)
	state->h[1] = 0xefcdab89;
 8008330:	4c06      	ldr	r4, [pc, #24]	; (800834c <sha1_init+0x28>)
	state->h[2] = 0x98badcfe;
 8008332:	4907      	ldr	r1, [pc, #28]	; (8008350 <sha1_init+0x2c>)
	state->h[3] = 0x10325476;
 8008334:	4a07      	ldr	r2, [pc, #28]	; (8008354 <sha1_init+0x30>)
	state->h[4] = 0xc3d2e1f0;
 8008336:	4b08      	ldr	r3, [pc, #32]	; (8008358 <sha1_init+0x34>)
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 8008338:	6005      	str	r5, [r0, #0]
	state->h[1] = 0xefcdab89;
 800833a:	6044      	str	r4, [r0, #4]
	state->h[2] = 0x98badcfe;
 800833c:	6081      	str	r1, [r0, #8]
	state->h[3] = 0x10325476;
 800833e:	60c2      	str	r2, [r0, #12]
	state->h[4] = 0xc3d2e1f0;
 8008340:	6103      	str	r3, [r0, #16]
	state->length = 0;
}
 8008342:	bc30      	pop	{r4, r5}
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop
 8008348:	67452301 	.word	0x67452301
 800834c:	efcdab89 	.word	0xefcdab89
 8008350:	98badcfe 	.word	0x98badcfe
 8008354:	10325476 	.word	0x10325476
 8008358:	c3d2e1f0 	.word	0xc3d2e1f0

0800835c <sha1_nextBlock>:

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 800835c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8008360:	4b50      	ldr	r3, [pc, #320]	; (80084a4 <sha1_nextBlock+0x148>)

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 8008362:	b0a1      	sub	sp, #132	; 0x84
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
	uint32_t k[4]={	0x5a827999,
 8008364:	f103 0710 	add.w	r7, r3, #16
void sha1_nextBlock (sha1_ctx_t *state, const void* block){
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8008368:	f10d 0e0c 	add.w	lr, sp, #12
	uint32_t k[4]={	0x5a827999,
 800836c:	ad07      	add	r5, sp, #28

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 800836e:	9001      	str	r0, [sp, #4]
 8008370:	460c      	mov	r4, r1
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8008372:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008374:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	uint32_t k[4]={	0x5a827999,
 8008378:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800837c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8008380:	2300      	movs	r3, #0
 8008382:	a910      	add	r1, sp, #64	; 0x40
 8008384:	58e2      	ldr	r2, [r4, r3]
 8008386:	ba12      	rev	r2, r2
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 8008388:	50ca      	str	r2, [r1, r3]
 800838a:	3304      	adds	r3, #4
					0x6ed9eba1,
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
 800838c:	2b40      	cmp	r3, #64	; 0x40
 800838e:	d1f9      	bne.n	8008384 <sha1_nextBlock+0x28>
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8008390:	9c01      	ldr	r4, [sp, #4]
 8008392:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
 8008396:	6820      	ldr	r0, [r4, #0]
 8008398:	6861      	ldr	r1, [r4, #4]
 800839a:	68a2      	ldr	r2, [r4, #8]
 800839c:	68e3      	ldr	r3, [r4, #12]
 800839e:	464c      	mov	r4, r9
 80083a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80083a2:	f8dd e004 	ldr.w	lr, [sp, #4]


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 80083a6:	2500      	movs	r5, #0
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 80083a8:	f8de 0010 	ldr.w	r0, [lr, #16]


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 80083ac:	46a8      	mov	r8, r5
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 80083ae:	6020      	str	r0, [r4, #0]
 80083b0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80083b2:	990d      	ldr	r1, [sp, #52]	; 0x34


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 80083b4:	462c      	mov	r4, r5
 80083b6:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 80083ba:	e02b      	b.n	8008414 <sha1_nextBlock+0xb8>
 80083bc:	2c50      	cmp	r4, #80	; 0x50
 80083be:	d054      	beq.n	800846a <sha1_nextBlock+0x10e>
		s = t & MASK;
		if(t>=16){
 80083c0:	2c0f      	cmp	r4, #15
 80083c2:	d95d      	bls.n	8008480 <sha1_nextBlock+0x124>
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 80083c4:	f103 0208 	add.w	r2, r3, #8
 80083c8:	a820      	add	r0, sp, #128	; 0x80
 80083ca:	f103 0e0d 	add.w	lr, r3, #13
 80083ce:	f002 020f 	and.w	r2, r2, #15
 80083d2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80083d6:	f00e 0e0f 	and.w	lr, lr, #15
 80083da:	f852 bc40 	ldr.w	fp, [r2, #-64]
 80083de:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 80083e2:	aa20      	add	r2, sp, #128	; 0x80
 80083e4:	1c98      	adds	r0, r3, #2

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 80083e6:	f85e 6c40 	ldr.w	r6, [lr, #-64]
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 80083ea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80083ee:	f000 000f 	and.w	r0, r0, #15
 80083f2:	eb02 0080 	add.w	r0, r2, r0, lsl #2

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 80083f6:	f853 2c40 	ldr.w	r2, [r3, #-64]
 80083fa:	f850 0c40 	ldr.w	r0, [r0, #-64]
 80083fe:	ea86 0b0b 	eor.w	fp, r6, fp
 8008402:	ea8b 0b02 	eor.w	fp, fp, r2
 8008406:	ea8b 0b00 	eor.w	fp, fp, r0

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 800840a:	ea4f 72fb 	mov.w	r2, fp, ror #31

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 800840e:	f843 2c40 	str.w	r2, [r3, #-64]
 8008412:	4693      	mov	fp, r2
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 8008414:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008418:	ab20      	add	r3, sp, #128	; 0x80
 800841a:	eb03 0688 	add.w	r6, r3, r8, lsl #2
 800841e:	f856 3c74 	ldr.w	r3, [r6, #-116]
 8008422:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008424:	4650      	mov	r0, sl
 8008426:	4798      	blx	r3
 8008428:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800842a:	f856 2c64 	ldr.w	r2, [r6, #-100]
 800842e:	eb03 67f7 	add.w	r7, r3, r7, ror #27
 8008432:	4438      	add	r0, r7
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
 8008434:	3501      	adds	r5, #1
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 8008436:	1887      	adds	r7, r0, r2
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
 8008438:	4649      	mov	r1, r9
 800843a:	a80c      	add	r0, sp, #48	; 0x30
 800843c:	2210      	movs	r2, #16
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 800843e:	3401      	adds	r4, #1
		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
 8008440:	b2ed      	uxtb	r5, r5
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
 8008442:	f001 fa57 	bl	80098f4 <memmove>
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 8008446:	445f      	add	r7, fp

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 8008448:	ea4f 01ba 	mov.w	r1, sl, ror #2
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 800844c:	b2e4      	uxtb	r4, r4
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
 800844e:	2d14      	cmp	r5, #20
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
 8008450:	970b      	str	r7, [sp, #44]	; 0x2c
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
 8008452:	910d      	str	r1, [sp, #52]	; 0x34
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
 8008454:	f004 030f 	and.w	r3, r4, #15
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
 8008458:	d1b0      	bne.n	80083bc <sha1_nextBlock+0x60>
			fib=0;
			fi = (fi+1)%4;
 800845a:	f108 0801 	add.w	r8, r8, #1
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 800845e:	2c50      	cmp	r4, #80	; 0x50
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
			fi = (fi+1)%4;
 8008460:	f008 0803 	and.w	r8, r8, #3
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
 8008464:	f04f 0500 	mov.w	r5, #0
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008468:	d1aa      	bne.n	80083c0 <sha1_nextBlock+0x64>
 800846a:	2300      	movs	r3, #0
		}
	}

	/* update the state */
	for(t=0; t<5; ++t){
		state->h[t] += a[t];
 800846c:	9c01      	ldr	r4, [sp, #4]
 800846e:	58e2      	ldr	r2, [r4, r3]
 8008470:	4417      	add	r7, r2
 8008472:	50e7      	str	r7, [r4, r3]
 8008474:	3304      	adds	r3, #4
			fi = (fi+1)%4;
		}
	}

	/* update the state */
	for(t=0; t<5; ++t){
 8008476:	2b14      	cmp	r3, #20
 8008478:	d008      	beq.n	800848c <sha1_nextBlock+0x130>
 800847a:	f859 7003 	ldr.w	r7, [r9, r3]
 800847e:	e7f5      	b.n	800846c <sha1_nextBlock+0x110>
 8008480:	a820      	add	r0, sp, #128	; 0x80
 8008482:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008486:	f853 bc40 	ldr.w	fp, [r3, #-64]
 800848a:	e7c3      	b.n	8008414 <sha1_nextBlock+0xb8>
		state->h[t] += a[t];
	}
	state->length += 512;
 800848c:	9c01      	ldr	r4, [sp, #4]
 800848e:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8008492:	f512 7200 	adds.w	r2, r2, #512	; 0x200
 8008496:	f143 0300 	adc.w	r3, r3, #0
 800849a:	e9c4 2306 	strd	r2, r3, [r4, #24]
}
 800849e:	b021      	add	sp, #132	; 0x84
 80084a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a4:	08009f18 	.word	0x08009f18

080084a8 <sha1_lastBlock>:

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 80084a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 80084ac:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
	state->length += 512;
}

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 80084b0:	b090      	sub	sp, #64	; 0x40
 80084b2:	4690      	mov	r8, r2
 80084b4:	4606      	mov	r6, r0
 80084b6:	460c      	mov	r4, r1
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 80084b8:	d35a      	bcc.n	8008570 <sha1_lastBlock+0xc8>
 80084ba:	f5a2 7700 	sub.w	r7, r2, #512	; 0x200
 80084be:	f3c7 2746 	ubfx	r7, r7, #9, #7
 80084c2:	3701      	adds	r7, #1
 80084c4:	eb01 1787 	add.w	r7, r1, r7, lsl #6
		sha1_nextBlock(state, block);
 80084c8:	4621      	mov	r1, r4
 80084ca:	4630      	mov	r0, r6
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 80084cc:	3440      	adds	r4, #64	; 0x40
/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
 80084ce:	f7ff ff45 	bl	800835c <sha1_nextBlock>

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 80084d2:	42bc      	cmp	r4, r7
 80084d4:	d1f8      	bne.n	80084c8 <sha1_lastBlock+0x20>
 80084d6:	f3c8 0808 	ubfx	r8, r8, #0, #9
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
	}
	state->length += length;
 80084da:	fa1f f288 	uxth.w	r2, r8
 80084de:	2300      	movs	r3, #0
 80084e0:	e9d6 4506 	ldrd	r4, r5, [r6, #24]
 80084e4:	18a4      	adds	r4, r4, r2
 80084e6:	eb45 0503 	adc.w	r5, r5, r3
	memset(lb, 0, SHA1_BLOCK_BYTES);
 80084ea:	2100      	movs	r1, #0
 80084ec:	2240      	movs	r2, #64	; 0x40
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
	}
	state->length += length;
 80084ee:	e9c6 4506 	strd	r4, r5, [r6, #24]
	memset(lb, 0, SHA1_BLOCK_BYTES);
 80084f2:	4668      	mov	r0, sp
 80084f4:	f001 fa64 	bl	80099c0 <memset>
	memcpy (lb, block, (length+7)>>3);
 80084f8:	f108 0207 	add.w	r2, r8, #7
 80084fc:	4639      	mov	r1, r7
 80084fe:	10d2      	asrs	r2, r2, #3
 8008500:	4668      	mov	r0, sp
 8008502:	f001 f855 	bl	80095b0 <memcpy>

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);
 8008506:	f008 0307 	and.w	r3, r8, #7
 800850a:	2280      	movs	r2, #128	; 0x80
 800850c:	411a      	asrs	r2, r3
 800850e:	a910      	add	r1, sp, #64	; 0x40
 8008510:	eb01 03d8 	add.w	r3, r1, r8, lsr #3
 8008514:	f813 1c40 	ldrb.w	r1, [r3, #-64]

	if (length>512-64-1){ /* not enouth space for 64bit length value */
 8008518:	f5b8 7fe0 	cmp.w	r8, #448	; 0x1c0
	state->length += length;
	memset(lb, 0, SHA1_BLOCK_BYTES);
	memcpy (lb, block, (length+7)>>3);

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);
 800851c:	ea42 0201 	orr.w	r2, r2, r1
 8008520:	f803 2c40 	strb.w	r2, [r3, #-64]

	if (length>512-64-1){ /* not enouth space for 64bit length value */
 8008524:	d212      	bcs.n	800854c <sha1_lastBlock+0xa4>
 8008526:	f106 0220 	add.w	r2, r6, #32
 800852a:	f10d 0337 	add.w	r3, sp, #55	; 0x37
 800852e:	f10d 003f 	add.w	r0, sp, #63	; 0x3f
	/* store the 64bit length value */
#if defined LITTLE_ENDIAN
	 	/* this is now rolled up */
	uint8_t i;
	for (i=0; i<8; ++i){
		lb[56+i] = ((uint8_t*)&(state->length))[7-i];
 8008532:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8008536:	f803 1f01 	strb.w	r1, [r3, #1]!
	}
	/* store the 64bit length value */
#if defined LITTLE_ENDIAN
	 	/* this is now rolled up */
	uint8_t i;
	for (i=0; i<8; ++i){
 800853a:	4283      	cmp	r3, r0
 800853c:	d1f9      	bne.n	8008532 <sha1_lastBlock+0x8a>
		lb[56+i] = ((uint8_t*)&(state->length))[7-i];
	}
#elif defined BIG_ENDIAN
	*((uint64_t)&(lb[56])) = state->length;
#endif
	sha1_nextBlock(state, lb);
 800853e:	4630      	mov	r0, r6
 8008540:	4669      	mov	r1, sp
 8008542:	f7ff ff0b 	bl	800835c <sha1_nextBlock>
}
 8008546:	b010      	add	sp, #64	; 0x40
 8008548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);

	if (length>512-64-1){ /* not enouth space for 64bit length value */
		sha1_nextBlock(state, lb);
 800854c:	4630      	mov	r0, r6
 800854e:	4669      	mov	r1, sp
 8008550:	f7ff ff04 	bl	800835c <sha1_nextBlock>
		state->length -= 512;
 8008554:	e9d6 2306 	ldrd	r2, r3, [r6, #24]
 8008558:	f5b2 7200 	subs.w	r2, r2, #512	; 0x200
 800855c:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8008560:	e9c6 2306 	strd	r2, r3, [r6, #24]
		memset(lb, 0, SHA1_BLOCK_BYTES);
 8008564:	4668      	mov	r0, sp
 8008566:	2100      	movs	r1, #0
 8008568:	2240      	movs	r2, #64	; 0x40
 800856a:	f001 fa29 	bl	80099c0 <memset>
 800856e:	e7da      	b.n	8008526 <sha1_lastBlock+0x7e>

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8008570:	460f      	mov	r7, r1
 8008572:	e7b2      	b.n	80084da <sha1_lastBlock+0x32>

08008574 <sha1_ctx2hash>:
	sha1_nextBlock(state, lb);
}

/********************************************************************************************************/

void sha1_ctx2hash (void *dest, sha1_ctx_t *state){
 8008574:	2300      	movs	r3, #0
 8008576:	58ca      	ldr	r2, [r1, r3]
 8008578:	ba12      	rev	r2, r2
#if defined LITTLE_ENDIAN
	uint8_t i;
	for(i=0; i<5; ++i){
		((uint32_t*)dest)[i] = change_endian32(state->h[i]);
 800857a:	50c2      	str	r2, [r0, r3]
 800857c:	3304      	adds	r3, #4
/********************************************************************************************************/

void sha1_ctx2hash (void *dest, sha1_ctx_t *state){
#if defined LITTLE_ENDIAN
	uint8_t i;
	for(i=0; i<5; ++i){
 800857e:	2b14      	cmp	r3, #20
 8008580:	d1f9      	bne.n	8008576 <sha1_ctx2hash+0x2>
	if (dest != state->h)
		memcpy(dest, state->h, SHA1_HASH_BITS/8);
#else
# error unsupported endian type!
#endif
}
 8008582:	4770      	bx	lr

08008584 <sha1>:
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8008584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8008588:	f422 73ff 	bic.w	r3, r2, #510	; 0x1fe
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 800858c:	4616      	mov	r6, r2
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 800858e:	f8df a06c 	ldr.w	sl, [pc, #108]	; 80085fc <sha1+0x78>
	state->h[1] = 0xefcdab89;
 8008592:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8008600 <sha1+0x7c>
	state->h[2] = 0x98badcfe;
 8008596:	f8df c06c 	ldr.w	ip, [pc, #108]	; 8008604 <sha1+0x80>
	state->h[3] = 0x10325476;
 800859a:	f8df e06c 	ldr.w	lr, [pc, #108]	; 8008608 <sha1+0x84>
	state->h[4] = 0xc3d2e1f0;
 800859e:	4a16      	ldr	r2, [pc, #88]	; (80085f8 <sha1+0x74>)
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 80085a0:	b088      	sub	sp, #32
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
	state->h[4] = 0xc3d2e1f0;
	state->length = 0;
 80085a2:	2400      	movs	r4, #0
 80085a4:	2500      	movs	r5, #0
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 80085a6:	f023 0301 	bic.w	r3, r3, #1
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 80085aa:	4680      	mov	r8, r0
 80085ac:	460f      	mov	r7, r1
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 80085ae:	f8cd a000 	str.w	sl, [sp]
	state->h[1] = 0xefcdab89;
 80085b2:	f8cd 9004 	str.w	r9, [sp, #4]
	state->h[2] = 0x98badcfe;
 80085b6:	f8cd c008 	str.w	ip, [sp, #8]
	state->h[3] = 0x10325476;
 80085ba:	f8cd e00c 	str.w	lr, [sp, #12]
	state->h[4] = 0xc3d2e1f0;
 80085be:	9204      	str	r2, [sp, #16]
	state->length = 0;
 80085c0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 80085c4:	b163      	cbz	r3, 80085e0 <sha1+0x5c>
		sha1_nextBlock(&s, msg);
 80085c6:	4639      	mov	r1, r7
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
		length -= SHA1_BLOCK_BITS;
 80085c8:	f5a6 7600 	sub.w	r6, r6, #512	; 0x200
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
		sha1_nextBlock(&s, msg);
 80085cc:	4668      	mov	r0, sp
 80085ce:	f7ff fec5 	bl	800835c <sha1_nextBlock>
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 80085d2:	f426 73ff 	bic.w	r3, r6, #510	; 0x1fe
 80085d6:	f023 0301 	bic.w	r3, r3, #1
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
 80085da:	3740      	adds	r7, #64	; 0x40
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d1f2      	bne.n	80085c6 <sha1+0x42>
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
		length -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, length);
 80085e0:	4639      	mov	r1, r7
 80085e2:	b2b2      	uxth	r2, r6
 80085e4:	4668      	mov	r0, sp
 80085e6:	f7ff ff5f 	bl	80084a8 <sha1_lastBlock>
	sha1_ctx2hash(dest, &s);
 80085ea:	4640      	mov	r0, r8
 80085ec:	4669      	mov	r1, sp
 80085ee:	f7ff ffc1 	bl	8008574 <sha1_ctx2hash>
}
 80085f2:	b008      	add	sp, #32
 80085f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085f8:	c3d2e1f0 	.word	0xc3d2e1f0
 80085fc:	67452301 	.word	0x67452301
 8008600:	efcdab89 	.word	0xefcdab89
 8008604:	98badcfe 	.word	0x98badcfe
 8008608:	10325476 	.word	0x10325476

0800860c <hmac_sha1_init>:
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 800860c:	b570      	push	{r4, r5, r6, lr}
 800860e:	b090      	sub	sp, #64	; 0x40
 8008610:	4614      	mov	r4, r2
 8008612:	4605      	mov	r5, r0
 8008614:	460e      	mov	r6, r1
	uint8_t buffer[SHA1_BLOCK_BYTES];
	uint8_t i;
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8008616:	4668      	mov	r0, sp
 8008618:	2100      	movs	r1, #0
 800861a:	2240      	movs	r2, #64	; 0x40
 800861c:	f001 f9d0 	bl	80099c0 <memset>
	if (keylength_b > SHA1_BLOCK_BITS){
 8008620:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8008624:	d926      	bls.n	8008674 <hmac_sha1_init+0x68>
		sha1((void*)buffer, key, keylength_b);
 8008626:	4631      	mov	r1, r6
 8008628:	4622      	mov	r2, r4
 800862a:	4668      	mov	r0, sp
 800862c:	f7ff ffaa 	bl	8008584 <sha1>
 8008630:	ac10      	add	r4, sp, #64	; 0x40
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 8008632:	466b      	mov	r3, sp
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
 8008634:	781a      	ldrb	r2, [r3, #0]
 8008636:	f082 0236 	eor.w	r2, r2, #54	; 0x36
 800863a:	f803 2b01 	strb.w	r2, [r3], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 800863e:	42a3      	cmp	r3, r4
 8008640:	d1f8      	bne.n	8008634 <hmac_sha1_init+0x28>
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
 8008642:	4628      	mov	r0, r5
 8008644:	f7ff fe6e 	bl	8008324 <sha1_init>
	sha1_nextBlock(&(s->a), buffer);
 8008648:	4628      	mov	r0, r5
 800864a:	4669      	mov	r1, sp
 800864c:	f7ff fe86 	bl	800835c <sha1_nextBlock>
 8008650:	466b      	mov	r3, sp
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD^OPAD;
 8008652:	781a      	ldrb	r2, [r3, #0]
 8008654:	f082 026a 	eor.w	r2, r2, #106	; 0x6a
 8008658:	f803 2b01 	strb.w	r2, [r3], #1
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
	sha1_nextBlock(&(s->a), buffer);
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 800865c:	42a3      	cmp	r3, r4
 800865e:	d1f8      	bne.n	8008652 <hmac_sha1_init+0x46>
		buffer[i] ^= IPAD^OPAD;
	}
	sha1_init(&(s->b));
 8008660:	3520      	adds	r5, #32
 8008662:	4628      	mov	r0, r5
 8008664:	f7ff fe5e 	bl	8008324 <sha1_init>
	sha1_nextBlock(&(s->b), buffer);
 8008668:	4628      	mov	r0, r5
 800866a:	4669      	mov	r1, sp
 800866c:	f7ff fe76 	bl	800835c <sha1_nextBlock>
	
	
#if defined SECURE_WIPE_BUFFER
	memset(buffer, 0, SHA1_BLOCK_BYTES);
#endif
}
 8008670:	b010      	add	sp, #64	; 0x40
 8008672:	bd70      	pop	{r4, r5, r6, pc}
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
	if (keylength_b > SHA1_BLOCK_BITS){
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
 8008674:	1de2      	adds	r2, r4, #7
 8008676:	08d2      	lsrs	r2, r2, #3
 8008678:	4631      	mov	r1, r6
 800867a:	4668      	mov	r0, sp
 800867c:	f000 ff98 	bl	80095b0 <memcpy>
 8008680:	e7d6      	b.n	8008630 <hmac_sha1_init+0x24>
 8008682:	bf00      	nop

08008684 <hmac_sha1_nextBlock>:
	memset(buffer, 0, SHA1_BLOCK_BYTES);
#endif
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
 8008684:	f7ff be6a 	b.w	800835c <sha1_nextBlock>

08008688 <hmac_sha1_lastBlock>:
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8008688:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
 800868c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800868e:	4617      	mov	r7, r2
 8008690:	4605      	mov	r5, r0
 8008692:	460c      	mov	r4, r1
	while(length_b>=SHA1_BLOCK_BITS){
 8008694:	bf38      	it	cc
 8008696:	460e      	movcc	r6, r1
 8008698:	d30f      	bcc.n	80086ba <hmac_sha1_lastBlock+0x32>
 800869a:	f5a2 7600 	sub.w	r6, r2, #512	; 0x200
 800869e:	f3c6 2646 	ubfx	r6, r6, #9, #7
 80086a2:	3601      	adds	r6, #1
 80086a4:	eb01 1686 	add.w	r6, r1, r6, lsl #6
		sha1_nextBlock(&(s->a), block);
 80086a8:	4621      	mov	r1, r4
 80086aa:	4628      	mov	r0, r5
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 80086ac:	3440      	adds	r4, #64	; 0x40
void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
 80086ae:	f7ff fe55 	bl	800835c <sha1_nextBlock>

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 80086b2:	42b4      	cmp	r4, r6
 80086b4:	d1f8      	bne.n	80086a8 <hmac_sha1_lastBlock+0x20>
 80086b6:	f3c7 0708 	ubfx	r7, r7, #0, #9
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
 80086ba:	4628      	mov	r0, r5
 80086bc:	4631      	mov	r1, r6
 80086be:	463a      	mov	r2, r7
}
 80086c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
 80086c4:	f7ff bef0 	b.w	80084a8 <sha1_lastBlock>

080086c8 <hmac_sha1_final>:
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
 80086c8:	b538      	push	{r3, r4, r5, lr}
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
 80086ca:	f101 0420 	add.w	r4, r1, #32
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
 80086ce:	4605      	mov	r5, r0
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
 80086d0:	f7ff ff50 	bl	8008574 <sha1_ctx2hash>
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
 80086d4:	4620      	mov	r0, r4
 80086d6:	4629      	mov	r1, r5
 80086d8:	22a0      	movs	r2, #160	; 0xa0
 80086da:	f7ff fee5 	bl	80084a8 <sha1_lastBlock>
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->b));
 80086de:	4628      	mov	r0, r5
 80086e0:	4621      	mov	r1, r4
}
 80086e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->b));
 80086e6:	f7ff bf45 	b.w	8008574 <sha1_ctx2hash>
 80086ea:	bf00      	nop

080086ec <hmac_sha1>:

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 80086ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80086f0:	b099      	sub	sp, #100	; 0x64
 80086f2:	4614      	mov	r4, r2
 80086f4:	4607      	mov	r7, r0
 80086f6:	460d      	mov	r5, r1
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 80086f8:	a808      	add	r0, sp, #32
 80086fa:	2100      	movs	r1, #0
 80086fc:	2240      	movs	r2, #64	; 0x40

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 80086fe:	4699      	mov	r9, r3
 8008700:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8008704:	f001 f95c 	bl	80099c0 <memset>
	
	/* if key is larger than a block we have to hash it*/
	if (keylength_b > SHA1_BLOCK_BITS){
 8008708:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800870c:	d951      	bls.n	80087b2 <hmac_sha1+0xc6>
		sha1((void*)buffer, key, keylength_b);
 800870e:	4629      	mov	r1, r5
 8008710:	4622      	mov	r2, r4
 8008712:	a808      	add	r0, sp, #32
 8008714:	f7ff ff36 	bl	8008584 <sha1>
 8008718:	ad18      	add	r5, sp, #96	; 0x60

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 800871a:	ac08      	add	r4, sp, #32
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
 800871c:	7826      	ldrb	r6, [r4, #0]
 800871e:	f086 0636 	eor.w	r6, r6, #54	; 0x36
 8008722:	f804 6b01 	strb.w	r6, [r4], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8008726:	42ac      	cmp	r4, r5
 8008728:	d1f8      	bne.n	800871c <hmac_sha1+0x30>
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
 800872a:	4668      	mov	r0, sp
 800872c:	f7ff fdfa 	bl	8008324 <sha1_init>
	sha1_nextBlock(&s, buffer);
 8008730:	4668      	mov	r0, sp
 8008732:	a908      	add	r1, sp, #32
 8008734:	f7ff fe12 	bl	800835c <sha1_nextBlock>
	while (msglength_b >= SHA1_BLOCK_BITS){
 8008738:	f5b8 7f00 	cmp.w	r8, #512	; 0x200
 800873c:	d314      	bcc.n	8008768 <hmac_sha1+0x7c>
 800873e:	4646      	mov	r6, r8
 8008740:	464c      	mov	r4, r9
		sha1_nextBlock(&s, msg);
 8008742:	4621      	mov	r1, r4
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
 8008744:	f5a6 7600 	sub.w	r6, r6, #512	; 0x200
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
		sha1_nextBlock(&s, msg);
 8008748:	4668      	mov	r0, sp
 800874a:	f7ff fe07 	bl	800835c <sha1_nextBlock>
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 800874e:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
 8008752:	f104 0440 	add.w	r4, r4, #64	; 0x40
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 8008756:	d2f4      	bcs.n	8008742 <hmac_sha1+0x56>
 8008758:	f5a8 7300 	sub.w	r3, r8, #512	; 0x200
 800875c:	0a5b      	lsrs	r3, r3, #9
 800875e:	3301      	adds	r3, #1
 8008760:	eb09 1983 	add.w	r9, r9, r3, lsl #6
 8008764:	f3c8 0808 	ubfx	r8, r8, #0, #9
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
 8008768:	4649      	mov	r1, r9
 800876a:	fa1f f288 	uxth.w	r2, r8
 800876e:	4668      	mov	r0, sp
 8008770:	f7ff fe9a 	bl	80084a8 <sha1_lastBlock>
 8008774:	ab08      	add	r3, sp, #32
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD ^ OPAD;
 8008776:	781a      	ldrb	r2, [r3, #0]
 8008778:	f082 026a 	eor.w	r2, r2, #106	; 0x6a
 800877c:	f803 2b01 	strb.w	r2, [r3], #1
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8008780:	42ab      	cmp	r3, r5
 8008782:	d1f8      	bne.n	8008776 <hmac_sha1+0x8a>
		buffer[i] ^= IPAD ^ OPAD;
	}
	sha1_ctx2hash(dest, &s); /* save inner hash temporary to dest */
 8008784:	4669      	mov	r1, sp
 8008786:	4638      	mov	r0, r7
 8008788:	f7ff fef4 	bl	8008574 <sha1_ctx2hash>
	sha1_init(&s);
 800878c:	4668      	mov	r0, sp
 800878e:	f7ff fdc9 	bl	8008324 <sha1_init>
	sha1_nextBlock(&s, buffer);
 8008792:	4668      	mov	r0, sp
 8008794:	a908      	add	r1, sp, #32
 8008796:	f7ff fde1 	bl	800835c <sha1_nextBlock>
	sha1_lastBlock(&s, dest, SHA1_HASH_BITS);
 800879a:	4668      	mov	r0, sp
 800879c:	4639      	mov	r1, r7
 800879e:	22a0      	movs	r2, #160	; 0xa0
 80087a0:	f7ff fe82 	bl	80084a8 <sha1_lastBlock>
	sha1_ctx2hash(dest, &s);
 80087a4:	4638      	mov	r0, r7
 80087a6:	4669      	mov	r1, sp
 80087a8:	f7ff fee4 	bl	8008574 <sha1_ctx2hash>
}
 80087ac:	b019      	add	sp, #100	; 0x64
 80087ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	
	/* if key is larger than a block we have to hash it*/
	if (keylength_b > SHA1_BLOCK_BITS){
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
 80087b2:	1de2      	adds	r2, r4, #7
 80087b4:	08d2      	lsrs	r2, r2, #3
 80087b6:	4629      	mov	r1, r5
 80087b8:	a808      	add	r0, sp, #32
 80087ba:	f000 fef9 	bl	80095b0 <memcpy>
 80087be:	e7ab      	b.n	8008718 <hmac_sha1+0x2c>

080087c0 <endian_swap>:
__I uint32_t totp_slot_offsets[NUMBER_OF_TOTP_SLOTS]={TOTP_SLOT1_OFFSET,TOTP_SLOT2_OFFSET,TOTP_SLOT3_OFFSET,TOTP_SLOT4_OFFSET};

uint8_t page_buffer[SLOT_PAGE_SIZE];

uint64_t endian_swap (uint64_t x)
{
 80087c0:	ba0a      	rev	r2, r1
 80087c2:	ba03      	rev	r3, r0
	((x << 8) & 0x000000FF00000000) |
	((x >> 8) & 0x00000000FF000000) |
	((x >> 24) & 0x0000000000FF0000) |
	((x >> 40) & 0x000000000000FF00) | (x << 56);
	return x;
}
 80087c4:	4619      	mov	r1, r3
 80087c6:	4610      	mov	r0, r2
 80087c8:	4770      	bx	lr
 80087ca:	bf00      	nop

080087cc <dynamic_truncate>:

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
 80087cc:	7cc2      	ldrb	r2, [r0, #19]
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 80087ce:	f002 020f 	and.w	r2, r2, #15
	| (hmac_result[offset + 1] & 0xff) << 16
 80087d2:	1883      	adds	r3, r0, r2
 80087d4:	7859      	ldrb	r1, [r3, #1]

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 80087d6:	5c80      	ldrb	r0, [r0, r2]
	| (hmac_result[offset + 1] & 0xff) << 16
 80087d8:	0409      	lsls	r1, r1, #16

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 80087da:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	| (hmac_result[offset + 1] & 0xff) << 16
	| (hmac_result[offset + 2] & 0xff) << 8
	| (hmac_result[offset + 3] & 0xff);
 80087de:	78da      	ldrb	r2, [r3, #3]
uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
	| (hmac_result[offset + 1] & 0xff) << 16
 80087e0:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
	| (hmac_result[offset + 2] & 0xff) << 8
 80087e4:	7898      	ldrb	r0, [r3, #2]
 80087e6:	ea41 0302 	orr.w	r3, r1, r2
	| (hmac_result[offset + 3] & 0xff);

	return bin_code;
}
 80087ea:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 80087ee:	4770      	bx	lr

080087f0 <write_data_to_flash>:

extern uint8_t HID_GetReport_Value[32+1];


void write_data_to_flash(uint8_t *data,uint16_t len,uint32_t addr){
 80087f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 80087f4:	460f      	mov	r7, r1
}

extern uint8_t HID_GetReport_Value[32+1];


void write_data_to_flash(uint8_t *data,uint16_t len,uint32_t addr){
 80087f6:	4605      	mov	r5, r0
 80087f8:	4690      	mov	r8, r2
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 80087fa:	b171      	cbz	r1, 800881a <write_data_to_flash+0x2a>
 80087fc:	2400      	movs	r4, #0
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 80087fe:	192b      	adds	r3, r5, r4
 8008800:	785e      	ldrb	r6, [r3, #1]
 8008802:	5d2b      	ldrb	r3, [r5, r4]
		FLASH_ProgramHalfWord(addr+i, halfword);
 8008804:	eb04 0008 	add.w	r0, r4, r8
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8008808:	eb03 2106 	add.w	r1, r3, r6, lsl #8
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 800880c:	3402      	adds	r4, #2
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 800880e:	b289      	uxth	r1, r1
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8008810:	b2a4      	uxth	r4, r4
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 8008812:	f7fb fecf 	bl	80045b4 <FLASH_ProgramHalfWord>
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8008816:	42a7      	cmp	r7, r4
 8008818:	d8f1      	bhi.n	80087fe <write_data_to_flash+0xe>
 800881a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800881e:	bf00      	nop

08008820 <get_hotp_value>:
counter - HOTP/TOTP counter value
secret - pointer to secret stored in memory
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
 8008820:	b570      	push	{r4, r5, r6, lr}
 8008822:	b08a      	sub	sp, #40	; 0x28
 8008824:	4614      	mov	r4, r2
 8008826:	461e      	mov	r6, r3
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 8008828:	f7ff ffca 	bl	80087c0 <endian_swap>
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 800882c:	2540      	movs	r5, #64	; 0x40
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 800882e:	e9cd 0102 	strd	r0, r1, [sp, #8]
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 8008832:	00f2      	lsls	r2, r6, #3
 8008834:	4621      	mov	r1, r4
 8008836:	a805      	add	r0, sp, #20
counter - HOTP/TOTP counter value
secret - pointer to secret stored in memory
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
 8008838:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 800883c:	ab02      	add	r3, sp, #8
 800883e:	9500      	str	r5, [sp, #0]
 8008840:	f7ff ff54 	bl	80086ec <hmac_sha1>
	uint32_t hotp_result = dynamic_truncate (hmac_result);
 8008844:	a805      	add	r0, sp, #20
 8008846:	f7ff ffc1 	bl	80087cc <dynamic_truncate>
	if (len==6)
 800884a:	2c06      	cmp	r4, #6
 800884c:	d011      	beq.n	8008872 <get_hotp_value+0x52>
	hotp_result = hotp_result % 1000000;
	else if (len==8)
 800884e:	2c08      	cmp	r4, #8
 8008850:	d002      	beq.n	8008858 <get_hotp_value+0x38>
	hotp_result = hotp_result % 100000000;
	else return 0;
 8008852:	2000      	movs	r0, #0
	StartBlinkingOATHLED(2);
	return hotp_result;
}
 8008854:	b00a      	add	sp, #40	; 0x28
 8008856:	bd70      	pop	{r4, r5, r6, pc}
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
	else if (len==8)
	hotp_result = hotp_result % 100000000;
 8008858:	4c0a      	ldr	r4, [pc, #40]	; (8008884 <get_hotp_value+0x64>)
 800885a:	4b0b      	ldr	r3, [pc, #44]	; (8008888 <get_hotp_value+0x68>)
 800885c:	fba4 2400 	umull	r2, r4, r4, r0
 8008860:	0e64      	lsrs	r4, r4, #25
 8008862:	fb03 0414 	mls	r4, r3, r4, r0
	else return 0;
	StartBlinkingOATHLED(2);
 8008866:	2002      	movs	r0, #2
 8008868:	f7f7 fd96 	bl	8000398 <StartBlinkingOATHLED>
	return hotp_result;
 800886c:	4620      	mov	r0, r4
}
 800886e:	b00a      	add	sp, #40	; 0x28
 8008870:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
 8008872:	4c06      	ldr	r4, [pc, #24]	; (800888c <get_hotp_value+0x6c>)
 8008874:	4b06      	ldr	r3, [pc, #24]	; (8008890 <get_hotp_value+0x70>)
 8008876:	fba4 2400 	umull	r2, r4, r4, r0
 800887a:	0ca4      	lsrs	r4, r4, #18
 800887c:	fb03 0414 	mls	r4, r3, r4, r0
 8008880:	e7f1      	b.n	8008866 <get_hotp_value+0x46>
 8008882:	bf00      	nop
 8008884:	55e63b89 	.word	0x55e63b89
 8008888:	05f5e100 	.word	0x05f5e100
 800888c:	431bde83 	.word	0x431bde83
 8008890:	000f4240 	.word	0x000f4240

08008894 <get_counter_value>:
}

/*Get the HOTP counter stored in flash
addr - counter page address
*/
uint64_t get_counter_value(uint32_t addr){
 8008894:	b410      	push	{r4}
 8008896:	1dc3      	adds	r3, r0, #7
 8008898:	f200 34ff 	addw	r4, r0, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 800889c:	c803      	ldmia	r0, {r0, r1}
 800889e:	e004      	b.n	80088aa <get_counter_value+0x16>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 80088a0:	3001      	adds	r0, #1
 80088a2:	f141 0100 	adc.w	r1, r1, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 80088a6:	42a3      	cmp	r3, r4
 80088a8:	d003      	beq.n	80088b2 <get_counter_value+0x1e>
		if (*ptr==0xff)
 80088aa:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80088ae:	2aff      	cmp	r2, #255	; 0xff
 80088b0:	d1f6      	bne.n	80088a0 <get_counter_value+0xc>
		counter++;
		i++;
	}

	return counter;
}
 80088b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088b6:	4770      	bx	lr

080088b8 <set_counter_value>:


uint8_t set_counter_value(uint32_t addr, uint64_t counter){
 80088b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088bc:	4680      	mov	r8, r0
 80088be:	4614      	mov	r4, r2
 80088c0:	461d      	mov	r5, r3
	FLASH_Status err=FLASH_COMPLETE;

	FLASH_Unlock();
 80088c2:	f7fb fd45 	bl	8004350 <FLASH_Unlock>

	err=FLASH_ErasePage(addr);
 80088c6:	4640      	mov	r0, r8
 80088c8:	f7fb fdcc 	bl	8004464 <FLASH_ErasePage>
	if (err!=FLASH_COMPLETE) return err;
 80088cc:	2804      	cmp	r0, #4
 80088ce:	d001      	beq.n	80088d4 <set_counter_value+0x1c>
	if (err!=FLASH_COMPLETE) return err;

	FLASH_Lock();

	return 0;
}
 80088d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	FLASH_Unlock();

	err=FLASH_ErasePage(addr);
	if (err!=FLASH_COMPLETE) return err;

	err=FLASH_ProgramWord(addr, counter&0xffffffff);
 80088d4:	4640      	mov	r0, r8
 80088d6:	4621      	mov	r1, r4
 80088d8:	f7fb fe44 	bl	8004564 <FLASH_ProgramWord>
	if (err!=FLASH_COMPLETE) return err;
 80088dc:	2804      	cmp	r0, #4
 80088de:	d1f7      	bne.n	80088d0 <set_counter_value+0x18>
	err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 80088e0:	f108 0004 	add.w	r0, r8, #4
 80088e4:	4629      	mov	r1, r5
 80088e6:	f7fb fe3d 	bl	8004564 <FLASH_ProgramWord>
	if (err!=FLASH_COMPLETE) return err;
 80088ea:	2804      	cmp	r0, #4
	err=FLASH_ErasePage(addr);
	if (err!=FLASH_COMPLETE) return err;

	err=FLASH_ProgramWord(addr, counter&0xffffffff);
	if (err!=FLASH_COMPLETE) return err;
	err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 80088ec:	f04f 0700 	mov.w	r7, #0
	if (err!=FLASH_COMPLETE) return err;
 80088f0:	d1ee      	bne.n	80088d0 <set_counter_value+0x18>

	FLASH_Lock();
 80088f2:	f7fb fd39 	bl	8004368 <FLASH_Lock>

	return 0;
 80088f6:	4638      	mov	r0, r7
 80088f8:	e7ea      	b.n	80088d0 <set_counter_value+0x18>
 80088fa:	bf00      	nop

080088fc <increment_counter_page>:


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 80088fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t i;
	uint8_t *ptr=(uint8_t *)addr;
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
 8008900:	f890 33ff 	ldrb.w	r3, [r0, #1023]	; 0x3ff


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8008904:	4680      	mov	r8, r0
	uint16_t i;
	uint8_t *ptr=(uint8_t *)addr;
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
 8008906:	b9bb      	cbnz	r3, 8008938 <increment_counter_page+0x3c>
 8008908:	1dc3      	adds	r3, r0, #7
 800890a:	f200 36ff 	addw	r6, r0, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 800890e:	e9d0 4500 	ldrd	r4, r5, [r0]
 8008912:	e004      	b.n	800891e <increment_counter_page+0x22>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8008914:	3401      	adds	r4, #1
 8008916:	f145 0500 	adc.w	r5, r5, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 800891a:	42b3      	cmp	r3, r6
 800891c:	d003      	beq.n	8008926 <increment_counter_page+0x2a>
		if (*ptr==0xff)
 800891e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8008922:	2aff      	cmp	r2, #255	; 0xff
 8008924:	d1f6      	bne.n	8008914 <increment_counter_page+0x18>
err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+4, counter&0xffffffff);
if (err!=FLASH_COMPLETE) return err;
err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+8, (counter>>32)&0xffffffff);
if (err!=FLASH_COMPLETE) return err; */

		FLASH_Unlock();
 8008926:	f7fb fd13 	bl	8004350 <FLASH_Unlock>
		err=FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 800892a:	482f      	ldr	r0, [pc, #188]	; (80089e8 <increment_counter_page+0xec>)
 800892c:	f7fb fd9a 	bl	8004464 <FLASH_ErasePage>
		if (err!=FLASH_COMPLETE) return err;
 8008930:	2804      	cmp	r0, #4
 8008932:	d020      	beq.n	8008976 <increment_counter_page+0x7a>
		FLASH_Lock();

	}

	return err; //no error
}
 8008934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008938:	f100 0308 	add.w	r3, r0, #8
 800893c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8008940:	e002      	b.n	8008948 <increment_counter_page+0x4c>
	}
	else{

		ptr+=8;
		i=0;
		while(i<1016){
 8008942:	4283      	cmp	r3, r0
			if (*ptr==0xff)
			break;
			ptr++;
 8008944:	461c      	mov	r4, r3
	}
	else{

		ptr+=8;
		i=0;
		while(i<1016){
 8008946:	d004      	beq.n	8008952 <increment_counter_page+0x56>
 8008948:	461c      	mov	r4, r3
			if (*ptr==0xff)
 800894a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800894e:	2aff      	cmp	r2, #255	; 0xff
 8008950:	d1f7      	bne.n	8008942 <increment_counter_page+0x46>
			break;
			ptr++;
			i++;
		}

		FLASH_Unlock();
 8008952:	f7fb fcfd 	bl	8004350 <FLASH_Unlock>

		if ((uint32_t)ptr%2){ //odd byte
 8008956:	07e3      	lsls	r3, r4, #31

			err=FLASH_ProgramHalfWord((uint32_t)ptr-1, 0x0000);
 8008958:	bf4b      	itete	mi
 800895a:	f104 30ff 	addmi.w	r0, r4, #4294967295	; 0xffffffff


		}
		else{ //even byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr, 0xff00);
 800895e:	4620      	movpl	r0, r4

		FLASH_Unlock();

		if ((uint32_t)ptr%2){ //odd byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr-1, 0x0000);
 8008960:	2100      	movmi	r1, #0


		}
		else{ //even byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr, 0xff00);
 8008962:	f44f 417f 	movpl.w	r1, #65280	; 0xff00
 8008966:	f7fb fe25 	bl	80045b4 <FLASH_ProgramHalfWord>
 800896a:	4604      	mov	r4, r0

		}
		FLASH_Lock();
 800896c:	f7fb fcfc 	bl	8004368 <FLASH_Lock>
 8008970:	4620      	mov	r0, r4
 8008972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
		//Entire page is filled, erase cycle
		counter=get_counter_value(addr)+1;
 8008976:	3401      	adds	r4, #1
		if (err!=FLASH_COMPLETE) return err;

		//write address to backup page


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS, counter&0xffffffff);
 8008978:	4621      	mov	r1, r4
 800897a:	481b      	ldr	r0, [pc, #108]	; (80089e8 <increment_counter_page+0xec>)
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
		//Entire page is filled, erase cycle
		counter=get_counter_value(addr)+1;
 800897c:	f145 0500 	adc.w	r5, r5, #0
		if (err!=FLASH_COMPLETE) return err;

		//write address to backup page


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS, counter&0xffffffff);
 8008980:	f7fb fdf0 	bl	8004564 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8008984:	2804      	cmp	r0, #4
 8008986:	d1d5      	bne.n	8008934 <increment_counter_page+0x38>
		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+4, (counter>>32)&0xffffffff);
 8008988:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 800898c:	4629      	mov	r1, r5
 800898e:	f500 30fe 	add.w	r0, r0, #130048	; 0x1fc00
 8008992:	f7fb fde7 	bl	8004564 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err; 
 8008996:	2804      	cmp	r0, #4
 8008998:	d1cc      	bne.n	8008934 <increment_counter_page+0x38>


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);
 800899a:	4814      	ldr	r0, [pc, #80]	; (80089ec <increment_counter_page+0xf0>)
 800899c:	4641      	mov	r1, r8
 800899e:	f7fb fde1 	bl	8004564 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 80089a2:	2804      	cmp	r0, #4
 80089a4:	d1c6      	bne.n	8008934 <increment_counter_page+0x38>

		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, 8);
 80089a6:	4812      	ldr	r0, [pc, #72]	; (80089f0 <increment_counter_page+0xf4>)
 80089a8:	2108      	movs	r1, #8
 80089aa:	f7fb fddb 	bl	8004564 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 80089ae:	2804      	cmp	r0, #4
 80089b0:	d1c0      	bne.n	8008934 <increment_counter_page+0x38>



		err=FLASH_ErasePage(addr);
 80089b2:	4640      	mov	r0, r8
 80089b4:	f7fb fd56 	bl	8004464 <FLASH_ErasePage>
		if (err!=FLASH_COMPLETE) return err;
 80089b8:	2804      	cmp	r0, #4
 80089ba:	d1bb      	bne.n	8008934 <increment_counter_page+0x38>

		err=FLASH_ProgramWord(addr, counter&0xffffffff);
 80089bc:	4621      	mov	r1, r4
 80089be:	4640      	mov	r0, r8
 80089c0:	f7fb fdd0 	bl	8004564 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 80089c4:	2804      	cmp	r0, #4
 80089c6:	d1b5      	bne.n	8008934 <increment_counter_page+0x38>
		err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 80089c8:	f108 0004 	add.w	r0, r8, #4
 80089cc:	4629      	mov	r1, r5
 80089ce:	f7fb fdc9 	bl	8004564 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 80089d2:	2804      	cmp	r0, #4
 80089d4:	d1ae      	bne.n	8008934 <increment_counter_page+0x38>


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 80089d6:	4807      	ldr	r0, [pc, #28]	; (80089f4 <increment_counter_page+0xf8>)
 80089d8:	f644 714b 	movw	r1, #20299	; 0x4f4b
 80089dc:	f7fb fdea 	bl	80045b4 <FLASH_ProgramHalfWord>
		if (err!=FLASH_COMPLETE) return err;
 80089e0:	2804      	cmp	r0, #4
		if (err!=FLASH_COMPLETE) return err;
		err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
		if (err!=FLASH_COMPLETE) return err;


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 80089e2:	4604      	mov	r4, r0
		if (err!=FLASH_COMPLETE) return err;
 80089e4:	d1a6      	bne.n	8008934 <increment_counter_page+0x38>
 80089e6:	e7c1      	b.n	800896c <increment_counter_page+0x70>
 80089e8:	0801fc00 	.word	0x0801fc00
 80089ec:	0801ffe8 	.word	0x0801ffe8
 80089f0:	0801ffec 	.word	0x0801ffec
 80089f4:	0801ffee 	.word	0x0801ffee

080089f8 <get_code_from_hotp_slot>:

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 80089f8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 80089fa:	2801      	cmp	r0, #1

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 80089fc:	b083      	sub	sp, #12
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 80089fe:	d902      	bls.n	8008a06 <get_code_from_hotp_slot+0xe>
 8008a00:	2000      	movs	r0, #0
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
	err=increment_counter_page(hotp_slot_counters[slot]);
	if (err!=FLASH_COMPLETE) return 0;

	return result;
}
 8008a02:	b003      	add	sp, #12
 8008a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
 8008a06:	4e1b      	ldr	r6, [pc, #108]	; (8008a74 <get_code_from_hotp_slot+0x7c>)
 8008a08:	f856 2020 	ldr.w	r2, [r6, r0, lsl #2]
	config=get_hotp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
 8008a0c:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;

	config=get_hotp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 8008a10:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
 8008a14:	781b      	ldrb	r3, [r3, #0]
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
	uint32_t result;
	uint8_t len=6;
 8008a16:	f012 0f01 	tst.w	r2, #1
 8008a1a:	bf14      	ite	ne
 8008a1c:	f04f 0c08 	movne.w	ip, #8
 8008a20:	f04f 0c06 	moveq.w	ip, #6

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
 8008a24:	2bff      	cmp	r3, #255	; 0xff
 8008a26:	d0eb      	beq.n	8008a00 <get_code_from_hotp_slot+0x8>
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
 8008a28:	0087      	lsls	r7, r0, #2
 8008a2a:	19f3      	adds	r3, r6, r7
 8008a2c:	689a      	ldr	r2, [r3, #8]
 8008a2e:	1dd3      	adds	r3, r2, #7
 8008a30:	f202 31ff 	addw	r1, r2, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8008a34:	e9d2 4500 	ldrd	r4, r5, [r2]
 8008a38:	e004      	b.n	8008a44 <get_code_from_hotp_slot+0x4c>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8008a3a:	3401      	adds	r4, #1
 8008a3c:	f145 0500 	adc.w	r5, r5, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 8008a40:	428b      	cmp	r3, r1
 8008a42:	d003      	beq.n	8008a4c <get_code_from_hotp_slot+0x54>
		if (*ptr==0xff)
 8008a44:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8008a48:	2aff      	cmp	r2, #255	; 0xff
 8008a4a:	d1f6      	bne.n	8008a3a <get_code_from_hotp_slot+0x42>
	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
 8008a4c:	f856 2020 	ldr.w	r2, [r6, r0, lsl #2]
 8008a50:	4629      	mov	r1, r5
 8008a52:	f8cd c000 	str.w	ip, [sp]
 8008a56:	3210      	adds	r2, #16
 8008a58:	4620      	mov	r0, r4
 8008a5a:	2314      	movs	r3, #20
 8008a5c:	f7ff fee0 	bl	8008820 <get_hotp_value>
	err=increment_counter_page(hotp_slot_counters[slot]);
 8008a60:	443e      	add	r6, r7
	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
 8008a62:	4604      	mov	r4, r0
	err=increment_counter_page(hotp_slot_counters[slot]);
 8008a64:	68b0      	ldr	r0, [r6, #8]
 8008a66:	f7ff ff49 	bl	80088fc <increment_counter_page>
	if (err!=FLASH_COMPLETE) return 0;
 8008a6a:	2804      	cmp	r0, #4
 8008a6c:	d1c8      	bne.n	8008a00 <get_code_from_hotp_slot+0x8>

	return result;
 8008a6e:	4620      	mov	r0, r4
}
 8008a70:	b003      	add	sp, #12
 8008a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a74:	200001e4 	.word	0x200001e4

08008a78 <backup_data>:

//backup data to the backup page
//data -data to be backed up
//len - length of the data
//addr - original address of the data
void backup_data(uint8_t *data,uint16_t len, uint32_t addr){
 8008a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	FLASH_Unlock();
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8008a7a:	4d0d      	ldr	r5, [pc, #52]	; (8008ab0 <backup_data+0x38>)

//backup data to the backup page
//data -data to be backed up
//len - length of the data
//addr - original address of the data
void backup_data(uint8_t *data,uint16_t len, uint32_t addr){
 8008a7c:	460c      	mov	r4, r1
 8008a7e:	4616      	mov	r6, r2
 8008a80:	4607      	mov	r7, r0

	FLASH_Unlock();
 8008a82:	f7fb fc65 	bl	8004350 <FLASH_Unlock>
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8008a86:	4628      	mov	r0, r5
 8008a88:	f7fb fcec 	bl	8004464 <FLASH_ErasePage>
	write_data_to_flash(data,len,BACKUP_PAGE_ADDRESS);
 8008a8c:	462a      	mov	r2, r5
 8008a8e:	4638      	mov	r0, r7
 8008a90:	4621      	mov	r1, r4
 8008a92:	f7ff fead 	bl	80087f0 <write_data_to_flash>
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, len);
 8008a96:	4621      	mov	r1, r4
 8008a98:	4806      	ldr	r0, [pc, #24]	; (8008ab4 <backup_data+0x3c>)
 8008a9a:	f7fb fd8b 	bl	80045b4 <FLASH_ProgramHalfWord>
	FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4805      	ldr	r0, [pc, #20]	; (8008ab8 <backup_data+0x40>)
 8008aa2:	f7fb fd5f 	bl	8004564 <FLASH_ProgramWord>

	FLASH_Lock();


}
 8008aa6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
	write_data_to_flash(data,len,BACKUP_PAGE_ADDRESS);
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, len);
	FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);

	FLASH_Lock();
 8008aaa:	f7fb bc5d 	b.w	8004368 <FLASH_Lock>
 8008aae:	bf00      	nop
 8008ab0:	0801fc00 	.word	0x0801fc00
 8008ab4:	0801ffec 	.word	0x0801ffec
 8008ab8:	0801ffe8 	.word	0x0801ffe8

08008abc <write_to_slot>:


}

void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 8008abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	//copy entire page to ram
	uint8_t *page=(uint8_t *)SLOTS_ADDRESS;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 8008ac0:	4d16      	ldr	r5, [pc, #88]	; (8008b1c <write_to_slot+0x60>)
 8008ac2:	4c17      	ldr	r4, [pc, #92]	; (8008b20 <write_to_slot+0x64>)
 8008ac4:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	FLASH_Lock();


}

void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 8008ac8:	4680      	mov	r8, r0
 8008aca:	4689      	mov	r9, r1
 8008acc:	4617      	mov	r7, r2

	//copy entire page to ram
	uint8_t *page=(uint8_t *)SLOTS_ADDRESS;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 8008ace:	4621      	mov	r1, r4
 8008ad0:	4632      	mov	r2, r6
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	f000 fd6c 	bl	80095b0 <memcpy>

	//make changes to page
	memcpy(page_buffer+offset,data,len);
 8008ad8:	4641      	mov	r1, r8
 8008ada:	463a      	mov	r2, r7
 8008adc:	eb05 0009 	add.w	r0, r5, r9
 8008ae0:	f000 fd66 	bl	80095b0 <memcpy>


	//write page to backup location
	backup_data(page_buffer,SLOT_PAGE_SIZE,SLOTS_ADDRESS);
 8008ae4:	4631      	mov	r1, r6
 8008ae6:	4622      	mov	r2, r4
 8008ae8:	4628      	mov	r0, r5
 8008aea:	f7ff ffc5 	bl	8008a78 <backup_data>

	//write page to regular location

	FLASH_Unlock();
 8008aee:	f7fb fc2f 	bl	8004350 <FLASH_Unlock>
	FLASH_ErasePage(SLOTS_ADDRESS);
 8008af2:	4620      	mov	r0, r4
 8008af4:	f7fb fcb6 	bl	8004464 <FLASH_ErasePage>
	write_data_to_flash(page_buffer,SLOT_PAGE_SIZE,SLOTS_ADDRESS);
 8008af8:	4622      	mov	r2, r4
 8008afa:	4628      	mov	r0, r5
 8008afc:	4631      	mov	r1, r6
 8008afe:	f7ff fe77 	bl	80087f0 <write_data_to_flash>
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 8008b02:	f644 714b 	movw	r1, #20299	; 0x4f4b
 8008b06:	4807      	ldr	r0, [pc, #28]	; (8008b24 <write_to_slot+0x68>)
 8008b08:	f7fb fd54 	bl	80045b4 <FLASH_ProgramHalfWord>
	FLASH_Lock();
 8008b0c:	f7fb fc2c 	bl	8004368 <FLASH_Lock>

	StartBlinkingOATHLED(2);
}
 8008b10:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FLASH_ErasePage(SLOTS_ADDRESS);
	write_data_to_flash(page_buffer,SLOT_PAGE_SIZE,SLOTS_ADDRESS);
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
	FLASH_Lock();

	StartBlinkingOATHLED(2);
 8008b14:	2002      	movs	r0, #2
 8008b16:	f7f7 bc3f 	b.w	8000398 <StartBlinkingOATHLED>
 8008b1a:	bf00      	nop
 8008b1c:	2000091c 	.word	0x2000091c
 8008b20:	0801ec00 	.word	0x0801ec00
 8008b24:	0801ffee 	.word	0x0801ffee

08008b28 <check_backups>:
}


//check for any data on the backup page
uint8_t check_backups(){
 8008b28:	b570      	push	{r4, r5, r6, lr}

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
 8008b2a:	4815      	ldr	r0, [pc, #84]	; (8008b80 <check_backups+0x58>)
 8008b2c:	f7f7 fd60 	bl	80005f0 <getu32>
 8008b30:	4605      	mov	r5, r0
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
 8008b32:	4814      	ldr	r0, [pc, #80]	; (8008b84 <check_backups+0x5c>)
 8008b34:	f7f7 fd56 	bl	80005e4 <getu16>
 8008b38:	4604      	mov	r4, r0
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);
 8008b3a:	4813      	ldr	r0, [pc, #76]	; (8008b88 <check_backups+0x60>)
 8008b3c:	f7f7 fd52 	bl	80005e4 <getu16>

	if (ok==0x4F4B)//backed up data was correctly written to its destination
 8008b40:	f644 734b 	movw	r3, #20299	; 0x4f4b
 8008b44:	429c      	cmp	r4, r3
//check for any data on the backup page
uint8_t check_backups(){

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);
 8008b46:	4606      	mov	r6, r0

	if (ok==0x4F4B)//backed up data was correctly written to its destination
 8008b48:	d017      	beq.n	8008b7a <check_backups+0x52>
	return 0;
	else{

		if (address!=0xffffffff&&length<=1000){
 8008b4a:	1c6b      	adds	r3, r5, #1
 8008b4c:	d002      	beq.n	8008b54 <check_backups+0x2c>
 8008b4e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008b52:	d901      	bls.n	8008b58 <check_backups+0x30>


			return 1; //backed up page restored
		}
		else 
		return 2; //something bad happened, but before the original page was earsed, so we're safe (or there is nothing on the backup page)
 8008b54:	2002      	movs	r0, #2

	}



}
 8008b56:	bd70      	pop	{r4, r5, r6, pc}
	if (ok==0x4F4B)//backed up data was correctly written to its destination
	return 0;
	else{

		if (address!=0xffffffff&&length<=1000){
			FLASH_Unlock();
 8008b58:	f7fb fbfa 	bl	8004350 <FLASH_Unlock>

			FLASH_ErasePage(address);
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	f7fb fc81 	bl	8004464 <FLASH_ErasePage>
			write_data_to_flash((uint8_t *)BACKUP_PAGE_ADDRESS,length,address);
 8008b62:	4631      	mov	r1, r6
 8008b64:	462a      	mov	r2, r5
 8008b66:	4809      	ldr	r0, [pc, #36]	; (8008b8c <check_backups+0x64>)
 8008b68:	f7ff fe42 	bl	80087f0 <write_data_to_flash>
			FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8008b6c:	4807      	ldr	r0, [pc, #28]	; (8008b8c <check_backups+0x64>)
 8008b6e:	f7fb fc79 	bl	8004464 <FLASH_ErasePage>
			FLASH_Lock();
 8008b72:	f7fb fbf9 	bl	8004368 <FLASH_Lock>


			return 1; //backed up page restored
 8008b76:	2001      	movs	r0, #1
 8008b78:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);

	if (ok==0x4F4B)//backed up data was correctly written to its destination
	return 0;
 8008b7a:	2000      	movs	r0, #0
 8008b7c:	bd70      	pop	{r4, r5, r6, pc}
 8008b7e:	bf00      	nop
 8008b80:	0801ffe8 	.word	0x0801ffe8
 8008b84:	0801ffee 	.word	0x0801ffee
 8008b88:	0801ffec 	.word	0x0801ffec
 8008b8c:	0801fc00 	.word	0x0801fc00

08008b90 <get_hotp_slot_config>:

}

uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
 8008b90:	2801      	cmp	r0, #1
	return 0;
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
 8008b92:	bf9d      	ittte	ls
 8008b94:	4b03      	ldrls	r3, [pc, #12]	; (8008ba4 <get_hotp_slot_config+0x14>)
 8008b96:	f853 3020 	ldrls.w	r3, [r3, r0, lsl #2]
 8008b9a:	f893 0024 	ldrbls.w	r0, [r3, #36]	; 0x24
}

uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
	return 0;
 8008b9e:	2000      	movhi	r0, #0
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
	}

	return result;
}
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop
 8008ba4:	200001e4 	.word	0x200001e4

08008ba8 <get_totp_slot_config>:

uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
 8008ba8:	2803      	cmp	r0, #3
 8008baa:	d806      	bhi.n	8008bba <get_totp_slot_config+0x12>
	return 0;
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
 8008bac:	4b04      	ldr	r3, [pc, #16]	; (8008bc0 <get_totp_slot_config+0x18>)
 8008bae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008bb2:	6903      	ldr	r3, [r0, #16]
 8008bb4:	f893 0024 	ldrb.w	r0, [r3, #36]	; 0x24
	}

	return result;
 8008bb8:	4770      	bx	lr
}

uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
	return 0;
 8008bba:	2000      	movs	r0, #0
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
	}

	return result;
}
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	200001e4 	.word	0x200001e4

08008bc4 <get_code_from_totp_slot>:


uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){
 8008bc4:	b530      	push	{r4, r5, lr}

	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 8008bc6:	2803      	cmp	r0, #3

	return result;
}


uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){
 8008bc8:	b083      	sub	sp, #12

	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 8008bca:	d819      	bhi.n	8008c00 <get_code_from_totp_slot+0x3c>


	result=*((uint8_t *)totp_slots[slot]);
 8008bcc:	490e      	ldr	r1, [pc, #56]	; (8008c08 <get_code_from_totp_slot+0x44>)
 8008bce:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8008bd2:	6901      	ldr	r1, [r0, #16]
	if (result==0xFF)//unprogrammed slot
 8008bd4:	7809      	ldrb	r1, [r1, #0]
 8008bd6:	29ff      	cmp	r1, #255	; 0xff
 8008bd8:	d012      	beq.n	8008c00 <get_code_from_totp_slot+0x3c>
uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
 8008bda:	6901      	ldr	r1, [r0, #16]
	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 8008bdc:	6904      	ldr	r4, [r0, #16]
	return 0;


	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 8008bde:	f891 5024 	ldrb.w	r5, [r1, #36]	; 0x24
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 8008be2:	4619      	mov	r1, r3
	return 0;


	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 8008be4:	f015 0f01 	tst.w	r5, #1
uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){


	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;
 8008be8:	bf14      	ite	ne
 8008bea:	2308      	movne	r3, #8
 8008bec:	2306      	moveq	r3, #6
	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 8008bee:	9300      	str	r3, [sp, #0]
 8008bf0:	4610      	mov	r0, r2
 8008bf2:	2314      	movs	r3, #20
 8008bf4:	f104 0210 	add.w	r2, r4, #16
 8008bf8:	f7ff fe12 	bl	8008820 <get_hotp_value>


	return result;

}
 8008bfc:	b003      	add	sp, #12
 8008bfe:	bd30      	pop	{r4, r5, pc}

	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 8008c00:	2000      	movs	r0, #0
	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);


	return result;

}
 8008c02:	b003      	add	sp, #12
 8008c04:	bd30      	pop	{r4, r5, pc}
 8008c06:	bf00      	nop
 8008c08:	200001e4 	.word	0x200001e4

08008c0c <sendKeys.part.0>:
keyboardBuffer[0]=0;
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
 8008c0c:	b510      	push	{r4, lr}
 8008c0e:	4a0b      	ldr	r2, [pc, #44]	; (8008c3c <sendKeys.part.0+0x30>)
  if (bDeviceState == CONFIGURED)
    {
      while(!PrevXferComplete);
 8008c10:	7813      	ldrb	r3, [r2, #0]
 8008c12:	4c0a      	ldr	r4, [pc, #40]	; (8008c3c <sendKeys.part.0+0x30>)
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d0fb      	beq.n	8008c10 <sendKeys.part.0+0x4>
      
        PrevXferComplete = 0;
 8008c18:	2300      	movs	r3, #0
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
 8008c1a:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8008c1e:	2208      	movs	r2, #8
void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
    {
      while(!PrevXferComplete);
      
        PrevXferComplete = 0;
 8008c20:	7023      	strb	r3, [r4, #0]
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
 8008c22:	f7fe ff6f 	bl	8007b04 <UserToPMABufferCopy>
   
  /* Update the data length in the control register */
  SetEPTxCount(ENDP4, 8);
 8008c26:	2004      	movs	r0, #4
 8008c28:	2108      	movs	r1, #8
 8008c2a:	f7ff f985 	bl	8007f38 <SetEPTxCount>
  SetEPTxStatus (ENDP4, EP_TX_VALID);
      
    }

}
 8008c2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
   
  /* Update the data length in the control register */
  SetEPTxCount(ENDP4, 8);
  SetEPTxStatus (ENDP4, EP_TX_VALID);
 8008c32:	2004      	movs	r0, #4
 8008c34:	2130      	movs	r1, #48	; 0x30
 8008c36:	f7fe bff3 	b.w	8007c20 <SetEPTxStatus>
 8008c3a:	bf00      	nop
 8008c3c:	2000021c 	.word	0x2000021c

08008c40 <sendChar>:


uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){
 8008c40:	b538      	push	{r3, r4, r5, lr}

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 8008c42:	f1a0 0241 	sub.w	r2, r0, #65	; 0x41
uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){

		keyboardBuffer[0]=0;
 8008c46:	4c1c      	ldr	r4, [pc, #112]	; (8008cb8 <sendChar+0x78>)
 8008c48:	2300      	movs	r3, #0
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 8008c4a:	2a19      	cmp	r2, #25
uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){

		keyboardBuffer[0]=0;
 8008c4c:	7023      	strb	r3, [r4, #0]
		keyboardBuffer[3]=0;
 8008c4e:	70e3      	strb	r3, [r4, #3]
		
		if (chr>='A'&&chr<='Z'){	
 8008c50:	d80e      	bhi.n	8008c70 <sendChar+0x30>
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
 8008c52:	383d      	subs	r0, #61	; 0x3d

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
 8008c54:	2302      	movs	r3, #2
		keyboardBuffer[3]=chr-61;
 8008c56:	70e0      	strb	r0, [r4, #3]

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
 8008c58:	7023      	strb	r3, [r4, #0]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008c5a:	4d18      	ldr	r5, [pc, #96]	; (8008cbc <sendChar+0x7c>)
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	2b05      	cmp	r3, #5
 8008c60:	d010      	beq.n	8008c84 <sendChar+0x44>
 8008c62:	682a      	ldr	r2, [r5, #0]
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 8008c64:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008c66:	2a05      	cmp	r2, #5
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 8008c68:	7023      	strb	r3, [r4, #0]
  keyboardBuffer[3]=0;
 8008c6a:	70e3      	strb	r3, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008c6c:	d013      	beq.n	8008c96 <sendChar+0x56>
 8008c6e:	bd38      	pop	{r3, r4, r5, pc}
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
 8008c70:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008c74:	2b19      	cmp	r3, #25
 8008c76:	d813      	bhi.n	8008ca0 <sendChar+0x60>
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008c78:	4d10      	ldr	r5, [pc, #64]	; (8008cbc <sendChar+0x7c>)
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
		keyboardBuffer[3]=chr-93;
 8008c7a:	385d      	subs	r0, #93	; 0x5d
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008c7c:	682b      	ldr	r3, [r5, #0]
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
		keyboardBuffer[3]=chr-93;
 8008c7e:	70e0      	strb	r0, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008c80:	2b05      	cmp	r3, #5
 8008c82:	d1ee      	bne.n	8008c62 <sendChar+0x22>
 8008c84:	480c      	ldr	r0, [pc, #48]	; (8008cb8 <sendChar+0x78>)
 8008c86:	f7ff ffc1 	bl	8008c0c <sendKeys.part.0>
 8008c8a:	682a      	ldr	r2, [r5, #0]
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 8008c8c:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008c8e:	2a05      	cmp	r2, #5
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 8008c90:	7023      	strb	r3, [r4, #0]
  keyboardBuffer[3]=0;
 8008c92:	70e3      	strb	r3, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008c94:	d1eb      	bne.n	8008c6e <sendChar+0x2e>
  keyboardBuffer[0]=0;
  keyboardBuffer[3]=0;
	
  sendKeys(keyboardBuffer);

}
 8008c96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c9a:	4807      	ldr	r0, [pc, #28]	; (8008cb8 <sendChar+0x78>)
 8008c9c:	f7ff bfb6 	b.w	8008c0c <sendKeys.part.0>
		keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
		keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
 8008ca0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008ca4:	2b09      	cmp	r3, #9
 8008ca6:	d8d8      	bhi.n	8008c5a <sendChar+0x1a>
		if (chr=='0')
 8008ca8:	2830      	cmp	r0, #48	; 0x30
		keyboardBuffer[3]=39;
 8008caa:	bf0b      	itete	eq
 8008cac:	2327      	moveq	r3, #39	; 0x27
		else
		keyboardBuffer[3]=chr-19;
 8008cae:	3813      	subne	r0, #19
		else if (chr>='a'&&chr<='z'){	
		keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
		if (chr=='0')
		keyboardBuffer[3]=39;
 8008cb0:	70e3      	strbeq	r3, [r4, #3]
		else
		keyboardBuffer[3]=chr-19;
 8008cb2:	70e0      	strbne	r0, [r4, #3]
 8008cb4:	e7d1      	b.n	8008c5a <sendChar+0x1a>
 8008cb6:	bf00      	nop
 8008cb8:	2000051c 	.word	0x2000051c
 8008cbc:	20000528 	.word	0x20000528

08008cc0 <sendEnter>:
	
  sendKeys(keyboardBuffer);

}

void sendEnter(){
 8008cc0:	b538      	push	{r3, r4, r5, lr}
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008cc2:	4d0b      	ldr	r5, [pc, #44]	; (8008cf0 <sendEnter+0x30>)
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 8008cc4:	4c0b      	ldr	r4, [pc, #44]	; (8008cf4 <sendEnter+0x34>)
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008cc6:	682b      	ldr	r3, [r5, #0]
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 8008cc8:	2228      	movs	r2, #40	; 0x28
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008cca:	2b05      	cmp	r3, #5
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 8008ccc:	70e2      	strb	r2, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008cce:	d00b      	beq.n	8008ce8 <sendEnter+0x28>
 8008cd0:	682a      	ldr	r2, [r5, #0]
}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
 8008cd2:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008cd4:	2a05      	cmp	r2, #5
}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
 8008cd6:	7023      	strb	r3, [r4, #0]
keyboardBuffer[3]=0;
 8008cd8:	70e3      	strb	r3, [r4, #3]
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008cda:	d000      	beq.n	8008cde <sendEnter+0x1e>
 8008cdc:	bd38      	pop	{r3, r4, r5, pc}
 8008cde:	4805      	ldr	r0, [pc, #20]	; (8008cf4 <sendEnter+0x34>)
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}
 8008ce0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ce4:	f7ff bf92 	b.w	8008c0c <sendKeys.part.0>
 8008ce8:	4620      	mov	r0, r4
 8008cea:	f7ff ff8f 	bl	8008c0c <sendKeys.part.0>
 8008cee:	e7ef      	b.n	8008cd0 <sendEnter+0x10>
 8008cf0:	20000528 	.word	0x20000528
 8008cf4:	2000051c 	.word	0x2000051c

08008cf8 <sendKeys>:

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8008cf8:	4b03      	ldr	r3, [pc, #12]	; (8008d08 <sendKeys+0x10>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	2b05      	cmp	r3, #5
 8008cfe:	d000      	beq.n	8008d02 <sendKeys+0xa>
 8008d00:	4770      	bx	lr
 8008d02:	f7ff bf83 	b.w	8008c0c <sendKeys.part.0>
 8008d06:	bf00      	nop
 8008d08:	20000528 	.word	0x20000528

08008d0c <sendNumber>:

}



void sendNumber(uint32_t number){
 8008d0c:	b570      	push	{r4, r5, r6, lr}
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 8008d0e:	2300      	movs	r3, #0

}



void sendNumber(uint32_t number){
 8008d10:	b084      	sub	sp, #16
uint8_t len=0;
uint8_t i;

do{
len++;
tmp_number/=10;
 8008d12:	491f      	ldr	r1, [pc, #124]	; (8008d90 <sendNumber+0x84>)



void sendNumber(uint32_t number){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
uint32_t tmp_number=number;
 8008d14:	4602      	mov	r2, r0
}



void sendNumber(uint32_t number){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 8008d16:	f88d 3004 	strb.w	r3, [sp, #4]
 8008d1a:	f88d 3005 	strb.w	r3, [sp, #5]
 8008d1e:	f88d 3006 	strb.w	r3, [sp, #6]
 8008d22:	f88d 3007 	strb.w	r3, [sp, #7]
 8008d26:	f88d 3008 	strb.w	r3, [sp, #8]
 8008d2a:	f88d 3009 	strb.w	r3, [sp, #9]
 8008d2e:	f88d 300a 	strb.w	r3, [sp, #10]
 8008d32:	f88d 300b 	strb.w	r3, [sp, #11]
 8008d36:	f88d 300c 	strb.w	r3, [sp, #12]
 8008d3a:	f88d 300d 	strb.w	r3, [sp, #13]
uint8_t len=0;
uint8_t i;

do{
len++;
tmp_number/=10;
 8008d3e:	fba1 4202 	umull	r4, r2, r1, r2
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 8008d42:	3301      	adds	r3, #1
tmp_number/=10;

}while(tmp_number>0);
 8008d44:	08d2      	lsrs	r2, r2, #3
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 8008d46:	b2db      	uxtb	r3, r3
tmp_number/=10;

}while(tmp_number>0);
 8008d48:	d1f9      	bne.n	8008d3e <sendNumber+0x32>
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 8008d4a:	461e      	mov	r6, r3
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 8008d4c:	b1f3      	cbz	r3, 8008d8c <sendNumber+0x80>
result[i-1]=number%10;
 8008d4e:	4d10      	ldr	r5, [pc, #64]	; (8008d90 <sendNumber+0x84>)
 8008d50:	fba5 1200 	umull	r1, r2, r5, r0
 8008d54:	a904      	add	r1, sp, #16
 8008d56:	08d2      	lsrs	r2, r2, #3
 8008d58:	4419      	add	r1, r3
 8008d5a:	eb02 0482 	add.w	r4, r2, r2, lsl #2
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 8008d5e:	3b01      	subs	r3, #1
result[i-1]=number%10;
 8008d60:	eba0 0444 	sub.w	r4, r0, r4, lsl #1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 8008d64:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
result[i-1]=number%10;
number/=10;
 8008d68:	4610      	mov	r0, r2

}while(tmp_number>0);


for (i=len;i>0;i--){
result[i-1]=number%10;
 8008d6a:	f801 4c0d 	strb.w	r4, [r1, #-13]
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 8008d6e:	d1ef      	bne.n	8008d50 <sendNumber+0x44>
 8008d70:	1e75      	subs	r5, r6, #1
 8008d72:	b2ed      	uxtb	r5, r5
 8008d74:	ab01      	add	r3, sp, #4
 8008d76:	441d      	add	r5, r3
 8008d78:	f10d 0403 	add.w	r4, sp, #3
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 8008d7c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8008d80:	3030      	adds	r0, #48	; 0x30
 8008d82:	b2c0      	uxtb	r0, r0
 8008d84:	f7ff ff5c 	bl	8008c40 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 8008d88:	42ac      	cmp	r4, r5
 8008d8a:	d1f7      	bne.n	8008d7c <sendNumber+0x70>
sendChar(result[i]+'0');

}
 8008d8c:	b004      	add	sp, #16
 8008d8e:	bd70      	pop	{r4, r5, r6, pc}
 8008d90:	cccccccd 	.word	0xcccccccd

08008d94 <sendNumberN>:


void sendNumberN(uint32_t number,uint8_t len){
 8008d94:	b5f0      	push	{r4, r5, r6, r7, lr}
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 8008d96:	1e4a      	subs	r2, r1, #1
 8008d98:	b2d6      	uxtb	r6, r2
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 8008d9a:	b085      	sub	sp, #20
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 8008d9c:	2300      	movs	r3, #0
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 8008d9e:	2e09      	cmp	r6, #9

}


void sendNumberN(uint32_t number,uint8_t len){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 8008da0:	f88d 3004 	strb.w	r3, [sp, #4]
 8008da4:	f88d 3005 	strb.w	r3, [sp, #5]
 8008da8:	f88d 3006 	strb.w	r3, [sp, #6]
 8008dac:	f88d 3007 	strb.w	r3, [sp, #7]
 8008db0:	f88d 3008 	strb.w	r3, [sp, #8]
 8008db4:	f88d 3009 	strb.w	r3, [sp, #9]
 8008db8:	f88d 300a 	strb.w	r3, [sp, #10]
 8008dbc:	f88d 300b 	strb.w	r3, [sp, #11]
 8008dc0:	f88d 300c 	strb.w	r3, [sp, #12]
 8008dc4:	f88d 300d 	strb.w	r3, [sp, #13]
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 8008dc8:	d81d      	bhi.n	8008e06 <sendNumberN+0x72>
result[i-1]=number%10;
 8008dca:	4d10      	ldr	r5, [pc, #64]	; (8008e0c <sendNumberN+0x78>)
 8008dcc:	e000      	b.n	8008dd0 <sendNumberN+0x3c>
 8008dce:	1e4a      	subs	r2, r1, #1
 8008dd0:	fba5 4300 	umull	r4, r3, r5, r0
 8008dd4:	08db      	lsrs	r3, r3, #3
 8008dd6:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 8008dda:	af04      	add	r7, sp, #16
 8008ddc:	4439      	add	r1, r7
 8008dde:	eba0 0044 	sub.w	r0, r0, r4, lsl #1
 8008de2:	f801 0c0d 	strb.w	r0, [r1, #-13]
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 8008de6:	f012 01ff 	ands.w	r1, r2, #255	; 0xff
result[i-1]=number%10;
number/=10;
 8008dea:	4618      	mov	r0, r3
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 8008dec:	d1ef      	bne.n	8008dce <sendNumberN+0x3a>
 8008dee:	ad01      	add	r5, sp, #4
 8008df0:	4435      	add	r5, r6
 8008df2:	f10d 0403 	add.w	r4, sp, #3
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 8008df6:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8008dfa:	3030      	adds	r0, #48	; 0x30
 8008dfc:	b2c0      	uxtb	r0, r0
 8008dfe:	f7ff ff1f 	bl	8008c40 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 8008e02:	42ac      	cmp	r4, r5
 8008e04:	d1f7      	bne.n	8008df6 <sendNumberN+0x62>
sendChar(result[i]+'0');

}

}
 8008e06:	b005      	add	sp, #20
 8008e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	cccccccd 	.word	0xcccccccd

08008e10 <sendString>:

void sendString(char* string, uint8_t len){
 8008e10:	b538      	push	{r3, r4, r5, lr}
uint8_t i;
for (i=0;i<len;i++)
 8008e12:	b149      	cbz	r1, 8008e28 <sendString+0x18>
 8008e14:	1e4d      	subs	r5, r1, #1
 8008e16:	b2ed      	uxtb	r5, r5
 8008e18:	4405      	add	r5, r0
 8008e1a:	1e44      	subs	r4, r0, #1
sendChar(string[i]);
 8008e1c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8008e20:	f7ff ff0e 	bl	8008c40 <sendChar>

}

void sendString(char* string, uint8_t len){
uint8_t i;
for (i=0;i<len;i++)
 8008e24:	42ac      	cmp	r4, r5
 8008e26:	d1f9      	bne.n	8008e1c <sendString+0xc>
 8008e28:	bd38      	pop	{r3, r4, r5, pc}
 8008e2a:	bf00      	nop

08008e2c <cmd_get_status>:

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 8008e2c:	4b0c      	ldr	r3, [pc, #48]	; (8008e60 <cmd_get_status+0x34>)
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){
 8008e2e:	b4f0      	push	{r4, r5, r6, r7}

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 8008e30:	681e      	ldr	r6, [r3, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 8008e32:	681d      	ldr	r5, [r3, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 8008e34:	681c      	ldr	r4, [r3, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 8008e36:	681a      	ldr	r2, [r3, #0]
	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
 8008e38:	2701      	movs	r7, #1
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 8008e3a:	0a2d      	lsrs	r5, r5, #8
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 8008e3c:	0c24      	lsrs	r4, r4, #16
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 8008e3e:	0e12      	lsrs	r2, r2, #24
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
 8008e40:	2000      	movs	r0, #0
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
	memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 8008e42:	4b08      	ldr	r3, [pc, #32]	; (8008e64 <cmd_get_status+0x38>)
	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
 8008e44:	71cf      	strb	r7, [r1, #7]
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 8008e46:	724e      	strb	r6, [r1, #9]
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 8008e48:	728d      	strb	r5, [r1, #10]
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 8008e4a:	72cc      	strb	r4, [r1, #11]
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 8008e4c:	730a      	strb	r2, [r1, #12]
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
 8008e4e:	7208      	strb	r0, [r1, #8]
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
	memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 8008e50:	881a      	ldrh	r2, [r3, #0]
 8008e52:	789b      	ldrb	r3, [r3, #2]
 8008e54:	f8a1 200d 	strh.w	r2, [r1, #13]
 8008e58:	73cb      	strb	r3, [r1, #15]

	return 0;
}
 8008e5a:	bcf0      	pop	{r4, r5, r6, r7}
 8008e5c:	4770      	bx	lr
 8008e5e:	bf00      	nop
 8008e60:	20000274 	.word	0x20000274
 8008e64:	0801ec00 	.word	0x0801ec00

08008e68 <cmd_get_password_retry_count>:


uint8_t cmd_get_password_retry_count(uint8_t *report,uint8_t *output){
 8008e68:	b510      	push	{r4, lr}
 8008e6a:	460c      	mov	r4, r1

	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();
 8008e6c:	f7f8 fe64 	bl	8001b38 <getPasswordRetryCount>
 8008e70:	71e0      	strb	r0, [r4, #7]

	return 0;
}
 8008e72:	2000      	movs	r0, #0
 8008e74:	bd10      	pop	{r4, pc}
 8008e76:	bf00      	nop

08008e78 <cmd_write_to_slot>:

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){
 8008e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e7c:	b090      	sub	sp, #64	; 0x40
 8008e7e:	4604      	mov	r4, r0

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
 8008e80:	2240      	movs	r2, #64	; 0x40
	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();

	return 0;
}

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){
 8008e82:	460f      	mov	r7, r1

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
 8008e84:	4668      	mov	r0, sp
 8008e86:	2100      	movs	r1, #0
	return 0;
}

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
 8008e88:	7865      	ldrb	r5, [r4, #1]
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
 8008e8a:	f000 fd99 	bl	80099c0 <memset>
	slot_tmp[0]=0x01; //marks slot as programmed
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f88d 2000 	strb.w	r2, [sp]
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);
 8008e94:	1ca3      	adds	r3, r4, #2
 8008e96:	f104 0032 	add.w	r0, r4, #50	; 0x32
 8008e9a:	446a      	add	r2, sp
 8008e9c:	f8d3 8000 	ldr.w	r8, [r3]
 8008ea0:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8008ea4:	6899      	ldr	r1, [r3, #8]
 8008ea6:	68de      	ldr	r6, [r3, #12]
 8008ea8:	3310      	adds	r3, #16
 8008eaa:	4283      	cmp	r3, r0
 8008eac:	f8c2 8000 	str.w	r8, [r2]
 8008eb0:	f8c2 c004 	str.w	ip, [r2, #4]
 8008eb4:	6091      	str	r1, [r2, #8]
 8008eb6:	60d6      	str	r6, [r2, #12]
 8008eb8:	f102 0210 	add.w	r2, r2, #16
 8008ebc:	d1ee      	bne.n	8008e9c <cmd_write_to_slot+0x24>
 8008ebe:	7819      	ldrb	r1, [r3, #0]

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 8008ec0:	f1a5 0310 	sub.w	r3, r5, #16
 8008ec4:	2b01      	cmp	r3, #1
	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
	slot_tmp[0]=0x01; //marks slot as programmed
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);
 8008ec6:	7011      	strb	r1, [r2, #0]

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 8008ec8:	d917      	bls.n	8008efa <cmd_write_to_slot+0x82>
		set_counter_value(hotp_slot_counters[slot_no], counter);
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
		

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
 8008eca:	f1a5 0320 	sub.w	r3, r5, #32
 8008ece:	2b03      	cmp	r3, #3
 8008ed0:	d905      	bls.n	8008ede <cmd_write_to_slot+0x66>
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 8008ed2:	2302      	movs	r3, #2
 8008ed4:	71bb      	strb	r3, [r7, #6]

	}


	return 0;
}
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	b010      	add	sp, #64	; 0x40
 8008eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
		
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 8008ede:	4b12      	ldr	r3, [pc, #72]	; (8008f28 <cmd_write_to_slot+0xb0>)
 8008ee0:	f005 050f 	and.w	r5, r5, #15
 8008ee4:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 8008ee8:	4668      	mov	r0, sp
 8008eea:	b289      	uxth	r1, r1
 8008eec:	2240      	movs	r2, #64	; 0x40
 8008eee:	f7ff fde5 	bl	8008abc <write_to_slot>

	}


	return 0;
}
 8008ef2:	2000      	movs	r0, #0
 8008ef4:	b010      	add	sp, #64	; 0x40
 8008ef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		
		uint64_t counter = getu64(report+CMD_WTS_COUNTER_OFFSET);
 8008efa:	f104 0033 	add.w	r0, r4, #51	; 0x33
 8008efe:	f7f7 fb83 	bl	8000608 <getu64>
 8008f02:	460b      	mov	r3, r1
		set_counter_value(hotp_slot_counters[slot_no], counter);
 8008f04:	4909      	ldr	r1, [pc, #36]	; (8008f2c <cmd_write_to_slot+0xb4>)
 8008f06:	f005 050f 	and.w	r5, r5, #15
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		
		uint64_t counter = getu64(report+CMD_WTS_COUNTER_OFFSET);
 8008f0a:	4602      	mov	r2, r0
		set_counter_value(hotp_slot_counters[slot_no], counter);
 8008f0c:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
 8008f10:	f7ff fcd2 	bl	80088b8 <set_counter_value>
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 8008f14:	4b06      	ldr	r3, [pc, #24]	; (8008f30 <cmd_write_to_slot+0xb8>)
 8008f16:	4668      	mov	r0, sp
 8008f18:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 8008f1c:	2240      	movs	r2, #64	; 0x40
 8008f1e:	b289      	uxth	r1, r1
 8008f20:	f7ff fdcc 	bl	8008abc <write_to_slot>
 8008f24:	e7d7      	b.n	8008ed6 <cmd_write_to_slot+0x5e>
 8008f26:	bf00      	nop
 8008f28:	20000204 	.word	0x20000204
 8008f2c:	200001ec 	.word	0x200001ec
 8008f30:	20000214 	.word	0x20000214

08008f34 <cmd_read_slot_name>:

	return 0;
}


uint8_t cmd_read_slot_name(uint8_t *report,uint8_t *output){
 8008f34:	b430      	push	{r4, r5}

	uint8_t slot_no=report[1];
 8008f36:	7843      	ldrb	r3, [r0, #1]


	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 8008f38:	f1a3 0210 	sub.w	r2, r3, #16
 8008f3c:	2a01      	cmp	r2, #1
 8008f3e:	d915      	bls.n	8008f6c <cmd_read_slot_name+0x38>
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
 8008f40:	f1a3 0220 	sub.w	r2, r3, #32
 8008f44:	2a03      	cmp	r2, #3
 8008f46:	d80c      	bhi.n	8008f62 <cmd_read_slot_name+0x2e>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 8008f48:	4a12      	ldr	r2, [pc, #72]	; (8008f94 <cmd_read_slot_name+0x60>)
 8008f4a:	f003 030f 	and.w	r3, r3, #15
 8008f4e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
		if (is_programmed==0x01)
 8008f52:	7800      	ldrb	r0, [r0, #0]
 8008f54:	2801      	cmp	r0, #1
 8008f56:	d00b      	beq.n	8008f70 <cmd_read_slot_name+0x3c>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
		if (is_programmed==0x01)
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 8008f58:	2303      	movs	r3, #3
 8008f5a:	718b      	strb	r3, [r1, #6]

	}


	return 0;
}
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	bc30      	pop	{r4, r5}
 8008f60:	4770      	bx	lr
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 8008f62:	2302      	movs	r3, #2
 8008f64:	718b      	strb	r3, [r1, #6]

	}


	return 0;
}
 8008f66:	2000      	movs	r0, #0
 8008f68:	bc30      	pop	{r4, r5}
 8008f6a:	4770      	bx	lr
	uint8_t slot_no=report[1];


	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 8008f6c:	4a0a      	ldr	r2, [pc, #40]	; (8008f98 <cmd_read_slot_name+0x64>)
 8008f6e:	e7ec      	b.n	8008f4a <cmd_read_slot_name+0x16>
	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01)
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 8008f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f74:	1dca      	adds	r2, r1, #7
 8008f76:	f853 5f01 	ldr.w	r5, [r3, #1]!
 8008f7a:	685c      	ldr	r4, [r3, #4]
 8008f7c:	6898      	ldr	r0, [r3, #8]
 8008f7e:	f8c1 5007 	str.w	r5, [r1, #7]
 8008f82:	f8c1 400b 	str.w	r4, [r1, #11]
 8008f86:	f8c1 000f 	str.w	r0, [r1, #15]
 8008f8a:	8999      	ldrh	r1, [r3, #12]
 8008f8c:	7b9b      	ldrb	r3, [r3, #14]
 8008f8e:	8191      	strh	r1, [r2, #12]
 8008f90:	7393      	strb	r3, [r2, #14]
 8008f92:	e7e8      	b.n	8008f66 <cmd_read_slot_name+0x32>
 8008f94:	200001f4 	.word	0x200001f4
 8008f98:	200001e4 	.word	0x200001e4

08008f9c <cmd_read_slot>:
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}
*/
	return 0;
}
 8008f9c:	2000      	movs	r0, #0
 8008f9e:	4770      	bx	lr

08008fa0 <cmd_get_code>:


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	4604      	mov	r4, r0
 8008fa4:	b082      	sub	sp, #8
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 8008fa6:	3002      	adds	r0, #2
*/
	return 0;
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
 8008fa8:	460d      	mov	r5, r1
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 8008faa:	f7f7 fb2d 	bl	8000608 <getu64>
 8008fae:	4602      	mov	r2, r0
	uint32_t result=0;
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
 8008fb0:	7860      	ldrb	r0, [r4, #1]
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 8008fb2:	460b      	mov	r3, r1
	uint32_t result=0;
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 8008fb4:	f1a0 0110 	sub.w	r1, r0, #16


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
	uint32_t result=0;
 8008fb8:	2400      	movs	r4, #0
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 8008fba:	2901      	cmp	r1, #1


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
	uint32_t result=0;
 8008fbc:	9401      	str	r4, [sp, #4]
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 8008fbe:	d915      	bls.n	8008fec <cmd_get_code+0x4c>
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
 8008fc0:	f1a0 0120 	sub.w	r1, r0, #32
 8008fc4:	2903      	cmp	r1, #3
 8008fc6:	d80c      	bhi.n	8008fe2 <cmd_get_code+0x42>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 8008fc8:	4e1b      	ldr	r6, [pc, #108]	; (8009038 <cmd_get_code+0x98>)
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
 8008fca:	f000 040f 	and.w	r4, r0, #15
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 8008fce:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
		if (is_programmed==0x01){
 8008fd2:	7809      	ldrb	r1, [r1, #0]
 8008fd4:	2901      	cmp	r1, #1
 8008fd6:	d015      	beq.n	8009004 <cmd_get_code+0x64>
			
			
			
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 8008fd8:	2303      	movs	r3, #3
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 8008fda:	2000      	movs	r0, #0
			
			
			
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 8008fdc:	71ab      	strb	r3, [r5, #6]
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 8008fde:	b002      	add	sp, #8
 8008fe0:	bd70      	pop	{r4, r5, r6, pc}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 8008fe2:	2302      	movs	r3, #2
 8008fe4:	71ab      	strb	r3, [r5, #6]
	}


	return 0;
}
 8008fe6:	2000      	movs	r0, #0
 8008fe8:	b002      	add	sp, #8
 8008fea:	bd70      	pop	{r4, r5, r6, pc}

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 8008fec:	4e13      	ldr	r6, [pc, #76]	; (800903c <cmd_get_code+0x9c>)
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
 8008fee:	f000 040f 	and.w	r4, r0, #15
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 8008ff2:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
		if (is_programmed==0x01){
 8008ff6:	781b      	ldrb	r3, [r3, #0]
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d1ed      	bne.n	8008fd8 <cmd_get_code+0x38>
			
			result=get_code_from_hotp_slot(slot_no);
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	f7ff fcfb 	bl	80089f8 <get_code_from_hotp_slot>
 8009002:	e002      	b.n	800900a <cmd_get_code+0x6a>
	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
 8009004:	4620      	mov	r0, r4
 8009006:	f7ff fddd 	bl	8008bc4 <get_code_from_totp_slot>
 800900a:	aa02      	add	r2, sp, #8
 800900c:	f842 0d04 	str.w	r0, [r2, #-4]!
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
 8009010:	6810      	ldr	r0, [r2, #0]
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 8009012:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
 8009016:	f8c5 0007 	str.w	r0, [r5, #7]
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 800901a:	f853 4f24 	ldr.w	r4, [r3, #36]!
 800901e:	6858      	ldr	r0, [r3, #4]
 8009020:	6899      	ldr	r1, [r3, #8]
 8009022:	f8c5 400b 	str.w	r4, [r5, #11]
 8009026:	f8c5 000f 	str.w	r0, [r5, #15]
 800902a:	f8c5 1013 	str.w	r1, [r5, #19]
 800902e:	899b      	ldrh	r3, [r3, #12]
 8009030:	f8a5 3017 	strh.w	r3, [r5, #23]
 8009034:	e7d7      	b.n	8008fe6 <cmd_get_code+0x46>
 8009036:	bf00      	nop
 8009038:	200001f4 	.word	0x200001f4
 800903c:	200001e4 	.word	0x200001e4

08009040 <cmd_write_config>:

	return 0;
}


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
 8009040:	b530      	push	{r4, r5, lr}
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);

	memcpy(slot_tmp,report+1,3);
 8009042:	f830 5f01 	ldrh.w	r5, [r0, #1]!

	return 0;
}


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
 8009046:	b083      	sub	sp, #12
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);

	memcpy(slot_tmp,report+1,3);
 8009048:	7883      	ldrb	r3, [r0, #2]


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);
 800904a:	2400      	movs	r4, #0

	memcpy(slot_tmp,report+1,3);

	write_to_slot(slot_tmp,GLOBAL_CONFIG_OFFSET, 3);
 800904c:	a801      	add	r0, sp, #4
 800904e:	4621      	mov	r1, r4
 8009050:	2203      	movs	r2, #3
uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);

	memcpy(slot_tmp,report+1,3);
 8009052:	f8ad 5004 	strh.w	r5, [sp, #4]
 8009056:	f88d 3006 	strb.w	r3, [sp, #6]

	write_to_slot(slot_tmp,GLOBAL_CONFIG_OFFSET, 3);
 800905a:	f7ff fd2f 	bl	8008abc <write_to_slot>
	
	return 0;
	
}
 800905e:	4620      	mov	r0, r4
 8009060:	b003      	add	sp, #12
 8009062:	bd30      	pop	{r4, r5, pc}

08009064 <cmd_erase_slot>:


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 8009064:	b530      	push	{r4, r5, lr}

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
 8009066:	7844      	ldrb	r4, [r0, #1]
	return 0;
	
}


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 8009068:	b091      	sub	sp, #68	; 0x44
 800906a:	460d      	mov	r5, r1

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];

	memset(slot_tmp,0xFF,64);
 800906c:	4668      	mov	r0, sp
 800906e:	21ff      	movs	r1, #255	; 0xff
 8009070:	2240      	movs	r2, #64	; 0x40
 8009072:	f000 fca5 	bl	80099c0 <memset>
	

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 8009076:	f1a4 0310 	sub.w	r3, r4, #16
 800907a:	2b01      	cmp	r3, #1
 800907c:	d915      	bls.n	80090aa <cmd_erase_slot+0x46>
		slot_no=slot_no&0x0F;
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
		

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
 800907e:	f1a4 0320 	sub.w	r3, r4, #32
 8009082:	2b03      	cmp	r3, #3
 8009084:	d904      	bls.n	8009090 <cmd_erase_slot+0x2c>
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 8009086:	2302      	movs	r3, #2

	}


	return 0;
}
 8009088:	2000      	movs	r0, #0
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800908a:	71ab      	strb	r3, [r5, #6]

	}


	return 0;
}
 800908c:	b011      	add	sp, #68	; 0x44
 800908e:	bd30      	pop	{r4, r5, pc}
		

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;	
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 8009090:	4b07      	ldr	r3, [pc, #28]	; (80090b0 <cmd_erase_slot+0x4c>)
 8009092:	f004 040f 	and.w	r4, r4, #15
 8009096:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800909a:	4668      	mov	r0, sp
 800909c:	b289      	uxth	r1, r1
 800909e:	2240      	movs	r2, #64	; 0x40
 80090a0:	f7ff fd0c 	bl	8008abc <write_to_slot>

	}


	return 0;
}
 80090a4:	2000      	movs	r0, #0
 80090a6:	b011      	add	sp, #68	; 0x44
 80090a8:	bd30      	pop	{r4, r5, pc}
	memset(slot_tmp,0xFF,64);
	

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 80090aa:	4b02      	ldr	r3, [pc, #8]	; (80090b4 <cmd_erase_slot+0x50>)
 80090ac:	e7f1      	b.n	8009092 <cmd_erase_slot+0x2e>
 80090ae:	bf00      	nop
 80090b0:	20000204 	.word	0x20000204
 80090b4:	20000214 	.word	0x20000214

080090b8 <cmd_first_authenticate>:


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 80090b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 80090bc:	4605      	mov	r5, r0


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 80090be:	4606      	mov	r6, r0
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 80090c0:	f855 0f01 	ldr.w	r0, [r5, #1]!


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 80090c4:	b088      	sub	sp, #32
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 80090c6:	68eb      	ldr	r3, [r5, #12]
 80090c8:	68aa      	ldr	r2, [r5, #8]


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 80090ca:	4688      	mov	r8, r1
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 80090cc:	6869      	ldr	r1, [r5, #4]
 80090ce:	ac01      	add	r4, sp, #4
	uint8_t res=1;	
	uint8_t card_password[26];
	

		
		memset(card_password,0,26);
 80090d0:	2700      	movs	r7, #0
 80090d2:	f8ad 701c 	strh.w	r7, [sp, #28]
		
		memcpy(card_password,report+1,25);
 80090d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090d8:	6928      	ldr	r0, [r5, #16]
 80090da:	6969      	ldr	r1, [r5, #20]
 80090dc:	7e2b      	ldrb	r3, [r5, #24]
 80090de:	c403      	stmia	r4!, {r0, r1}
		
		
		res=cardAuthenticate(card_password);
 80090e0:	a801      	add	r0, sp, #4
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 80090e2:	7023      	strb	r3, [r4, #0]
		
		
		res=cardAuthenticate(card_password);
 80090e4:	f7f8 fd12 	bl	8001b0c <cardAuthenticate>
		
		if (res==0){
 80090e8:	4605      	mov	r5, r0
 80090ea:	b130      	cbz	r0, 80090fa <cmd_first_authenticate+0x42>
			tmp_password_set=1;
			getAID();
			return 0;
		}
		else{
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 80090ec:	2304      	movs	r3, #4
			return 1; //wrong card password
 80090ee:	2001      	movs	r0, #1
			tmp_password_set=1;
			getAID();
			return 0;
		}
		else{
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 80090f0:	f888 3006 	strb.w	r3, [r8, #6]
			return 1; //wrong card password
		}
	

}
 80090f4:	b008      	add	sp, #32
 80090f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		
		
		res=cardAuthenticate(card_password);
		
		if (res==0){
			memcpy(temp_password,report+26,25);
 80090fa:	f856 0f1a 	ldr.w	r0, [r6, #26]!
 80090fe:	4c09      	ldr	r4, [pc, #36]	; (8009124 <cmd_first_authenticate+0x6c>)
 8009100:	6871      	ldr	r1, [r6, #4]
 8009102:	68b2      	ldr	r2, [r6, #8]
 8009104:	68f3      	ldr	r3, [r6, #12]
 8009106:	7e37      	ldrb	r7, [r6, #24]
 8009108:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800910a:	6930      	ldr	r0, [r6, #16]
 800910c:	6971      	ldr	r1, [r6, #20]
			tmp_password_set=1;
 800910e:	4b06      	ldr	r3, [pc, #24]	; (8009128 <cmd_first_authenticate+0x70>)
		
		
		res=cardAuthenticate(card_password);
		
		if (res==0){
			memcpy(temp_password,report+26,25);
 8009110:	c403      	stmia	r4!, {r0, r1}
			tmp_password_set=1;
 8009112:	2201      	movs	r2, #1
		
		
		res=cardAuthenticate(card_password);
		
		if (res==0){
			memcpy(temp_password,report+26,25);
 8009114:	7027      	strb	r7, [r4, #0]
			tmp_password_set=1;
 8009116:	701a      	strb	r2, [r3, #0]
			getAID();
 8009118:	f7f8 fcc6 	bl	8001aa8 <getAID>
			return 0;
 800911c:	4628      	mov	r0, r5
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
			return 1; //wrong card password
		}
	

}
 800911e:	b008      	add	sp, #32
 8009120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009124:	20000d04 	.word	0x20000d04
 8009128:	20000524 	.word	0x20000524

0800912c <cmd_authorize>:


uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 800912c:	b538      	push	{r3, r4, r5, lr}
	
	if (tmp_password_set==1){
 800912e:	4b0b      	ldr	r3, [pc, #44]	; (800915c <cmd_authorize+0x30>)
	

}


uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 8009130:	4604      	mov	r4, r0
	
	if (tmp_password_set==1){
 8009132:	781b      	ldrb	r3, [r3, #0]
	

}


uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 8009134:	460d      	mov	r5, r1
	
	if (tmp_password_set==1){
 8009136:	2b01      	cmp	r3, #1
 8009138:	d000      	beq.n	800913c <cmd_authorize+0x10>
	else	
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;

	}
	
}
 800913a:	bd38      	pop	{r3, r4, r5, pc}

uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
	
	if (tmp_password_set==1){
	
	if (memcmp(report+5,temp_password,25)==0)	
 800913c:	3005      	adds	r0, #5
 800913e:	4908      	ldr	r1, [pc, #32]	; (8009160 <cmd_authorize+0x34>)
 8009140:	2219      	movs	r2, #25
 8009142:	f000 fba3 	bl	800988c <memcmp>
 8009146:	b110      	cbz	r0, 800914e <cmd_authorize+0x22>
	authorized_crc=getu32(report+1);
	else	
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 8009148:	2304      	movs	r3, #4
 800914a:	71ab      	strb	r3, [r5, #6]

	}
	
}
 800914c:	bd38      	pop	{r3, r4, r5, pc}
uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
	
	if (tmp_password_set==1){
	
	if (memcmp(report+5,temp_password,25)==0)	
	authorized_crc=getu32(report+1);
 800914e:	1c60      	adds	r0, r4, #1
 8009150:	f7f7 fa4e 	bl	80005f0 <getu32>
 8009154:	4b03      	ldr	r3, [pc, #12]	; (8009164 <cmd_authorize+0x38>)
 8009156:	6018      	str	r0, [r3, #0]
 8009158:	bd38      	pop	{r3, r4, r5, pc}
 800915a:	bf00      	nop
 800915c:	20000524 	.word	0x20000524
 8009160:	20000d04 	.word	0x20000d04
 8009164:	20000220 	.word	0x20000220

08009168 <parse_report>:
__IO uint8_t temp_password[25];
__IO uint8_t tmp_password_set=0;
__IO uint32_t authorized_crc=0xFFFFFFFF;


uint8_t parse_report(uint8_t *report,uint8_t *output){
 8009168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800916c:	4606      	mov	r6, r0
	uint8_t cmd_type=report[CMD_TYPE_OFFSET];
 800916e:	f810 7b3c 	ldrb.w	r7, [r0], #60
__IO uint8_t temp_password[25];
__IO uint8_t tmp_password_set=0;
__IO uint32_t authorized_crc=0xFFFFFFFF;


uint8_t parse_report(uint8_t *report,uint8_t *output){
 8009172:	460c      	mov	r4, r1



	//received_crc32=((uint32_t *)report)[KEYBOARD_FEATURE_COUNT/4-1];

	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
 8009174:	f7f7 fa3c 	bl	80005f0 <getu32>
 8009178:	4680      	mov	r8, r0
	CRC_ResetDR();
 800917a:	f7fa fe65 	bl	8003e48 <CRC_ResetDR>
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);
 800917e:	210f      	movs	r1, #15
 8009180:	4630      	mov	r0, r6
 8009182:	f7fa fe6d 	bl	8003e60 <CRC_CalcBlockCRC>

	memset(output,0,KEYBOARD_FEATURE_COUNT);
 8009186:	2100      	movs	r1, #0

	//received_crc32=((uint32_t *)report)[KEYBOARD_FEATURE_COUNT/4-1];

	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);
 8009188:	4605      	mov	r5, r0

	memset(output,0,KEYBOARD_FEATURE_COUNT);
 800918a:	2240      	movs	r2, #64	; 0x40
 800918c:	4620      	mov	r0, r4
 800918e:	f000 fc17 	bl	80099c0 <memset>
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 8009192:	0a29      	lsrs	r1, r5, #8
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 8009194:	0c2a      	lsrs	r2, r5, #16
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 8009196:	0e2b      	lsrs	r3, r5, #24

	if (calculated_crc32==received_crc32){
 8009198:	4545      	cmp	r5, r8
	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);

	memset(output,0,KEYBOARD_FEATURE_COUNT);
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;
 800919a:	7067      	strb	r7, [r4, #1]

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
 800919c:	70a5      	strb	r5, [r4, #2]
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800919e:	70e1      	strb	r1, [r4, #3]
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 80091a0:	7122      	strb	r2, [r4, #4]
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 80091a2:	7163      	strb	r3, [r4, #5]

	if (calculated_crc32==received_crc32){
 80091a4:	d015      	beq.n	80091d2 <parse_report+0x6a>
		if (calculated_crc32==authorized_crc)
		authorized_crc=0xFFFFFFFF;

	}
	else
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;
 80091a6:	2301      	movs	r3, #1
 80091a8:	71a3      	strb	r3, [r4, #6]

	CRC_ResetDR();
 80091aa:	f7fa fe4d 	bl	8003e48 <CRC_ResetDR>
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) output, KEYBOARD_FEATURE_COUNT/4-1);
 80091ae:	4620      	mov	r0, r4
 80091b0:	210f      	movs	r1, #15
 80091b2:	f7fa fe55 	bl	8003e60 <CRC_CalcBlockCRC>

	output[OUTPUT_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 80091b6:	0a01      	lsrs	r1, r0, #8
	output[OUTPUT_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 80091b8:	0c02      	lsrs	r2, r0, #16
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 80091ba:	0e03      	lsrs	r3, r0, #24
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;

	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) output, KEYBOARD_FEATURE_COUNT/4-1);

	output[OUTPUT_CRC_OFFSET]=calculated_crc32&0xFF;
 80091bc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
	output[OUTPUT_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 80091c0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
	output[OUTPUT_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 80091c4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 80091c8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f

	return 0;
}
 80091cc:	2000      	movs	r0, #0
 80091ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

	if (calculated_crc32==received_crc32){


		switch (cmd_type){
 80091d2:	2f09      	cmp	r7, #9
 80091d4:	d80a      	bhi.n	80091ec <parse_report+0x84>
 80091d6:	e8df f007 	tbb	[pc, r7]
 80091da:	3a34      	.short	0x3a34
 80091dc:	1e180912 	.word	0x1e180912
 80091e0:	43052e25 	.word	0x43052e25
		case CMD_FIRST_AUTHENTICATE:
			cmd_first_authenticate(report,output);
			break;
			
		case CMD_AUTHORIZE:
			cmd_authorize(report,output);
 80091e4:	4630      	mov	r0, r6
 80091e6:	4621      	mov	r1, r4
 80091e8:	f7ff ffa0 	bl	800912c <cmd_authorize>
 80091ec:	4f21      	ldr	r7, [pc, #132]	; (8009274 <parse_report+0x10c>)
		}
		
		if (not_authorized)
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NOT_AUTHORIZED;
		
		if (calculated_crc32==authorized_crc)
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	4a20      	ldr	r2, [pc, #128]	; (8009274 <parse_report+0x10c>)
 80091f2:	429d      	cmp	r5, r3
 80091f4:	d1d9      	bne.n	80091aa <parse_report+0x42>
		authorized_crc=0xFFFFFFFF;
 80091f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80091fa:	6013      	str	r3, [r2, #0]
 80091fc:	e7d5      	b.n	80091aa <parse_report+0x42>
			else
			not_authorized=1;
			break;

		case CMD_READ_SLOT_NAME:
			cmd_read_slot_name(report,output);
 80091fe:	4630      	mov	r0, r6
 8009200:	4621      	mov	r1, r4
 8009202:	f7ff fe97 	bl	8008f34 <cmd_read_slot_name>
 8009206:	4f1b      	ldr	r7, [pc, #108]	; (8009274 <parse_report+0x10c>)
			break;
 8009208:	e7f1      	b.n	80091ee <parse_report+0x86>
			//else
			//not_authorized=1;
			break;
			
		case CMD_GET_CODE:
			cmd_get_code(report,output);
 800920a:	4630      	mov	r0, r6
 800920c:	4621      	mov	r1, r4
 800920e:	f7ff fec7 	bl	8008fa0 <cmd_get_code>
 8009212:	4f18      	ldr	r7, [pc, #96]	; (8009274 <parse_report+0x10c>)
			break;
 8009214:	e7eb      	b.n	80091ee <parse_report+0x86>
			
		case CMD_WRITE_CONFIG:
			if (calculated_crc32==authorized_crc)
 8009216:	4f17      	ldr	r7, [pc, #92]	; (8009274 <parse_report+0x10c>)
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	429d      	cmp	r5, r3
 800921c:	d025      	beq.n	800926a <parse_report+0x102>
			break;

		}
		
		if (not_authorized)
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NOT_AUTHORIZED;
 800921e:	2305      	movs	r3, #5
 8009220:	71a3      	strb	r3, [r4, #6]
 8009222:	e7e4      	b.n	80091ee <parse_report+0x86>
			else
			not_authorized=1;
			break;
			
		case CMD_ERASE_SLOT:
			if (calculated_crc32==authorized_crc)
 8009224:	4f13      	ldr	r7, [pc, #76]	; (8009274 <parse_report+0x10c>)
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	429d      	cmp	r5, r3
 800922a:	d1f8      	bne.n	800921e <parse_report+0xb6>
			cmd_erase_slot(report,output);
 800922c:	4630      	mov	r0, r6
 800922e:	4621      	mov	r1, r4
 8009230:	f7ff ff18 	bl	8009064 <cmd_erase_slot>
 8009234:	e7db      	b.n	80091ee <parse_report+0x86>
			else
			not_authorized=1;
			break;
			
		case CMD_FIRST_AUTHENTICATE:
			cmd_first_authenticate(report,output);
 8009236:	4630      	mov	r0, r6
 8009238:	4621      	mov	r1, r4
 800923a:	f7ff ff3d 	bl	80090b8 <cmd_first_authenticate>
 800923e:	4f0d      	ldr	r7, [pc, #52]	; (8009274 <parse_report+0x10c>)
			break;
 8009240:	e7d5      	b.n	80091ee <parse_report+0x86>


		switch (cmd_type){

		case CMD_GET_STATUS:
			cmd_get_status(report,output);
 8009242:	4630      	mov	r0, r6
 8009244:	4621      	mov	r1, r4
 8009246:	f7ff fdf1 	bl	8008e2c <cmd_get_status>
 800924a:	4f0a      	ldr	r7, [pc, #40]	; (8009274 <parse_report+0x10c>)
			break;
 800924c:	e7cf      	b.n	80091ee <parse_report+0x86>

		case CMD_WRITE_TO_SLOT:
			if (calculated_crc32==authorized_crc)
 800924e:	4f09      	ldr	r7, [pc, #36]	; (8009274 <parse_report+0x10c>)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	429d      	cmp	r5, r3
 8009254:	d1e3      	bne.n	800921e <parse_report+0xb6>
			cmd_write_to_slot(report,output);
 8009256:	4630      	mov	r0, r6
 8009258:	4621      	mov	r1, r4
 800925a:	f7ff fe0d 	bl	8008e78 <cmd_write_to_slot>
 800925e:	e7c6      	b.n	80091ee <parse_report+0x86>
}


uint8_t cmd_get_password_retry_count(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();
 8009260:	f7f8 fc6a 	bl	8001b38 <getPasswordRetryCount>
 8009264:	4f03      	ldr	r7, [pc, #12]	; (8009274 <parse_report+0x10c>)
 8009266:	71e0      	strb	r0, [r4, #7]
 8009268:	e7c1      	b.n	80091ee <parse_report+0x86>
			cmd_get_code(report,output);
			break;
			
		case CMD_WRITE_CONFIG:
			if (calculated_crc32==authorized_crc)
			cmd_write_config(report,output);
 800926a:	4630      	mov	r0, r6
 800926c:	4621      	mov	r1, r4
 800926e:	f7ff fee7 	bl	8009040 <cmd_write_config>
 8009272:	e7bc      	b.n	80091ee <parse_report+0x86>
 8009274:	20000220 	.word	0x20000220

08009278 <EP1_IN_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback(void)
{
 8009278:	4770      	bx	lr
 800927a:	bf00      	nop

0800927c <EP2_OUT_Callback>:
* Return         : None.
*******************************************************************************/
void EP2_OUT_Callback(void)
{

																  CCID_BulkOutMessage ();																	
 800927c:	f7f7 ba64 	b.w	8000748 <CCID_BulkOutMessage>

08009280 <EP2_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP2_IN_Callback(void)
{

																	CCID_BulkInMessage();
 8009280:	f7f7 bb00 	b.w	8000884 <CCID_BulkInMessage>

08009284 <XEP3_IN_Callback>:
*******************************************************************************/
void XEP3_IN_Callback(void)
{
  /* Set the transfer complete token to inform upper layer that the current 
  transfer has been complete */
  PrevXferComplete = 1; 
 8009284:	4b01      	ldr	r3, [pc, #4]	; (800928c <XEP3_IN_Callback+0x8>)
 8009286:	2201      	movs	r2, #1
 8009288:	701a      	strb	r2, [r3, #0]
 800928a:	4770      	bx	lr
 800928c:	2000021c 	.word	0x2000021c

08009290 <EP4_IN_Callback>:

void EP4_IN_Callback(void)
{
  /* Set the transfer complete token to inform upper layer that the current 
  transfer has been complete */
  PrevXferComplete = 1; 
 8009290:	4b01      	ldr	r3, [pc, #4]	; (8009298 <EP4_IN_Callback+0x8>)
 8009292:	2201      	movs	r2, #1
 8009294:	701a      	strb	r2, [r3, #0]
 8009296:	4770      	bx	lr
 8009298:	2000021c 	.word	0x2000021c

0800929c <Mass_Storage_In>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_In (void)
{
 800929c:	4770      	bx	lr
 800929e:	bf00      	nop

080092a0 <Mass_Storage_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_Out (void)
{
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop

080092a4 <CBW_Decode>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CBW_Decode(void)
{
 80092a4:	4770      	bx	lr
 80092a6:	bf00      	nop

080092a8 <Transfer_Data_Request>:
*                  uint16_t Data_Length : the nember of Bytes to transfer.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len_1)
{
 80092a8:	b538      	push	{r3, r4, r5, lr}
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);
 80092aa:	460a      	mov	r2, r1
*                  uint16_t Data_Length : the nember of Bytes to transfer.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len_1)
{
 80092ac:	460c      	mov	r4, r1
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);
 80092ae:	2198      	movs	r1, #152	; 0x98
 80092b0:	f7fe fc28 	bl	8007b04 <UserToPMABufferCopy>

  SetEPTxCount (ENDP1, Data_Len_1);
 80092b4:	4621      	mov	r1, r4
 80092b6:	2001      	movs	r0, #1
 80092b8:	f7fe fe3e 	bl	8007f38 <SetEPTxCount>
  SetEPTxStatus(ENDP1, EP_TX_VALID);
 80092bc:	2001      	movs	r0, #1
 80092be:	2130      	movs	r1, #48	; 0x30
 80092c0:	f7fe fcae 	bl	8007c20 <SetEPTxStatus>
  Bot_State = BOT_DATA_IN_LAST;
  CSW.dDataResidue -= Data_Len_1;
 80092c4:	4b04      	ldr	r3, [pc, #16]	; (80092d8 <Transfer_Data_Request+0x30>)
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 80092c6:	4905      	ldr	r1, [pc, #20]	; (80092dc <Transfer_Data_Request+0x34>)
  CSW.dDataResidue -= Data_Len_1;
 80092c8:	689a      	ldr	r2, [r3, #8]
  CSW.bStatus = CSW_CMD_PASSED;
 80092ca:	2500      	movs	r5, #0
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 80092cc:	2003      	movs	r0, #3
  CSW.dDataResidue -= Data_Len_1;
 80092ce:	1b14      	subs	r4, r2, r4
  CSW.bStatus = CSW_CMD_PASSED;
 80092d0:	731d      	strb	r5, [r3, #12]
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 80092d2:	7008      	strb	r0, [r1, #0]
  CSW.dDataResidue -= Data_Len_1;
 80092d4:	609c      	str	r4, [r3, #8]
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 80092d6:	bd38      	pop	{r3, r4, r5, pc}
 80092d8:	20000d48 	.word	0x20000d48
 80092dc:	20000d42 	.word	0x20000d42

080092e0 <Set_CSW>:
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 80092e0:	b538      	push	{r3, r4, r5, lr}
  CSW.dSignature = BOT_CSW_SIGNATURE;
 80092e2:	4b0d      	ldr	r3, [pc, #52]	; (8009318 <Set_CSW+0x38>)
 80092e4:	4d0d      	ldr	r5, [pc, #52]	; (800931c <Set_CSW+0x3c>)
  CSW.bStatus = CSW_Status;
 80092e6:	7318      	strb	r0, [r3, #12]

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 80092e8:	220d      	movs	r2, #13
 80092ea:	4618      	mov	r0, r3
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 80092ec:	460c      	mov	r4, r1
  CSW.dSignature = BOT_CSW_SIGNATURE;
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 80092ee:	2198      	movs	r1, #152	; 0x98
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
  CSW.dSignature = BOT_CSW_SIGNATURE;
 80092f0:	601d      	str	r5, [r3, #0]
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 80092f2:	f7fe fc07 	bl	8007b04 <UserToPMABufferCopy>

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
 80092f6:	2001      	movs	r0, #1
 80092f8:	210d      	movs	r1, #13
 80092fa:	f7fe fe1d 	bl	8007f38 <SetEPTxCount>
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
 80092fe:	4b08      	ldr	r3, [pc, #32]	; (8009320 <Set_CSW+0x40>)

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
 8009300:	b914      	cbnz	r4, 8009308 <Set_CSW+0x28>
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
 8009302:	2205      	movs	r2, #5
 8009304:	701a      	strb	r2, [r3, #0]
 8009306:	bd38      	pop	{r3, r4, r5, pc}
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
 8009308:	2204      	movs	r2, #4
 800930a:	701a      	strb	r2, [r3, #0]
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 800930c:	2001      	movs	r0, #1
 800930e:	2130      	movs	r1, #48	; 0x30
  }

}
 8009310:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8009314:	f7fe bc84 	b.w	8007c20 <SetEPTxStatus>
 8009318:	20000d48 	.word	0x20000d48
 800931c:	53425355 	.word	0x53425355
 8009320:	20000d42 	.word	0x20000d42

08009324 <Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 8009324:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(uint8_t Direction)
{
 8009326:	b510      	push	{r4, lr}
 8009328:	4604      	mov	r4, r0
  switch (Direction)
 800932a:	d014      	beq.n	8009356 <Bot_Abort+0x32>
 800932c:	d30d      	bcc.n	800934a <Bot_Abort+0x26>
 800932e:	2802      	cmp	r0, #2
 8009330:	d10a      	bne.n	8009348 <Bot_Abort+0x24>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8009332:	2001      	movs	r0, #1
 8009334:	2110      	movs	r1, #16
 8009336:	f7fe fc73 	bl	8007c20 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800933a:	4620      	mov	r0, r4
 800933c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 8009340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8009344:	f7fe bc82 	b.w	8007c4c <SetEPRxStatus>
 8009348:	bd10      	pop	{r4, pc}
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 800934a:	2001      	movs	r0, #1
 800934c:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800934e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8009352:	f7fe bc65 	b.w	8007c20 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8009356:	2002      	movs	r0, #2
 8009358:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800935c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8009360:	f7fe bc74 	b.w	8007c4c <SetEPRxStatus>

08009364 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 8009364:	b538      	push	{r3, r4, r5, lr}
  uint16_t wRegVal;

  /*** cable plugged-in ? ***/
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);
 8009366:	2001      	movs	r0, #1
 8009368:	f7f7 f86e 	bl	8000448 <USB_Cable_Config>

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800936c:	4d06      	ldr	r5, [pc, #24]	; (8009388 <PowerOn+0x24>)
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 800936e:	4b07      	ldr	r3, [pc, #28]	; (800938c <PowerOn+0x28>)
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8009370:	4c07      	ldr	r4, [pc, #28]	; (8009390 <PowerOn+0x2c>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8009372:	2200      	movs	r2, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8009374:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8009378:	2001      	movs	r0, #1
 800937a:	6018      	str	r0, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800937c:	601a      	str	r2, [r3, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
  _SetCNTR(wInterrupt_Mask);

  return USB_SUCCESS;
}
 800937e:	4610      	mov	r0, r2

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8009380:	602a      	str	r2, [r5, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8009382:	8021      	strh	r1, [r4, #0]
  _SetCNTR(wInterrupt_Mask);
 8009384:	6019      	str	r1, [r3, #0]

  return USB_SUCCESS;
}
 8009386:	bd38      	pop	{r3, r4, r5, pc}
 8009388:	40005c44 	.word	0x40005c44
 800938c:	40005c40 	.word	0x40005c40
 8009390:	20000914 	.word	0x20000914

08009394 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 8009394:	b538      	push	{r3, r4, r5, lr}
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 8009396:	4d06      	ldr	r5, [pc, #24]	; (80093b0 <PowerOff+0x1c>)
  /* clear interrupt status register */
  _SetISTR(0);
 8009398:	4b06      	ldr	r3, [pc, #24]	; (80093b4 <PowerOff+0x20>)
 800939a:	2400      	movs	r4, #0
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 800939c:	2201      	movs	r2, #1
 800939e:	602a      	str	r2, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 80093a0:	4620      	mov	r0, r4
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
  /* clear interrupt status register */
  _SetISTR(0);
 80093a2:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 80093a4:	f7f7 f850 	bl	8000448 <USB_Cable_Config>
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 80093a8:	2303      	movs	r3, #3
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 80093aa:	4620      	mov	r0, r4
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 80093ac:	602b      	str	r3, [r5, #0]
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 80093ae:	bd38      	pop	{r3, r4, r5, pc}
 80093b0:	40005c40 	.word	0x40005c40
 80093b4:	40005c44 	.word	0x40005c44

080093b8 <Suspend>:
  uint16_t wCNTR;
  /* suspend preparation */
  /* ... */

  /* macrocell enters suspend mode */
  wCNTR = _GetCNTR();
 80093b8:	4b06      	ldr	r3, [pc, #24]	; (80093d4 <Suspend+0x1c>)
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	b292      	uxth	r2, r2
  wCNTR |= CNTR_FSUSP;
  _SetCNTR(wCNTR);
 80093be:	f042 0208 	orr.w	r2, r2, #8
 80093c2:	601a      	str	r2, [r3, #0]
  /* power reduction */
  /* ... on connected devices */


  /* force low-power mode in the macrocell */
  wCNTR = _GetCNTR();
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	b292      	uxth	r2, r2
  wCNTR |= CNTR_LPMODE;
  _SetCNTR(wCNTR);
 80093c8:	f042 0204 	orr.w	r2, r2, #4
 80093cc:	601a      	str	r2, [r3, #0]

  /* switch-off the clocks */
  /* ... */
  Enter_LowPowerMode();
 80093ce:	f7f6 bff7 	b.w	80003c0 <Enter_LowPowerMode>
 80093d2:	bf00      	nop
 80093d4:	40005c40 	.word	0x40005c40

080093d8 <Resume_Init>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Resume_Init(void)
{
 80093d8:	b510      	push	{r4, lr}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 80093da:	4c06      	ldr	r4, [pc, #24]	; (80093f4 <Resume_Init+0x1c>)
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 80093dc:	f64f 73fb 	movw	r3, #65531	; 0xfffb
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 80093e0:	6822      	ldr	r2, [r4, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 80093e2:	4013      	ands	r3, r2
 80093e4:	6023      	str	r3, [r4, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 80093e6:	f7f6 fff1 	bl	80003cc <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 80093ea:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80093ee:	6023      	str	r3, [r4, #0]
 80093f0:	bd10      	pop	{r4, pc}
 80093f2:	bf00      	nop
 80093f4:	40005c40 	.word	0x40005c40

080093f8 <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 80093f8:	b538      	push	{r3, r4, r5, lr}
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
 80093fa:	4c2b      	ldr	r4, [pc, #172]	; (80094a8 <Resume+0xb0>)
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
 80093fc:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 80093fe:	bf18      	it	ne
 8009400:	7020      	strbne	r0, [r4, #0]

  switch (ResumeS.eState)
 8009402:	7823      	ldrb	r3, [r4, #0]
 8009404:	2b05      	cmp	r3, #5
 8009406:	d84b      	bhi.n	80094a0 <Resume+0xa8>
 8009408:	e8df f003 	tbb	[pc, r3]
 800940c:	35302214 	.word	0x35302214
 8009410:	033f      	.short	0x033f
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
      break;
    case RESUME_ON:
      ResumeS.bESOFcnt--;
 8009412:	7863      	ldrb	r3, [r4, #1]
 8009414:	4a24      	ldr	r2, [pc, #144]	; (80094a8 <Resume+0xb0>)
 8009416:	3b01      	subs	r3, #1
 8009418:	b2db      	uxtb	r3, r3
 800941a:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800941c:	7863      	ldrb	r3, [r4, #1]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d140      	bne.n	80094a4 <Resume+0xac>
      {
        wCNTR = _GetCNTR();
 8009422:	4922      	ldr	r1, [pc, #136]	; (80094ac <Resume+0xb4>)
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 8009424:	f64f 73ef 	movw	r3, #65519	; 0xffef
      break;
    case RESUME_ON:
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
 8009428:	680c      	ldr	r4, [r1, #0]
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
        ResumeS.eState = RESUME_OFF;
 800942a:	2006      	movs	r0, #6
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 800942c:	4023      	ands	r3, r4
 800942e:	600b      	str	r3, [r1, #0]
        ResumeS.eState = RESUME_OFF;
 8009430:	7010      	strb	r0, [r2, #0]
 8009432:	bd38      	pop	{r3, r4, r5, pc}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 8009434:	4d1d      	ldr	r5, [pc, #116]	; (80094ac <Resume+0xb4>)
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 8009436:	f64f 73fb 	movw	r3, #65531	; 0xfffb
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800943a:	682a      	ldr	r2, [r5, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 800943c:	4013      	ands	r3, r2
 800943e:	602b      	str	r3, [r5, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 8009440:	f7f6 ffc4 	bl	80003cc <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8009444:	f44f 423f 	mov.w	r2, #48896	; 0xbf00

  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
 8009448:	2306      	movs	r3, #6
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 800944a:	602a      	str	r2, [r5, #0]

  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
 800944c:	7023      	strb	r3, [r4, #0]
      break;
 800944e:	bd38      	pop	{r3, r4, r5, pc}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 8009450:	4d16      	ldr	r5, [pc, #88]	; (80094ac <Resume+0xb4>)
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 8009452:	f64f 73fb 	movw	r3, #65531	; 0xfffb
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 8009456:	682a      	ldr	r2, [r5, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 8009458:	4013      	ands	r3, r2
 800945a:	602b      	str	r3, [r5, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 800945c:	f7f6 ffb6 	bl	80003cc <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8009460:	f44f 423f 	mov.w	r2, #48896	; 0xbf00
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 8009464:	2304      	movs	r3, #4
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8009466:	602a      	str	r2, [r5, #0]
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 8009468:	7023      	strb	r3, [r4, #0]
      break;
 800946a:	bd38      	pop	{r3, r4, r5, pc}
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 800946c:	2202      	movs	r2, #2
      ResumeS.eState = RESUME_WAIT;
 800946e:	2303      	movs	r3, #3
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
      break;
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 8009470:	7062      	strb	r2, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 8009472:	7023      	strb	r3, [r4, #0]
      break;
 8009474:	bd38      	pop	{r3, r4, r5, pc}
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 8009476:	7863      	ldrb	r3, [r4, #1]
 8009478:	4a0b      	ldr	r2, [pc, #44]	; (80094a8 <Resume+0xb0>)
 800947a:	3b01      	subs	r3, #1
 800947c:	b2db      	uxtb	r3, r3
 800947e:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 8009480:	7863      	ldrb	r3, [r4, #1]
 8009482:	b97b      	cbnz	r3, 80094a4 <Resume+0xac>
        ResumeS.eState = RESUME_START;
 8009484:	2304      	movs	r3, #4
 8009486:	7013      	strb	r3, [r2, #0]
 8009488:	bd38      	pop	{r3, r4, r5, pc}
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 800948a:	4b08      	ldr	r3, [pc, #32]	; (80094ac <Resume+0xb4>)
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
 800948c:	2105      	movs	r1, #5
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 800948e:	6818      	ldr	r0, [r3, #0]
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
 8009490:	220a      	movs	r2, #10
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 8009492:	b280      	uxth	r0, r0
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 8009494:	f040 0010 	orr.w	r0, r0, #16
 8009498:	6018      	str	r0, [r3, #0]
      ResumeS.eState = RESUME_ON;
 800949a:	7021      	strb	r1, [r4, #0]
      ResumeS.bESOFcnt = 10;
 800949c:	7062      	strb	r2, [r4, #1]
      break;
 800949e:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 80094a0:	2306      	movs	r3, #6
 80094a2:	7023      	strb	r3, [r4, #0]
 80094a4:	bd38      	pop	{r3, r4, r5, pc}
 80094a6:	bf00      	nop
 80094a8:	20000d9c 	.word	0x20000d9c
 80094ac:	40005c40 	.word	0x40005c40

080094b0 <USB_Start>:
 USB_Start

*******************************************************************************/

void USB_Start (void) 
{
 80094b0:	b508      	push	{r3, lr}
	Set_USBClock();
 80094b2:	f7f6 ff79 	bl	80003a8 <Set_USBClock>

  USB_Interrupts_Config();
 80094b6:	f7f6 ff99 	bl	80003ec <USB_Interrupts_Config>

  USB_Init();
 80094ba:	f7fe fa15 	bl	80078e8 <USB_Init>
 80094be:	4a02      	ldr	r2, [pc, #8]	; (80094c8 <USB_Start+0x18>)

  while (bDeviceState != CONFIGURED)
 80094c0:	6813      	ldr	r3, [r2, #0]
 80094c2:	2b05      	cmp	r3, #5
 80094c4:	d1fc      	bne.n	80094c0 <USB_Start+0x10>
	{
	}


}
 80094c6:	bd08      	pop	{r3, pc}
 80094c8:	20000528 	.word	0x20000528

080094cc <USB_Istr>:
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 80094cc:	4a32      	ldr	r2, [pc, #200]	; (8009598 <USB_Istr+0xcc>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{
 80094ce:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 80094d0:	6813      	ldr	r3, [r2, #0]
 80094d2:	4c32      	ldr	r4, [pc, #200]	; (800959c <USB_Istr+0xd0>)
 80094d4:	b29b      	uxth	r3, r3

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 80094d6:	4d32      	ldr	r5, [pc, #200]	; (80095a0 <USB_Istr+0xd4>)
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 80094d8:	8023      	strh	r3, [r4, #0]

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 80094da:	8821      	ldrh	r1, [r4, #0]
 80094dc:	882b      	ldrh	r3, [r5, #0]
 80094de:	4019      	ands	r1, r3
 80094e0:	0549      	lsls	r1, r1, #21
 80094e2:	d44f      	bmi.n	8009584 <USB_Istr+0xb8>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ERR)
  if (wIstr & ISTR_ERR & wInterrupt_Mask)
 80094e4:	8822      	ldrh	r2, [r4, #0]
 80094e6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80094ea:	4213      	tst	r3, r2
 80094ec:	d003      	beq.n	80094f6 <USB_Istr+0x2a>
  {
    _SetISTR((uint16_t)CLR_ERR);
 80094ee:	4a2a      	ldr	r2, [pc, #168]	; (8009598 <USB_Istr+0xcc>)
 80094f0:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 80094f4:	6011      	str	r1, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
 80094f6:	8822      	ldrh	r2, [r4, #0]
 80094f8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80094fc:	4213      	tst	r3, r2
 80094fe:	d138      	bne.n	8009572 <USB_Istr+0xa6>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SUSP)
  if (wIstr & ISTR_SUSP & wInterrupt_Mask)
 8009500:	8822      	ldrh	r2, [r4, #0]
 8009502:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009506:	4213      	tst	r3, r2
 8009508:	d00a      	beq.n	8009520 <USB_Istr+0x54>
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
 800950a:	4b26      	ldr	r3, [pc, #152]	; (80095a4 <USB_Istr+0xd8>)
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	bb03      	cbnz	r3, 8009552 <USB_Istr+0x86>
      Suspend();
    }
    else
    {
      /* if not possible then resume after xx ms */
      Resume(RESUME_LATER);
 8009510:	2002      	movs	r0, #2
 8009512:	f7ff ff71 	bl	80093f8 <Resume>
    }
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    _SetISTR((uint16_t)CLR_SUSP);
 8009516:	4b20      	ldr	r3, [pc, #128]	; (8009598 <USB_Istr+0xcc>)
 8009518:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 800951c:	601a      	str	r2, [r3, #0]
 800951e:	882b      	ldrh	r3, [r5, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8009520:	8822      	ldrh	r2, [r4, #0]
 8009522:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8009526:	4213      	tst	r3, r2
 8009528:	d008      	beq.n	800953c <USB_Istr+0x70>
  {
    _SetISTR((uint16_t)CLR_SOF);
 800952a:	491b      	ldr	r1, [pc, #108]	; (8009598 <USB_Istr+0xcc>)
    bIntPackSOF++;
 800952c:	4a1e      	ldr	r2, [pc, #120]	; (80095a8 <USB_Istr+0xdc>)
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_SOF);
 800952e:	f64f 50ff 	movw	r0, #65023	; 0xfdff
 8009532:	6008      	str	r0, [r1, #0]
    bIntPackSOF++;
 8009534:	7811      	ldrb	r1, [r2, #0]
 8009536:	3101      	adds	r1, #1
 8009538:	b2c9      	uxtb	r1, r1
 800953a:	7011      	strb	r1, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
 800953c:	8822      	ldrh	r2, [r4, #0]
 800953e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8009542:	4213      	tst	r3, r2
 8009544:	d10c      	bne.n	8009560 <USB_Istr+0x94>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 8009546:	8822      	ldrh	r2, [r4, #0]
 8009548:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800954c:	4213      	tst	r3, r2
 800954e:	d103      	bne.n	8009558 <USB_Istr+0x8c>
 8009550:	bd38      	pop	{r3, r4, r5, pc}
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
    {
      Suspend();
 8009552:	f7ff ff31 	bl	80093b8 <Suspend>
 8009556:	e7de      	b.n	8009516 <USB_Istr+0x4a>
#ifdef CTR_CALLBACK
    CTR_Callback();
#endif
  }
#endif
} /* USB_Istr */
 8009558:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 800955c:	f7fe b9e2 	b.w	8007924 <CTR_LP>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_ESOF);
 8009560:	4b0d      	ldr	r3, [pc, #52]	; (8009598 <USB_Istr+0xcc>)
 8009562:	f64f 62ff 	movw	r2, #65279	; 0xfeff
 8009566:	601a      	str	r2, [r3, #0]
    /* resume handling timing is made with ESOFs */
    Resume(RESUME_ESOF); /* request without change of the machine state */
 8009568:	2007      	movs	r0, #7
 800956a:	f7ff ff45 	bl	80093f8 <Resume>
 800956e:	882b      	ldrh	r3, [r5, #0]
 8009570:	e7e9      	b.n	8009546 <USB_Istr+0x7a>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_WKUP);
 8009572:	4b09      	ldr	r3, [pc, #36]	; (8009598 <USB_Istr+0xcc>)
 8009574:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8009578:	601a      	str	r2, [r3, #0]
    Resume(RESUME_EXTERNAL);
 800957a:	2000      	movs	r0, #0
 800957c:	f7ff ff3c 	bl	80093f8 <Resume>
 8009580:	882b      	ldrh	r3, [r5, #0]
 8009582:	e7bd      	b.n	8009500 <USB_Istr+0x34>

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
    Device_Property->Reset();
 8009584:	4b09      	ldr	r3, [pc, #36]	; (80095ac <USB_Istr+0xe0>)
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 8009586:	f64f 31ff 	movw	r1, #64511	; 0xfbff
    Device_Property->Reset();
 800958a:	681b      	ldr	r3, [r3, #0]
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 800958c:	6011      	str	r1, [r2, #0]
    Device_Property->Reset();
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	4798      	blx	r3
 8009592:	882b      	ldrh	r3, [r5, #0]
 8009594:	e7a6      	b.n	80094e4 <USB_Istr+0x18>
 8009596:	bf00      	nop
 8009598:	40005c44 	.word	0x40005c44
 800959c:	20000d9e 	.word	0x20000d9e
 80095a0:	20000914 	.word	0x20000914
 80095a4:	20000224 	.word	0x20000224
 80095a8:	2000052c 	.word	0x2000052c
 80095ac:	20000118 	.word	0x20000118

080095b0 <memcpy>:
 80095b0:	4684      	mov	ip, r0
 80095b2:	ea41 0300 	orr.w	r3, r1, r0
 80095b6:	f013 0303 	ands.w	r3, r3, #3
 80095ba:	d149      	bne.n	8009650 <memcpy+0xa0>
 80095bc:	3a40      	subs	r2, #64	; 0x40
 80095be:	d323      	bcc.n	8009608 <memcpy+0x58>
 80095c0:	680b      	ldr	r3, [r1, #0]
 80095c2:	6003      	str	r3, [r0, #0]
 80095c4:	684b      	ldr	r3, [r1, #4]
 80095c6:	6043      	str	r3, [r0, #4]
 80095c8:	688b      	ldr	r3, [r1, #8]
 80095ca:	6083      	str	r3, [r0, #8]
 80095cc:	68cb      	ldr	r3, [r1, #12]
 80095ce:	60c3      	str	r3, [r0, #12]
 80095d0:	690b      	ldr	r3, [r1, #16]
 80095d2:	6103      	str	r3, [r0, #16]
 80095d4:	694b      	ldr	r3, [r1, #20]
 80095d6:	6143      	str	r3, [r0, #20]
 80095d8:	698b      	ldr	r3, [r1, #24]
 80095da:	6183      	str	r3, [r0, #24]
 80095dc:	69cb      	ldr	r3, [r1, #28]
 80095de:	61c3      	str	r3, [r0, #28]
 80095e0:	6a0b      	ldr	r3, [r1, #32]
 80095e2:	6203      	str	r3, [r0, #32]
 80095e4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80095e6:	6243      	str	r3, [r0, #36]	; 0x24
 80095e8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80095ea:	6283      	str	r3, [r0, #40]	; 0x28
 80095ec:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80095ee:	62c3      	str	r3, [r0, #44]	; 0x2c
 80095f0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80095f2:	6303      	str	r3, [r0, #48]	; 0x30
 80095f4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80095f6:	6343      	str	r3, [r0, #52]	; 0x34
 80095f8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 80095fa:	6383      	str	r3, [r0, #56]	; 0x38
 80095fc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80095fe:	63c3      	str	r3, [r0, #60]	; 0x3c
 8009600:	3040      	adds	r0, #64	; 0x40
 8009602:	3140      	adds	r1, #64	; 0x40
 8009604:	3a40      	subs	r2, #64	; 0x40
 8009606:	d2db      	bcs.n	80095c0 <memcpy+0x10>
 8009608:	3230      	adds	r2, #48	; 0x30
 800960a:	d30b      	bcc.n	8009624 <memcpy+0x74>
 800960c:	680b      	ldr	r3, [r1, #0]
 800960e:	6003      	str	r3, [r0, #0]
 8009610:	684b      	ldr	r3, [r1, #4]
 8009612:	6043      	str	r3, [r0, #4]
 8009614:	688b      	ldr	r3, [r1, #8]
 8009616:	6083      	str	r3, [r0, #8]
 8009618:	68cb      	ldr	r3, [r1, #12]
 800961a:	60c3      	str	r3, [r0, #12]
 800961c:	3010      	adds	r0, #16
 800961e:	3110      	adds	r1, #16
 8009620:	3a10      	subs	r2, #16
 8009622:	d2f3      	bcs.n	800960c <memcpy+0x5c>
 8009624:	320c      	adds	r2, #12
 8009626:	d305      	bcc.n	8009634 <memcpy+0x84>
 8009628:	f851 3b04 	ldr.w	r3, [r1], #4
 800962c:	f840 3b04 	str.w	r3, [r0], #4
 8009630:	3a04      	subs	r2, #4
 8009632:	d2f9      	bcs.n	8009628 <memcpy+0x78>
 8009634:	3204      	adds	r2, #4
 8009636:	d008      	beq.n	800964a <memcpy+0x9a>
 8009638:	07d2      	lsls	r2, r2, #31
 800963a:	bf1c      	itt	ne
 800963c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8009640:	f800 3b01 	strbne.w	r3, [r0], #1
 8009644:	d301      	bcc.n	800964a <memcpy+0x9a>
 8009646:	880b      	ldrh	r3, [r1, #0]
 8009648:	8003      	strh	r3, [r0, #0]
 800964a:	4660      	mov	r0, ip
 800964c:	4770      	bx	lr
 800964e:	bf00      	nop
 8009650:	2a08      	cmp	r2, #8
 8009652:	d313      	bcc.n	800967c <memcpy+0xcc>
 8009654:	078b      	lsls	r3, r1, #30
 8009656:	d0b1      	beq.n	80095bc <memcpy+0xc>
 8009658:	f010 0303 	ands.w	r3, r0, #3
 800965c:	d0ae      	beq.n	80095bc <memcpy+0xc>
 800965e:	f1c3 0304 	rsb	r3, r3, #4
 8009662:	1ad2      	subs	r2, r2, r3
 8009664:	07db      	lsls	r3, r3, #31
 8009666:	bf1c      	itt	ne
 8009668:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800966c:	f800 3b01 	strbne.w	r3, [r0], #1
 8009670:	d3a4      	bcc.n	80095bc <memcpy+0xc>
 8009672:	f831 3b02 	ldrh.w	r3, [r1], #2
 8009676:	f820 3b02 	strh.w	r3, [r0], #2
 800967a:	e79f      	b.n	80095bc <memcpy+0xc>
 800967c:	3a04      	subs	r2, #4
 800967e:	d3d9      	bcc.n	8009634 <memcpy+0x84>
 8009680:	3a01      	subs	r2, #1
 8009682:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009686:	f800 3b01 	strb.w	r3, [r0], #1
 800968a:	d2f9      	bcs.n	8009680 <memcpy+0xd0>
 800968c:	780b      	ldrb	r3, [r1, #0]
 800968e:	7003      	strb	r3, [r0, #0]
 8009690:	784b      	ldrb	r3, [r1, #1]
 8009692:	7043      	strb	r3, [r0, #1]
 8009694:	788b      	ldrb	r3, [r1, #2]
 8009696:	7083      	strb	r3, [r0, #2]
 8009698:	4660      	mov	r0, ip
 800969a:	4770      	bx	lr

0800969c <setjmp>:
 800969c:	46ec      	mov	ip, sp
 800969e:	e8a0 5ff0 	stmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 80096a2:	f04f 0000 	mov.w	r0, #0
 80096a6:	4770      	bx	lr

080096a8 <longjmp>:
 80096a8:	e8b0 5ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 80096ac:	46e5      	mov	sp, ip
 80096ae:	0008      	movs	r0, r1
 80096b0:	bf08      	it	eq
 80096b2:	2001      	moveq	r0, #1
 80096b4:	4770      	bx	lr
 80096b6:	bf00      	nop

080096b8 <main>:

*******************************************************************************/


int main(void)
{
 80096b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

USB_SetDeviceConfiguration(STICK_STATE_SMARTCARD);
 80096bc:	2002      	movs	r0, #2
 80096be:	f7fe f8c9 	bl	8007854 <USB_SetDeviceConfiguration>
 
  setjmp(jmpRestartUSB);										// entrypoint for the changed USB device
 80096c2:	4863      	ldr	r0, [pc, #396]	; (8009850 <main+0x198>)
 80096c4:	f7ff ffea 	bl	800969c <setjmp>

  Set_System();
 80096c8:	f7f6 ff74 	bl	80005b4 <Set_System>
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 80096cc:	4d61      	ldr	r5, [pc, #388]	; (8009854 <main+0x19c>)
 80096ce:	4b62      	ldr	r3, [pc, #392]	; (8009858 <main+0x1a0>)
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 80096d0:	4862      	ldr	r0, [pc, #392]	; (800985c <main+0x1a4>)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 80096d2:	2100      	movs	r1, #0
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 80096d4:	2207      	movs	r2, #7
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 80096d6:	24f0      	movs	r4, #240	; 0xf0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 80096d8:	605d      	str	r5, [r3, #4]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 80096da:	f880 4023 	strb.w	r4, [r0, #35]	; 0x23
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 80096de:	6099      	str	r1, [r3, #8]
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 80096e0:	601a      	str	r2, [r3, #0]
	SysTick_Config (720000);									// set systemtick to 10 ms - for delay ()	


/* Setup before USB startup */

check_backups();
 80096e2:	f7ff fa21 	bl	8008b28 <check_backups>
USB_Start ();
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
 80096e6:	4d5e      	ldr	r5, [pc, #376]	; (8009860 <main+0x1a8>)


/* Setup before USB startup */

check_backups();
SmartCardInitInterface ();
 80096e8:	f7f9 f8b2 	bl	8002850 <SmartCardInitInterface>
  }
    if (capsLockClicked){
  capsLockClicked=0;
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
 80096ec:	4f5d      	ldr	r7, [pc, #372]	; (8009864 <main+0x1ac>)
/* Setup before USB startup */

check_backups();
SmartCardInitInterface ();

USB_Start ();
 80096ee:	f7ff fedf 	bl	80094b0 <USB_Start>
  }
    if (scrollLockClicked){
  scrollLockClicked=0;
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
 80096f2:	4e5d      	ldr	r6, [pc, #372]	; (8009868 <main+0x1b0>)
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 80096f4:	f8df 818c 	ldr.w	r8, [pc, #396]	; 8009884 <main+0x1cc>
 80096f8:	e01e      	b.n	8009738 <main+0x80>
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
 80096fa:	4b5c      	ldr	r3, [pc, #368]	; (800986c <main+0x1b4>)
 80096fc:	781a      	ldrb	r2, [r3, #0]
 80096fe:	b12a      	cbz	r2, 800970c <main+0x54>
  numLockClicked=0; 
 8009700:	2100      	movs	r1, #0
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
 8009702:	4a5b      	ldr	r2, [pc, #364]	; (8009870 <main+0x1b8>)
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
  numLockClicked=0; 
 8009704:	7019      	strb	r1, [r3, #0]
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
 8009706:	7814      	ldrb	r4, [r2, #0]
  if (slot_number<=1){
 8009708:	2c01      	cmp	r4, #1
 800970a:	d96b      	bls.n	80097e4 <main+0x12c>
   sendEnter();
	   }
   }

  }
    if (capsLockClicked){
 800970c:	4b59      	ldr	r3, [pc, #356]	; (8009874 <main+0x1bc>)
 800970e:	781a      	ldrb	r2, [r3, #0]
 8009710:	b122      	cbz	r2, 800971c <main+0x64>
  capsLockClicked=0;
 8009712:	2200      	movs	r2, #0
 8009714:	701a      	strb	r2, [r3, #0]
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
 8009716:	783c      	ldrb	r4, [r7, #0]
   if (slot_number<=1){
 8009718:	2c01      	cmp	r4, #1
 800971a:	d919      	bls.n	8009750 <main+0x98>
   sendEnter();
	   }
   }
  
  }
    if (scrollLockClicked){
 800971c:	4b56      	ldr	r3, [pc, #344]	; (8009878 <main+0x1c0>)
 800971e:	781a      	ldrb	r2, [r3, #0]
 8009720:	b122      	cbz	r2, 800972c <main+0x74>
  scrollLockClicked=0;
 8009722:	2200      	movs	r2, #0
 8009724:	701a      	strb	r2, [r3, #0]
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
 8009726:	7834      	ldrb	r4, [r6, #0]
   if (slot_number<=1){
 8009728:	2c01      	cmp	r4, #1
 800972a:	d931      	bls.n	8009790 <main+0xd8>

  
  }

																		  CCID_CheckUsbCommunication();
																		  if (TRUE == nFlagSendSMCardInserted)
 800972c:	4c53      	ldr	r4, [pc, #332]	; (800987c <main+0x1c4>)
  //sendEnter();

  
  }

																		  CCID_CheckUsbCommunication();
 800972e:	f7f7 fa07 	bl	8000b40 <CCID_CheckUsbCommunication>
																		  if (TRUE == nFlagSendSMCardInserted)
 8009732:	6823      	ldr	r3, [r4, #0]
 8009734:	2b01      	cmp	r3, #1
 8009736:	d050      	beq.n	80097da <main+0x122>
USB_Start ();
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
 8009738:	792b      	ldrb	r3, [r5, #4]
 800973a:	2b03      	cmp	r3, #3
 800973c:	d1dd      	bne.n	80096fa <main+0x42>
  device_status=STATUS_BUSY;
 800973e:	2301      	movs	r3, #1
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 8009740:	4640      	mov	r0, r8
 8009742:	494f      	ldr	r1, [pc, #316]	; (8009880 <main+0x1c8>)
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
 8009744:	712b      	strb	r3, [r5, #4]
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 8009746:	f7ff fd0f 	bl	8009168 <parse_report>
  device_status=STATUS_READY;
 800974a:	2300      	movs	r3, #0
 800974c:	712b      	strb	r3, [r5, #4]
 800974e:	e7d4      	b.n	80096fa <main+0x42>
  capsLockClicked=0;
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 8009750:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8009888 <main+0x1d0>
 8009754:	f859 3024 	ldr.w	r3, [r9, r4, lsl #2]
	   
	   if (programmed==0x01){
 8009758:	781b      	ldrb	r3, [r3, #0]
 800975a:	2b01      	cmp	r3, #1
 800975c:	d1de      	bne.n	800971c <main+0x64>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800975e:	4620      	mov	r0, r4
 8009760:	f7ff f94a 	bl	80089f8 <get_code_from_hotp_slot>
 8009764:	4683      	mov	fp, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 8009766:	4620      	mov	r0, r4
 8009768:	f7ff fa12 	bl	8008b90 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800976c:	f010 0f04 	tst.w	r0, #4
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 8009770:	4682      	mov	sl, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 8009772:	d166      	bne.n	8009842 <main+0x18a>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 8009774:	f01a 0f01 	tst.w	sl, #1
   sendNumberN(code,8);
 8009778:	bf14      	ite	ne
 800977a:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 800977c:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 800977e:	4658      	mov	r0, fp
	else
    sendNumberN(code,6);	
 8009780:	f7ff fb08 	bl	8008d94 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 8009784:	f01a 0f02 	tst.w	sl, #2
 8009788:	d0c8      	beq.n	800971c <main+0x64>
   sendEnter();
 800978a:	f7ff fa99 	bl	8008cc0 <sendEnter>
 800978e:	e7c5      	b.n	800971c <main+0x64>
  scrollLockClicked=0;
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 8009790:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 8009888 <main+0x1d0>
 8009794:	f859 3024 	ldr.w	r3, [r9, r4, lsl #2]
	   
	   if (programmed==0x01){
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	2b01      	cmp	r3, #1
 800979c:	d1c6      	bne.n	800972c <main+0x74>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800979e:	4620      	mov	r0, r4
 80097a0:	f7ff f92a 	bl	80089f8 <get_code_from_hotp_slot>
 80097a4:	4683      	mov	fp, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 80097a6:	4620      	mov	r0, r4
 80097a8:	f7ff f9f2 	bl	8008b90 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 80097ac:	f010 0f04 	tst.w	r0, #4
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 80097b0:	4682      	mov	sl, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 80097b2:	d13f      	bne.n	8009834 <main+0x17c>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 80097b4:	f01a 0f01 	tst.w	sl, #1
   sendNumberN(code,8);
 80097b8:	bf14      	ite	ne
 80097ba:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 80097bc:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 80097be:	4658      	mov	r0, fp
	else
    sendNumberN(code,6);	
 80097c0:	f7ff fae8 	bl	8008d94 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 80097c4:	f01a 0f02 	tst.w	sl, #2
 80097c8:	d0b0      	beq.n	800972c <main+0x74>

  
  }

																		  CCID_CheckUsbCommunication();
																		  if (TRUE == nFlagSendSMCardInserted)
 80097ca:	4c2c      	ldr	r4, [pc, #176]	; (800987c <main+0x1c4>)
   sendNumberN(code,8);
	else
    sendNumberN(code,6);	
	
   if (config&(1<<SLOT_CONFIG_ENTER))
   sendEnter();
 80097cc:	f7ff fa78 	bl	8008cc0 <sendEnter>
  //sendEnter();

  
  }

																		  CCID_CheckUsbCommunication();
 80097d0:	f7f7 f9b6 	bl	8000b40 <CCID_CheckUsbCommunication>
																		  if (TRUE == nFlagSendSMCardInserted)
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	2b01      	cmp	r3, #1
 80097d8:	d1ae      	bne.n	8009738 <main+0x80>
																		  {
																			  CCID_SendCardDetect ();						 			// Send card detect to host
 80097da:	f7f7 f9a3 	bl	8000b24 <CCID_SendCardDetect>
																			  nFlagSendSMCardInserted = FALSE;
 80097de:	2300      	movs	r3, #0
 80097e0:	6023      	str	r3, [r4, #0]
 80097e2:	e7a9      	b.n	8009738 <main+0x80>
  numLockClicked=0; 
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 80097e4:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8009888 <main+0x1d0>
 80097e8:	f859 3024 	ldr.w	r3, [r9, r4, lsl #2]
	   
	   if (programmed==0x01){
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d18c      	bne.n	800970c <main+0x54>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 80097f2:	4620      	mov	r0, r4
 80097f4:	f7ff f900 	bl	80089f8 <get_code_from_hotp_slot>
 80097f8:	4683      	mov	fp, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 80097fa:	4620      	mov	r0, r4
 80097fc:	f7ff f9c8 	bl	8008b90 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 8009800:	f010 0f04 	tst.w	r0, #4
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 8009804:	4682      	mov	sl, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 8009806:	d10e      	bne.n	8009826 <main+0x16e>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 8009808:	f01a 0f01 	tst.w	sl, #1
   sendNumberN(code,8);
 800980c:	bf14      	ite	ne
 800980e:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 8009810:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 8009812:	4658      	mov	r0, fp
	else
    sendNumberN(code,6);	
 8009814:	f7ff fabe 	bl	8008d94 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 8009818:	f01a 0f02 	tst.w	sl, #2
 800981c:	f43f af76 	beq.w	800970c <main+0x54>
   sendEnter();
 8009820:	f7ff fa4e 	bl	8008cc0 <sendEnter>
 8009824:	e772      	b.n	800970c <main+0x54>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 8009826:	f859 0024 	ldr.w	r0, [r9, r4, lsl #2]
 800982a:	210c      	movs	r1, #12
 800982c:	3025      	adds	r0, #37	; 0x25
 800982e:	f7ff faef 	bl	8008e10 <sendString>
 8009832:	e7e9      	b.n	8009808 <main+0x150>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 8009834:	f859 0024 	ldr.w	r0, [r9, r4, lsl #2]
 8009838:	210c      	movs	r1, #12
 800983a:	3025      	adds	r0, #37	; 0x25
 800983c:	f7ff fae8 	bl	8008e10 <sendString>
 8009840:	e7b8      	b.n	80097b4 <main+0xfc>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 8009842:	f859 0024 	ldr.w	r0, [r9, r4, lsl #2]
 8009846:	210c      	movs	r1, #12
 8009848:	3025      	adds	r0, #37	; 0x25
 800984a:	f7ff fae1 	bl	8008e10 <sendString>
 800984e:	e791      	b.n	8009774 <main+0xbc>
 8009850:	20000530 	.word	0x20000530
 8009854:	000afc7f 	.word	0x000afc7f
 8009858:	e000e010 	.word	0xe000e010
 800985c:	e000ed00 	.word	0xe000ed00
 8009860:	20000260 	.word	0x20000260
 8009864:	0801ec01 	.word	0x0801ec01
 8009868:	0801ec02 	.word	0x0801ec02
 800986c:	200004e8 	.word	0x200004e8
 8009870:	0801ec00 	.word	0x0801ec00
 8009874:	200004f8 	.word	0x200004f8
 8009878:	20000508 	.word	0x20000508
 800987c:	20000000 	.word	0x20000000
 8009880:	2000085c 	.word	0x2000085c
 8009884:	2000089c 	.word	0x2000089c
 8009888:	200001e4 	.word	0x200001e4

0800988c <memcmp>:
 800988c:	2a03      	cmp	r2, #3
 800988e:	b470      	push	{r4, r5, r6}
 8009890:	d928      	bls.n	80098e4 <memcmp+0x58>
 8009892:	ea40 0301 	orr.w	r3, r0, r1
 8009896:	079b      	lsls	r3, r3, #30
 8009898:	d013      	beq.n	80098c2 <memcmp+0x36>
 800989a:	7805      	ldrb	r5, [r0, #0]
 800989c:	780c      	ldrb	r4, [r1, #0]
 800989e:	42a5      	cmp	r5, r4
 80098a0:	d124      	bne.n	80098ec <memcmp+0x60>
 80098a2:	3a01      	subs	r2, #1
 80098a4:	2300      	movs	r3, #0
 80098a6:	e005      	b.n	80098b4 <memcmp+0x28>
 80098a8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80098ac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80098b0:	42a5      	cmp	r5, r4
 80098b2:	d11b      	bne.n	80098ec <memcmp+0x60>
 80098b4:	4293      	cmp	r3, r2
 80098b6:	f103 0301 	add.w	r3, r3, #1
 80098ba:	d1f5      	bne.n	80098a8 <memcmp+0x1c>
 80098bc:	2000      	movs	r0, #0
 80098be:	bc70      	pop	{r4, r5, r6}
 80098c0:	4770      	bx	lr
 80098c2:	460c      	mov	r4, r1
 80098c4:	4603      	mov	r3, r0
 80098c6:	6825      	ldr	r5, [r4, #0]
 80098c8:	681e      	ldr	r6, [r3, #0]
 80098ca:	4621      	mov	r1, r4
 80098cc:	42ae      	cmp	r6, r5
 80098ce:	4618      	mov	r0, r3
 80098d0:	f104 0404 	add.w	r4, r4, #4
 80098d4:	f103 0304 	add.w	r3, r3, #4
 80098d8:	d104      	bne.n	80098e4 <memcmp+0x58>
 80098da:	3a04      	subs	r2, #4
 80098dc:	2a03      	cmp	r2, #3
 80098de:	4618      	mov	r0, r3
 80098e0:	4621      	mov	r1, r4
 80098e2:	d8f0      	bhi.n	80098c6 <memcmp+0x3a>
 80098e4:	2a00      	cmp	r2, #0
 80098e6:	d1d8      	bne.n	800989a <memcmp+0xe>
 80098e8:	4610      	mov	r0, r2
 80098ea:	e7e8      	b.n	80098be <memcmp+0x32>
 80098ec:	1b28      	subs	r0, r5, r4
 80098ee:	bc70      	pop	{r4, r5, r6}
 80098f0:	4770      	bx	lr
 80098f2:	bf00      	nop

080098f4 <memmove>:
 80098f4:	4288      	cmp	r0, r1
 80098f6:	b4f0      	push	{r4, r5, r6, r7}
 80098f8:	d910      	bls.n	800991c <memmove+0x28>
 80098fa:	188c      	adds	r4, r1, r2
 80098fc:	42a0      	cmp	r0, r4
 80098fe:	d20d      	bcs.n	800991c <memmove+0x28>
 8009900:	1885      	adds	r5, r0, r2
 8009902:	1e53      	subs	r3, r2, #1
 8009904:	b142      	cbz	r2, 8009918 <memmove+0x24>
 8009906:	4621      	mov	r1, r4
 8009908:	462a      	mov	r2, r5
 800990a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800990e:	3b01      	subs	r3, #1
 8009910:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009914:	1c5c      	adds	r4, r3, #1
 8009916:	d1f8      	bne.n	800990a <memmove+0x16>
 8009918:	bcf0      	pop	{r4, r5, r6, r7}
 800991a:	4770      	bx	lr
 800991c:	2a0f      	cmp	r2, #15
 800991e:	d944      	bls.n	80099aa <memmove+0xb6>
 8009920:	ea40 0301 	orr.w	r3, r0, r1
 8009924:	079b      	lsls	r3, r3, #30
 8009926:	d144      	bne.n	80099b2 <memmove+0xbe>
 8009928:	f1a2 0710 	sub.w	r7, r2, #16
 800992c:	093f      	lsrs	r7, r7, #4
 800992e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8009932:	3610      	adds	r6, #16
 8009934:	460c      	mov	r4, r1
 8009936:	4603      	mov	r3, r0
 8009938:	6825      	ldr	r5, [r4, #0]
 800993a:	3310      	adds	r3, #16
 800993c:	f843 5c10 	str.w	r5, [r3, #-16]
 8009940:	6865      	ldr	r5, [r4, #4]
 8009942:	3410      	adds	r4, #16
 8009944:	f843 5c0c 	str.w	r5, [r3, #-12]
 8009948:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800994c:	f843 5c08 	str.w	r5, [r3, #-8]
 8009950:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009954:	f843 5c04 	str.w	r5, [r3, #-4]
 8009958:	42b3      	cmp	r3, r6
 800995a:	d1ed      	bne.n	8009938 <memmove+0x44>
 800995c:	1c7b      	adds	r3, r7, #1
 800995e:	f002 0c0f 	and.w	ip, r2, #15
 8009962:	011b      	lsls	r3, r3, #4
 8009964:	f1bc 0f03 	cmp.w	ip, #3
 8009968:	4419      	add	r1, r3
 800996a:	4403      	add	r3, r0
 800996c:	d923      	bls.n	80099b6 <memmove+0xc2>
 800996e:	460e      	mov	r6, r1
 8009970:	461d      	mov	r5, r3
 8009972:	4664      	mov	r4, ip
 8009974:	f856 7b04 	ldr.w	r7, [r6], #4
 8009978:	3c04      	subs	r4, #4
 800997a:	2c03      	cmp	r4, #3
 800997c:	f845 7b04 	str.w	r7, [r5], #4
 8009980:	d8f8      	bhi.n	8009974 <memmove+0x80>
 8009982:	f1ac 0404 	sub.w	r4, ip, #4
 8009986:	f024 0403 	bic.w	r4, r4, #3
 800998a:	3404      	adds	r4, #4
 800998c:	f002 0203 	and.w	r2, r2, #3
 8009990:	4423      	add	r3, r4
 8009992:	4421      	add	r1, r4
 8009994:	2a00      	cmp	r2, #0
 8009996:	d0bf      	beq.n	8009918 <memmove+0x24>
 8009998:	441a      	add	r2, r3
 800999a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800999e:	f803 4b01 	strb.w	r4, [r3], #1
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d1f9      	bne.n	800999a <memmove+0xa6>
 80099a6:	bcf0      	pop	{r4, r5, r6, r7}
 80099a8:	4770      	bx	lr
 80099aa:	4603      	mov	r3, r0
 80099ac:	2a00      	cmp	r2, #0
 80099ae:	d1f3      	bne.n	8009998 <memmove+0xa4>
 80099b0:	e7b2      	b.n	8009918 <memmove+0x24>
 80099b2:	4603      	mov	r3, r0
 80099b4:	e7f0      	b.n	8009998 <memmove+0xa4>
 80099b6:	4662      	mov	r2, ip
 80099b8:	2a00      	cmp	r2, #0
 80099ba:	d1ed      	bne.n	8009998 <memmove+0xa4>
 80099bc:	e7ac      	b.n	8009918 <memmove+0x24>
 80099be:	bf00      	nop

080099c0 <memset>:
 80099c0:	b4f0      	push	{r4, r5, r6, r7}
 80099c2:	0784      	lsls	r4, r0, #30
 80099c4:	d043      	beq.n	8009a4e <memset+0x8e>
 80099c6:	1e54      	subs	r4, r2, #1
 80099c8:	2a00      	cmp	r2, #0
 80099ca:	d03e      	beq.n	8009a4a <memset+0x8a>
 80099cc:	b2cd      	uxtb	r5, r1
 80099ce:	4603      	mov	r3, r0
 80099d0:	e003      	b.n	80099da <memset+0x1a>
 80099d2:	1e62      	subs	r2, r4, #1
 80099d4:	2c00      	cmp	r4, #0
 80099d6:	d038      	beq.n	8009a4a <memset+0x8a>
 80099d8:	4614      	mov	r4, r2
 80099da:	f803 5b01 	strb.w	r5, [r3], #1
 80099de:	079a      	lsls	r2, r3, #30
 80099e0:	d1f7      	bne.n	80099d2 <memset+0x12>
 80099e2:	2c03      	cmp	r4, #3
 80099e4:	d92a      	bls.n	8009a3c <memset+0x7c>
 80099e6:	b2cd      	uxtb	r5, r1
 80099e8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80099ec:	2c0f      	cmp	r4, #15
 80099ee:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80099f2:	d915      	bls.n	8009a20 <memset+0x60>
 80099f4:	f1a4 0710 	sub.w	r7, r4, #16
 80099f8:	093f      	lsrs	r7, r7, #4
 80099fa:	f103 0610 	add.w	r6, r3, #16
 80099fe:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8009a02:	461a      	mov	r2, r3
 8009a04:	6015      	str	r5, [r2, #0]
 8009a06:	6055      	str	r5, [r2, #4]
 8009a08:	6095      	str	r5, [r2, #8]
 8009a0a:	60d5      	str	r5, [r2, #12]
 8009a0c:	3210      	adds	r2, #16
 8009a0e:	42b2      	cmp	r2, r6
 8009a10:	d1f8      	bne.n	8009a04 <memset+0x44>
 8009a12:	f004 040f 	and.w	r4, r4, #15
 8009a16:	3701      	adds	r7, #1
 8009a18:	2c03      	cmp	r4, #3
 8009a1a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8009a1e:	d90d      	bls.n	8009a3c <memset+0x7c>
 8009a20:	461e      	mov	r6, r3
 8009a22:	4622      	mov	r2, r4
 8009a24:	3a04      	subs	r2, #4
 8009a26:	2a03      	cmp	r2, #3
 8009a28:	f846 5b04 	str.w	r5, [r6], #4
 8009a2c:	d8fa      	bhi.n	8009a24 <memset+0x64>
 8009a2e:	1f22      	subs	r2, r4, #4
 8009a30:	f022 0203 	bic.w	r2, r2, #3
 8009a34:	3204      	adds	r2, #4
 8009a36:	4413      	add	r3, r2
 8009a38:	f004 0403 	and.w	r4, r4, #3
 8009a3c:	b12c      	cbz	r4, 8009a4a <memset+0x8a>
 8009a3e:	b2c9      	uxtb	r1, r1
 8009a40:	441c      	add	r4, r3
 8009a42:	f803 1b01 	strb.w	r1, [r3], #1
 8009a46:	42a3      	cmp	r3, r4
 8009a48:	d1fb      	bne.n	8009a42 <memset+0x82>
 8009a4a:	bcf0      	pop	{r4, r5, r6, r7}
 8009a4c:	4770      	bx	lr
 8009a4e:	4614      	mov	r4, r2
 8009a50:	4603      	mov	r3, r0
 8009a52:	e7c6      	b.n	80099e2 <memset+0x22>

08009a54 <strcpy>:
 8009a54:	ea80 0201 	eor.w	r2, r0, r1
 8009a58:	4684      	mov	ip, r0
 8009a5a:	f012 0f03 	tst.w	r2, #3
 8009a5e:	d14f      	bne.n	8009b00 <strcpy+0xac>
 8009a60:	f011 0f03 	tst.w	r1, #3
 8009a64:	d132      	bne.n	8009acc <strcpy+0x78>
 8009a66:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8009a6a:	f011 0f04 	tst.w	r1, #4
 8009a6e:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a72:	d00b      	beq.n	8009a8c <strcpy+0x38>
 8009a74:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8009a78:	439a      	bics	r2, r3
 8009a7a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009a7e:	bf04      	itt	eq
 8009a80:	f84c 3b04 	streq.w	r3, [ip], #4
 8009a84:	f851 3b04 	ldreq.w	r3, [r1], #4
 8009a88:	d116      	bne.n	8009ab8 <strcpy+0x64>
 8009a8a:	bf00      	nop
 8009a8c:	f851 4b04 	ldr.w	r4, [r1], #4
 8009a90:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8009a94:	439a      	bics	r2, r3
 8009a96:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009a9a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8009a9e:	d10b      	bne.n	8009ab8 <strcpy+0x64>
 8009aa0:	f84c 3b04 	str.w	r3, [ip], #4
 8009aa4:	43a2      	bics	r2, r4
 8009aa6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009aaa:	bf04      	itt	eq
 8009aac:	f851 3b04 	ldreq.w	r3, [r1], #4
 8009ab0:	f84c 4b04 	streq.w	r4, [ip], #4
 8009ab4:	d0ea      	beq.n	8009a8c <strcpy+0x38>
 8009ab6:	4623      	mov	r3, r4
 8009ab8:	f80c 3b01 	strb.w	r3, [ip], #1
 8009abc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009ac0:	ea4f 2333 	mov.w	r3, r3, ror #8
 8009ac4:	d1f8      	bne.n	8009ab8 <strcpy+0x64>
 8009ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009aca:	4770      	bx	lr
 8009acc:	f011 0f01 	tst.w	r1, #1
 8009ad0:	d006      	beq.n	8009ae0 <strcpy+0x8c>
 8009ad2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ad6:	f80c 2b01 	strb.w	r2, [ip], #1
 8009ada:	2a00      	cmp	r2, #0
 8009adc:	bf08      	it	eq
 8009ade:	4770      	bxeq	lr
 8009ae0:	f011 0f02 	tst.w	r1, #2
 8009ae4:	d0bf      	beq.n	8009a66 <strcpy+0x12>
 8009ae6:	f831 2b02 	ldrh.w	r2, [r1], #2
 8009aea:	f012 0fff 	tst.w	r2, #255	; 0xff
 8009aee:	bf16      	itet	ne
 8009af0:	f82c 2b02 	strhne.w	r2, [ip], #2
 8009af4:	f88c 2000 	strbeq.w	r2, [ip]
 8009af8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 8009afc:	d1b3      	bne.n	8009a66 <strcpy+0x12>
 8009afe:	4770      	bx	lr
 8009b00:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b04:	f80c 2b01 	strb.w	r2, [ip], #1
 8009b08:	2a00      	cmp	r2, #0
 8009b0a:	d1f9      	bne.n	8009b00 <strcpy+0xac>
 8009b0c:	4770      	bx	lr
 8009b0e:	bf00      	nop

08009b10 <strlen>:
 8009b10:	f020 0103 	bic.w	r1, r0, #3
 8009b14:	f010 0003 	ands.w	r0, r0, #3
 8009b18:	f1c0 0000 	rsb	r0, r0, #0
 8009b1c:	f851 3b04 	ldr.w	r3, [r1], #4
 8009b20:	f100 0c04 	add.w	ip, r0, #4
 8009b24:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8009b28:	f06f 0200 	mvn.w	r2, #0
 8009b2c:	bf1c      	itt	ne
 8009b2e:	fa22 f20c 	lsrne.w	r2, r2, ip
 8009b32:	4313      	orrne	r3, r2
 8009b34:	f04f 0c01 	mov.w	ip, #1
 8009b38:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8009b3c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8009b40:	eba3 020c 	sub.w	r2, r3, ip
 8009b44:	ea22 0203 	bic.w	r2, r2, r3
 8009b48:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8009b4c:	bf04      	itt	eq
 8009b4e:	f851 3b04 	ldreq.w	r3, [r1], #4
 8009b52:	3004      	addeq	r0, #4
 8009b54:	d0f4      	beq.n	8009b40 <strlen+0x30>
 8009b56:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009b5a:	bf1f      	itttt	ne
 8009b5c:	3001      	addne	r0, #1
 8009b5e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8009b62:	3001      	addne	r0, #1
 8009b64:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8009b68:	bf18      	it	ne
 8009b6a:	3001      	addne	r0, #1
 8009b6c:	4770      	bx	lr
 8009b6e:	bf00      	nop

08009b70 <Dmul64vsDI>:
 8009b70:	0000 0000 0040 0000 0080 0000 0100 0000     ....@...........
 8009b80:	0200 0000 0400 0000 0800 0000 0000 0000     ................
 8009b90:	0300 0000 0500 0000 0020 0000 0010 0000     ........ .......
 8009ba0:	0008 0000 0004 0000 0002 0000 0001 0000     ................

08009bb0 <FvsFI>:
 8009bb0:	0000 0000 0174 0000 022e 0000 02e8 0000     ....t...........
 8009bc0:	045c 0000 05d0 0000 0744 0000 0000 0000     \.......D.......
 8009bd0:	0000 0000 0200 0000 0300 0000 0400 0000     ................
 8009be0:	0600 0000 0800 0000 0000 0000 0000 0000     ................
 8009bf0:	a400 0004 d206 0076 2401 0001 a340 75be     ......v..$..@..u
 8009c00:	f4fa ab3e 8cbb b3d8 9631 cf81 093a 8d85     ..>.....1...:...
 8009c10:	4a2a 6f18 4d13 113d 7222 66fa 2d6d f344     *J.o.M=."r.fm-D.
 8009c20:	230d 3adf 4d77 893f 8720 ac37 3a97 1f9b     .#.:wM?. .7..:..
 8009c30:	c524 05fe 8bde 212c 25ce a667 b710 f3c8     $.....,!.%g.....
 8009c40:	46e8 4f62 5b31 cd0c af3d 4164 173b 3945     .FbO1[..=.dA;.E9
 8009c50:	56fe 6a4d da68 438c a7a5 597c 57fb 9f6a     .VMjh..C..|Y.Wj.
 8009c60:	9396 dc04 e877 c83f 54c0 99b8 e88d 432f     ....w.?..T..../C
 8009c70:	55e4 0eba e694 10a3 f059 56cf               .U......Y..V

08009c7c <D_Table>:
 8009c7c:	0000 0000 0001 0000 0002 0000 0004 0000     ................
 8009c8c:	0008 0000 0010 0000 0020 0000 0000 0000     ........ .......
 8009c9c:	000c 0000 0014 0000 0000 0000 0000 0000     ................
	...

08009cbc <F_Table>:
 8009cbc:	0174 0000 0174 0000 022e 0000 02e8 0000     t...t...........
 8009ccc:	045c 0000 05d0 0000 0744 0000 0000 0000     \.......D.......
 8009cdc:	0000 0000 0200 0000 0300 0000 0400 0000     ................
 8009cec:	0600 0000 0800 0000 0000 0000 0000 0000     ................

08009cfc <CHV1>:
 8009cfc:	3030 3030 3030 3030                         00000000

08009d04 <IMSI>:
 8009d04:	076f 0000                                   o...

08009d08 <ICCID>:
 8009d08:	e22f 0000                                   /...

08009d0c <GSMDir>:
 8009d0c:	207f 0000                                   . ..

08009d10 <MasterRoot>:
 8009d10:	003f 0000                                   ?...

08009d14 <CCID_StringInterface>:
 8009d14:	0310 0043 0053 0020 0053 006d 0043 0064     ..C.S. .S.m.C.d.

08009d24 <CCID_StringProduct>:
 8009d24:	0324 0043 0072 0079 0070 0074 006f 0020     $.C.r.y.p.t.o. .
 8009d34:	0053 0074 0069 0063 006b 0020 0076 0031     S.t.i.c.k. .v.1.
 8009d44:	002e 0034                                   ..4.

08009d48 <CCID_StringVendor>:
 8009d48:	0334 0043 0072 0079 0070 0074 006f 0020     4.C.r.y.p.t.o. .
 8009d58:	0053 0074 0069 0063 006b 0000 0000 0000     S.t.i.c.k.......
	...

08009d7c <CCID_StringLangID>:
 8009d7c:	0304 0409                                   ....

08009d80 <Keyboard_ReportDescriptor>:
 8009d80:	0105 0609 01a1 0705 e019 e729 0015 0125     ..........)...%.
 8009d90:	0175 0895 0281 0195 0875 0381 0595 0175     u.......u.....u.
 8009da0:	0805 0119 0529 0291 0195 0375 0391 0695     ....).....u.....
 8009db0:	0875 0015 6525 0705 0019 6529 0081 0309     u...%e....)e....
 8009dc0:	0875 4095 02b1 00c0                         u..@....

08009dc8 <CCID_ConfigDescriptor>:
 8009dc8:	0209 0076 0102 8000 0932 0004 0100 0103     ..v.....2.......
 8009dd8:	0001 2109 0110 0100 4722 0700 8405 0803     ...!...."G......
 8009de8:	0a00 0409 0001 0b03 0000 3600 1021 0001     ...........6!...
 8009df8:	0202 0000 1000 000e 1000 000e 0000 25cd     ...............%
 8009e08:	0000 c5a1 0001 fe00 0000 0000 0000 0000     ................
 8009e18:	0000 ba00 0104 0f00 0001 0000 0000 0000     ................
 8009e28:	0701 8105 4003 1800 0507 0202 0040 0700     .....@......@...
 8009e38:	8205 4002 0000 0000                         ...@....

08009e40 <CCID_DeviceDescriptor>:
 8009e40:	0112 0110 0000 4000 20a0 4108 0100 0201     .......@. .A....
 8009e50:	0103 0000                                   ....

08009e54 <MASS_StringInterface>:
 8009e54:	031e 0043 0072 0079 0070 0074 006f 0053     ..C.r.y.p.t.o.S.
 8009e64:	0074 0069 0063 006b 0020 0053 0044 0000     t.i.c.k. .S.D...

08009e74 <MASS_StringProduct>:
 8009e74:	0336 0043 0072 0079 0070 0074 006f 0053     6.C.r.y.p.t.o.S.
 8009e84:	0074 0069 0063 006b 0020 0032 002e 0030     t.i.c.k. .2...0.
 8009e94:	0020 0020 0053 0044 0020 0064 0065 0076      . .S.D. .d.e.v.
 8009ea4:	0069 0063 0065 0000                         i.c.e...

08009eac <MASS_StringVendor>:
 8009eac:	0318 0043 0072 0079 0070 0074 006f 0053     ..C.r.y.p.t.o.S.
 8009ebc:	0074 0069 0063 006b                         t.i.c.k.

08009ec4 <MASS_StringLangID>:
 8009ec4:	0304 0409                                   ....

08009ec8 <MASS_ConfigDescriptor>:
 8009ec8:	0209 0020 0101 8000 0932 0004 0200 0608     .. .....2.......
 8009ed8:	0450 0507 0281 0040 0700 0205 4002 0000     P.....@......@..

08009ee8 <MASS_DeviceDescriptor>:
 8009ee8:	0112 0200 0000 4000 0483 5722 0200 0201     .......@.."W....
 8009ef8:	0103 0000                                   ....

08009efc <SystemFrequency_APB2Clk>:
 8009efc:	a200 044a                                   ..J.

08009f00 <SystemFrequency_APB1Clk>:
 8009f00:	5100 0225                                   .Q%.

08009f04 <SystemFrequency_AHBClk>:
 8009f04:	a200 044a                                   ..J.

08009f08 <SystemFrequency_SysClk>:
 8009f08:	a200 044a                                   ..J.

08009f0c <SystemFrequency>:
 8009f0c:	a200 044a                                   ..J.

08009f10 <CSWTCH.10>:
 8009f10:	0002 0000 0000 0100 8305 0800 831d 0800     ................
 8009f20:	8311 0800 831d 0800 7999 5a82 eba1 6ed9     .........y.Z...n
 8009f30:	bcdc 8f1b c1d6 ca62 6547 546d 6977 2d6e     ......b.GemTwin-
 8009f40:	3256 302e 2d30 5447 3030 0000 3231 3433     V2.00-GT00..1234
 8009f50:	3635 0000                                   56..
