<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/62749127957</prism:url><dc:identifier>SCOPUS_ID:62749127957</dc:identifier><eid>2-s2.0-62749127957</eid><dc:title>Identifying data dependencies with a sufficiently large distance between memory references in a multimedia vectorizing compiler</dc:title><prism:aggregationType>Conference Proceeding</prism:aggregationType><srctype>p</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>0</citedby-count><prism:publicationName>Proceedings of the 2008 International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2008</prism:publicationName><source-id>17300154714</source-id><prism:isbn>1601320841</prism:isbn><prism:isbn>9781601320841</prism:isbn><prism:startingPage>393</prism:startingPage><prism:endingPage>397</prism:endingPage><prism:pageRange>393-397</prism:pageRange><prism:coverDate>2008-12-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>In this paper we consider the problem of testing a single dependence equation for a constrained integer solution in parallelization for microprocessors with a multimedia extension. For the short SIMD parallelism extraction it is essential that, if dependency exists, then the distance between memory references is greater than or equal to the number of data processed in the SIMD register. This implies that some loops that could not be vectorized on traditional vector processors can still be parallelized for the short SIMD execution. There are a number of data dependence tests that have been proposed in the literature. In all of these tests the parallelization may be prohibited when actually there is no parallelism restriction relating to the short SIMD execution model. In the paper we present a simple and efficient data dependence testing method. The presented method is a special application of dependence testing and takes the dependence distance into consideration. The presented method is suitable for use in a dependence analyzer that is organized as a series of tests, progressively increasing in accuracy, as a one of the first used simple and inexpensive tests.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/62749127957" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=62749127957&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=62749127957&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="6508356094"><ce:initials>T.</ce:initials><ce:indexed-name>Dobravec T.</ce:indexed-name><ce:surname>Dobravec</ce:surname><ce:given-name>Tomaž</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Dobravec T.</ce:indexed-name><ce:surname>Dobravec</ce:surname><ce:given-name>Tomaž</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6508356094</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords/><idxterms><mainterm weight="a" candidate="n">Data dependences</mainterm><mainterm weight="a" candidate="n">Data dependencies</mainterm><mainterm weight="a" candidate="n">Dependence testing</mainterm><mainterm weight="a" candidate="n">Execution models</mainterm><mainterm weight="a" candidate="n">Integer solutions</mainterm><mainterm weight="a" candidate="n">Memory references</mainterm><mainterm weight="a" candidate="n">Multimedia extensions</mainterm><mainterm weight="a" candidate="n">Number of datum</mainterm><mainterm weight="a" candidate="n">Parallelism extractions</mainterm><mainterm weight="a" candidate="n">Parallelization</mainterm><mainterm weight="a" candidate="n">Special applications</mainterm><mainterm weight="a" candidate="n">Vector processors</mainterm></idxterms><subject-areas><subject-area code="1703" abbrev="COMP">Computational Theory and Mathematics</subject-area><subject-area code="1706" abbrev="COMP">Computer Science Applications</subject-area><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2017" month="05" day="19" timestamp="2017-05-19T14:42:50.000050+01:00"/><ait:date-sort year="2008" month="12" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2012 Elsevier B.V., All rights reserved.</copyright><itemidlist><itemid idtype="PUI">354347774</itemid><itemid idtype="CPX">20091311990102</itemid><itemid idtype="SCP">62749127957</itemid><itemid idtype="SGR">62749127957</itemid></itemidlist><history><date-created year="2009" month="03" day="26"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">Identifying data dependencies with a sufficiently large distance between memory references in a multimedia vectorizing compiler</titletext></citation-title><author-group><author auid="6603205527" seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><author auid="6508356094" seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Dobravec T.</ce:indexed-name><ce:surname>Dobravec</ce:surname><ce:given-name>Tomaž</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Dobravec T.</ce:indexed-name><ce:surname>Dobravec</ce:surname><ce:given-name>Tomaž</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><address-part>Tržaška c. 25</address-part><city-group>SI-1000 Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></person><affiliation country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><address-part>Tržaška c. 25</address-part><city-group>SI-1000 Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>In this paper we consider the problem of testing a single dependence equation for a constrained integer solution in parallelization for microprocessors with a multimedia extension. For the short SIMD parallelism extraction it is essential that, if dependency exists, then the distance between memory references is greater than or equal to the number of data processed in the SIMD register. This implies that some loops that could not be vectorized on traditional vector processors can still be parallelized for the short SIMD execution. There are a number of data dependence tests that have been proposed in the literature. In all of these tests the parallelization may be prohibited when actually there is no parallelism restriction relating to the short SIMD execution model. In the paper we present a simple and efficient data dependence testing method. The presented method is a special application of dependence testing and takes the dependence distance into consideration. The presented method is suitable for use in a dependence analyzer that is organized as a series of tests, progressively increasing in accuracy, as a one of the first used simple and inexpensive tests.</ce:para></abstract></abstracts><source srcid="17300154714" type="p" country="usa"><sourcetitle>Proceedings of the 2008 International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2008</sourcetitle><sourcetitle-abbrev>Proc. Int. Conf. Parallel Distrib. Process. Tech. Appl., PDPTA</sourcetitle-abbrev><issuetitle>Proceedings of the 2008 International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2008</issuetitle><isbn length="10">1601320841</isbn><isbn length="13">9781601320841</isbn><volisspag><pagerange first="393" last="397"/></volisspag><publicationyear first="2008"/><publicationdate><year>2008</year><date-text xfab-added="true">2008</date-text></publicationdate><additional-srcinfo><conferenceinfo><confevent><confname>2008 International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2008</confname><conflocation country="usa"><city-group>Las Vegas, NV</city-group></conflocation><confdate><startdate year="2008" month="07" day="14"/><enddate year="2008" month="07" day="17"/></confdate><confsponsors complete="n"><confsponsor>Harvard University</confsponsor><confsponsor>University of California</confsponsor><confsponsor>University of Minnesota</confsponsor><confsponsor>University of Illinois at Urbana-Champaign</confsponsor><confsponsor>Georgia Institute of Technology and Emory University</confsponsor></confsponsors></confevent><confpublication><procpagecount>var.pagings</procpagecount></confpublication></conferenceinfo></additional-srcinfo></source><enhancement><classificationgroup><classifications type="ASJC"><classification>1703</classification><classification>1706</classification><classification>1708</classification><classification>2208</classification></classifications><classifications type="CPXCLASS"><classification> <classification-code>921.5</classification-code> <classification-description>Optimization Techniques</classification-description> </classification><classification> <classification-code>723.1</classification-code> <classification-description>Computer Programming</classification-description> </classification><classification> <classification-code>722</classification-code> <classification-description>Computer Hardware</classification-description> </classification><classification> <classification-code>721</classification-code> <classification-description>Computer Circuits and Logic Elements</classification-description> </classification><classification> <classification-code>714.2</classification-code> <classification-description>Semiconductor Devices and Integrated Circuits</classification-description> </classification><classification> <classification-code>703.1</classification-code> <classification-description>Electric Networks</classification-description> </classification><classification> <classification-code>451.2</classification-code> <classification-description>Air Pollution Control</classification-description> </classification><classification> <classification-code>423.2</classification-code> <classification-description>Test Methods</classification-description> </classification><classification> <classification-code>422.2</classification-code> <classification-description>Test Methods</classification-description> </classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="10"><reference id="1"><ref-info><refd-itemidlist><itemid idtype="SGR">0004230378</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Banerjee U.</ce:indexed-name><ce:surname>Banerjee</ce:surname></author></ref-authors><ref-sourcetitle>Dependence Analysis: A Book Series on Loop Transformations for Restructuring Compilers</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Kluwer Academic Publishers, Dordrecht</ref-text></ref-info><ref-fulltext>Banerjee U. Dependence Analysis: A Book Series on Loop Transformations for Restructuring Compilers. Kluwer Academic Publishers, Dordrecht, 1997.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>Automatic Intra-Register Vectorization for the Intel (R) Architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0344908850</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.J.C.</ce:initials><ce:indexed-name>Bik A.J.C.</ce:indexed-name><ce:surname>Bik</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Girkar M.</ce:indexed-name><ce:surname>Girkar</ce:surname></author><author seq="3"><ce:initials>P.M.</ce:initials><ce:indexed-name>Grey P.M.</ce:indexed-name><ce:surname>Grey</ce:surname></author><author seq="4"><ce:initials>X.M.</ce:initials><ce:indexed-name>Tian X.M.</ce:indexed-name><ce:surname>Tian</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Parallel Programming</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="30" issue="2"/><pagerange first="65" last="98"/></ref-volisspag></ref-info><ref-fulltext>Bik A.J.C., Girkar M., Grey P.M., Tian X.M. Automatic Intra-Register Vectorization for the Intel (R) Architecture. International Journal of Parallel Programming. Vol 30., No. 2, pp. 65-98. 2002.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Compilation Techniques for Multimedia Processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034250996</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Krall A.</ce:indexed-name><ce:surname>Krall</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Lelait S.</ce:indexed-name><ce:surname>Lelait</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Parallel Programming</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="28" issue="4"/><pagerange first="347" last="361"/></ref-volisspag></ref-info><ref-fulltext>Krall A., Lelait S. Compilation Techniques for Multimedia Processors. International Journal of Parallel Programming. Vol. 28, No. 4, pp. 347-361, 2000.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Accelerating Multimedia with Enhanced Processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029290814</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Lee R.</ce:indexed-name><ce:surname>Lee</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><voliss volume="15" issue="2"/><pagerange first="22" last="32"/></ref-volisspag></ref-info><ref-fulltext>Lee R. Accelerating Multimedia with Enhanced Processors. IEEE Micro. Vol. 15, No. 2, pp. 22-32, 1995.</ref-fulltext></reference><reference id="5"><ref-info><refd-itemidlist><itemid idtype="SGR">0003502903</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Muchnick S.</ce:indexed-name><ce:surname>Muchnick</ce:surname></author></ref-authors><ref-sourcetitle>Advanced Compiler Design &amp; Implementation</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Morgan Kauffman Publishers</ref-text></ref-info><ref-fulltext>Muchnick S. Advanced Compiler Design &amp; Implementation. Morgan Kauffman Publishers, 1997.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>AMD 3DNow! Technology: Architecture and Implementation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032633255</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Oberman S.</ce:indexed-name><ce:surname>Oberman</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Favor G.</ce:indexed-name><ce:surname>Favor</ce:surname></author><author seq="3"><ce:initials>F.</ce:initials><ce:indexed-name>Weber F.</ce:indexed-name><ce:surname>Weber</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="19" issue="2"/><pagerange first="37" last="48"/></ref-volisspag></ref-info><ref-fulltext>Oberman S., Favor G., Weber F. AMD 3DNow! Technology: Architecture and Implementation. IEEE Micro. Vol. 19, No. 2, pp. 37-48, 1999.</ref-fulltext></reference><reference id="7"><ref-info><refd-itemidlist><itemid idtype="SGR">62749132313</itemid></refd-itemidlist><ref-text>Peleg A., Weiser U. MMX Technology Extension to the Intel Architecture. IEEE Micro. 16, No. 4, pp. 42-50, 1996.</ref-text></ref-info><ref-fulltext>Peleg A., Weiser U. MMX Technology Extension to the Intel Architecture. IEEE Micro. Vol. 16, No. 4, pp. 42-50, 1996.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>A Vectorizing Compiler for Multimedia Extensions</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034249157</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>N.</ce:initials><ce:indexed-name>Sreraman N.</ce:indexed-name><ce:surname>Sreraman</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Govindarajan R.</ce:indexed-name><ce:surname>Govindarajan</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Parallel Programming</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="28" issue="4"/><pagerange first="363" last="400"/></ref-volisspag></ref-info><ref-fulltext>Sreraman N., Govindarajan R. A Vectorizing Compiler for Multimedia Extensions. International Journal of Parallel Programming. Vol. 28, No. 4, pp. 363-400, 2000.</ref-fulltext></reference><reference id="9"><ref-info><refd-itemidlist><itemid idtype="SGR">0003927035</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.J.</ce:initials><ce:indexed-name>Wolfe M.J.</ce:indexed-name><ce:surname>Wolfe</ce:surname></author></ref-authors><ref-sourcetitle>High Performance Compilers for Parallel Computing</ref-sourcetitle><ref-publicationyear first="1996"/><ref-text>Addison-Wesley Publishing Company</ref-text></ref-info><ref-fulltext>Wolfe M.J. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, 1996.</ref-fulltext></reference><reference id="10"><ref-info><refd-itemidlist><itemid idtype="SGR">0003488086</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.P.</ce:initials><ce:indexed-name>Zima H.P.</ce:indexed-name><ce:surname>Zima</ce:surname></author><author seq="2"><ce:initials>B.M.</ce:initials><ce:indexed-name>Chapman B.M.</ce:indexed-name><ce:surname>Chapman</ce:surname></author></ref-authors><ref-sourcetitle>Supercompilers for Parallel and Vector Computers</ref-sourcetitle><ref-publicationyear first="1990"/><ref-text>Addison-Wesley Publishing Company</ref-text></ref-info><ref-fulltext>Zima H.P., Chapman B.M. Supercompilers for Parallel and Vector Computers. Addison-Wesley Publishing Company, 1990.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>