#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 11 20:34:47 2020
# Process ID: 2140
# Current directory: Z:/Desktop/EECE2323/lab3proj5/lab3proj5.runs/synth_1
# Command line: vivado.exe -log eightbit_alu_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eightbit_alu_top.tcl
# Log file: Z:/Desktop/EECE2323/lab3proj5/lab3proj5.runs/synth_1/eightbit_alu_top.vds
# Journal file: Z:/Desktop/EECE2323/lab3proj5/lab3proj5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source eightbit_alu_top.tcl -notrace
Command: synth_design -top eightbit_alu_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 471.504 ; gain = 94.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eightbit_alu_top' [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'eightbit_alu' [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu.v:3]
INFO: [Synth 8-226] default block is never used [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'eightbit_alu' (1#1) [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.runs/synth_1/.Xil/Vivado-2140-vm-2-Xilinx/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (2#1) [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.runs/synth_1/.Xil/Vivado-2140-vm-2-Xilinx/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'probe_out0' does not match port width (8) of module 'vio_0' [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'probe_out1' does not match port width (8) of module 'vio_0' [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'probe_out2' does not match port width (3) of module 'vio_0' [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:55]
WARNING: [Synth 8-3848] Net alu_1st_input in module/entity eightbit_alu_top does not have driver. [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:29]
WARNING: [Synth 8-3848] Net alu_2nd_input in module/entity eightbit_alu_top does not have driver. [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:29]
WARNING: [Synth 8-3848] Net alu_operation_sel in module/entity eightbit_alu_top does not have driver. [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:31]
WARNING: [Synth 8-3848] Net probe_in0 in module/entity eightbit_alu_top does not have driver. [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:50]
WARNING: [Synth 8-3848] Net probe_in1 in module/entity eightbit_alu_top does not have driver. [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:51]
WARNING: [Synth 8-3848] Net probe_in2 in module/entity eightbit_alu_top does not have driver. [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:52]
INFO: [Synth 8-6155] done synthesizing module 'eightbit_alu_top' (3#1) [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 526.496 ; gain = 149.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin alu:a[7] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:a[6] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:a[5] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:a[4] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:a[3] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:a[2] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:a[1] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:a[0] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:b[7] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:b[6] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:b[5] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:b[4] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:b[3] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:b[2] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:b[1] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:b[0] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:sel[2] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:sel[1] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
WARNING: [Synth 8-3295] tying undriven pin alu:sel[0] to constant 0 [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/new/eightbit_alu_top.v:37]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 526.496 ; gain = 149.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 526.496 ; gain = 149.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Parsing XDC File [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/constrs_1/new/eightbit_alu.xdc]
Finished Parsing XDC File [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/constrs_1/new/eightbit_alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Desktop/EECE2323/lab3proj5/lab3proj5.srcs/constrs_1/new/eightbit_alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eightbit_alu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eightbit_alu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.273 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.273 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 845.273 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 846.836 ; gain = 470.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 846.836 ; gain = 470.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 846.836 ; gain = 470.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 846.836 ; gain = 470.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eightbit_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 846.836 ; gain = 470.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 882.809 ; gain = 506.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 882.809 ; gain = 506.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 892.344 ; gain = 515.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module vio has unconnected pin probe_in0[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vio has unconnected pin probe_in1[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vio has unconnected pin probe_in2[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 892.344 ; gain = 515.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 892.344 ; gain = 515.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 892.344 ; gain = 515.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 892.344 ; gain = 515.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 892.344 ; gain = 515.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 892.344 ; gain = 515.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |vio_0 |     1|
|2     |IBUF  |     1|
|3     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 892.344 ; gain = 515.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 892.344 ; gain = 195.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 892.344 ; gain = 515.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 29 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 904.391 ; gain = 536.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.391 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Z:/Desktop/EECE2323/lab3proj5/lab3proj5.runs/synth_1/eightbit_alu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eightbit_alu_top_utilization_synth.rpt -pb eightbit_alu_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 11 20:35:42 2020...
