// Seed: 1259087156
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_3) begin : LABEL_0
    #1;
    if (1) id_2 = 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = 1;
  assign id_5[1] = 1;
  wire id_7;
  wire id_8;
endmodule
