IRQ_NOREQUEST	,	V_41
irq_suspend	,	V_36
__iomem	,	T_5
hwirq	,	V_7
ack	,	V_40
irq_gc_mask_clr_bit	,	V_30
AVIC_NIPRIORITY	,	F_4
"fsl,avic"	,	L_2
asmlinkage	,	T_2
u32	,	T_4
avic_saved_mask_reg	,	V_20
AVIC_INTCNTL	,	V_51
prio	,	V_2
AVIC_NIVECSR	,	V_44
pt_regs	,	V_42
avic_irq_set_priority	,	F_1
avic_handle_irq	,	F_14
mxc_init_irq	,	F_17
wake_enabled	,	V_27
FIQ_START	,	V_54
avic_set_irq_fiq	,	F_6
wake_active	,	V_22
AVIC_NIMASK	,	V_52
domain	,	V_45
irq_gc_set_wake	,	V_35
avic_init_gc	,	F_10
init_FIQ	,	F_24
idx	,	V_19
irqt	,	V_11
irq_set_wake	,	V_34
irq_data	,	V_3
irq_domain_simple_ops	,	V_53
irq_mask	,	V_29
private	,	V_25
np	,	V_48
__exception_irq_entry	,	T_3
irq_alloc_generic_chip	,	F_11
KERN_INFO	,	V_55
chip_types	,	V_18
printk	,	F_25
irq_chip_type	,	V_16
handle_IRQ	,	F_15
AVIC_INTTYPEH	,	V_13
handle_level_irq	,	V_24
device_node	,	V_47
irq_domain_add_legacy	,	F_22
"mxc-avic"	,	L_1
AVIC_INTTYPEL	,	V_12
AVIC_INTENABLEL	,	V_38
"MXC IRQ initialized\n"	,	L_3
__raw_writel	,	F_5
irq_data_get_irq_chip_data	,	F_8
irq_start	,	V_23
irq_find_mapping	,	F_16
irq_base	,	V_49
of_find_compatible_node	,	F_21
IRQ_MSK	,	F_12
irq_chip_generic	,	V_14
gc	,	V_15
AVIC_INTENABLEH	,	V_39
__raw_readl	,	F_3
irq_alloc_descs	,	F_18
mask	,	V_6
irq_resume	,	V_37
avic_extra_irq	,	V_26
irq_gc_mask_set_bit	,	V_32
temp	,	V_5
AVIC_NUM_IRQS	,	V_8
chip	,	V_28
d	,	V_4
irqbase	,	V_46
irq_setup_generic_chip	,	F_13
irq	,	V_1
irq_unmask	,	V_31
irq_ack	,	V_33
i	,	V_50
WARN_ON	,	F_20
regs	,	V_21
irq_get_irq_data	,	F_2
avic_irq_suspend	,	F_7
EINVAL	,	V_9
ct	,	V_17
numa_node_id	,	F_19
nivector	,	V_43
__init	,	T_1
avic_irq_resume	,	F_9
CONFIG_FIQ	,	F_23
avic_base	,	V_10
