Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep 22 15:40:28 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK_divider_To_1Hz/clkout_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_divider_to_20hz/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: frec_div_10kHz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.630        0.000                      0                  618        0.169        0.000                      0                  618        4.500        0.000                       0                   367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.630        0.000                      0                  618        0.169        0.000                      0                  618        4.500        0.000                       0                   367  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.357ns (24.025%)  route 4.291ns (75.975%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.918    10.955    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y80          FDRE                                         r  FSM_PB_L/t_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.592    15.015    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y80          FDRE                                         r  FSM_PB_L/t_reg[25]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y80          FDRE (Setup_fdre_C_R)       -0.653    14.585    FSM_PB_L/t_reg[25]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.357ns (24.025%)  route 4.291ns (75.975%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.918    10.955    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y80          FDRE                                         r  FSM_PB_L/t_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.592    15.015    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y80          FDRE                                         r  FSM_PB_L/t_reg[26]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y80          FDRE (Setup_fdre_C_R)       -0.653    14.585    FSM_PB_L/t_reg[26]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.357ns (24.034%)  route 4.289ns (75.966%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.916    10.953    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y79          FDRE                                         r  FSM_PB_L/t_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.592    15.015    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y79          FDRE                                         r  FSM_PB_L/t_reg[21]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.653    14.585    FSM_PB_L/t_reg[21]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.357ns (24.034%)  route 4.289ns (75.966%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.916    10.953    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y79          FDRE                                         r  FSM_PB_L/t_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.592    15.015    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y79          FDRE                                         r  FSM_PB_L/t_reg[22]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.653    14.585    FSM_PB_L/t_reg[22]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.357ns (24.034%)  route 4.289ns (75.966%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.916    10.953    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y79          FDRE                                         r  FSM_PB_L/t_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.592    15.015    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y79          FDRE                                         r  FSM_PB_L/t_reg[23]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.653    14.585    FSM_PB_L/t_reg[23]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.357ns (24.034%)  route 4.289ns (75.966%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.916    10.953    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y79          FDRE                                         r  FSM_PB_L/t_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.592    15.015    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y79          FDRE                                         r  FSM_PB_L/t_reg[24]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.653    14.585    FSM_PB_L/t_reg[24]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.357ns (24.645%)  route 4.149ns (75.355%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.776    10.813    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y78          FDRE                                         r  FSM_PB_L/t_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.591    15.014    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y78          FDRE                                         r  FSM_PB_L/t_reg[17]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_R)       -0.653    14.584    FSM_PB_L/t_reg[17]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.357ns (24.645%)  route 4.149ns (75.355%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.776    10.813    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y78          FDRE                                         r  FSM_PB_L/t_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.591    15.014    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y78          FDRE                                         r  FSM_PB_L/t_reg[18]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_R)       -0.653    14.584    FSM_PB_L/t_reg[18]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.357ns (24.645%)  route 4.149ns (75.355%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.776    10.813    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y78          FDRE                                         r  FSM_PB_L/t_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.591    15.014    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y78          FDRE                                         r  FSM_PB_L/t_reg[19]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_R)       -0.653    14.584    FSM_PB_L/t_reg[19]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.357ns (24.645%)  route 4.149ns (75.355%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.704     5.307    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y74          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.316     7.141    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.146     7.287 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0/O
                         net (fo=2, routed)           0.485     7.772    FSM_PB_L/FSM_sequential_CurrentState[1]_i_7__0_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.328     8.100 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.303     8.403    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     8.527 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.652     9.180    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.616     9.920    FSM_PB_L/p_0_in
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.117    10.037 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.776    10.813    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X7Y78          FDRE                                         r  FSM_PB_L/t_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.591    15.014    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y78          FDRE                                         r  FSM_PB_L/t_reg[20]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_R)       -0.653    14.584    FSM_PB_L/t_reg[20]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  3.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_segundos/shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_segundos/bcd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.836%)  route 0.142ns (50.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.593     1.512    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X4Y71          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Formato_Hora/Double_Dabble_segundos/shift_reg[5]/Q
                         net (fo=5, routed)           0.142     1.795    Formato_Hora/Double_Dabble_segundos/shift[5]
    SLICE_X3Y70          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.866     2.031    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X3Y70          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.075     1.626    Formato_Hora/Double_Dabble_segundos/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.081%)  route 0.136ns (41.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.566     1.485    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X9Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Formato_Hora/Double_Dabble_minutos/counter_reg[0]/Q
                         net (fo=10, routed)          0.136     1.763    Formato_Hora/Double_Dabble_minutos/Q[0]
    SLICE_X8Y70          LUT5 (Prop_lut5_I2_O)        0.048     1.811 r  Formato_Hora/Double_Dabble_minutos/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    Formato_Hora/Double_Dabble_minutos/counter[3]_i_1_n_0
    SLICE_X8Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.835     2.000    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X8Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[3]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.131     1.629    Formato_Hora/Double_Dabble_minutos/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_minutos/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_minutos/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.340%)  route 0.133ns (41.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.593     1.512    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X5Y71          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Formato_Alarma/Double_Dabble_minutos/shift_reg[3]/Q
                         net (fo=4, routed)           0.133     1.786    Formato_Alarma/Double_Dabble_minutos/shift_reg_n_0_[3]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.045     1.831 r  Formato_Alarma/Double_Dabble_minutos/shift[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    Formato_Alarma/Double_Dabble_minutos/shift[4]_i_1__0_n_0
    SLICE_X6Y70          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.863     2.028    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X6Y70          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/shift_reg[4]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.121     1.648    Formato_Alarma/Double_Dabble_minutos/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.416%)  route 0.132ns (41.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.566     1.485    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X9Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Formato_Hora/Double_Dabble_minutos/counter_reg[0]/Q
                         net (fo=10, routed)          0.132     1.759    Formato_Hora/Double_Dabble_minutos/Q[0]
    SLICE_X8Y70          LUT3 (Prop_lut3_I1_O)        0.045     1.804 r  Formato_Hora/Double_Dabble_minutos/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.804    Formato_Hora/Double_Dabble_minutos/counter[1]_i_1__2_n_0
    SLICE_X8Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.835     2.000    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X8Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[1]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.120     1.618    Formato_Hora/Double_Dabble_minutos/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.566     1.485    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X8Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Formato_Hora/Double_Dabble_minutos/counter_reg[4]/Q
                         net (fo=4, routed)           0.083     1.733    Formato_Hora/Double_Dabble_minutos/sel0__0[4]
    SLICE_X9Y70          LUT4 (Prop_lut4_I1_O)        0.045     1.778 r  Formato_Hora/Double_Dabble_minutos/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.778    Formato_Hora/Double_Dabble_minutos/counter[5]_i_2_n_0
    SLICE_X9Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.835     2.000    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X9Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[5]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.092     1.590    Formato_Hora/Double_Dabble_minutos/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.691%)  route 0.136ns (42.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.566     1.485    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X9Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Formato_Hora/Double_Dabble_minutos/counter_reg[0]/Q
                         net (fo=10, routed)          0.136     1.763    Formato_Hora/Double_Dabble_minutos/Q[0]
    SLICE_X8Y70          LUT4 (Prop_lut4_I1_O)        0.045     1.808 r  Formato_Hora/Double_Dabble_minutos/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    Formato_Hora/Double_Dabble_minutos/counter[2]_i_1_n_0
    SLICE_X8Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.835     2.000    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X8Y70          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[2]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.121     1.619    Formato_Hora/Double_Dabble_minutos/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_segundos/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_segundos/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.599     1.518    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X1Y66          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Formato_Alarma/Double_Dabble_segundos/counter_reg[1]/Q
                         net (fo=6, routed)           0.120     1.779    Formato_Alarma/Double_Dabble_segundos/sel0[1]
    SLICE_X0Y66          LUT5 (Prop_lut5_I1_O)        0.048     1.827 r  Formato_Alarma/Double_Dabble_segundos/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.827    Formato_Alarma/Double_Dabble_segundos/counter[3]_i_1__3_n_0
    SLICE_X0Y66          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.870     2.035    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X0Y66          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/counter_reg[3]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.107     1.638    Formato_Alarma/Double_Dabble_segundos/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/bcd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.500%)  route 0.138ns (49.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.597     1.516    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y67          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Formato_Alarma/Double_Dabble_horas/shift_reg[4]/Q
                         net (fo=6, routed)           0.138     1.796    Formato_Alarma/Double_Dabble_horas/shift_reg_n_0_[4]
    SLICE_X4Y68          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.865     2.030    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y68          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[5]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.075     1.604    Formato_Alarma/Double_Dabble_horas/bcd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.413%)  route 0.113ns (44.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.596     1.515    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y68          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Formato_Alarma/Double_Dabble_horas/shift_reg[0]/Q
                         net (fo=6, routed)           0.113     1.770    Formato_Alarma/Double_Dabble_horas/shift_reg_n_0_[0]
    SLICE_X4Y68          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.865     2.030    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y68          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[1]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.047     1.576    Formato_Alarma/Double_Dabble_horas/bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_segundos/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_segundos/bcd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.460%)  route 0.150ns (51.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.593     1.512    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X4Y71          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Formato_Hora/Double_Dabble_segundos/shift_reg[4]/Q
                         net (fo=6, routed)           0.150     1.803    Formato_Hora/Double_Dabble_segundos/shift[4]
    SLICE_X2Y72          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.864     2.029    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X2Y72          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[5]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.060     1.609    Formato_Hora/Double_Dabble_segundos/bcd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76     CLK_divider_To_1Hz/clkout_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     CLK_divider_To_1Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     CLK_divider_To_1Hz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.250ns  (logic 5.650ns (39.648%)  route 8.600ns (60.352%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.914     4.394    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124     4.518 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     5.174    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     5.298 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     5.937    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.061 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     6.511    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.817     7.452    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.576 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.123    10.700    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.250 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.250    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.201ns  (logic 5.829ns (41.043%)  route 8.373ns (58.957%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.914     4.394    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124     4.518 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     5.174    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     5.298 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     5.937    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.061 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     6.511    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.799     7.434    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.152     7.586 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.914    10.500    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    14.201 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.201    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.676ns  (logic 5.865ns (42.885%)  route 7.811ns (57.115%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.914     4.394    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124     4.518 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     5.174    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     5.298 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     5.937    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.061 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     6.511    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.654     7.289    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.150     7.439 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.497     9.937    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.676 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.676    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.658ns  (logic 5.891ns (43.134%)  route 7.767ns (56.866%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.914     4.394    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124     4.518 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     5.174    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     5.937    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.061 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     6.511    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.635 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.817     7.452    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152     7.604 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.290     9.894    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    13.658 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.658    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.195ns  (logic 5.553ns (42.081%)  route 7.642ns (57.919%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          3.033     4.513    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.124     4.637 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.804     5.441    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_24_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     5.565 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.722     6.287    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.124     6.411 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.958     7.369    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     7.493 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.125     9.618    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.195 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.195    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.832ns  (logic 5.660ns (44.109%)  route 7.172ns (55.891%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.914     4.394    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124     4.518 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     5.174    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     5.298 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     5.937    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.061 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     6.511    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.799     7.434    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.558 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713     9.272    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.832 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.832    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.798ns  (logic 5.633ns (44.015%)  route 7.165ns (55.985%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.914     4.394    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124     4.518 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     5.174    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     5.298 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     5.937    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.061 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     6.511    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.654     7.289    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.413 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.851     9.265    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.798 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.798    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_to_display/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.496ns  (logic 4.388ns (41.803%)  route 6.108ns (58.197%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDCE                         0.000     0.000 r  BCD_to_display/contador_anodos/count_reg[0]/C
    SLICE_X6Y68          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  BCD_to_display/contador_anodos/count_reg[0]/Q
                         net (fo=31, routed)          0.892     1.410    BCD_to_display/contador_anodos/count[0]
    SLICE_X5Y69          LUT3 (Prop_lut3_I1_O)        0.150     1.560 r  BCD_to_display/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           5.216     6.776    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    10.496 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.496    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 4.456ns (48.861%)  route 4.663ns (51.139%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.715     1.193    contador_segundos/Q[1]
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.301     1.494 f  contador_segundos/LED_OBUF[15]_inst_i_2/O
                         net (fo=15, routed)          1.019     2.513    contador_segundos/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.929     5.566    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.119 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.119    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.007ns  (logic 4.438ns (49.276%)  route 4.569ns (50.724%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.715     1.193    contador_segundos/Q[1]
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.301     1.494 f  contador_segundos/LED_OBUF[15]_inst_i_2/O
                         net (fo=15, routed)          1.166     2.659    contador_segundos/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.783 r  contador_segundos/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.689     5.472    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.007 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.007    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[2]/C
    SLICE_X1Y74          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[2]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[2]
    SLICE_X1Y74          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[2]_i_1_n_0
    SLICE_X1Y74          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[7]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[7]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[7]
    SLICE_X1Y72          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[7]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[7]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[6]/C
    SLICE_X1Y73          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[6]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[6]
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[6]_i_1_n_0
    SLICE_X1Y73          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[10]/C
    SLICE_X1Y71          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[10]/Q
                         net (fo=2, routed)           0.168     0.309    ALARMA_LEDs/Q[10]
    SLICE_X1Y71          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  ALARMA_LEDs/LEDsf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ALARMA_LEDs/LEDsf[10]_i_1_n_0
    SLICE_X1Y71          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[12]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[12]/C
    SLICE_X0Y71          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[12]/Q
                         net (fo=2, routed)           0.183     0.324    ALARMA_LEDs/Q[12]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  ALARMA_LEDs/LEDsf[12]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ALARMA_LEDs/LEDsf[12]_i_1_n_0
    SLICE_X0Y71          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[14]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[14]/C
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[14]/Q
                         net (fo=2, routed)           0.185     0.326    ALARMA_LEDs/Q[14]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  ALARMA_LEDs/LEDsf[14]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ALARMA_LEDs/LEDsf[14]_i_1_n_0
    SLICE_X0Y73          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[1]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    ALARMA_LEDs/Q[1]
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  ALARMA_LEDs/LEDsf[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ALARMA_LEDs/LEDsf[1]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[4]/C
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[4]/Q
                         net (fo=2, routed)           0.185     0.326    ALARMA_LEDs/Q[4]
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  ALARMA_LEDs/LEDsf[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ALARMA_LEDs/LEDsf[4]_i_1_n_0
    SLICE_X0Y74          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[3]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[3]/Q
                         net (fo=2, routed)           0.185     0.326    ALARMA_LEDs/Q[3]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  ALARMA_LEDs/LEDsf[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ALARMA_LEDs/LEDsf[3]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[3]/Q
                         net (fo=20, routed)          0.193     0.334    contador_segundos/Q[3]
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.042     0.376 r  contador_segundos/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.376    contador_segundos/p_0_in[4]
    SLICE_X3Y74          FDCE                                         r  contador_segundos/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.133ns  (logic 4.626ns (41.553%)  route 6.507ns (58.446%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.714     5.317    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X3Y68          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/Q
                         net (fo=1, routed)           0.821     6.594    BCD_to_display/contador_anodos/hora_display[19]
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.718 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     7.373    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.497 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     8.137    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     8.711    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.835 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.817     9.652    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.776 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.123    12.900    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.450 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.450    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.085ns  (logic 4.805ns (43.349%)  route 6.279ns (56.651%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.714     5.317    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X3Y68          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/Q
                         net (fo=1, routed)           0.821     6.594    BCD_to_display/contador_anodos/hora_display[19]
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.718 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     7.373    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.497 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     8.137    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     8.711    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.835 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.799     9.634    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.152     9.786 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.914    12.700    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    16.401 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.401    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.735ns  (logic 5.175ns (48.205%)  route 5.560ns (51.795%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.706     5.309    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X6Y73          FDRE                                         r  Memoria_HORA/T3_rom_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.478     5.787 r  Memoria_HORA/T3_rom_reg[1]/Q
                         net (fo=8, routed)           1.244     7.031    Memoria_HORA/T3_rom_reg[4]_0[1]
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.295     7.326 r  Memoria_HORA/LEDs2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.326    ALARMA_LEDs/S[0]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.862 r  ALARMA_LEDs/LEDs2_carry/CO[2]
                         net (fo=15, routed)          1.386     9.248    contador_segundos/CO[0]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.313     9.561 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.929    12.491    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    16.043 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.043    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.559ns  (logic 4.841ns (45.849%)  route 5.718ns (54.151%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.714     5.317    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X3Y68          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/Q
                         net (fo=1, routed)           0.821     6.594    BCD_to_display/contador_anodos/hora_display[19]
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.718 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     7.373    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.497 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     8.137    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     8.711    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.835 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.654     9.489    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.150     9.639 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.497    12.137    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    15.876 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.876    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.541ns  (logic 4.867ns (46.177%)  route 5.673ns (53.823%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.714     5.317    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X3Y68          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/Q
                         net (fo=1, routed)           0.821     6.594    BCD_to_display/contador_anodos/hora_display[19]
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.718 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.656     7.373    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.497 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.639     8.137    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.261 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.450     8.711    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.835 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.817     9.652    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152     9.804 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.290    12.094    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    15.857 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.857    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.103ns  (logic 5.174ns (51.209%)  route 4.929ns (48.791%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.706     5.309    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X6Y73          FDRE                                         r  Memoria_HORA/T3_rom_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.478     5.787 r  Memoria_HORA/T3_rom_reg[1]/Q
                         net (fo=8, routed)           1.244     7.031    Memoria_HORA/T3_rom_reg[4]_0[1]
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.295     7.326 r  Memoria_HORA/LEDs2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.326    ALARMA_LEDs/S[0]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.862 r  ALARMA_LEDs/LEDs2_carry/CO[2]
                         net (fo=15, routed)          1.512     9.374    contador_segundos/CO[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.313     9.687 r  contador_segundos/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.173    11.860    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.412 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.412    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.046ns  (logic 5.157ns (51.337%)  route 4.889ns (48.663%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.706     5.309    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X6Y73          FDRE                                         r  Memoria_HORA/T3_rom_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.478     5.787 r  Memoria_HORA/T3_rom_reg[1]/Q
                         net (fo=8, routed)           1.244     7.031    Memoria_HORA/T3_rom_reg[4]_0[1]
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.295     7.326 r  Memoria_HORA/LEDs2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.326    ALARMA_LEDs/S[0]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.862 r  ALARMA_LEDs/LEDs2_carry/CO[2]
                         net (fo=15, routed)          0.956     8.818    contador_segundos/CO[0]
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.313     9.131 r  contador_segundos/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.689    11.819    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.355 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.355    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_minutos/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.591ns (45.857%)  route 5.420ns (54.143%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.712     5.315    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X6Y69          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  Formato_Alarma/Double_Dabble_minutos/bcd_reg[7]/Q
                         net (fo=1, routed)           0.811     6.644    BCD_to_display/contador_anodos/alarma_display[15]
    SLICE_X6Y68          LUT6 (Prop_lut6_I2_O)        0.124     6.768 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.804     7.572    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_24_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.722     8.418    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.958     9.500    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.125    11.749    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.326 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.326    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.804ns  (logic 5.177ns (52.807%)  route 4.627ns (47.193%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.706     5.309    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X6Y73          FDRE                                         r  Memoria_HORA/T3_rom_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.478     5.787 r  Memoria_HORA/T3_rom_reg[1]/Q
                         net (fo=8, routed)           1.244     7.031    Memoria_HORA/T3_rom_reg[4]_0[1]
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.295     7.326 r  Memoria_HORA/LEDs2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.326    ALARMA_LEDs/S[0]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.862 r  ALARMA_LEDs/LEDs2_carry/CO[2]
                         net (fo=15, routed)          1.507     9.369    contador_segundos/CO[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.313     9.682 r  contador_segundos/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875    11.557    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    15.112 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.112    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.791ns  (logic 5.177ns (52.878%)  route 4.614ns (47.122%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.706     5.309    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X6Y73          FDRE                                         r  Memoria_HORA/T3_rom_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.478     5.787 r  Memoria_HORA/T3_rom_reg[1]/Q
                         net (fo=8, routed)           1.244     7.031    Memoria_HORA/T3_rom_reg[4]_0[1]
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.295     7.326 r  Memoria_HORA/LEDs2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.326    ALARMA_LEDs/S[0]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.862 r  ALARMA_LEDs/LEDs2_carry/CO[2]
                         net (fo=15, routed)          1.449     9.311    contador_segundos/CO[0]
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.313     9.624 r  contador_segundos/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.920    11.544    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    15.100 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.100    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.210ns (35.522%)  route 0.381ns (64.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.590     1.509    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X6Y75          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.190     1.863    FSM_tiempo/Q[3]
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.046     1.909 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.191     2.101    contador_segundos/AR[0]
    SLICE_X2Y75          FDCE                                         f  contador_segundos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.210ns (35.522%)  route 0.381ns (64.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.590     1.509    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X6Y75          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.190     1.863    FSM_tiempo/Q[3]
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.046     1.909 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.191     2.101    contador_segundos/AR[0]
    SLICE_X2Y75          FDCE                                         f  contador_segundos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.210ns (35.522%)  route 0.381ns (64.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.590     1.509    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X6Y75          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.190     1.863    FSM_tiempo/Q[3]
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.046     1.909 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.191     2.101    contador_segundos/AR[0]
    SLICE_X2Y75          FDCE                                         f  contador_segundos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.210ns (28.631%)  route 0.523ns (71.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.590     1.509    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X6Y75          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.190     1.863    FSM_tiempo/Q[3]
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.046     1.909 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.333     2.243    contador_segundos/AR[0]
    SLICE_X3Y74          FDCE                                         f  contador_segundos/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.210ns (28.631%)  route 0.523ns (71.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.590     1.509    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X6Y75          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.190     1.863    FSM_tiempo/Q[3]
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.046     1.909 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.333     2.243    contador_segundos/AR[0]
    SLICE_X3Y74          FDCE                                         f  contador_segundos/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.210ns (28.631%)  route 0.523ns (71.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.590     1.509    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X6Y75          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.190     1.863    FSM_tiempo/Q[3]
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.046     1.909 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.333     2.243    contador_segundos/AR[0]
    SLICE_X3Y74          FDCE                                         f  contador_segundos/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.362ns (62.351%)  route 0.823ns (37.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.591     1.510    Formato_Hora/shift_reg[7]
    SLICE_X5Y73          FDRE                                         r  Formato_Hora/LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Formato_Hora/LED_reg/Q
                         net (fo=1, routed)           0.823     2.474    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.695 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.695    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_segundos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.537ns (65.629%)  route 0.805ns (34.371%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.595     1.514    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X1Y70          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.136     1.792    Formato_Hora/Double_Dabble_segundos/alarma_display[0]
    SLICE_X1Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  Formato_Hora/Double_Dabble_segundos/segmentos_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.104     1.941    BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.045     1.986 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.207     2.193    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.045     2.238 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.595    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.857 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.857    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.510ns (64.033%)  route 0.848ns (35.967%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.596     1.515    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X0Y69          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/Q
                         net (fo=1, routed)           0.101     1.758    BCD_to_display/contador_anodos/alarma_display[5]
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.803 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.054     1.857    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I1_O)        0.045     1.902 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.183    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.045     2.228 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.640    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.874 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.874    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.553ns (63.468%)  route 0.894ns (36.532%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.596     1.515    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X0Y69          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/Q
                         net (fo=1, routed)           0.101     1.758    BCD_to_display/contador_anodos/alarma_display[5]
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.803 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.054     1.857    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I1_O)        0.045     1.902 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.210     2.111    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.045     2.156 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.685    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.963 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.963    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.038ns  (logic 1.631ns (20.291%)  route 6.407ns (79.709%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.838     8.038    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X14Y71         FDCE                                         f  frec_div_10kHz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.512     4.935    frec_div_10kHz/counter_reg[12]_0
    SLICE_X14Y71         FDCE                                         r  frec_div_10kHz/counter_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.038ns  (logic 1.631ns (20.291%)  route 6.407ns (79.709%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.838     8.038    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X14Y71         FDCE                                         f  frec_div_10kHz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.512     4.935    frec_div_10kHz/counter_reg[12]_0
    SLICE_X14Y71         FDCE                                         r  frec_div_10kHz/counter_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/clkout_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.900ns  (logic 1.631ns (20.646%)  route 6.269ns (79.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.700     7.900    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X14Y70         FDCE                                         f  frec_div_10kHz/clkout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    frec_div_10kHz/counter_reg[12]_0
    SLICE_X14Y70         FDCE                                         r  frec_div_10kHz/clkout_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.900ns  (logic 1.631ns (20.646%)  route 6.269ns (79.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.700     7.900    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X14Y70         FDCE                                         f  frec_div_10kHz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    frec_div_10kHz/counter_reg[12]_0
    SLICE_X14Y70         FDCE                                         r  frec_div_10kHz/counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.742ns  (logic 1.631ns (21.068%)  route 6.111ns (78.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.542     7.742    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X13Y71         FDCE                                         f  frec_div_10kHz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.512     4.935    frec_div_10kHz/counter_reg[12]_0
    SLICE_X13Y71         FDCE                                         r  frec_div_10kHz/counter_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.742ns  (logic 1.631ns (21.068%)  route 6.111ns (78.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.542     7.742    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X13Y71         FDCE                                         f  frec_div_10kHz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.512     4.935    frec_div_10kHz/counter_reg[12]_0
    SLICE_X13Y71         FDCE                                         r  frec_div_10kHz/counter_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_PB_R/t_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.619ns  (logic 1.631ns (21.407%)  route 5.988ns (78.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.419     7.619    FSM_PB_R/AR[0]
    SLICE_X11Y75         FDRE                                         r  FSM_PB_R/t_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.510     4.933    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X11Y75         FDRE                                         r  FSM_PB_R/t_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.603ns  (logic 1.631ns (21.451%)  route 5.972ns (78.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.404     7.603    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X13Y70         FDCE                                         f  frec_div_10kHz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    frec_div_10kHz/counter_reg[12]_0
    SLICE_X13Y70         FDCE                                         r  frec_div_10kHz/counter_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.603ns  (logic 1.631ns (21.451%)  route 5.972ns (78.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.404     7.603    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X13Y70         FDCE                                         f  frec_div_10kHz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    frec_div_10kHz/counter_reg[12]_0
    SLICE_X13Y70         FDCE                                         r  frec_div_10kHz/counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            frec_div_10kHz/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.603ns  (logic 1.631ns (21.451%)  route 5.972ns (78.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.569     5.076    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.200 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.404     7.603    frec_div_10kHz/clkout_reg_0[0]
    SLICE_X13Y70         FDCE                                         f  frec_div_10kHz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    frec_div_10kHz/counter_reg[12]_0
    SLICE_X13Y70         FDCE                                         r  frec_div_10kHz/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.238%)  route 0.164ns (53.762%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[5]/Q
                         net (fo=18, routed)          0.164     0.305    Memoria_HORA/T1_rom_reg[5]_1[5]
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.862     2.027    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.181%)  route 0.246ns (65.819%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[4]/Q
                         net (fo=19, routed)          0.246     0.374    Memoria_HORA/T1_rom_reg[5]_1[4]
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.862     2.027    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.953%)  route 0.236ns (59.047%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.236     0.400    Memoria_HORA/T1_rom_reg[5]_1[0]
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.862     2.027    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.742%)  route 0.304ns (67.258%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.304     0.452    Memoria_HORA/T1_rom_reg[5]_1[1]
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.862     2.027    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.657%)  route 0.296ns (64.343%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[2]/Q
                         net (fo=7, routed)           0.296     0.460    Memoria_HORA/T1_rom_reg[5]_1[2]
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.862     2.027    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.660%)  route 0.334ns (70.340%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[3]/Q
                         net (fo=20, routed)          0.334     0.475    Memoria_HORA/T1_rom_reg[5]_1[3]
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.862     2.027    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            PB_Debouncer_L/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.256ns (40.537%)  route 0.375ns (59.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.631    PB_Debouncer_L/BTNL_IBUF
    SLICE_X5Y80          FDRE                                         r  PB_Debouncer_L/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.864     2.029    PB_Debouncer_L/delay_timer_reg[13]_0
    SLICE_X5Y80          FDRE                                         r  PB_Debouncer_L/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            PB_Debouncer_R/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.235ns (32.619%)  route 0.486ns (67.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.722    PB_Debouncer_R/BTNR_IBUF
    SLICE_X8Y78          FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.834     1.999    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X8Y78          FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.231ns (29.814%)  route 0.544ns (70.186%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  contador_segundos/count_reg[3]/Q
                         net (fo=20, routed)          0.180     0.321    contador_segundos/Q[3]
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.366 f  contador_segundos/FSM_onehot_CurrentState[4]_i_3/O
                         net (fo=3, routed)           0.363     0.730    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.045     0.775 r  FSM_tiempo/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.775    FSM_tiempo/FSM_onehot_CurrentState[0]_i_1_n_0
    SLICE_X6Y75          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.858     2.023    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X6Y75          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.235%)  route 0.587ns (71.765%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[3]/Q
                         net (fo=20, routed)          0.180     0.321    contador_segundos/Q[3]
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.366 r  contador_segundos/FSM_onehot_CurrentState[4]_i_3/O
                         net (fo=3, routed)           0.407     0.773    FSM_PB_L/FSM_onehot_CurrentState_reg[3]
    SLICE_X6Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.818 r  FSM_PB_L/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.818    FSM_tiempo/D[2]
    SLICE_X6Y75          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.858     2.023    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X6Y75          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C





