
set MW_CEL_SAVE_NAME    100_init_design_icc
100_init_design_icc
set MW_CEL_SCRIPT_ID    100
100
echo "Defined-Info : MW_CEL_SAVE_NAME " $MW_CEL_SAVE_NAME
Defined-Info : MW_CEL_SAVE_NAME  100_init_design_icc
echo "Defined-Info : MW_CEL_SCRIPT_ID " $MW_CEL_SCRIPT_ID
Defined-Info : MW_CEL_SCRIPT_ID  100
source -echo icc_setup.tcl
set PREROUTE_DONT_TOUCH "./FILES/FP/PREROUTE_DONT_TOUCH_20180328.tcl"
set ICC_IN_SAIF_FILE_USER1            "/design02/130_256KB/data/r5f51306/2_sim/21_chip_sim/SIM_rx130_256_v010_for_saif/rx100_chip/sim/130_256KB_ETC_POWER_ESTIM_MAX.saif"
set ICC_IN_SAIF_FILE_USER2            ""
set IDEAL_SDC_1      "/design02/23E_AFE/data//4_implement/42_sdc/SDC/v050/20180426/r5f52316a_2.1V_user2_v050r5s00l0p00e00t00f_v001_ideal.sdc"
set IDEAL_SDC_2      ""
set IDEAL_SDC_3      "/design02/23E_AFE/data//4_implement/42_sdc/SDC/v050/20180427/r5f52316a_2.1V_scan1_v050r5s00l0p00e00t00f_v001_ideal.sdc"
set IDEAL_SDC_4      ""
set PROPA_SDC_1      "/design02/23E_AFE/data//4_implement/42_sdc/SDC/v050/20180426/r5f52316a_2.1V_user2_v050r5s00l0p00e00t00f_v001_prop.sdc"
set PROPA_SDC_2      ""
set PROPA_SDC_3      "/design02/23E_AFE/data//4_implement/42_sdc/SDC/v050/20180427/r5f52316a_2.1V_scan1_v050r5s00l0p00e00t00f_v001_prop.sdc"
set PROPA_SDC_4      "/design02/23E_AFE/data//4_implement/42_sdc/SDC/v050/20180502/_max_delay_for_AC_Kobetsu_v001.sdc"
set SDC_DT_1         "/design02/23E_AFE/data//4_implement/42_sdc/dont_touch/v050/dont_touch_23E_A_to_layout_v050_20180411.tcl"
set SDC_DT_CTS       "/design02/23E_AFE/data//4_implement/42_sdc/dont_touch/v050/dont_touch_23E_A_to_cts_v050_20180411.tcl" 
set MAX_CAP_F        "./FILES/SDC/MAX_CAP_KAIZEN.tcl"
set USER2_ADD ""
source -echo common_setup.tcl
set SM_PATH   "/common/appl/Renesas/MCU_PF/MF3_Manatii-PF/MF3TM6_V02.04.00"
set HM_PATH   "/design02/23E_AFE/data//0_lib/v050/23E-A/HM"
set HM_PATH2  "/design02/23E_AFE/data//0_lib/v050/23E-A_custom"
set TECH_PATH "/common/appl/Renesas/MCU_PF/MF3_Manatii-PF/MF3_OPENCAD_Technology_file_Package_V01.08.00/MF3_SH/TechFiles"
lappend ADDITIONAL_SEARCH_PATH ${SM_PATH}/MF3TM6_V02.04.00/liberty_ccs                                            
set ICC_FLOORPLAN_CEL           "100_init_design_icc"
set ICC_FIX_HOLD_PREFER_CELLS     "/TM6BUFX10

                                   /TM6DLY2CLX20
set CUSTOM_CONNECT_PG_NETS_SCRIPT_INITIAL "./FILES/PG/.pgcon4icc_initial"
set CUSTOM_CONNECT_PG_NETS_SCRIPT_INC "./FILES/PG/.pgcon4icc_incremental"
set CUSTOM_CONNECT_PG_NETS_SCRIPT_HL "./FILES/PG/.pgcontieHL4icc"
set ICC_MCMM_IDEAL_SCENARIOS_FILE       "./icc_zrt_scripts/mcmm.ideal.scenarios_for_new_signoff"
set ICC_MCMM_PROPA_SCENARIOS_FILE       "./icc_zrt_scripts/mcmm.propa.scenarios_for_new_signoff"
set ICC_MCMM_SCENARIOS_SIGNOFF_OPT_FILE        "./icc_zrt_scripts/mcmm.scenarios_for_signoff_opt.example"
set ICC_SINGLE_MODE_SCENAIORS_SIGNOFF_OPT_FILE "./icc_zrt_scripts/single_mode.scenarios_for_signoff_opt.example"
set END_CAP_LEFT                 ""
set END_CAP_RIGHT                ""
set ICC_DP_PLAN_GROUPS                  ""
set ICC_IN_VERILOG_NETLIST_FILE "./_v050r1s00l0p00e00t00f.v"
set ICC_IN_IDEAL_SDC_FILE       "$IDEAL_SDC_1"
set ICC_IN_PROPA_SDC_FILE       "$PROPA_SDC_1"
set ICC_IN_CTS_SDC_FILE         "./FILES/SDC/clock_for_cts.sdc_for_v101_rdc_2nd"
set ICC_IN_DDC_FILE             ""
set ICC_IN_SCAN_DEF_FILE        ""
set report_timing_use_accurate_delay_symbol true
set timing_enable_multiple_clocks_per_reg true
set enable_recovery_removal_arcs true
set timing_use_clock_specific_transition false
set case_analysis_with_logic_constants true
set disable_auto_time_borrow true
set timing_input_port_default_clock false
set report_default_significant_digits 3
set rc_driver_model_mode advanced
set rc_receiver_model_mode advanced
set rc_noise_model_mode advanced
set enable_page_mode false
set sh_enable_page_mode true
set mwdc_allow_higher_mem_usage 0
set icclogdir logs
file mkdir ${icclogdir}
set timestamp [clock format [clock scan now] -format "%Y-%m-%d_%H-%M"]
set sh_output_log_file  "${icclogdir}/${synopsys_program_name}.log.$timestamp"
set sh_command_log_file "${icclogdir}/${synopsys_program_name}.cmd.$timestamp"
set timer_bgntime 0
proc start_timer {} {
  global  timer_bgntime
  set timer_bgntime [clock seconds]  
}
proc elapsed_timer {} {
  global  timer_bgntime
  set now [clock seconds]  
  return [expr $now - $timer_bgntime]
}
proc cpu_timer {} {
  return [cputime]
}
proc timefmt { second } {
    set m [expr $second / 60]
    set s [format "%02d" [expr $second % 60]]
    set h [format "%02d" [expr $m / 60]]
    set m [format "%02d" [expr $m % 60]]
    return "$h:$m:$s"
}
start_timer
proc printTime {} {
    echo "@@ Date: [exec date] ,  Memory [expr [mem -all] / 1024] MB , Elapsed: [timefmt [elapsed_timer]] , CPU: [timefmt [cputime -all]] ."

}
set REPORTS_DIR_DP                            $REPORTS_DIR
set REPORTS_DIR_DP_CREATE_PLANGROUPS          $REPORTS_DIR
set REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS $REPORTS_DIR
set REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING   $REPORTS_DIR
set REPORTS_DIR_DP_COMMIT                     $REPORTS_DIR
set REPORTS_DIR_DP_PREPARE_BLOCK              $REPORTS_DIR
set search_path                 ". $ADDITIONAL_SEARCH_PATH $search_path"
set target_library              " $TARGET_LIBRARY_FILES"
set link_library                "* $TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
file mkdir $RESULTS_DIR
file mkdir $REPORTS_DIR
if {$MIN_LIBRARY_FILES != "" } {
  foreach {max_library min_library} $MIN_LIBRARY_FILES {
    set_min_library $max_library -min_version $min_library
  }
}
set mw_logic1_net               $MW_POWER_NET
set mw_logic0_net               $MW_GROUND_NET
if {[file exists $MW_DESIGN_LIBRARY/lib]} {
  set_mw_lib_reference $MW_DESIGN_LIBRARY -mw_reference_library "$MW_REFERENCE_LIB_DIRS $MW_ILM_LIBS"
}
set_tlu_plus_files -max_tluplus $TLUPLUS_MAX_FILE -min_tluplus $TLUPLUS_MIN_FILE -tech2itf_map $MAP_FILE
set_fp_strategy -unit_tile_name unit006
set fillercell_name_separator 95
set ignore_binding_open_pins "*"
Information: Unbinding all unconnected pin(s) in the design, which was set to ignore binding by the 'ignore_binding_open_pins' variable. (OPT-1155)
set timing_library_derate_is_scenario_specific true
Warning: All existing lib_cell timing derate settings will be reset due to variable switching. (TIM-402)
set place_opt_enable_zbuf false
echo "--- set Local ---------------------------"
--- set Local ---------------------------
echo " Info : IDEAL_SDC_1 (USER1)  = " $IDEAL_SDC_1
 Info : IDEAL_SDC_1 (USER1)  =  /design02/23E_AFE/data//4_implement/42_sdc/SDC/v050/20180426/r5f52316a_2.1V_user2_v050r5s00l0p00e00t00f_v001_ideal.sdc
echo " Info : IDEAL_SDC_2 (USER2)  = " $IDEAL_SDC_2
 Info : IDEAL_SDC_2 (USER2)  =  
echo " Info : PROPA_SDC_1 (USER1)  = " $PROPA_SDC_1
 Info : PROPA_SDC_1 (USER1)  =  /design02/23E_AFE/data//4_implement/42_sdc/SDC/v050/20180426/r5f52316a_2.1V_user2_v050r5s00l0p00e00t00f_v001_prop.sdc
echo " Info : PROPA_SDC_2 (USER2)  = " $PROPA_SDC_2
 Info : PROPA_SDC_2 (USER2)  =  
echo " Info : PROPA_SDC_3 (DCSCAN) = " $PROPA_SDC_3
 Info : PROPA_SDC_3 (DCSCAN) =  /design02/23E_AFE/data//4_implement/42_sdc/SDC/v050/20180427/r5f52316a_2.1V_scan1_v050r5s00l0p00e00t00f_v001_prop.sdc
echo "-----------------------------------------"
-----------------------------------------
echo " Info : DontTouch File 1     = " $SDC_DT_1
 Info : DontTouch File 1     =  /design02/23E_AFE/data//4_implement/42_sdc/dont_touch/v050/dont_touch_23E_A_to_layout_v050_20180411.tcl
echo "--- end Local ---------------------------"
--- end Local ---------------------------
set DEBUG 0
0
echo "Defined-Info : DEBUG " $DEBUG
Defined-Info : DEBUG  0
if {$DEBUG} {
  set enable_page_mode true
  set sh_enable_page_mode true
}
echo "SCRIPT-Info (Global) : MCMM_MODE              == " $MCMM_MODE
SCRIPT-Info (Global) : MCMM_MODE              ==  true
echo "SCRIPT-Info (Global) : MV_MODE                == " $MV_MODE
SCRIPT-Info (Global) : MV_MODE                ==  false
echo "SCRIPT-Info (Global) : ICC_INIT_DESIGN_INPUT  == " $ICC_INIT_DESIGN_INPUT
SCRIPT-Info (Global) : ICC_INIT_DESIGN_INPUT  ==  verilog
printTime
@@ Date: Sun May  6 08:59:43 CST 2018 ,  Memory 73 MB , Elapsed: 00:00:00 , CPU: 00:00:01 .
if { $ICC_INIT_DESIGN_INPUT == "mw" } { 
  open_mw_cel $ICC_INPUT_CEL -library $MW_DESIGN_LIBRARY
}
if {$ICC_INIT_DESIGN_INPUT != "mw" && ![file exists $MW_DESIGN_LIBRARY/lib] } {
  create_mw_lib       -tech $TECH_FILE       -bus_naming_style {[%d]}       -mw_reference_library $MW_REFERENCE_LIB_DIRS       $MW_DESIGN_LIBRARY 
}
Start to load technology file /common/appl/Renesas/MCU_PF/MF3_Manatii-PF/MF3_OPENCAD_Technology_file_Package_V01.08.00/MF3_SH/TechFiles/ICC/MF3/MF3_5LM_SH.tf.
Warning: Layer 'NDIFF' is missing the attribute 'minSpacing'. (line 105) (TFCHK-014)
Warning: Layer 'NDIFF' is missing the attribute 'minWidth'. (line 105) (TFCHK-014)
Warning: Layer 'PDIFF' is missing the attribute 'minSpacing'. (line 116) (TFCHK-014)
Warning: Layer 'PDIFF' is missing the attribute 'minWidth'. (line 116) (TFCHK-014)
Warning: ContactCode 'V01_SH' is missing the attribute 'unitMinResistance'. (line 429) (TFCHK-014)
Warning: ContactCode 'V01_SH' is missing the attribute 'unitNomResistance'. (line 429) (TFCHK-014)
Warning: ContactCode 'V01_SH' is missing the attribute 'unitMaxResistance'. (line 429) (TFCHK-014)
Warning: ContactCode 'V01_SV' is missing the attribute 'unitMinResistance'. (line 444) (TFCHK-014)
Warning: ContactCode 'V01_SV' is missing the attribute 'unitNomResistance'. (line 444) (TFCHK-014)
Warning: ContactCode 'V01_SV' is missing the attribute 'unitMaxResistance'. (line 444) (TFCHK-014)
Warning: ContactCode 'NRV12' has undefined or zero enclosures. (line 733). (TFCHK-073)
Warning: ContactCode 'NRV23' has undefined or zero enclosures. (line 750). (TFCHK-073)
Warning: ContactCode 'NRV34' has undefined or zero enclosures. (line 767). (TFCHK-073)
Warning: Layer 'M1' has a pitch 0.48 that does not match the recommended wire-to-via pitch 0.47. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.48 that does not match the recommended wire-to-via pitch 0.57. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.48 that does not match the recommended wire-to-via pitch 0.57. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.48 that does not match the recommended wire-to-via pitch 0.72. (TFCHK-049)
Warning: Layer 'M5' has a pitch 2.16 that does not match the recommended wire-to-via pitch 2.14. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.48 that does not match the doubled pitch 0.84 or tripled pitch 1.26. (TFCHK-050)
Warning: Layer 'M3' has a pitch 0.48 that does not match the doubled pitch 0.96 or tripled pitch 1.44. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.48 that does not match the doubled pitch 0.96 or tripled pitch 1.44. (TFCHK-050)
Warning: Layer 'M5' has a pitch 2.16 that does not match the doubled pitch 0.96 or tripled pitch 1.44. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /common/appl/Renesas/MCU_PF/MF3_Manatii-PF/MF3_OPENCAD_Technology_file_Package_V01.08.00/MF3_SH/TechFiles/ICC/MF3/MF3_5LM_SH.tf has been loaded successfully.
if {$ICC_INIT_DESIGN_INPUT == "ddc" } {
  open_mw_lib $MW_DESIGN_LIBRARY
  import_designs $ICC_IN_DDC_FILE -format ddc -top $DESIGN_NAME -cel $DESIGN_NAME
}
if {$ICC_INIT_DESIGN_INPUT == "verilog" } {

  echo "open_mw_lib $MW_DESIGN_LIBRARY"
  open_mw_lib $MW_DESIGN_LIBRARY

  echo "import_designs $ICC_IN_VERILOG_NETLIST_FILE -format verilog -top $DESIGN_NAME -cel $DESIGN_NAME"
  import_designs $ICC_IN_VERILOG_NETLIST_FILE -format verilog -top $DESIGN_NAME -cel $DESIGN_NAME

source -echo ./temp_chg.tcl

  source -echo ./icc_zrt_scripts/common_optimization_settings_icc.tcl
  source -echo ./icc_zrt_scripts/common_placement_settings_icc.tcl



  if {$MCMM_MODE == "false"} {
    if {$MV_MODE == "true" && [file exists [which $ICC_IN_UPF_FILE]]} {
      reset_upf
      load_upf $ICC_IN_UPF_FILE
      source icc_zrt_scripts/set_voltage_forUPF_sample.tcl
    }
    echo "read_sdc $ICC_IN_IDEAL_SDC_FILE"
    source $ICC_IN_IDEAL_SDC_FILE
    source -echo ./icc_zrt_scripts/design_specific_icc.tcl

    set ports_clock_root [get_ports [all_fanout -flat -clock_tree -level 0]]

    echo "group_path -name REGOUT -to [all_outputs]"
    group_path -name REGOUT -to [all_outputs]
    echo "group_path -name REGIN -from [remove_from_collection [all_inputs] $ports_clock_root]"
    group_path -name REGIN -from [remove_from_collection [all_inputs] $ports_clock_root]
    echo "group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] $ports_clock_root] -to [all_outputs]"
    group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] $ports_clock_root] -to [all_outputs]
    remove_propagated_clock [all_clocks]
  } 


  if {$MV_MODE == "true"} {
    echo "source -echo ./icc_zrt_scripts/mv_setup_design.tcl"
    source -echo ./icc_zrt_scripts/mv_setup_design.tcl  
  }

}
open_mw_lib _LIB
import_designs ./_v050r1s00l0p00e00t00f.v -format verilog -top  -cel 
Loading db file '/common/appl/Renesas/MCU_PF/MF3_Manatii-PF/MF3TM6_V02.04.00/MF3TM6_V02.04.00/liberty_ccs/MF3TM6_Pss_V2p0_T125_ccs.db'
Information: Using CCS timing libraries. (TIM-024)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Loading db file Pss_V2p0_Tm40_ccs.db'
Compiling source file.v

*****  Pass 1 Complete *****

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file .v
Warning: In module '', instance '' has unconnected ports. (MWNL-220)

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell '.CEL' now...
Total number of cell instances: 211352
Total number of nets: 214327
Total number of ports: 56 (include 0 PG ports)
Total number of hierarchical cell instances: 6707

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:03, CPU =    0:00:03
Information: Read verilog completed successfully.
foreach lib_db $link_library {
  if {![regexp {\.db$} $lib_db]} {continue}
  set lib [get_libs $lib_db:*]
  set lib_name [get_object_name $lib]
  if {[get_attr [get_libs $lib_name] nom_temperature] == 150} { 
    set_attribute [get_libs $lib_name] nom_temperature 125.000
    create_operating_conditions -name WORST_TREE_NEW -library $lib_name -process 1.00 -voltage 2.000 -temperature 125.000
    remove_attribute [get_libs  $lib_name] default_operating_conditions
    set_attribute [get_libs $lib_name] default_operating_conditions WORST_TREE_NEW
  }
}
if {[sizeof_coll [get_libs -filter "nom_temperature==150"]] >0} {puts "Error OPT COND"}
set psyn_enable_sizing_with_pin_name_check true
set physopt_delete_unloaded_sequential_cells false
set timing_crpr_remove_muxed_clock_crp true
set monitor_cpu_memory true
set physopt_enable_via_res_support true
set physopt_ultra_high_area_effort false
set physopt_check_site_array_overlap false
set physopt_heterogeneous_site_array true
set_buffer_opt_strategy -effort medium
set_host_options -max_cores $ICC_NUM_CPUS
if {$AREA_CRITICAL_RANGE != ""} {
echo "set physopt_area_critical_range $AREA_CRITICAL_RANGE"
set physopt_area_critical_range $AREA_CRITICAL_RANGE}
if {$POWER_CRITICAL_RANGE != ""} {
echo "set physopt_power_critical_range $POWER_CRITICAL_RANGE"
set physopt_power_critical_range $POWER_CRITICAL_RANGE}
if { $ICC_FIX_HOLD_PREFER_CELLS != ""} {
    remove_attribute $ICC_FIX_HOLD_PREFER_CELLS dont_use
echo "remove_attribute $ICC_FIX_HOLD_PREFER_CELLS dont_use"
    remove_attribute $ICC_FIX_HOLD_PREFER_CELLS dont_touch
echo "remove_attribute $ICC_FIX_HOLD_PREFER_CELLS dont_touch"
    set_prefer -min $ICC_FIX_HOLD_PREFER_CELLS
echo "set_prefer -min $ICC_FIX_HOLD_PREFER_CELLS"
}
remove_attribute x/TM6DLY2CLX20 dont_use
Information: Removing attribute 'dont_touch' from lib_cell 'MF3TM6_Pss_V2p0_T125/TM6BUFX10'. (MWUI-032)
if {[all_macro_cells] != "" } {
echo " set_dont_touch_placement [all_macro_cells]" 
  set_dont_touch_placement [all_macro_cells] 
}
 set_dont_touch_placement _sel361
Warning: Object does not have location. Can not set fixed placement attribute. (PSYN-666)
set_extraction_options   -min_process_scale 0.95 -max_process_scale 0.95   -min_res_scale   1.0000 -max_res_scale   1.0146   -min_cap_scale   1.0000 -max_cap_scale   1.0113
echo "Removing local_link_library attribute from current_design..."
Removing local_link_library attribute from current_design...
remove_attribute [current_design] local_link_library
Current design is ''.
Warning: Attribute 'local_link_library' does not exist on design ''. (UID-101)
Information: Removing attribute 'local_link_library' from design ''. (MWUI-032)
set placer_enable_enhanced_router true 
set placer_enable_high_effort_congestion true
set access_internal_pins true
set placer_max_cell_density_threshold -1
set physopt_pin_based_pad true
set_fix_multiple_port_nets -default
if { $MAX_ROUTING_LAYER != ""} {
echo "set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER"
set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
set_ignored_layers -max_routing_layer M5

Please read your floorplan before running this command.
if { $MIN_ROUTING_LAYER != ""} {
echo "set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER"
set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
set_ignored_layers -min_routing_layer M1

Please read your floorplan before running this command.
if {$PNET_METAL_LIST != "" || $PNET_METAL_LIST_COMPLETE != "" } {
	echo "remove_pnet_options"
	remove_pnet_options

	if {$PNET_METAL_LIST_COMPLETE != "" } {
		echo "set_pnet_options -complete $PNET_METAL_LIST_COMPLETE -see_object {all_types}"
		set_pnet_options -complete $PNET_METAL_LIST_COMPLETE -see_object {all_types}
	}

	if {$PNET_METAL_LIST != "" } {
		echo "set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types}"
		set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types} 
	}
	
	echo "report_pnet_options"
	report_pnet_options
}
check_scenarios -output $REPORTS_DIR/check_scenairo.rpt
Information: T1    CPU:     53 s ( 0.01 hr) ELAPSE:    149 s ( 0.04 hr) MEM-PEAK:  1777 Mb   Sun May  6 09:00:54 2018  (PSYN-508)
Information: Timing data is not loaded for design (), skip check for design complexity
Report summary:
Information: TLU+ file (current_design: /common/appl/Renesas/MCU_PF/MF3_Manatii-PF/MF3_OPENCAD_Technology_file_Package_V01.08.00/MF3_SH/TechFiles/ICC/MF3/MF3_5LM_typ_Tx.tlup) is under location different from design location.  (MCMM-231)
Information: TLU+ file (current_design: /common/appl/Renesas/MCU_PF/MF3_Manatii-PF/MF3_OPENCAD_Technology_file_Package_V01.08.00/MF3_SH/TechFiles/ICC/MF3/MF3_5LM_typ_Tx.tlup) is under location different from design location.  (MCMM-231)
Information: TLU+ file (current_design: /common/appl/Renesas/MCU_PF/MF3_Manatii-PF/MF3_OPENCAD_Technology_file_Package_V01.08.00/MF3_SH/TechFiles/StarRC/MF3/MF3_5LM.mapping) is under location different from design location.  (MCMM-231)
Warning: Design () has instances that refer to library cells that are marked with the dont_use attribute.  (MCMM-225)
Information: HTML report can be found at reports/check_scenairo.rpt/check_scenarios.html
Information: T2    CPU:     55 s ( 0.02 hr) ELAPSE:    153 s ( 0.04 hr) MEM-PEAK:  1804 Mb   Sun May  6 09:00:58 2018  (PSYN-508)
1
if {$ICC_IN_DEF_FILE eq ""} {
  if {[file exists [which $ICC_IN_UPF_FILE]]} {
    derive_pg_connection -create_nets -verbose
    derive_pg_connection -reconnect
    derive_pg_connection -tie
  } else {
    if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
      source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT
    } else {
      echo "derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT -create_port top"
      derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT                            -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT -create_port top
    }
  }
}
source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT_INITIAL
set EVDDIO_EVDDIO_lst_PwrSpec [list]
lappend EVDDIO_EVDDIO_lst_PwrSpec   [get_cells iotop/pad/c* ]
lappend EVDDIO_EVDDIO_lst_PwrSpec   [get_cells cpusys/syspf/clkmc/x2_c* ]
lappend EVDDIO_EVDDIO_lst_PwrSpec   [get_cells cpusys/syspf/clkmc/x1_c* ]
lappend EVDDIO_EVDDIO_lst_PwrSpec   [get_cells cpusys/syspf/clkmc/osc ]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- EVDDIO_EVDDIO_lst LogicCORE and LogicIO (PwrSpec) ---"
Info --- EVDDIO_EVDDIO_lst LogicCORE and LogicIO (PwrSpec) ---
echo ""

set EVDDIO_EVDDIO_lst_LogicCORE_PwrSpec [get_cells $EVDDIO_EVDDIO_lst_PwrSpec -filter "mask_layout_type != io_pad && is_physical_only !=true && is_hierarchical != true" -quiet ] 
set EVDDIO_EVDDIO_lst_LogicIO_PwrSpec [get_cells $EVDDIO_EVDDIO_lst_PwrSpec -filter "mask_layout_type == io_pad && is_physical_only !=true && is_hierarchical != true" -quiet ] 
set EVDDIOD_EVDDIOD_lst_PwrSpec [list]
lappend EVDDIOD_EVDDIOD_lst_PwrSpec   [get_cells iotop/pad/c* ]
lappend EVDDIOD_EVDDIOD_lst_PwrSpec   [get_cells cpusys/syspf/clkmc/x2_c* ]
lappend EVDDIOD_EVDDIOD_lst_PwrSpec   [get_cells cpusys/syspf/clkmc/x1_c* ]
lappend EVDDIOD_EVDDIOD_lst_PwrSpec   [get_cells cpusys/syspf/clkmc/osc ]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- EVDDIOD_EVDDIOD_lst LogicCORE and LogicIO (PwrSpec) ---"
Info --- EVDDIOD_EVDDIOD_lst LogicCORE and LogicIO (PwrSpec) ---
echo ""



if { $VDD_VDDMOSC_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : VDD_VDDMOSC_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -power_net  "VDD"  -power_pin  "VDDMOSC"  -cells  [get_cells $VDD_VDDMOSC_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : VDD_VDDMOSC_lst_LogicCORE_PwrSpec ---"} 
Info --- No Connection : VDD_VDDMOSC_lst_LogicCORE_PwrSpec ---
echo ""

echo ""

if { $VDD_VDDMOSC_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : VDD_VDDMOSC_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -power_net  "VDD"  -power_pin  "VDDMOSC"  -cells  [get_cells $VDD_VDDMOSC_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : VDD_VDDMOSC_lst_LogicIO_PwrSpec ---"} 
Info --- PG Connect : VDD_VDDMOSC_lst_LogicIO_PwrSpec ---
Information: connected 1 power ports and 0 ground ports
echo ""

echo ""

if { $VDD_VDDPLL_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : VDD_VDDPLL_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -power_net  "VDD"  -power_pin  "VDDPLL"  -cells  [get_cells $VDD_VDDPLL_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : VDD_VDDPLL_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : VDD_VDDPLL_lst_LogicCORE_PwrSpec ---
Information: connected 1 power ports and 0 ground ports
echo ""

echo ""

if { $VDD_VDDPLL_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : VDD_VDDPLL_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -power_net  "VDD"  -power_pin  "VDDPLL"  -cells  [get_cells $VDD_VDDPLL_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : VDD_VDDPLL_lst_LogicIO_PwrSpec ---"} 
Info --- No Connection : VDD_VDDPLL_lst_LogicIO_PwrSpec ---
echo ""

echo ""

if { $VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -power_net  "VDD_DMY_porb_OPEN"  -power_pin  "VDD_DMY"  -cells  [get_cells $VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicCORE_PwrSpec ---
Information: connected 1 power ports and 0 ground ports
echo ""

echo ""

if { $VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -power_net  "VDD_DMY_porb_OPEN"  -power_pin  "VDD_DMY"  -cells  [get_cells $VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicIO_PwrSpec ---"} 
Info --- No Connection : VDD_DMY_porb_OPEN_VDD_DMY_lst_LogicIO_PwrSpec ---
echo ""

echo ""

if { $EVSSIO_EVSSIO_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : EVSSIO_EVSSIO_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "EVSSIO"  -ground_pin  "EVSSIO"  -cells  [get_cells $EVSSIO_EVSSIO_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : EVSSIO_EVSSIO_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : EVSSIO_EVSSIO_lst_LogicCORE_PwrSpec ---
Information: connected 0 power ports and 2 ground ports
echo ""

echo ""

if { $EVSSIO_EVSSIO_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : EVSSIO_EVSSIO_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "EVSSIO"  -ground_pin  "EVSSIO"  -cells  [get_cells $EVSSIO_EVSSIO_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : EVSSIO_EVSSIO_lst_LogicIO_PwrSpec ---"} 
Info --- PG Connect : EVSSIO_EVSSIO_lst_LogicIO_PwrSpec ---
Information: connected 0 power ports and 3 ground ports
echo ""

echo ""

if { $GND_GND_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_GND_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "GND"  -cells  [get_cells $GND_GND_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : GND_GND_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : GND_GND_lst_LogicCORE_PwrSpec ---
Information: connected 0 power ports and 57 ground ports
echo ""

echo ""

if { $GND_GND_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_GND_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "GND"  -cells  [get_cells $GND_GND_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : GND_GND_lst_LogicIO_PwrSpec ---"} 
Info --- PG Connect : GND_GND_lst_LogicIO_PwrSpec ---
Information: connected 0 power ports and 3 ground ports
echo ""

echo ""

if { $GNDANA_GNDANA_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : GNDANA_GNDANA_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "GNDANA"  -ground_pin  "GNDANA"  -cells  [get_cells $GNDANA_GNDANA_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : GNDANA_GNDANA_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : GNDANA_GNDANA_lst_LogicCORE_PwrSpec ---
Information: connected 0 power ports and 3 ground ports
echo ""

echo ""

if { $GNDANA_GNDANA_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : GNDANA_GNDANA_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "GNDANA"  -ground_pin  "GNDANA"  -cells  [get_cells $GNDANA_GNDANA_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : GNDANA_GNDANA_lst_LogicIO_PwrSpec ---"} 
Info --- No Connection : GNDANA_GNDANA_lst_LogicIO_PwrSpec ---
echo ""

echo ""

if { $GNDHIOSC_GNDHIOSC_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : GNDHIOSC_GNDHIOSC_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "GNDHIOSC"  -ground_pin  "GNDHIOSC"  -cells  [get_cells $GNDHIOSC_GNDHIOSC_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : GNDHIOSC_GNDHIOSC_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : GNDHIOSC_GNDHIOSC_lst_LogicCORE_PwrSpec ---
Information: connected 0 power ports and 2 ground ports
echo ""

echo ""

if { $GNDHIOSC_GNDHIOSC_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : GNDHIOSC_GNDHIOSC_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "GNDHIOSC"  -ground_pin  "GNDHIOSC"  -cells  [get_cells $GNDHIOSC_GNDHIOSC_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : GNDHIOSC_GNDHIOSC_lst_LogicIO_PwrSpec ---"} 
Info --- No Connection : GNDHIOSC_GNDHIOSC_lst_LogicIO_PwrSpec ---
echo ""

echo ""

if { $GND_GNDPLL_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_GNDPLL_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "GNDPLL"  -cells  [get_cells $GND_GNDPLL_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : GND_GNDPLL_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : GND_GNDPLL_lst_LogicCORE_PwrSpec ---
Information: connected 0 power ports and 1 ground ports
echo ""

echo ""

if { $GND_GNDPLL_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_GNDPLL_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "GNDPLL"  -cells  [get_cells $GND_GNDPLL_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : GND_GNDPLL_lst_LogicIO_PwrSpec ---"} 
Info --- No Connection : GND_GNDPLL_lst_LogicIO_PwrSpec ---
echo ""

echo ""

if { $GND_PVSSIO_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_PVSSIO_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "PVSSIO"  -cells  [get_cells $GND_PVSSIO_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : GND_PVSSIO_lst_LogicCORE_PwrSpec ---"} 
Info --- No Connection : GND_PVSSIO_lst_LogicCORE_PwrSpec ---
echo ""

echo ""

if { $GND_PVSSIO_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_PVSSIO_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "PVSSIO"  -cells  [get_cells $GND_PVSSIO_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : GND_PVSSIO_lst_LogicIO_PwrSpec ---"} 
Info --- PG Connect : GND_PVSSIO_lst_LogicIO_PwrSpec ---
Information: connected 0 power ports and 2 ground ports
echo ""

echo ""

if { $GND_VSS_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_VSS_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "VSS"  -cells  [get_cells $GND_VSS_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : GND_VSS_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : GND_VSS_lst_LogicCORE_PwrSpec ---
Information: connected 0 power ports and 206019 ground ports
echo ""

echo ""

if { $GND_VSS_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_VSS_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "VSS"  -cells  [get_cells $GND_VSS_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : GND_VSS_lst_LogicIO_PwrSpec ---"} 
Info --- No Connection : GND_VSS_lst_LogicIO_PwrSpec ---
echo ""

echo ""

if { $GND_VSS_AD_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_VSS_AD_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "VSS_AD"  -cells  [get_cells $GND_VSS_AD_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : GND_VSS_AD_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : GND_VSS_AD_lst_LogicCORE_PwrSpec ---
Information: connected 0 power ports and 1 ground ports
echo ""

echo ""

if { $GND_VSS_AD_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_VSS_AD_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "VSS_AD"  -cells  [get_cells $GND_VSS_AD_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : GND_VSS_AD_lst_LogicIO_PwrSpec ---"} 
Info --- No Connection : GND_VSS_AD_lst_LogicIO_PwrSpec ---
echo ""

echo ""

if { $GND_VSS_LS_lst_LogicCORE_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_VSS_LS_lst_LogicCORE_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "VSS_LS"  -cells  [get_cells $GND_VSS_LS_lst_LogicCORE_PwrSpec ] } else { echo "Info --- No Connection : GND_VSS_LS_lst_LogicCORE_PwrSpec ---"} 
Info --- PG Connect : GND_VSS_LS_lst_LogicCORE_PwrSpec ---
Information: connected 0 power ports and 1 ground ports
echo ""

echo ""

if { $GND_VSS_LS_lst_LogicIO_PwrSpec != "" } {
  echo "Info --- PG Connect : GND_VSS_LS_lst_LogicIO_PwrSpec ---"
derive_pg_connection  -ground_net  "GND"  -ground_pin  "VSS_LS"  -cells  [get_cells $GND_VSS_LS_lst_LogicIO_PwrSpec ] } else { echo "Info --- No Connection : GND_VSS_LS_lst_LogicIO_PwrSpec ---"} 
Info --- No Connection : GND_VSS_LS_lst_LogicIO_PwrSpec ---
echo ""

set EVDDIO_EVDDIO_lst_IoPinAsn [list  iotop/pad/pad_bottom/RES_CELL  cpusys/syspf/clkmc/x2_io  iotop/pad/pad_bottom/VSS0_CELL  iotop/pad/pad_bottom/EVSS0_CELL  cpusys/syspf/clkmc/x1_io  iotop/pad/pad_bottom/VCC0_CELL  iotop/pad/pad_bottom/EVCC0_CELL  iotop/pad/pad_bottom/VCL_CELL0  iotop/pad/pad_bottom/VCL_CELL1  iotop/pad/pad_bottom/MD_wrp/PAQBE0E44SC_01  iotop/pad/pad_bottom/P35_wrp/VPP  iotop/pad/pad_right/P31_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P30_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P27_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P26_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P17_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P16_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P15_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P14_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH3_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH2_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH1_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC7_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC6_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC5_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC4_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PB1_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVCC1_CELL  iotop/pad/pad_top/VCC1_CELL1  iotop/pad/pad_top/PB0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVSS1_CELL  iotop/pad/pad_top/VSS1_CELL1 ] ;
set  EVDDIO_EVDDIO_lst_nonLogicIO_IoPinAsn [list]
set  EVDDIO_EVDDIO_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- EVDDIO_EVDDIO_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- EVDDIO_EVDDIO_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $EVDDIO_EVDDIO_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/EVDDIO -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend EVDDIO_EVDDIO_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend EVDDIO_EVDDIO_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set EVDDIOD_EVDDIOD_lst_IoPinAsn [list  iotop/pad/pad_bottom/RES_CELL  cpusys/syspf/clkmc/x2_io  iotop/pad/pad_bottom/VSS0_CELL  iotop/pad/pad_bottom/EVSS0_CELL  cpusys/syspf/clkmc/x1_io  iotop/pad/pad_bottom/VCC0_CELL  iotop/pad/pad_bottom/EVCC0_CELL  iotop/pad/pad_bottom/VCL_CELL0  iotop/pad/pad_bottom/VCL_CELL1  iotop/pad/pad_bottom/MD_wrp/PAQBE0E44SC_01  iotop/pad/pad_bottom/P35_wrp/VPP  iotop/pad/pad_right/P31_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P30_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P27_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P26_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P17_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P16_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P15_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P14_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH3_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH2_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH1_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC7_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC6_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC5_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC4_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PB1_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVCC1_CELL  iotop/pad/pad_top/VCC1_CELL1  iotop/pad/pad_top/PB0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVSS1_CELL  iotop/pad/pad_top/VSS1_CELL1 ] ;
set  EVDDIOD_EVDDIOD_lst_nonLogicIO_IoPinAsn [list]
set  EVDDIOD_EVDDIOD_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- EVDDIOD_EVDDIOD_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- EVDDIOD_EVDDIOD_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $EVDDIOD_EVDDIOD_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/EVDDIOD -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend EVDDIOD_EVDDIOD_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend EVDDIOD_EVDDIOD_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set PVDDANA_PVDDANA_lst_IoPinAsn [list  iotop/pad/pad_bottom/VCC0_CELL ] ;
set  PVDDANA_PVDDANA_lst_nonLogicIO_IoPinAsn [list]
set  PVDDANA_PVDDANA_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- PVDDANA_PVDDANA_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- PVDDANA_PVDDANA_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $PVDDANA_PVDDANA_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDANA -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend PVDDANA_PVDDANA_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend PVDDANA_PVDDANA_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set PVDDANA_VCC1_OPEN_PVDDANA_lst_IoPinAsn [list  iotop/pad/pad_top/VCC1_CELL1 ] ;
set  PVDDANA_VCC1_OPEN_PVDDANA_lst_nonLogicIO_IoPinAsn [list]
set  PVDDANA_VCC1_OPEN_PVDDANA_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- PVDDANA_VCC1_OPEN_PVDDANA_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- PVDDANA_VCC1_OPEN_PVDDANA_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $PVDDANA_VCC1_OPEN_PVDDANA_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDANA -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend PVDDANA_VCC1_OPEN_PVDDANA_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend PVDDANA_VCC1_OPEN_PVDDANA_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set PVDDCP_PVDDCP_lst_IoPinAsn [list  iotop/pad/pad_top/VCC1_CELL1 ] ;
set  PVDDCP_PVDDCP_lst_nonLogicIO_IoPinAsn [list]
set  PVDDCP_PVDDCP_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- PVDDCP_PVDDCP_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- PVDDCP_PVDDCP_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $PVDDCP_PVDDCP_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDCP -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend PVDDCP_PVDDCP_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend PVDDCP_PVDDCP_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set VCC_LS_PVDDCP_lst_IoPinAsn [list  iotop/pad/pad_bottom/VCC0_CELL ] ;
set  VCC_LS_PVDDCP_lst_nonLogicIO_IoPinAsn [list]
set  VCC_LS_PVDDCP_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- VCC_LS_PVDDCP_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- VCC_LS_PVDDCP_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $VCC_LS_PVDDCP_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDCP -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend VCC_LS_PVDDCP_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend VCC_LS_PVDDCP_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set PVDDHIOSC_PVDDHIOSC_lst_IoPinAsn [list  iotop/pad/pad_bottom/VCC0_CELL ] ;
set  PVDDHIOSC_PVDDHIOSC_lst_nonLogicIO_IoPinAsn [list]
set  PVDDHIOSC_PVDDHIOSC_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- PVDDHIOSC_PVDDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- PVDDHIOSC_PVDDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $PVDDHIOSC_PVDDHIOSC_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDHIOSC -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend PVDDHIOSC_PVDDHIOSC_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend PVDDHIOSC_PVDDHIOSC_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set PVDDHIOSC_VCC1_OPEN_PVDDHIOSC_lst_IoPinAsn [list  iotop/pad/pad_top/VCC1_CELL1 ] ;
set  PVDDHIOSC_VCC1_OPEN_PVDDHIOSC_lst_nonLogicIO_IoPinAsn [list]
set  PVDDHIOSC_VCC1_OPEN_PVDDHIOSC_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- PVDDHIOSC_VCC1_OPEN_PVDDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- PVDDHIOSC_VCC1_OPEN_PVDDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $PVDDHIOSC_VCC1_OPEN_PVDDHIOSC_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDHIOSC -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend PVDDHIOSC_VCC1_OPEN_PVDDHIOSC_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend PVDDHIOSC_VCC1_OPEN_PVDDHIOSC_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set EVDDIO_PVDDIO_lst_IoPinAsn [list  iotop/pad/pad_bottom/EVCC0_CELL ] ;
set  EVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn [list]
set  EVDDIO_PVDDIO_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- EVDDIO_PVDDIO_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- EVDDIO_PVDDIO_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $EVDDIO_PVDDIO_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDIO -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend EVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend EVDDIO_PVDDIO_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
Reading reference libraries ...
set PVDDIO_PVDDIO_lst_IoPinAsn [list  iotop/pad/pad_bottom/RES_CELL  cpusys/syspf/clkmc/x2_io  iotop/pad/pad_bottom/VSS0_CELL  iotop/pad/pad_bottom/EVSS0_CELL  cpusys/syspf/clkmc/x1_io  iotop/pad/pad_bottom/VCC0_CELL  iotop/pad/pad_bottom/VCL_CELL0  iotop/pad/pad_bottom/VCL_CELL1 ] ;
set  PVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn [list]
set  PVDDIO_PVDDIO_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- PVDDIO_PVDDIO_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- PVDDIO_PVDDIO_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $PVDDIO_PVDDIO_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDIO -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend PVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend PVDDIO_PVDDIO_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set PVDDREG_PVDDREG_lst_IoPinAsn [list  iotop/pad/pad_bottom/VCC0_CELL ] ;
set  PVDDREG_PVDDREG_lst_nonLogicIO_IoPinAsn [list]
set  PVDDREG_PVDDREG_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- PVDDREG_PVDDREG_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- PVDDREG_PVDDREG_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $PVDDREG_PVDDREG_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDREG -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend PVDDREG_PVDDREG_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend PVDDREG_PVDDREG_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set PVDDREG_VCC1_OPEN_PVDDREG_lst_IoPinAsn [list  iotop/pad/pad_top/VCC1_CELL1 ] ;
set  PVDDREG_VCC1_OPEN_PVDDREG_lst_nonLogicIO_IoPinAsn [list]
set  PVDDREG_VCC1_OPEN_PVDDREG_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- PVDDREG_VCC1_OPEN_PVDDREG_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- PVDDREG_VCC1_OPEN_PVDDREG_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $PVDDREG_VCC1_OPEN_PVDDREG_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVDDREG -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend PVDDREG_VCC1_OPEN_PVDDREG_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend PVDDREG_VCC1_OPEN_PVDDREG_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set VDD_VDD_lst_IoPinAsn [list  iotop/pad/pad_bottom/RES_CELL  cpusys/syspf/clkmc/x2_io  iotop/pad/pad_bottom/VSS0_CELL  iotop/pad/pad_bottom/EVSS0_CELL  cpusys/syspf/clkmc/x1_io  iotop/pad/pad_bottom/VCC0_CELL  iotop/pad/pad_bottom/EVCC0_CELL  iotop/pad/pad_bottom/VCL_CELL0  iotop/pad/pad_bottom/VCL_CELL1  iotop/pad/pad_bottom/MD_wrp/PAQBE0E44SC_01  iotop/pad/pad_bottom/P35_wrp/VPP  iotop/pad/pad_right/P31_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P30_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P27_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P26_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P17_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P16_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P15_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P14_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH3_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH2_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH1_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC7_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC6_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC5_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC4_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PB1_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVCC1_CELL  iotop/pad/pad_top/VCC1_CELL1  iotop/pad/pad_top/PB0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVSS1_CELL  iotop/pad/pad_top/VSS1_CELL1 ] ;
set  VDD_VDD_lst_nonLogicIO_IoPinAsn [list]
set  VDD_VDD_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- VDD_VDD_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- VDD_VDD_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $VDD_VDD_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/VDD -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend VDD_VDD_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend VDD_VDD_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set VDDHIOSC_VCL_0_OPEN_VDDHIOSC_lst_IoPinAsn [list  iotop/pad/pad_bottom/VCL_CELL0 ] ;
set  VDDHIOSC_VCL_0_OPEN_VDDHIOSC_lst_nonLogicIO_IoPinAsn [list]
set  VDDHIOSC_VCL_0_OPEN_VDDHIOSC_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- VDDHIOSC_VCL_0_OPEN_VDDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- VDDHIOSC_VCL_0_OPEN_VDDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $VDDHIOSC_VCL_0_OPEN_VDDHIOSC_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/VDDHIOSC -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend VDDHIOSC_VCL_0_OPEN_VDDHIOSC_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend VDDHIOSC_VCL_0_OPEN_VDDHIOSC_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set VDDHIOSC_VCL_1_OPEN_VDDHIOSC_lst_IoPinAsn [list  iotop/pad/pad_bottom/VCL_CELL1 ] ;
set  VDDHIOSC_VCL_1_OPEN_VDDHIOSC_lst_nonLogicIO_IoPinAsn [list]
set  VDDHIOSC_VCL_1_OPEN_VDDHIOSC_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- VDDHIOSC_VCL_1_OPEN_VDDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- VDDHIOSC_VCL_1_OPEN_VDDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $VDDHIOSC_VCL_1_OPEN_VDDHIOSC_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/VDDHIOSC -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend VDDHIOSC_VCL_1_OPEN_VDDHIOSC_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend VDDHIOSC_VCL_1_OPEN_VDDHIOSC_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set VDDMOSC_VCL_0_OPEN_VDDMOSC_lst_IoPinAsn [list  iotop/pad/pad_bottom/VCL_CELL0 ] ;
set  VDDMOSC_VCL_0_OPEN_VDDMOSC_lst_nonLogicIO_IoPinAsn [list]
set  VDDMOSC_VCL_0_OPEN_VDDMOSC_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- VDDMOSC_VCL_0_OPEN_VDDMOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- VDDMOSC_VCL_0_OPEN_VDDMOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $VDDMOSC_VCL_0_OPEN_VDDMOSC_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/VDDMOSC -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend VDDMOSC_VCL_0_OPEN_VDDMOSC_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend VDDMOSC_VCL_0_OPEN_VDDMOSC_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set VDDMOSC_VCL_1_OPEN_VDDMOSC_lst_IoPinAsn [list  iotop/pad/pad_bottom/VCL_CELL1 ] ;
set  VDDMOSC_VCL_1_OPEN_VDDMOSC_lst_nonLogicIO_IoPinAsn [list]
set  VDDMOSC_VCL_1_OPEN_VDDMOSC_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- VDDMOSC_VCL_1_OPEN_VDDMOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- VDDMOSC_VCL_1_OPEN_VDDMOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $VDDMOSC_VCL_1_OPEN_VDDMOSC_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/VDDMOSC -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend VDDMOSC_VCL_1_OPEN_VDDMOSC_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend VDDMOSC_VCL_1_OPEN_VDDMOSC_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set EVSSIO_EVSSIO_lst_IoPinAsn [list  iotop/pad/pad_bottom/RES_CELL  cpusys/syspf/clkmc/x2_io  iotop/pad/pad_bottom/VSS0_CELL  iotop/pad/pad_bottom/EVSS0_CELL  cpusys/syspf/clkmc/x1_io  iotop/pad/pad_bottom/VCC0_CELL  iotop/pad/pad_bottom/EVCC0_CELL  iotop/pad/pad_bottom/VCL_CELL0  iotop/pad/pad_bottom/VCL_CELL1  iotop/pad/pad_bottom/MD_wrp/PAQBE0E44SC_01  iotop/pad/pad_bottom/P35_wrp/VPP  iotop/pad/pad_right/P31_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P30_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P27_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P26_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P17_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P16_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P15_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P14_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH3_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH2_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH1_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC7_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC6_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC5_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC4_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PB1_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVCC1_CELL  iotop/pad/pad_top/VCC1_CELL1  iotop/pad/pad_top/PB0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVSS1_CELL  iotop/pad/pad_top/VSS1_CELL1 ] ;
set  EVSSIO_EVSSIO_lst_nonLogicIO_IoPinAsn [list]
set  EVSSIO_EVSSIO_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- EVSSIO_EVSSIO_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- EVSSIO_EVSSIO_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $EVSSIO_EVSSIO_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/EVSSIO -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend EVSSIO_EVSSIO_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend EVSSIO_EVSSIO_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GND_GND_lst_IoPinAsn [list  iotop/pad/pad_bottom/RES_CELL  cpusys/syspf/clkmc/x2_io  iotop/pad/pad_bottom/VSS0_CELL  iotop/pad/pad_bottom/EVSS0_CELL  cpusys/syspf/clkmc/x1_io  iotop/pad/pad_bottom/VCC0_CELL  iotop/pad/pad_bottom/EVCC0_CELL  iotop/pad/pad_bottom/VCL_CELL0  iotop/pad/pad_bottom/VCL_CELL1  iotop/pad/pad_bottom/MD_wrp/PAQBE0E44SC_01  iotop/pad/pad_bottom/P35_wrp/VPP  iotop/pad/pad_right/P31_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P30_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P27_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P26_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P17_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P16_wrp/PAQB5VTOLPUPC_01  iotop/pad/pad_right/P15_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/P14_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH3_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH2_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH1_wrp/PAQBE0E44SC_01  iotop/pad/pad_right/PH0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC7_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC6_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC5_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PC4_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/PB1_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVCC1_CELL  iotop/pad/pad_top/VCC1_CELL1  iotop/pad/pad_top/PB0_wrp/PAQBE0E44SC_01  iotop/pad/pad_top/EVSS1_CELL  iotop/pad/pad_top/VSS1_CELL1 ] ;
set  GND_GND_lst_nonLogicIO_IoPinAsn [list]
set  GND_GND_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GND_GND_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GND_GND_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GND_GND_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GND -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GND_GND_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GND_GND_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDANA_GNDANA_lst_IoPinAsn [list  iotop/pad/pad_bottom/VSS0_CELL ] ;
set  GNDANA_GNDANA_lst_nonLogicIO_IoPinAsn [list]
set  GNDANA_GNDANA_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDANA_GNDANA_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDANA_GNDANA_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDANA_GNDANA_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDANA -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDANA_GNDANA_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDANA_GNDANA_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDANA_VSS1_OPEN_GNDANA_lst_IoPinAsn [list  iotop/pad/pad_top/VSS1_CELL1 ] ;
set  GNDANA_VSS1_OPEN_GNDANA_lst_nonLogicIO_IoPinAsn [list]
set  GNDANA_VSS1_OPEN_GNDANA_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDANA_VSS1_OPEN_GNDANA_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDANA_VSS1_OPEN_GNDANA_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDANA_VSS1_OPEN_GNDANA_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDANA -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDANA_VSS1_OPEN_GNDANA_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDANA_VSS1_OPEN_GNDANA_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDHIOSC_GNDHIOSC_lst_IoPinAsn [list  iotop/pad/pad_bottom/VSS0_CELL ] ;
set  GNDHIOSC_GNDHIOSC_lst_nonLogicIO_IoPinAsn [list]
set  GNDHIOSC_GNDHIOSC_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDHIOSC_GNDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDHIOSC_GNDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDHIOSC_GNDHIOSC_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDHIOSC -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDHIOSC_GNDHIOSC_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDHIOSC_GNDHIOSC_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDHIOSC_VSS1_OPEN_GNDHIOSC_lst_IoPinAsn [list  iotop/pad/pad_top/VSS1_CELL1 ] ;
set  GNDHIOSC_VSS1_OPEN_GNDHIOSC_lst_nonLogicIO_IoPinAsn [list]
set  GNDHIOSC_VSS1_OPEN_GNDHIOSC_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDHIOSC_VSS1_OPEN_GNDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDHIOSC_VSS1_OPEN_GNDHIOSC_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDHIOSC_VSS1_OPEN_GNDHIOSC_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDHIOSC -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDHIOSC_VSS1_OPEN_GNDHIOSC_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDHIOSC_VSS1_OPEN_GNDHIOSC_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_MD_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_bottom/MD_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_MD_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_MD_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_MD_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_MD_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_MD_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_MD_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_MD_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_P14_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/P14_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_P14_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_P14_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_P14_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_P14_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_P14_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_P14_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_P14_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_P15_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/P15_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_P15_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_P15_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_P15_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_P15_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_P15_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_P15_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_P15_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_P26_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/P26_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_P26_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_P26_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_P26_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_P26_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_P26_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_P26_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_P26_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_P27_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/P27_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_P27_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_P27_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_P27_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_P27_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_P27_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_P27_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_P27_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_P30_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/P30_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_P30_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_P30_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_P30_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_P30_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_P30_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_P30_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_P30_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_P31_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/P31_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_P31_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_P31_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_P31_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_P31_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_P31_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_P31_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_P31_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PB0_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_top/PB0_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PB0_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PB0_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PB0_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PB0_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PB0_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PB0_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PB0_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PB1_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_top/PB1_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PB1_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PB1_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PB1_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PB1_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PB1_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PB1_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PB1_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PC4_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_top/PC4_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PC4_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PC4_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PC4_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PC4_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PC4_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PC4_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PC4_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PC5_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_top/PC5_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PC5_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PC5_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PC5_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PC5_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PC5_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PC5_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PC5_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PC6_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_top/PC6_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PC6_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PC6_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PC6_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PC6_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PC6_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PC6_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PC6_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PC7_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_top/PC7_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PC7_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PC7_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PC7_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PC7_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PC7_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PC7_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PC7_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PH0_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/PH0_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PH0_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PH0_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PH0_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PH0_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PH0_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PH0_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PH0_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PH1_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/PH1_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PH1_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PH1_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PH1_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PH1_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PH1_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PH1_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PH1_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PH2_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/PH2_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PH2_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PH2_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PH2_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PH2_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PH2_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PH2_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PH2_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS1_PH3_OPEN_GNDS1_lst_IoPinAsn [list  iotop/pad/pad_right/PH3_wrp/PAQBE0E44SC_01 ] ;
set  GNDS1_PH3_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn [list]
set  GNDS1_PH3_OPEN_GNDS1_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS1_PH3_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS1_PH3_OPEN_GNDS1_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS1_PH3_OPEN_GNDS1_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS1 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS1_PH3_OPEN_GNDS1_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS1_PH3_OPEN_GNDS1_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_MD_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_bottom/MD_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_MD_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_MD_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_MD_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_MD_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_MD_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_MD_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_MD_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_P14_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/P14_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_P14_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_P14_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_P14_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_P14_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_P14_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_P14_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_P14_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_P15_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/P15_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_P15_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_P15_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_P15_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_P15_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_P15_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_P15_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_P15_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_P16_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/P16_wrp/PAQB5VTOLPUPC_01 ] ;
set  GNDS2_P16_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_P16_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_P16_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_P16_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_P16_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_P16_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_P16_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_P17_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/P17_wrp/PAQB5VTOLPUPC_01 ] ;
set  GNDS2_P17_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_P17_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_P17_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_P17_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_P17_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_P17_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_P17_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_P26_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/P26_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_P26_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_P26_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_P26_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_P26_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_P26_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_P26_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_P26_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_P27_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/P27_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_P27_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_P27_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_P27_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_P27_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_P27_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_P27_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_P27_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_P30_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/P30_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_P30_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_P30_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_P30_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_P30_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_P30_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_P30_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_P30_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_P31_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/P31_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_P31_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_P31_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_P31_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_P31_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_P31_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_P31_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_P31_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PB0_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_top/PB0_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PB0_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PB0_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PB0_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PB0_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PB0_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PB0_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PB0_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PB1_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_top/PB1_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PB1_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PB1_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PB1_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PB1_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PB1_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PB1_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PB1_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PC4_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_top/PC4_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PC4_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PC4_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PC4_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PC4_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PC4_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PC4_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PC4_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PC5_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_top/PC5_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PC5_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PC5_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PC5_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PC5_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PC5_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PC5_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PC5_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PC6_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_top/PC6_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PC6_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PC6_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PC6_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PC6_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PC6_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PC6_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PC6_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PC7_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_top/PC7_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PC7_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PC7_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PC7_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PC7_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PC7_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PC7_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PC7_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PH0_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/PH0_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PH0_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PH0_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PH0_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PH0_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PH0_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PH0_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PH0_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PH1_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/PH1_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PH1_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PH1_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PH1_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PH1_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PH1_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PH1_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PH1_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PH2_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/PH2_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PH2_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PH2_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PH2_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PH2_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PH2_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PH2_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PH2_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS2_PH3_OPEN_GNDS2_lst_IoPinAsn [list  iotop/pad/pad_right/PH3_wrp/PAQBE0E44SC_01 ] ;
set  GNDS2_PH3_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn [list]
set  GNDS2_PH3_OPEN_GNDS2_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS2_PH3_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS2_PH3_OPEN_GNDS2_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS2_PH3_OPEN_GNDS2_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS2 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS2_PH3_OPEN_GNDS2_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS2_PH3_OPEN_GNDS2_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_MD_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_bottom/MD_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_MD_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_MD_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_MD_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_MD_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_MD_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_MD_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_MD_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_P14_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/P14_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_P14_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_P14_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_P14_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_P14_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_P14_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_P14_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_P14_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_P15_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/P15_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_P15_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_P15_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_P15_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_P15_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_P15_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_P15_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_P15_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_P16_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/P16_wrp/PAQB5VTOLPUPC_01 ] ;
set  GNDS3_P16_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_P16_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_P16_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_P16_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_P16_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_P16_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_P16_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_P17_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/P17_wrp/PAQB5VTOLPUPC_01 ] ;
set  GNDS3_P17_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_P17_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_P17_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_P17_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_P17_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_P17_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_P17_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_P26_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/P26_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_P26_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_P26_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_P26_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_P26_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_P26_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_P26_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_P26_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_P27_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/P27_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_P27_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_P27_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_P27_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_P27_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_P27_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_P27_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_P27_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_P30_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/P30_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_P30_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_P30_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_P30_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_P30_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_P30_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_P30_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_P30_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_P31_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/P31_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_P31_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_P31_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_P31_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_P31_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_P31_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_P31_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_P31_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PB0_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_top/PB0_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PB0_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PB0_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PB0_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PB0_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PB0_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PB0_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PB0_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PB1_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_top/PB1_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PB1_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PB1_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PB1_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PB1_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PB1_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PB1_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PB1_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PC4_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_top/PC4_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PC4_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PC4_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PC4_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PC4_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PC4_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PC4_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PC4_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PC5_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_top/PC5_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PC5_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PC5_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PC5_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PC5_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PC5_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PC5_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PC5_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PC6_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_top/PC6_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PC6_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PC6_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PC6_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PC6_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PC6_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PC6_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PC6_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PC7_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_top/PC7_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PC7_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PC7_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PC7_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PC7_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PC7_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PC7_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PC7_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PH0_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/PH0_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PH0_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PH0_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PH0_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PH0_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PH0_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PH0_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PH0_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PH1_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/PH1_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PH1_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PH1_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PH1_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PH1_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PH1_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PH1_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PH1_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PH2_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/PH2_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PH2_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PH2_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PH2_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PH2_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PH2_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PH2_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PH2_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GNDS3_PH3_OPEN_GNDS3_lst_IoPinAsn [list  iotop/pad/pad_right/PH3_wrp/PAQBE0E44SC_01 ] ;
set  GNDS3_PH3_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn [list]
set  GNDS3_PH3_OPEN_GNDS3_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GNDS3_PH3_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GNDS3_PH3_OPEN_GNDS3_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GNDS3_PH3_OPEN_GNDS3_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/GNDS3 -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GNDS3_PH3_OPEN_GNDS3_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GNDS3_PH3_OPEN_GNDS3_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
set GND_PVSSIO_lst_IoPinAsn [list  iotop/pad/pad_bottom/RES_CELL  cpusys/syspf/clkmc/x2_io  iotop/pad/pad_bottom/VSS0_CELL  iotop/pad/pad_bottom/EVSS0_CELL  cpusys/syspf/clkmc/x1_io  iotop/pad/pad_bottom/VCC0_CELL  iotop/pad/pad_bottom/VCL_CELL0  iotop/pad/pad_bottom/VCL_CELL1 ] ;
set  GND_PVSSIO_lst_nonLogicIO_IoPinAsn [list]
set  GND_PVSSIO_lst_LogicIO_IoPinAsn [list]
echo "Info --- Checking and Generating PG Connect List ---"
Info --- Checking and Generating PG Connect List ---
echo "Info --- GND_PVSSIO_lst LogicIO and nonLogicIO (IoPinAsn) ---"
Info --- GND_PVSSIO_lst LogicIO and nonLogicIO (IoPinAsn) ---
echo ""

foreach inst_name [collection_to_list -name_only -no_braces [get_cells -all  $GND_PVSSIO_lst_IoPinAsn ]] {     if { [get_pins -all  $inst_name/PVSSIO -quiet ]  != "" } {        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only ==true" -quiet ] != "" } {             lappend GND_PVSSIO_lst_nonLogicIO_IoPinAsn $inst_name            }
        if { [get_cells $inst_name -all           -filter "mask_layout_type == io_pad || mask_layout_type == corner_pad                  || mask_layout_type == pad_filler || mask_layout_type == flip_chip_pad                  && is_physical_only !=true" -quiet ] != "" } {             lappend GND_PVSSIO_lst_LogicIO_IoPinAsn $inst_name            }
    }
 }
echo ""

if { $EVDDIO_EVDDIO_lst_LogicIO_IoPinAsn != "" } {   echo "Info --- PG Connect : EVDDIO_EVDDIO_lst_LogicIO_IoPinAsn ---"
derive_pg_connection  -power_net  "EVDDIO"  -power_pin  "EVDDIO"  -cells  [get_cells -all $EVDDIO_EVDDIO_lst_LogicIO_IoPinAsn ] } else { echo "Info --- No Connection : EVDDIO_EVDDIO_lst_LogicIO_IoPinAsn ---"} 
Info --- PG Connect : EVDDIO_EVDDIO_lst_LogicIO_IoPinAsn ---
Information: connected 33 power ports and 0 ground ports
echo ""

echo ""

if { $EVDDIO_EVDDIO_lst_nonLogicIO_IoPinAsn != "" } {   echo "Info --- PG Connect : EVDDIO_EVDDIO_lst_nonLogicIO_IoPinAsn ---"
derive_pg_connection  -power_net  "EVDDIO"  -power_pin  "EVDDIO"  -cells  [get_cells -all $EVDDIO_EVDDIO_lst_nonLogicIO_IoPinAsn ] } else { echo "Info --- No Connection : EVDDIO_EVDDIO_lst_nonLogicIO_IoPinAsn ---"} 
Info --- No Connection : EVDDIO_EVDDIO_lst_nonLogicIO_IoPinAsn ---
echo ""

echo ""

if { $EVDDIOD_EVDDIOD_lst_LogicIO_IoPinAsn != "" } {   echo "Info --- PG Connect : EVDDIOD_EVDDIOD_lst_LogicIO_IoPinAsn ---"
derive_pg_connection  -power_net  "EVDDIOD"  -power_pin  "EVDDIOD"  -cells  [get_cells -all $EVDDIOD_EVDDIOD_lst_LogicIO_IoPinAsn ] } else { echo "Info --- No Connection : EVDDIOD_EVDDIOD_lst_LogicIO_IoPinAsn ---"} 
Info --- PG Connect : EVDDIOD_EVDDIOD_lst_LogicIO_IoPinAsn ---
Information: connected 33 power ports and 0 ground ports
echo ""

echo ""

if { $EVDDIOD_EVDDIOD_lst_nonLogicIO_IoPinAsn != "" } {   echo "Info --- PG Connect : EVDDIOD_EVDDIOD_lst_nonLogicIO_IoPinAsn ---"
derive_pg_connection  -power_net  "EVDDIOD"  -power_pin  "EVDDIOD"  -cells  [get_cells -all $EVDDIOD_EVDDIOD_lst_nonLogicIO_IoPinAsn ] } else { echo "Info --- No Connection : EVDDIOD_EVDDIOD_lst_nonLogicIO_IoPinAsn ---"} 
Info --- No Connection : EVDDIOD_EVDDIOD_lst_nonLogicIO_IoPinAsn ---
echo ""

echo ""

if { $EVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn != "" } {   echo "Info --- PG Connect : EVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn ---"
derive_pg_connection  -power_net  "EVDDIO"  -power_pin  "PVDDIO"  -cells  [get_cells -all $EVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn ] } else { echo "Info --- No Connection : EVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn ---"} 
Info --- No Connection : EVDDIO_PVDDIO_lst_nonLogicIO_IoPinAsn ---
echo ""

echo ""

source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT_INC
if {[get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL ] != ""} {     derive_pg_connection      -power_net  "VDD"      -power_pin  "VDD"      -cells  [get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL ] }
Information: connected 0 power ports and 0 ground ports
if {[get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL/* ] != ""} {     derive_pg_connection      -power_net  "VDD"      -power_pin  "VDD"      -cells  [get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL/* ] }
if {[get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL ] != ""} {     derive_pg_connection      -power_net  "PVDDIO"      -power_pin  "PVDDIO"      -cells  [get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL ] }
Information: connected 0 power ports and 0 ground ports
if {[get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL/* ] != ""} {     derive_pg_connection      -power_net  "PVDDIO"      -power_pin  "PVDDIO"      -cells  [get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL/* ] }
if {[get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL ] != ""} {     derive_pg_connection      -power_net  "EVDDIO"      -power_pin  "EVDDIO"      -cells  [get_flat_cells  -quiet -all iotop/pad/pad_bottom/RES_CELL ] }
Information: connected 0 power ports and 0 ground ports

Information: connected 0 power ports and 0 ground ports
1
source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT_H;
set GND_A0_lst [list  cpusys/syspf/cpg/cgmaindft/cgmain/cgfine/U57  cpusys/syspf/cpg/cgpre/cgpli/U14  cpusys/syspf/psu/U10 ] ;
set GND_A1_lst [list p] ;
set GND_B1_lst [list 1 ] ;
set GND_C_lst [list   ] ;
set GND_CB_lst [list   ] ;
set GND_D1_lst [list  ] ;
set GND_SMC_lst [list  ] ;
set SNPS_PGCMDIN_DefaultPower   VDD
set SNPS_PGCMDIN_DefaultGround  GND
derive_pg_connection -power_net VDD -ground_net GND -tie
reconnected total 791 tie highs and 8256 tie lows
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_A_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
     if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/A]] != ""} {
       set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/A]] full_name]
         disconnect_net $net_name_ [get_pins $full_name2_/A]
     }
     if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
         regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
               create_pg_network -net VDD $full_name3_
         }
        connect_net $full_name3_/VDD [get_pins $full_name2_/A]
      } else {
              connect_net VDD [get_pins $full_name2_/A]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_A0_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/A0]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/A0]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/A0]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/A0]
      } else {
               connect_net VDD [get_pins $full_name2_/A0]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_A1_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/A1]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/A1]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/A1]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/A1]
      } else {
               connect_net VDD [get_pins $full_name2_/A1]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_B_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/B]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/B]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/B]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/B]
      } else {
               connect_net VDD [get_pins $full_name2_/B]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_B0_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/B0]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/B0]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/B0]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/B0]
      } else {
               connect_net VDD [get_pins $full_name2_/B0]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_B1_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/B1]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/B1]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/B1]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/B1]
      } else {
               connect_net VDD [get_pins $full_name2_/B1]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_C_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/C]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/C]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/C]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/C]
      } else {
               connect_net VDD [get_pins $full_name2_/C]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_CEN_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/CEN]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/CEN]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/CEN]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/CEN]
      } else {
               connect_net VDD [get_pins $full_name2_/CEN]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_D_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/D]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/D]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/D]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/D]
      } else {
               connect_net VDD [get_pins $full_name2_/D]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_D0_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/D0]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/D0]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/D0]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/D0]
      } else {
               connect_net VDD [get_pins $full_name2_/D0]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_D1_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/D1]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/D1]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/D1]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/D1]
      } else {
               connect_net VDD [get_pins $full_name2_/D1]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_DATA_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/DATA]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/DATA]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/DATA]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/DATA]
      } else {
               connect_net VDD [get_pins $full_name2_/DATA]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "PVDDANA" } {
   foreach_in_collection cell_name_ [get_cells $PVDDANA_EXLVD_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/EXLVD]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/EXLVD]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/EXLVD]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/PVDDANA] == ""} { 
              create_pg_network -net PVDDANA $full_name3_
         }
       connect_net $full_name3_/PVDDANA [get_pins $full_name2_/EXLVD]
      } else {
               connect_net PVDDANA [get_pins $full_name2_/EXLVD]
        }
   }
}
Disconnecting net 'cpusys/syspf/psu/VDD' from pin 'cpusys/syspf/psu/regpoclvi/EXLVD'.
Connecting net 'cpusys/syspf/psu/PVDDANA' to pin 'cpusys/syspf/psu/regpoclvi/EXLVD'.
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_RESETB_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/RESETB]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/RESETB]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/RESETB]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/RESETB]
      } else {
               connect_net VDD [get_pins $full_name2_/RESETB]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultPower != "VDD" } {
   foreach_in_collection cell_name_ [get_cells $VDD_SETB_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/SETB]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/SETB]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/SETB]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/VDD] == ""} { 
              create_pg_network -net VDD $full_name3_
         }
       connect_net $full_name3_/VDD [get_pins $full_name2_/SETB]
      } else {
               connect_net VDD [get_pins $full_name2_/SETB]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_A_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/A]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/A]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/A]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/A]
      } else {
               connect_net GND [get_pins $full_name2_/A]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_A0_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/A0]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/A0]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/A0]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/A0]
      } else {
               connect_net GND [get_pins $full_name2_/A0]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_A1_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/A1]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/A1]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/A1]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/A1]
      } else {
               connect_net GND [get_pins $full_name2_/A1]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_A2_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/A2]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/A2]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/A2]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/A2]
      } else {
               connect_net GND [get_pins $full_name2_/A2]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_ADCHSELS_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/ADCHSELS]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/ADCHSELS]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/ADCHSELS]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/ADCHSELS]
      } else {
               connect_net GND [get_pins $full_name2_/ADCHSELS]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_ADSCAN_IN_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/ADSCAN_IN]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/ADSCAN_IN]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/ADSCAN_IN]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/ADSCAN_IN]
      } else {
               connect_net GND [get_pins $full_name2_/ADSCAN_IN]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_B_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/B]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/B]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/B]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/B]
      } else {
               connect_net GND [get_pins $full_name2_/B]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_B0_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/B0]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/B0]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/B0]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/B0]
      } else {
               connect_net GND [get_pins $full_name2_/B0]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_B1_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/B1]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/B1]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/B1]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/B1]
      } else {
               connect_net GND [get_pins $full_name2_/B1]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_BB_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/BB]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/BB]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/BB]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/BB]
      } else {
               connect_net GND [get_pins $full_name2_/BB]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_C_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/C]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/C]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/C]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/C]
      } else {
               connect_net GND [get_pins $full_name2_/C]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_CB_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/CB]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/CB]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/CB]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/CB]
      } else {
               connect_net GND [get_pins $full_name2_/CB]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_CLK_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/CLK]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/CLK]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/CLK]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/CLK]
      } else {
               connect_net GND [get_pins $full_name2_/CLK]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_D0_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/D0]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/D0]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/D0]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/D0]
      } else {
               connect_net GND [get_pins $full_name2_/D0]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_D1_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/D1]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/D1]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/D1]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/D1]
      } else {
               connect_net GND [get_pins $full_name2_/D1]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_DATA_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/DATA]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/DATA]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/DATA]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/DATA]
      } else {
               connect_net GND [get_pins $full_name2_/DATA]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_MODE0_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/MODE0]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/MODE0]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/MODE0]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/MODE0]
      } else {
               connect_net GND [get_pins $full_name2_/MODE0]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_MODE1_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/MODE1]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/MODE1]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/MODE1]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/MODE1]
      } else {
               connect_net GND [get_pins $full_name2_/MODE1]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_RESET_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/RESET]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/RESET]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/RESET]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/RESET]
      } else {
               connect_net GND [get_pins $full_name2_/RESET]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_S0_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/S0]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/S0]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/S0]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/S0]
      } else {
               connect_net GND [get_pins $full_name2_/S0]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_SIN_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/SIN]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/SIN]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/SIN]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/SIN]
      } else {
               connect_net GND [get_pins $full_name2_/SIN]
        }
   }
}
if { $SNPS_PGCMDIN_DefaultGround != "GND" } {
   foreach_in_collection cell_name_ [get_cells $GND_SMC_lst ] {
     set cell_name2_ [get_attribute [get_cells $cell_name_] name]
     set full_name2_ [get_attribute [get_cells $cell_name_] full_name]
      if {[get_nets -all -quiet -of_objects [get_pins $full_name2_/SMC]] != ""} {
        set net_name_ [get_attribute [get_nets -all -of_objects [get_pins $full_name2_/SMC]] full_name]
          disconnect_net $net_name_ [get_pins $full_name2_/SMC]
      }
      if {[regsub "/$cell_name2_$" $full_name2_ "" full_name3_] != 0} {
          regsub "/$cell_name2_$" $full_name2_ "" full_name3_ 
         if {[get_pins -all -quiet $full_name3_/GND] == ""} { 
              create_pg_network -net GND $full_name3_
         }
       connect_net $full_name3_/GND [get_pins $full_name2_/SMC]
      } else {
               connect_net GND [get_pins $full_name2_/SMC]
        }
   }
}
if {$ICC_FLOORPLAN_INPUT eq "def" && [file exists [which $ICC_IN_DEF_FILE]]} {
  set def_enable_no_legalize_name true
  echo "read_def -verbose -no_incremental $ICC_IN_DEF_FILE"
  read_def -verbose -no_incremental $ICC_IN_DEF_FILE
  echo "update_floorplan"
  update_floorplan

} elseif {$ICC_FLOORPLAN_INPUT eq "fp_file" && [file exists [which $ICC_IN_FLOORPLAN_FILE]]} {
} elseif {$ICC_FLOORPLAN_INPUT eq "create"} {
  if {[file exists [which $ICC_IN_TDF_FILE]]} {
    echo "read_pin_pad_physical_constraints $ICC_IN_TDF_FILE"
    read_pin_pad_physical_constraints $ICC_IN_TDF_FILE
  }

  echo "initialize_floorplan"


set_fp_options -unit_tile_name unit006


  initialize_floorplan 		-control_type aspect_ratio 		-core_aspect_ratio 1 		-core_utilization 0.7 		-row_core_ratio 1 		-left_io2core 30 		-bottom_io2core 30 		-right_io2core 30 		-top_io2core 30 		-start_first_row
} elseif {$ICC_FLOORPLAN_INPUT eq "skip"} {
} 
read_def -verbose -no_incremental ./FILES/FP/23E.def
Information: T3    CPU:    105 s ( 0.03 hr) ELAPSE:    203 s ( 0.06 hr) MEM-PEAK:  2028 Mb   Sun May  6 09:01:48 2018  (PSYN-508)
Warning: Please set the preferred wire track direction for layers. (DDEFR-017)
Reading Def file '/design02/23E_AFE/data//5_layout/50_icc/v050/2018050600/FILES/FP/23E.def'. 
WARNING : NAMESCASESENSITIVE(line 8) is obsolete in version 5.5.
Information: Parsing ROWS statement (DDEFR-038)
Information: Parsing TRACKS statement (DDEFR-038)
Information: Parsing GCELLGRID statement (DDEFR-038)
Information: Parsing VIAS section (DDEFR-038)
Information: Completed VIAS section (DDEFR-040)
Information: Parsing COMPONENTS section (DDEFR-038)
Information: Completed COMPONENTS 1000/2828 (DDEFR-039)
Information: Completed COMPONENTS 2000/2828 (DDEFR-039)
Information: Completed COMPONENTS section (DDEFR-040)
Information: Parsing PINS section (DDEFR-038)
Information: Completed PINS section (DDEFR-040)
Information: Parsing BLOCKAGES section (DDEFR-038)
Information: Completed BLOCKAGES section (DDEFR-040)
Information: Parsing SPECIALNETS section (DDEFR-038)
WARNING : New net 'AVSS' is defined in DEF file.
Connected 0 ports to net (VCC_LS) through pattern VCC_LS.
Connected 0 ports to net (VDD) through pattern VCL_PGA0.
Connected 0 ports to net (VDD) through pattern VCL_LS.
Connected 0 ports to net (VDD) through pattern VCL_DS12.
Connected 0 ports to net (VDD) through pattern VCL_DS11.
Connected 0 ports to net (VDD) through pattern VCL_DS02.
Connected 0 ports to net (VDD) through pattern VCL_DS01.
Connected 0 ports to net (VDD) through pattern VCL_AD.
Connected 0 ports to net (VDD) through pattern VCL_PGA1.
Connected 0 ports to net (VDD) through pattern VDDPLL.
Connected 0 ports to net (VDD_DMY_porb_OPEN) through pattern VDD_DMY.
Connected 0 ports to net (GND) through pattern VSS_LS.
Connected 0 ports to net (GND) through pattern VSS_AD.
Connected 0 ports to net (GND) through pattern GNDPLL.
Information: Completed SPECIALNETS section (DDEFR-040)
Information: Parsing NETS section (DDEFR-038)

 (MWDEFR-138)
Information: Completed NETS section (DDEFR-040)
Creating wire tracks inside cell boundary ...
Information: PG PORT PUNCHING: Number of ports connected:                153 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  153 (MW-339)

Summary:
No. of Rows annotated/total number              : 1520/1520
No. of Tracks annotated/total number            : 13/13
No. of Gcell grids annotated/total number       : 2/2
No. of Vias annotated/total number              : 294/294
No. of Nondefault rules annotated/total number  : 0/0
No. of Components annotated/total number        : 2828/2828
No. of Pins annotated/total number              : 56/56
No. of Nets annotated/total number              : 171600/171600
No. of Special Nets annotated/total number      : 98/98
No. of Groups annotated/total number            : 0/0
No. of Regions annotated/total number           : 0/0
No. of Blockages annotated/total number         : 120/120
No. of Slots annotated/total number             : 0/0
No. of Fills annotated/total number             : 0/0
No. of Scanchains annotated/total number        : 0/0
Total of physical objects & wiring : 108599
Information: T4    CPU:    112 s ( 0.03 hr) ELAPSE:    241 s ( 0.07 hr) MEM-PEAK:  2197 Mb   Sun May  6 09:02:26 2018  (PSYN-508)
update_floorplan
0 pads are constrained in TDF table
There are 2661 IO pads 2 corner pads in total
Number of routing layers = 0
Routing layers start = M1
Routing layers = 
1
create_floorplan -control_type boundary -left_io2core -124.8 -top_io2core -124.8 -right_io2core -124.8 -bottom_io2core -124.8 -keep_macro_place -keep_io_place
0 pads are constrained in TDF table
There are 2661 IO pads 2 corner pads in total
0 pads are constrained in TDF table
There are 5322 IO pads 4 corner pads in total
Core aspect ratio adjusted to 1.026
Core Utilization adjusted to 1.745
Increase core to right distance by 0.4 to -124.4
Start to create wire tracks ...
Increase Left/Right to core distance by 0.4
Pad Limited detected in Bottom/Top sides.
Enlarge core width to 4516.8 by 249.6
Pad limited detected. Please enlarge cell boundary or change control parameter and rerun axgPlanner again.
Specified cell boundary will be preserved.
Core Utilization 1.745 is too big (max = 1.0)
Planner Summary:
This floorplan is created by using tile name (unit006).
	Row Direction = HORIZONTAL
	Control Parameter =  Cell Boundary
	Core Utilization = 1.000
	Number Of Rows = 1520
	Core Width = 4516.8
	Core Height = 4377.6
	Aspect Ratio = 1.026
	Double Back ON
	Flip First Row = NO
	Start From First Row = NO
Row utilization exceed 1.0. Please increase row number before you invoke placer.
Planner run through successfully.
1
if {$MCMM_MODE == "false" } {
  if {$TLUPLUS_MIN_FILE == ""} {set TLUPLUS_MIN_FILE $TLUPLUS_MAX_FILE}
  set_tlu_plus_files      -max_tluplus $TLUPLUS_MAX_FILE      -min_tluplus $TLUPLUS_MIN_FILE      -tech2itf_map $MAP_FILE
}
if {$MV_MODE == "true"} {
                                            
  report_power_domain
  report_voltage_area -all

  if {$ICC_DP_AUTO_CREATE_VA == "false"} { 

    if {$PD1 != "" } {create_voltage_area  -coordinate $VA1_COORDINATES -guard_band_x 2 -guard_band_y 2 -power_domain $PD1}
    if {$PD2 != "" } {create_voltage_area  -coordinate $VA2_COORDINATES -guard_band_x 2 -guard_band_y 2 -power_domain $PD2}
    if {$PD3 != "" } {create_voltage_area  -coordinate $VA3_COORDINATES -guard_band_x 2 -guard_band_y 2 -power_domain $PD3}
    } else {


      source -echo icc_dp_scripts/create_va_dp.tcl
  }
}
if {$ADD_END_CAP == "true" && $END_CAP_LEFT != ""} {
  add_end_cap -mode bottom_left -respect_blockage -lib_cell $END_CAP_LEFT
  add_end_cap -mode both -respect_blockage -lib_cell $END_CAP_RIGHT -skip_fixed
}
if {[file exists [which $ICC_IN_UPF_FILE]]} {
  derive_pg_connection -create_nets -verbose
  derive_pg_connection -reconnect
  derive_pg_connection -tie
} else {
  if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
    source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT
    source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT2
    source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT3
  } else {
    echo "derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT"
    derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT
    if {!$ICC_TIE_CELL_FLOW} {derive_pg_connection -power_net $MW_POWER_NET -ground_net $MW_GROUND_NET -tie}
  }
}
derive_pg_connection -power_net VDD -power_pin VDD -ground_net GND -ground_pin VSS
Information: connected 210 power ports and 0 ground ports
reconnected total 0 tie highs and 0 tie lows
1
if {$MV_MODE == "true"} {




}
if {$MV_MODE == "true"} {
  check_mv_design
  if {$AO_MODE == "true" } {
    get_always_on_logic -nets > $REPORTS_DIR/$DESIGN_NAME.ao_nets.rpt
    get_always_on_logic -all > $REPORTS_DIR/$DESIGN_NAME.ao_all.rpt 
    get_always_on_logic > $REPORTS_DIR/$DESIGN_NAME.ao.rpt 
  }
}
if {$MCMM_MODE == "true"} {
  echo "SCRIPT-Info : MCMM_MODE set_active_scenarios"
  set_active_scenarios [lminus [all_scenarios] $ICC_MCMM_CTS_SCENARIO]
}
SCRIPT-Info : MCMM_MODE set_active_scenarios
Information: linking reference library : /milkyway/. (PSYN-878)
Warning: Unable to resolve reference '' in ''. (LINK-5)
Error: Value for list '{ scenario_name1 scenario_name2 ... }' must have more than zero elements. (CMD-036)
save_mw_cel -as $MW_CEL_SAVE_NAME
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Warning: Design '' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (-2134000 -2189000) (2133400 2189000) is different from CEL Core Area (-2133800 -2188800) (2133400 2188800).
Floorplan loading succeeded.
Information: Saved design named 100_init_design_icc. (UIG-5)
1
sh date > FLAG_END_${MW_CEL_SCRIPT_ID}
create_qor_snapshot -name $MW_CEL_SAVE_NAME
Done generating .... report_qor
Done generating .... report_design -physical
Done generating cell info
Warning: Design '' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Timer is not in zero interconnect delay mode. (TIM-176)
Done generating .... report_timing
Done generating.... report_constraints
Done generating all report files.
***********************************************
Report          : create_qor_snapshot (100_init_design_icc)
Design          : 
Version         : I-2013.12-SP5-2
Date            : Sun May  6 09:03:49 2018
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /design02/23E_AFE/data//5_layout/50_icc/v050/2018050600/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group:                
--------------------------------------------------
--------------------------------------------------
Setup WNS:                                  uninit 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                    0.000  
Hold TNS:                                    0.000  
Number of hold violations:                       0  
Number of max trans violations:                311  
Number of max cap violations:                   74  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                     10276442
Cell count:                                 214035
Buf/inv cell count:                          33184
Std cell utilization:                                   87.2567%
CPU/ELAPSE(hr):                          0.06/0.09
Mem(Mb):                                      2197
Host name:                                 nis_b_m
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Snapshot (100_init_design_icc) is created and stored under "/design02/23E_AFE/data//5_layout/50_icc/v050/2018050600/snapshot" directory
1
report_qor_snapshot > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.qor_snapshot.rpt
Information: starting 2013.12, report_qor_snapshot will print 
	Extra 3 columns at the summary: Hold WNS, Hold TNS, Buf/Inv Area.
report_design -physical > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.sum
set_zero_interconnect_delay_mode true
Warning: Design '' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Timer is in zero interconnect delay mode. (TIM-177)
1
set_ideal_network -no_propagate [all_high_fanout -nets -threshold 40]
Warning: Design '' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Note - message 'UID-341' limit (10) exceeded.  Remainder will be suppressed.
Warning: Transferring ideal_net attribute onto the driver pin cpusys/syspf/cpg/cgtree/zx_clkm2_pt/cg_gclk/cg_gclk/GCLK of net clkm2_pt. (UID-606)

Warning: Transferring ideal_net attribute onto the driver pin cpusys/bpm/rx_cpubpf/ravenue/rv_buscnt/rv_exbusif/rv_csc/rv_csc2/rv_csc2regfile/rv_csc2reg1ch0/U4/YB of net cpusys/bpm/rx_cpubpf/ravenue/rv_buscnt/rv_exbusif/rv_csc/rv_csc2/rv_csc2regfile/rv_csc2reg1ch0/n24. (UID-606)
1
report_qor > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.zic.qor
if {$MCMM_MODE == "true"} {
  report_timing  -scenario [all_active_scenarios] -path full -net -input_pins         -attributes -voltage -max_paths 100 -tran -cap -nosplit -sign 3 -slack_lesser_than 0         -delay max > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.zic.timing

  report_timing  -scenario [all_active_scenarios] -path full -net -input_pins         -attributes -voltage -max_paths 100 -tran -cap -nosplit -sign 3 -slack_lesser_than 0         -delay min > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.zic.timing_min

  report_timing -scenario [all_active_scenarios] -loops -max_paths 100  > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.loopnet
  report_constraint -nosplit -scenario [all_active_scenarios] -all_vio -sign 3   > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.zic.all_vio

} else {
  report_timing -path full -net -input_pins -attributes -max_paths 100         -tran -cap -nosplit -sign 3 -slack_lesser_than 0 > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.zic.timing

  report_timing -path full -net -input_pins -attributes -max_paths 100         -tran -cap -nosplit -sign 3 -slack_lesser_than 0 -delay min > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.zic.timing_min

  report_timing -loop -max_paths 100 -nosplit > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.loop
  report_constraint -nosplit -all_vio -sign 3   > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.zic.all_vio
}
Error: Errors detected during redirect
	Use error_info for more info. (CMD-013)
set_zero_interconnect_delay_mode false
Information: Timer is not in zero interconnect delay mode. (TIM-176)
1
report_placement_utilization > $REPORTS_DIR/${MW_CEL_SAVE_NAME}.utilization
set_check_library_options -all
Warning: Missing option -criteria {lvth_groups=lvt_name_list} when -all is specified.  (LIBCHK-001)
0
check_library > $REPORTS_DIR/$MW_CEL_SAVE_NAME.check_library.sum
