;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, <802
	SUB 1, 10
	MOV -207, <-120
	SUB @-127, 106
	SUB @-127, 106
	SPL 0, <802
	SUB #72, @200
	SUB 701, @72
	SUB @121, 103
	SUB 1, 10
	ADD <11, -0
	ADD <11, -0
	SUB <100, 5
	SPL 701, 72
	ADD 30, 9
	JMP @72, #200
	MOV -1, <-21
	ADD <11, -0
	SUB #3, 0
	SUB 1, 0
	ADD 3, 50
	SUB 701, @72
	MOV -7, <-20
	MOV -1, <-20
	SUB @-127, 100
	MOV -1, <-20
	MOV -7, <-20
	SUB 0, @1
	SLT @121, 106
	SUB 0, 0
	SUB 0, 0
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, 105
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-21
	SUB 701, @72
	SUB <100, 5
	MOV -1, <-20
	SUB @-127, 106
	MOV -1, <-20
	ADD <11, -0
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
