{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481249042359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481249042367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 21:04:02 2016 " "Processing started: Thu Dec 08 21:04:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481249042367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249042367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249042367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481249043088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481249043089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4-SYN " "Found design unit 1: shift_register_4-SYN" {  } { { "shift_register_4.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/shift_register_4.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060319 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4 " "Found entity 1: shift_register_4" {  } { { "shift_register_4.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/shift_register_4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmittop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmittop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xmitTop-rtl " "Found design unit 1: xmitTop-rtl" {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060323 ""} { "Info" "ISGN_ENTITY_NAME" "1 xmitTop " "Found entity 1: xmitTop" {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-arch " "Found design unit 1: in_FSM-arch" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060327 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "fifo_8.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/fifo_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060331 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_8 " "Found entity 1: fifo_8" {  } { { "fifo_8.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/fifo_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FSM-rtl " "Found design unit 1: out_FSM-rtl" {  } { { "out_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060336 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FSM " "Found entity 1: out_FSM" {  } { { "out_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-SYN " "Found design unit 1: output_buffer-SYN" {  } { { "output_buffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060342 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fsm_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_FSM_tester " "Found entity 1: out_FSM_tester" {  } { { "out_FSM_tester.v" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuff-SYN " "Found design unit 1: inbuff-SYN" {  } { { "inbuff.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060349 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuff " "Found entity 1: inbuff" {  } { { "inbuff.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inBuffer-arch " "Found design unit 1: inBuffer-arch" {  } { { "inBuffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060352 ""} { "Info" "ISGN_ENTITY_NAME" "1 inBuffer " "Found entity 1: inBuffer" {  } { { "inBuffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuffcon-SYN " "Found design unit 1: inbuffcon-SYN" {  } { { "inbuffcon.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060356 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuffcon " "Found entity 1: inbuffcon" {  } { { "inbuffcon.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1-SYN " "Found design unit 1: fifo_1-SYN" {  } { { "FIFO_1.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060359 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1 " "Found entity 1: FIFO_1" {  } { { "FIFO_1.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datafifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datafifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datafifo-SYN " "Found design unit 1: datafifo-SYN" {  } { { "dataFIFO.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060363 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataFIFO " "Found entity 1: dataFIFO" {  } { { "dataFIFO.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrlfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlfifo-SYN " "Found design unit 1: ctrlfifo-SYN" {  } { { "ctrlFIFO.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060368 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlFIFO " "Found entity 1: ctrlFIFO" {  } { { "ctrlFIFO.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_FSM-rtl " "Found design unit 1: priority_FSM-rtl" {  } { { "priority_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060371 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_FSM " "Found entity 1: priority_FSM" {  } { { "priority_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249060371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock out_FSM_tester.v(13) " "Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for \"clock\"" {  } { { "out_FSM_tester.v" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249060376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xmitTop " "Elaborating entity \"xmitTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481249060445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lo_empty xmitTop.vhd(169) " "Verilog HDL or VHDL warning at xmitTop.vhd(169): object \"lo_empty\" assigned a value but never read" {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060447 "|xmitTop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hi_empty xmitTop.vhd(170) " "Verilog HDL or VHDL warning at xmitTop.vhd(170): object \"hi_empty\" assigned a value but never read" {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060447 "|xmitTop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hiho_stop xmitTop.vhd(189) " "Verilog HDL or VHDL warning at xmitTop.vhd(189): object \"hiho_stop\" assigned a value but never read" {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060447 "|xmitTop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lilo_stop xmitTop.vhd(192) " "Verilog HDL or VHDL warning at xmitTop.vhd(192): object \"lilo_stop\" assigned a value but never read" {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060447 "|xmitTop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "numusedlo xmitTop.vhd(202) " "VHDL Signal Declaration warning at xmitTop.vhd(202): used implicit default value for signal \"numusedlo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481249060448 "|xmitTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_FSM in_FSM:in_FSM_inst " "Elaborating entity \"in_FSM\" for hierarchy \"in_FSM:in_FSM_inst\"" {  } { { "xmitTop.vhd" "in_FSM_inst" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249060493 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hi in_FSM.vhd(49) " "VHDL Signal Declaration warning at in_FSM.vhd(49): used explicit default value for signal \"hi\" because signal was never assigned a value" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1481249060494 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emptyd in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"emptyd\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060494 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emptyc in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"emptyc\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060494 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_priority in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"empty_priority\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060495 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_stop in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"empty_stop\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060495 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fulld in_FSM.vhd(51) " "Verilog HDL or VHDL warning at in_FSM.vhd(51): object \"fulld\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060495 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fullc in_FSM.vhd(51) " "Verilog HDL or VHDL warning at in_FSM.vhd(51): object \"fullc\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060495 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_priority in_FSM.vhd(51) " "Verilog HDL or VHDL warning at in_FSM.vhd(51): object \"full_priority\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060495 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_stop in_FSM.vhd(51) " "Verilog HDL or VHDL warning at in_FSM.vhd(51): object \"full_stop\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060495 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stopl in_FSM.vhd(66) " "Verilog HDL or VHDL warning at in_FSM.vhd(66): object \"stopl\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481249060495 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lastl in_FSM.vhd(230) " "VHDL Process Statement warning at in_FSM.vhd(230): signal \"lastl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481249060496 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "discard_logic.vhd 2 1 " "Using design file discard_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 discard_logic-arch " "Found design unit 1: discard_logic-arch" {  } { { "discard_logic.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060530 ""} { "Info" "ISGN_ENTITY_NAME" "1 discard_logic " "Found entity 1: discard_logic" {  } { { "discard_logic.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249060530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481249060530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "discard_logic in_FSM:in_FSM_inst\|discard_logic:dislog " "Elaborating entity \"discard_logic\" for hierarchy \"in_FSM:in_FSM_inst\|discard_logic:dislog\"" {  } { { "in_FSM.vhd" "dislog" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249060530 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_used_hi_int discard_logic.vhd(30) " "VHDL Process Statement warning at discard_logic.vhd(30): signal \"num_used_hi_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "discard_logic.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481249060531 "|xmitTop|in_FSM:in_FSM_inst|discard_logic:dislog"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frame_len_int discard_logic.vhd(30) " "VHDL Process Statement warning at discard_logic.vhd(30): signal \"frame_len_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "discard_logic.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481249060531 "|xmitTop|in_FSM:in_FSM_inst|discard_logic:dislog"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_used_lo_int discard_logic.vhd(30) " "VHDL Process Statement warning at discard_logic.vhd(30): signal \"num_used_lo_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "discard_logic.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481249060531 "|xmitTop|in_FSM:in_FSM_inst|discard_logic:dislog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inbuff in_FSM:in_FSM_inst\|inbuff:inbuff_comp " "Elaborating entity \"inbuff\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249060549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuff.vhd" "dcfifo_component" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuff.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Instantiated megafunction \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061086 ""}  } { { "inbuff.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481249061086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s3q1 " "Found entity 1: dcfifo_s3q1" {  } { { "db/dcfifo_s3q1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s3q1 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated " "Elaborating entity \"dcfifo_s3q1\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_s3q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_s3q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3d1 " "Found entity 1: altsyncram_a3d1" {  } { { "db/altsyncram_a3d1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_a3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3d1 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|altsyncram_a3d1:fifo_ram " "Elaborating entity \"altsyncram_a3d1\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|altsyncram_a3d1:fifo_ram\"" {  } { { "db/dcfifo_s3q1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_s3q1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe12" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_s3q1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_s3q1.tdf" "rdempty_eq_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inbuffcon in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp " "Elaborating entity \"inbuffcon\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\"" {  } { { "in_FSM.vhd" "inbuffcon_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuffcon.vhd" "dcfifo_component" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuffcon.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Instantiated megafunction \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249061928 ""}  } { { "inbuffcon.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481249061928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r6q1 " "Found entity 1: dcfifo_r6q1" {  } { { "db/dcfifo_r6q1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249061994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249061994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r6q1 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated " "Elaborating entity \"dcfifo_r6q1\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249061995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_r6q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_r6q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d1 " "Found entity 1: altsyncram_46d1" {  } { { "db/altsyncram_46d1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_46d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d1 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|altsyncram_46d1:fifo_ram " "Elaborating entity \"altsyncram_46d1\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|altsyncram_46d1:fifo_ram\"" {  } { { "db/dcfifo_r6q1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_r6q1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_r6q1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_r6q1.tdf" "rdempty_eq_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_1 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority " "Elaborating entity \"FIFO_1\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\"" {  } { { "in_FSM.vhd" "inbuff_priority" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "dcfifo_component" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Instantiated megafunction \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249062833 ""}  } { { "FIFO_1.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481249062833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m7q1 " "Found entity 1: dcfifo_m7q1" {  } { { "db/dcfifo_m7q1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m7q1 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated " "Elaborating entity \"dcfifo_m7q1\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249062971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249062971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_m7q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249062972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249063038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_m7q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5d1 " "Found entity 1: altsyncram_e5d1" {  } { { "db/altsyncram_e5d1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_e5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249063109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5d1 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|altsyncram_e5d1:fifo_ram " "Elaborating entity \"altsyncram_e5d1\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|altsyncram_e5d1:fifo_ram\"" {  } { { "db/dcfifo_m7q1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249063136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_m7q1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249063159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe12" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249063190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_m7q1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249063211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe15" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/cmpr_b06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249063280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_m7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_m7q1.tdf" "rdempty_eq_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pakstak.vhd 2 1 " "Using design file pakstak.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pakstak-arch " "Found design unit 1: pakstak-arch" {  } { { "pakstak.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/pakstak.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063683 ""} { "Info" "ISGN_ENTITY_NAME" "1 pakstak " "Found entity 1: pakstak" {  } { { "pakstak.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/pakstak.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481249063683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pakstak in_FSM:in_FSM_inst\|pakstak:packetstack " "Elaborating entity \"pakstak\" for hierarchy \"in_FSM:in_FSM_inst\|pakstak:packetstack\"" {  } { { "in_FSM.vhd" "packetstack" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tren.vhd 2 1 " "Using design file tren.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tren-arch " "Found design unit 1: tren-arch" {  } { { "tren.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/tren.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063716 ""} { "Info" "ISGN_ENTITY_NAME" "1 tren " "Found entity 1: tren" {  } { { "tren.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/tren.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481249063716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tren in_FSM:in_FSM_inst\|tren:transmitenable " "Elaborating entity \"tren\" for hierarchy \"in_FSM:in_FSM_inst\|tren:transmitenable\"" {  } { { "in_FSM.vhd" "transmitenable" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063717 ""}
{ "Warning" "WSGN_SEARCH_FILE" "monitoring_logic.vhd 2 1 " "Using design file monitoring_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitoring_logic-buffered " "Found design unit 1: monitoring_logic-buffered" {  } { { "monitoring_logic.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/monitoring_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063741 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitoring_logic " "Found entity 1: monitoring_logic" {  } { { "monitoring_logic.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/monitoring_logic.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249063741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481249063741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitoring_logic monitoring_logic:monitoring_logic_inst " "Elaborating entity \"monitoring_logic\" for hierarchy \"monitoring_logic:monitoring_logic_inst\"" {  } { { "xmitTop.vhd" "monitoring_logic_inst" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_FSM priority_FSM:priority_FSM_inst " "Elaborating entity \"priority_FSM\" for hierarchy \"priority_FSM:priority_FSM_inst\"" {  } { { "xmitTop.vhd" "priority_FSM_inst" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063751 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lo_fifo_used_int priority_FSM.vhd(30) " "VHDL Signal Declaration warning at priority_FSM.vhd(30): used implicit default value for signal \"lo_fifo_used_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "priority_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481249063752 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_lo_in priority_FSM.vhd(40) " "VHDL Process Statement warning at priority_FSM.vhd(40): signal \"data_lo_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481249063752 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_block_lo_in priority_FSM.vhd(41) " "VHDL Process Statement warning at priority_FSM.vhd(41): signal \"ctrl_block_lo_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481249063752 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_hi_in priority_FSM.vhd(43) " "VHDL Process Statement warning at priority_FSM.vhd(43): signal \"data_hi_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481249063753 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_block_hi_in priority_FSM.vhd(44) " "VHDL Process Statement warning at priority_FSM.vhd(44): signal \"ctrl_block_hi_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481249063753 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FSM out_FSM:output_FSM_inst " "Elaborating entity \"out_FSM\" for hierarchy \"out_FSM:output_FSM_inst\"" {  } { { "xmitTop.vhd" "output_FSM_inst" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063762 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren out_FSM.vhd(28) " "VHDL Signal Declaration warning at out_FSM.vhd(28): used explicit default value for signal \"wren\" because signal was never assigned a value" {  } { { "out_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1481249063763 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buffer out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst " "Elaborating entity \"output_buffer\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\"" {  } { { "out_FSM.vhd" "output_buffer_inst" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249063792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\"" {  } { { "output_buffer.vhd" "scfifo_component" { Text "C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\"" {  } { { "output_buffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component " "Instantiated megafunction \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249064211 ""}  } { { "output_buffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481249064211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4fa1 " "Found entity 1: scfifo_4fa1" {  } { { "db/scfifo_4fa1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/scfifo_4fa1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249064273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249064273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4fa1 out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated " "Elaborating entity \"scfifo_4fa1\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bla1 " "Found entity 1: a_dpfifo_bla1" {  } { { "db/a_dpfifo_bla1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_dpfifo_bla1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249064298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249064298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bla1 out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo " "Elaborating entity \"a_dpfifo_bla1\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\"" {  } { { "db/scfifo_4fa1.tdf" "dpfifo" { Text "C:/altera_lite/16.0/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_fefifo_jaf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249064323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249064323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_bla1.tdf" "fifo_state" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_dpfifo_bla1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/cntr_op7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249064395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249064395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_fefifo_jaf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3t1 " "Found entity 1: altsyncram_m3t1" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_m3t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249064489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249064489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3t1 out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram " "Elaborating entity \"altsyncram_m3t1\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\"" {  } { { "db/a_dpfifo_bla1.tdf" "FIFOram" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/cntr_uhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249064602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249064602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|cntr_uhb:rd_ptr_count " "Elaborating entity \"cntr_uhb\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|cntr_uhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_bla1.tdf" "rd_ptr_count" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_dpfifo_bla1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataFIFO dataFIFO:data_hi_fifo " "Elaborating entity \"dataFIFO\" for hierarchy \"dataFIFO:data_hi_fifo\"" {  } { { "xmitTop.vhd" "data_hi_fifo" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249064627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\"" {  } { { "dataFIFO.vhd" "dcfifo_component" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\"" {  } { { "dataFIFO.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065051 ""}  } { { "dataFIFO.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481249065051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mgs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mgs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mgs1 " "Found entity 1: dcfifo_mgs1" {  } { { "db/dcfifo_mgs1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mgs1 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated " "Elaborating entity \"dcfifo_mgs1\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qab " "Found entity 1: a_gray2bin_qab" {  } { { "db/a_gray2bin_qab.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_gray2bin_qab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qab dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|a_gray2bin_qab:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qab\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|a_gray2bin_qab:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_mgs1.tdf" "wrptr_g_gray2bin" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5d1 " "Found entity 1: altsyncram_s5d1" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_s5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5d1 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|altsyncram_s5d1:fifo_ram " "Elaborating entity \"altsyncram_s5d1\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|altsyncram_s5d1:fifo_ram\"" {  } { { "db/dcfifo_mgs1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_epl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|alt_synch_pipe_epl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\"" {  } { { "db/dcfifo_mgs1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_ve9:dffpipe6 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_ve9:dffpipe6\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe6" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_epl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|dffpipe_0f9:ws_brp " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|dffpipe_0f9:ws_brp\"" {  } { { "db/dcfifo_mgs1.tdf" "ws_brp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_fpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\"" {  } { { "db/dcfifo_mgs1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_1f9:dffpipe10 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_mgs1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_1f9:dffpipe10\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe10" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_fpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlFIFO ctrlFIFO:ctrl_hi_fifo " "Elaborating entity \"ctrlFIFO\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\"" {  } { { "xmitTop.vhd" "ctrl_hi_fifo" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\"" {  } { { "ctrlFIFO.vhd" "dcfifo_component" { Text "C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\"" {  } { { "ctrlFIFO.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481249065801 ""}  } { { "ctrlFIFO.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481249065801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ijs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ijs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ijs1 " "Found entity 1: dcfifo_ijs1" {  } { { "db/dcfifo_ijs1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ijs1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ijs1 ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated " "Elaborating entity \"dcfifo_ijs1\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_o8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249065961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249065961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8d1 ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|altsyncram_o8d1:fifo_ram " "Elaborating entity \"altsyncram_o8d1\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|altsyncram_o8d1:fifo_ram\"" {  } { { "db/dcfifo_ijs1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ijs1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249065962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249066004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249066004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\"" {  } { { "db/dcfifo_ijs1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ijs1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249066005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249066031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249066031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_2f9:dffpipe6 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_2f9:dffpipe6\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe6" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249066032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249066058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249066058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_ijs1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ijs1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249066059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_3f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481249066084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249066084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_3f9:dffpipe9 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_ijs1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_3f9:dffpipe9\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe9" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481249066085 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[10\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[10\] " "Net \"numusedhi\[10\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[10\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[10\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[10\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068074 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[10\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[10\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[10\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068074 ""}  } { { "xmitTop.vhd" "numusedhi\[10\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[10\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068074 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[9\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[9\] " "Net \"numusedhi\[9\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[9\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[9\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[9\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068074 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[9\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[9\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[9\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068074 ""}  } { { "xmitTop.vhd" "numusedhi\[9\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[9\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068074 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[8\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[8\] " "Net \"numusedhi\[8\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[8\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[8\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[8\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[8\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[8\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[8\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""}  } { { "xmitTop.vhd" "numusedhi\[8\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[8\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[7\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[7\] " "Net \"numusedhi\[7\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[7\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[7\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[7\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[7\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[7\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[7\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""}  } { { "xmitTop.vhd" "numusedhi\[7\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[7\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[6\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[6\] " "Net \"numusedhi\[6\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[6\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[6\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[6\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[6\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[6\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[6\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""}  } { { "xmitTop.vhd" "numusedhi\[6\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[6\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[5\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[5\] " "Net \"numusedhi\[5\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[5\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[5\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[5\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[5\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[5\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[5\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""}  } { { "xmitTop.vhd" "numusedhi\[5\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[5\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[4\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[4\] " "Net \"numusedhi\[4\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[4\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[4\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[4\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[4\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[4\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[4\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""}  } { { "xmitTop.vhd" "numusedhi\[4\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[4\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[3\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[3\] " "Net \"numusedhi\[3\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[3\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[3\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[3\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[3\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[3\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[3\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068075 ""}  } { { "xmitTop.vhd" "numusedhi\[3\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[3\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[2\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[2\] " "Net \"numusedhi\[2\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[2\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[2\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[2\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[2\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[2\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[2\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068076 ""}  } { { "xmitTop.vhd" "numusedhi\[2\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[2\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068076 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[1\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[1\] " "Net \"numusedhi\[1\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[1\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[1\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[1\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[1\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[1\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[1\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068076 ""}  } { { "xmitTop.vhd" "numusedhi\[1\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[1\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068076 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "numusedhi\[0\] priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[0\] " "Net \"numusedhi\[0\]\", which fans out to \"priority_FSM:priority_FSM_inst\|hi_fifo_used_in\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_hi_fifo\|wrusedw\[0\] " "Net is fed by \"dataFIFO:data_hi_fifo\|wrusedw\[0\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[0\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dataFIFO:data_lo_fifo\|wrusedw\[0\] " "Net is fed by \"dataFIFO:data_lo_fifo\|wrusedw\[0\]\"" {  } { { "dataFIFO.vhd" "wrusedw\[0\]" { Text "C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd" 57 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481249068076 ""}  } { { "xmitTop.vhd" "numusedhi\[0\]" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 201 -1 0 } } { "priority_FSM.vhd" "hi_fifo_used_in\[0\]" { Text "C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481249068076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 33 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 33 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481249068504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 08 21:04:28 2016 " "Processing ended: Thu Dec 08 21:04:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481249068504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481249068504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481249068504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481249068504 ""}
