module top_module( 
    input a, 
    input b, 
    output out 
); 

    // Implement NOR gate: out = NOT (a OR b)
    assign out = ~(a | b);

endmodule