[{"DBLP title": "ILP-based modulo scheduling for high-level synthesis.", "DBLP authors": ["Julian Oppermann", "Andreas Koch", "Melanie Reuter-Oppermann", "Oliver Sinnen"], "year": 2016, "MAG papers": [{"PaperId": 2530146034, "PaperTitle": "ilp based modulo scheduling for high level synthesis", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technische universitat darmstadt": 2.0, "karlsruhe institute of technology": 1.0, "university of auckland": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling OpenVX support in mW-scale parallel accelerators.", "DBLP authors": ["Giuseppe Tagliavini", "Germain Haugou", "Andrea Marongiu", "Luca Benini"], "year": 2016, "MAG papers": [{"PaperId": 2530752533, "PaperTitle": "enabling openvx support in mw scale parallel accelerators", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of bologna": 3.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Handling large data sets for high-performance embedded applications in heterogeneous systems-on-chip.", "DBLP authors": ["Paolo Mantovani", "Emilio G. Cota", "Christian Pilato", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "year": 2016, "MAG papers": [{"PaperId": 2530616559, "PaperTitle": "handling large data sets for high performance embedded applications in heterogeneous systems on chip", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "Runtime management of adaptive MPSoCs for graceful degradation.", "DBLP authors": ["Stavros Tzilis", "Ioannis Sourdis", "Vasileios Vasilikos", "Dimitrios Rodopoulos", "Dimitrios Soudris"], "year": 2016, "MAG papers": [{"PaperId": 2531587761, "PaperTitle": "runtime management of adaptive mpsocs for graceful degradation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chalmers university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Towards the design of fault-tolerant mixed-criticality systems on multicores.", "DBLP authors": ["Luyuan Zeng", "Pengcheng Huang", "Lothar Thiele"], "year": 2016, "MAG papers": [{"PaperId": 2530955710, "PaperTitle": "towards the design of fault tolerant mixed criticality systems on multicores", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "COMET: communication-optimised multi-threaded error-detection technique.", "DBLP authors": ["Konstantina Mitropoulou", "Vasileios Porpodas", "Timothy M. Jones"], "year": 2016, "MAG papers": [{"PaperId": 2531690092, "PaperTitle": "comet communication optimised multi threaded error detection technique", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of cambridge": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Neural network transformation under hardware constraints.", "DBLP authors": ["Youhui Zhang", "Yu Ji", "Wenguang Chen", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2530992305, "PaperTitle": "neural network transformation under hardware constraints", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 3.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "A real-time digital-microfluidic platform for epigenetics.", "DBLP authors": ["Mohamed Ibrahim", "Craig Boswell", "Krishnendu Chakrabarty", "Kristin Scott", "Miroslav Pajic"], "year": 2016, "MAG papers": [{"PaperId": 2531523738, "PaperTitle": "a real time digital microfluidic platform for epigenetics", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"duke university": 5.0}}], "source": "ES"}, {"DBLP title": "LOCUS: low-power customizable many-core architecture for wearables.", "DBLP authors": ["Cheng Tan", "Aditi Kulkarni Mohite", "Vanchinathan Venkataramani", "Manupa Karunaratne", "Tulika Mitra", "Li-Shiuan Peh"], "year": 2016, "MAG papers": [{"PaperId": 2530279942, "PaperTitle": "locus low power customizable many core architecture for wearables", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national university of singapore": 5.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "D-PUF: an intrinsically reconfigurable DRAM PUF for device authentication in embedded systems.", "DBLP authors": ["Soubhagya Sutar", "Arnab Raha", "Vijay Raghunathan"], "year": 2016, "MAG papers": [{"PaperId": 2530364902, "PaperTitle": "d puf an intrinsically reconfigurable dram puf for device authentication in embedded systems", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms.", "DBLP authors": ["Wonje Choi", "Karthi Duraisamy", "Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "year": 2016, "MAG papers": [{"PaperId": 2531751603, "PaperTitle": "hybrid network on chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"washington state university": 4.0, "carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "CaffePresso: an optimized library for deep learning on embedded accelerator-based platforms.", "DBLP authors": ["Gopalakrishna Hegde", "Siddhartha", "Nachiappan Ramasamy", "Nachiket Kapre"], "year": 2016, "MAG papers": [{"PaperId": 2511309458, "PaperTitle": "caffepresso an optimized library for deep learning on embedded accelerator based platforms", "Year": 2016, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "Matrix multiplication beyond auto-tuning: rewrite-based GPU code generation.", "DBLP authors": ["Michel Steuwer", "Toomas Remmelg", "Christophe Dubach"], "year": 2016, "MAG papers": [{"PaperId": 2484342675, "PaperTitle": "matrix multiplication beyond auto tuning rewrite based gpu code generation", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Speculative disassembly of binary code.", "DBLP authors": ["M. Ammar Ben Khadra", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2016, "MAG papers": [{"PaperId": 2531090983, "PaperTitle": "speculative disassembly of binary code", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"kaiserslautern university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A jump-target identification method for multi-architecture static binary translation.", "DBLP authors": ["Alessandro Di Federico", "Giovanni Agosta"], "year": 2016, "MAG papers": [{"PaperId": 2530629736, "PaperTitle": "a jump target identification method for multi architecture static binary translation", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "On-the-fly load data value tracing in multicores.", "DBLP authors": ["Mounika Ponugoti", "Amrish K. Tewar", "Aleksandar Milenkovic"], "year": 2016, "MAG papers": [{"PaperId": 2531892562, "PaperTitle": "on the fly load data value tracing in multicores", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of alabama in huntsville": 3.0}}], "source": "ES"}, {"DBLP title": "Redesigning a tagless access buffer to require minimal ISA changes.", "DBLP authors": ["Carlos Sanchez", "Peter Gavin", "Daniel Moreau", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors", "Sally A. McKee"], "year": 2016, "MAG papers": [{"PaperId": 2518153188, "PaperTitle": "redesigning a tagless access buffer to require minimal isa changes", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chalmers university of technology": 3.0, "florida state university": 3.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "Thrifty-malloc: A HW/SW codesign for the dynamic management of hardware transactional memory in embedded multicore systems.", "DBLP authors": ["Thomas Carle", "Dimitra Papagiannopoulou", "Tali Moreshet", "Andrea Marongiu", "Maurice Herlihy", "R. Iris Bahar"], "year": 2016, "MAG papers": [{"PaperId": 2531465744, "PaperTitle": "thrifty malloc a hw sw codesign for the dynamic management of hardware transactional memory in embedded multicore systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brown university": 3.0, "boston university": 1.0, "university of bologna": 1.0, "university of toulouse": 1.0}}], "source": "ES"}, {"DBLP title": "FastCollect: offloading generational garbage collection to integrated GPUs.", "DBLP authors": ["Abhinav", "Rupesh Nasre"], "year": 2016, "MAG papers": [{"PaperId": 2524704602, "PaperTitle": "fastcollect offloading generational garbage collection to integrated gpus", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology bhu varanasi": 1.0, "indian institute of technology madras": 1.0}}], "source": "ES"}]