
<RESULTS project="FIRBU_AM" revname="__dse_temp_rev" isbest="0" arcname="" wasCompiled="1" name="2-slow-1200mV-85C">
 <COPYRIGHT>Copyright (C) 2002 Altera Corporation. All rights reserved.
                This information and code is highly confidential and proprietary
                information and code of Altera and is being provided in accordance
                with and subject to the protections of a non-disclosure agreement
                which governs its use and disclosure.  Altera products and services
                are protected under numerous U.S. and foreign patents, maskwork rights
                copyrights and other intellectual property laws.  Altera assumes no
                responsibility or liability arising out of the application or use
                of this information and code. This notice must be retained and
                reprinted on any copies of this information and code that are
                permitted to be made.</COPYRIGHT>
 <SETTING name="PHYSICAL_SYNTHESIS_REGISTER_RETIMING">ON</SETTING>
 <SETTING name="PLACEMENT_EFFORT_MULTIPLIER">1.5</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION">ON</SETTING>
 <SETTING name="ROUTER_TIMING_OPTIMIZATION_LEVEL">MAXIMUM</SETTING>
 <SETTING name="PRE_MAPPING_RESYNTHESIS">ON</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_COMBO_LOGIC">ON</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_EFFORT">normal</SETTING>
 <SETTING name="FITTER_EFFORT">STANDARD FIT</SETTING>
 <SETTING name="ENABLE_BENEFICIAL_SKEW_OPTIMIZATION">OFF</SETTING>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">0.453 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">-0.234 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Restricted Fmax">52.53 MHz</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Actual Time">15.394 ns</RESULT>
 <RESULT name="Elapsed Time: Total">00:02:44</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Elapsed Time: Assembler">00:00:05</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Actual Time">19.037 ns</RESULT>
 <RESULT name="Elapsed Time: TimeQuest Timing Analyzer">00:00:16</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">0.512 ns</RESULT>
 <RESULT name="Worst-case Slack">-0.234 ns (Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;')</RESULT>
 <RESULT name="Total logic elements">3990</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Fmax">131.86 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Actual Time">19.120 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Worst-case Slack">0.452 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Elapsed Time: Fitter">00:01:34</RESULT>
 <RESULT name="Total Keeper TNS">-0.307 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Fmax">64.96 MHz</RESULT>
 <RESULT name="Clock Hold: 'CLK': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'CLK': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'CLK': Worst-case Slack">0.395 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">46.552 ns</RESULT>
 <RESULT name="Total block memory bits">164032</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Restricted Fmax">71.28 MHz</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">24996.208 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">-0.073 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Worst-case Slack">617.985 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">-0.234 ns</RESULT>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Restricted Fmax">85.57 MHz</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Restricted Fmax">64.96 MHz</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">-0.073 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">24997.736 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">106.265 ns</RESULT>
 <RESULT name="Timing Model">Slow 1200mV 85C</RESULT>
 <RESULT name="Elapsed Time: EDA Netlist Writer">00:00:10</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Worst-case Slack">0.454 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Actual Time">11.686 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Restricted Fmax">131.86 MHz</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Elapsed Time: Analysis &amp; Synthesis">00:00:44</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Fmax">85.57 MHz</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Actual Time">7.584 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">0.280 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Fmax">52.3 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Restricted Fmax">52.3 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Fmax">52.53 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Fmax">71.28 MHz</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Worst-case Slack">47.810 ns</RESULT>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">-1.426 ns</RESULT>
 <RESULT name="Clock Setup: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: Total Keeper TNS">-0.307 ns</RESULT>
 <RESULT name="All Failing Paths">&gt;0</RESULT>
 <RESULT name="Total Thermal Power Dissipation">unknown</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Worst-case Slack">44.157 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">25001.682 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Period: Geometric Mean">13.82 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">2.199 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">-0.299 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Worst-case Slack">1.130 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Actual Time">14.029 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">9995.162 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Worst-case Slack">17.303 ns</RESULT>
</RESULTS>

