#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 01:02:05 2023
# Process ID: 17352
# Current directory: E:/Learning/ComputerOrganization/project/code/cs202-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26272 E:\Learning\ComputerOrganization\project\code\cs202-CPU\project_1.xpr
# Log file: E:/Learning/ComputerOrganization/project/code/cs202-CPU/vivado.log
# Journal file: E:/Learning/ComputerOrganization/project/code/cs202-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'programrom' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'programrom' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'RAM' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'RAM' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'cpuclk' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'cpuclk' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'uart_bmpg_0' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'uart_bmpg_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -reset -force -quiet
remove_files  -fileset cpuclk E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci
INFO: [Project 1-386] Moving file 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpuclk -dir e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} CONFIG.MMCM_CLKOUT1_DIVIDE {92} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235} CONFIG.CLKOUT2_JITTER {391.228} CONFIG.CLKOUT2_PHASE_ERROR {303.235}] [get_ips cpuclk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpuclk' to 'cpuclk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
[Fri May 26 01:06:23 2023] Launched cpuclk_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -reset -force -quiet
remove_files  -fileset uart_bmpg_0 E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci
INFO: [Project 1-386] Moving file 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci' from fileset 'uart_bmpg_0' to fileset 'sources_1'.
file delete -force E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_0'...
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'uart_bmpg_0'...
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
launch_runs -jobs 8 uart_bmpg_0_synth_1
[Fri May 26 01:07:23 2023] Launched uart_bmpg_0_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/uart_bmpg_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -reset -force -quiet
remove_files  -fileset RAM E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/RAM_synth_1

INFO: [Project 1-386] Moving file 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
file delete -force E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM -dir e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips RAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM' to 'RAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs -jobs 8 RAM_synth_1
[Fri May 26 01:09:58 2023] Launched RAM_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -reset -force -quiet
remove_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci
file delete -force E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name programrom -dir e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {programrom} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/Learning/ComputerOrganization/uart-tools/uart-tools/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips programrom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'programrom' to 'programrom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Learning/ComputerOrganization/uart-tools/uart-tools/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../../../uart-tools/uart-tools/prgmip32.coe'
generate_target {instantiation_template} [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'programrom'...
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'programrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'programrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'programrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'programrom'...
catch { config_ip_cache -export [get_ips -all programrom] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
launch_runs -jobs 8 programrom_synth_1
[Fri May 26 01:12:23 2023] Launched programrom_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/programrom_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 26 01:12:41 2023] Launched programrom_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/programrom_synth_1/runme.log
[Fri May 26 01:12:41 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips RAM]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
[Fri May 26 01:16:44 2023] Launched RAM_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/dmem32.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/dmem32.coe' provided. It will be converted relative to IP Instance files 'dmem32.coe'
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
[Fri May 26 01:19:14 2023] Launched RAM_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips RAM]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
[Fri May 26 01:21:18 2023] Launched RAM_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
[Fri May 26 01:22:56 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 26 01:24:39 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 26 01:30:47 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {18} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {55.000} CONFIG.MMCM_CLKOUT1_DIVIDE {99} CONFIG.CLKOUT1_JITTER {327.791} CONFIG.CLKOUT1_PHASE_ERROR {296.868} CONFIG.CLKOUT2_JITTER {359.525} CONFIG.CLKOUT2_PHASE_ERROR {296.868}] [get_ips cpuclk]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Fri May 26 02:22:37 2023] Launched cpuclk_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 26 02:22:47 2023] Launched cpuclk_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/cpuclk_synth_1/runme.log
[Fri May 26 02:22:47 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 26 02:25:28 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 26 02:31:03 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/.Xil/Vivado-11064-LAPTOP-6KGVJPCT/dcp3/cpuclk.edf:296]
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-17352-LAPTOP-6KGVJPCT/dcp14/top_board.xdc]
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-17352-LAPTOP-6KGVJPCT/dcp14/top_board.xdc]
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-17352-LAPTOP-6KGVJPCT/dcp14/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.496 ; gain = 565.762
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-17352-LAPTOP-6KGVJPCT/dcp14/top_early.xdc]
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-17352-LAPTOP-6KGVJPCT/dcp14/top.xdc]
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-17352-LAPTOP-6KGVJPCT/dcp14/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 2693.293 ; gain = 5.734
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 2693.293 ; gain = 5.734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2828.055 ; gain = 832.289
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 26 02:33:36 2023...
