{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426773985784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426773985784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 19 15:06:25 2015 " "Processing started: Thu Mar 19 15:06:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426773985784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426773985784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_color -c vga_color " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_color -c vga_color" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426773985784 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1426773986002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426773986111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_colors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_colors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_colors-vga_arch_colors " "Found design unit 1: vga_colors-vga_arch_colors" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773995705 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_colors " "Found entity 1: vga_colors" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773995705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773995705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_colors " "Elaborating entity \"vga_colors\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426773995737 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1_D\[33..10\] vga_colors.vhd(9) " "Using initial value X (don't care) for net \"GPIO_1_D\[33..10\]\" at vga_colors.vhd(9)" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426773995752 "|vga_colors"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1_D\[8\] vga_colors.vhd(9) " "Using initial value X (don't care) for net \"GPIO_1_D\[8\]\" at vga_colors.vhd(9)" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426773995752 "|vga_colors"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1_D\[6\] vga_colors.vhd(9) " "Using initial value X (don't care) for net \"GPIO_1_D\[6\]\" at vga_colors.vhd(9)" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426773995752 "|vga_colors"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1_D\[4\] vga_colors.vhd(9) " "Using initial value X (don't care) for net \"GPIO_1_D\[4\]\" at vga_colors.vhd(9)" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426773995752 "|vga_colors"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1_D\[2\] vga_colors.vhd(9) " "Using initial value X (don't care) for net \"GPIO_1_D\[2\]\" at vga_colors.vhd(9)" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426773995752 "|vga_colors"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1_D\[0\] vga_colors.vhd(9) " "Using initial value X (don't care) for net \"GPIO_1_D\[0\]\" at vga_colors.vhd(9)" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426773995752 "|vga_colors"}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1426773995799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_qso.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_qso.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_qso " "Found entity 1: sld_ela_trigger_qso" {  } { { "db/sld_ela_trigger_qso.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/sld_ela_trigger_qso.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773996189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773996189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_vga_color_auto_signaltap_0_1_fa21.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_vga_color_auto_signaltap_0_1_fa21.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_vga_color_auto_signaltap_0_1_fa21 " "Found entity 1: sld_reserved_vga_color_auto_signaltap_0_1_fa21" {  } { { "db/sld_reserved_vga_color_auto_signaltap_0_1_fa21.v" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/sld_reserved_vga_color_auto_signaltap_0_1_fa21.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773996205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773996205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cu14 " "Found entity 1: altsyncram_cu14" {  } { { "db/altsyncram_cu14.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/altsyncram_cu14.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773996579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773996579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773996673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773996673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/mux_9nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773996719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773996719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773996844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773996844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773996923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773996923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tei " "Found entity 1: cntr_tei" {  } { { "db/cntr_tei.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/cntr_tei.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773997017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773997017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773997064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773997064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/cntr_gbj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773997142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773997142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773997266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773997266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773997313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773997313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773997391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773997391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426773997438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426773997438 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426773997547 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1426773997547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1426774003819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1426774003975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1426774004872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1426774004887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1426774004934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1426774004950 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1426774004950 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1426774005652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07afbee5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07afbee5/alt_sld_fab.v" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426774005761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426774005761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07afbee5/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld07afbee5/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426774005776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426774005776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07afbee5/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld07afbee5/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426774005776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426774005776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426774005808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426774005808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426774005808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07afbee5/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld07afbee5/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426774005823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426774005823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[0\] GND " "Pin \"GPIO_1_D\[0\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[2\] GND " "Pin \"GPIO_1_D\[2\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[4\] GND " "Pin \"GPIO_1_D\[4\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[6\] GND " "Pin \"GPIO_1_D\[6\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[8\] GND " "Pin \"GPIO_1_D\[8\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[10\] GND " "Pin \"GPIO_1_D\[10\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[11\] GND " "Pin \"GPIO_1_D\[11\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[12\] GND " "Pin \"GPIO_1_D\[12\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[13\] GND " "Pin \"GPIO_1_D\[13\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[14\] GND " "Pin \"GPIO_1_D\[14\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[15\] GND " "Pin \"GPIO_1_D\[15\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[16\] GND " "Pin \"GPIO_1_D\[16\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[17\] GND " "Pin \"GPIO_1_D\[17\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[18\] GND " "Pin \"GPIO_1_D\[18\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[19\] GND " "Pin \"GPIO_1_D\[19\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[20\] GND " "Pin \"GPIO_1_D\[20\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[21\] GND " "Pin \"GPIO_1_D\[21\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[22\] GND " "Pin \"GPIO_1_D\[22\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[23\] GND " "Pin \"GPIO_1_D\[23\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[24\] GND " "Pin \"GPIO_1_D\[24\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[25\] GND " "Pin \"GPIO_1_D\[25\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[26\] GND " "Pin \"GPIO_1_D\[26\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[27\] GND " "Pin \"GPIO_1_D\[27\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[28\] GND " "Pin \"GPIO_1_D\[28\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[29\] GND " "Pin \"GPIO_1_D\[29\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[30\] GND " "Pin \"GPIO_1_D\[30\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[31\] GND " "Pin \"GPIO_1_D\[31\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[32\] GND " "Pin \"GPIO_1_D\[32\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D\[33\] GND " "Pin \"GPIO_1_D\[33\]\" is stuck at GND" {  } { { "vga_colors.vhd" "" { Text "C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426774008320 "|vga_colors|GPIO_1_D[33]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426774008320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426774008429 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1426774008975 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1426774008975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426774009256 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1426774010114 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1426774010114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426774010255 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 45 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1426774011284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426774011315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426774011315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1142 " "Implemented 1142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426774011503 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426774011503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1054 " "Implemented 1054 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426774011503 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1426774011503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426774011503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426774011581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 19 15:06:51 2015 " "Processing ended: Thu Mar 19 15:06:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426774011581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426774011581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426774011581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426774011581 ""}
