# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_31.srcs/sources_1/ip/dds_Instrument/sim/dds_Instrument.vhd" \
"../../../../final_31.srcs/sources_1/new/instrument_shell_Version_2.vhd" \
"../../../../final_31.srcs/sources_1/imports/Lab5_files/mux7seg.vhd" \
"../../../../final_31.srcs/sources_1/new/pmod_da2.vhd" \
"../../../../final_31.srcs/sim_1/new/instrument_shellTB.vhd" \

# Do not sort compile order
nosort
