$date
	Thu Jul 30 17:37:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates $end
$var wire 1 ! NA $end
$var wire 1 " NB $end
$var wire 1 # NC $end
$var wire 1 $ O1 $end
$var wire 1 % O2 $end
$var wire 1 & O3 $end
$var wire 1 ' O4 $end
$var wire 1 ( O5 $end
$var wire 1 ) Y $end
$var reg 1 * A $end
$var reg 1 + B $end
$var reg 1 , C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
1(
1'
1&
1%
0$
1#
1"
1!
$end
#1
1)
1$
0#
1,
#2
0)
0%
1#
0"
0,
1+
#3
0&
1%
0#
1,
#4
1#
1(
0'
1"
1&
0!
0,
0+
1*
#5
0(
1'
0#
1,
#6
1)
1#
1(
0"
0,
1+
#7
0#
1,
#8
