0.7
2020.2
May  7 2023
15:24:31
C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sim_1/new/data_convert_top_tb.v,1699757136,verilog,,,,data_convert_top_tb,,,,,,,,
C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/FIFO64x8.v,1699685868,verilog,,C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/S65NLLHS2PH64x8.v,,FIFO64x8,,,,,,,,
C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/S65NLLHS2PH64x8.v,1699674480,verilog,,C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/new/data_convert_top.v,,S65NLLHS2PH64x8,,,,,,,,
C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_data_mod/hmwk3_data_mod.srcs/sources_1/new/data_mod.v,1699755100,verilog,,C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_data_trans/hmwk3_data_trans.srcs/sources_1/new/data_trans.v,,data_mod,,,,,,,,
C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_data_trans/hmwk3_data_trans.srcs/sources_1/new/data_trans.v,1699452098,verilog,,C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sim_1/new/data_convert_top_tb.v,,data_trans,,,,,,,,
C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/new/data_convert_top.v,1699755256,verilog,,C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_data_mod/hmwk3_data_mod.srcs/sources_1/new/data_mod.v,,data_convert_top,,,,,,,,
