

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_145_18'
================================================================
* Date:           Sun Oct 12 09:48:12 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_145_1  |    32768|    32768|         2|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|      74|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln145_fu_133_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln145_fu_127_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          33|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   16|         32|
    |i_10_fu_50               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_10_fu_50               |  16|   0|   16|          0|
    |lshr_ln147_6_reg_201     |  13|   0|   13|          0|
    |trunc_ln147_reg_206      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_145_18|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_145_18|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_145_18|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_145_18|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_145_18|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_145_18|  return value|
|x_address0     |  out|   13|   ap_memory|                                                  x|         array|
|x_ce0          |  out|    1|   ap_memory|                                                  x|         array|
|x_we0          |  out|    1|   ap_memory|                                                  x|         array|
|x_d0           |  out|   32|   ap_memory|                                                  x|         array|
|x_2_address0   |  out|   13|   ap_memory|                                                x_2|         array|
|x_2_ce0        |  out|    1|   ap_memory|                                                x_2|         array|
|x_2_we0        |  out|    1|   ap_memory|                                                x_2|         array|
|x_2_d0         |  out|   32|   ap_memory|                                                x_2|         array|
|x_4_address0   |  out|   13|   ap_memory|                                                x_4|         array|
|x_4_ce0        |  out|    1|   ap_memory|                                                x_4|         array|
|x_4_we0        |  out|    1|   ap_memory|                                                x_4|         array|
|x_4_d0         |  out|   32|   ap_memory|                                                x_4|         array|
|x_6_address0   |  out|   13|   ap_memory|                                                x_6|         array|
|x_6_ce0        |  out|    1|   ap_memory|                                                x_6|         array|
|x_6_we0        |  out|    1|   ap_memory|                                                x_6|         array|
|x_6_d0         |  out|   32|   ap_memory|                                                x_6|         array|
|buf0_address0  |  out|   15|   ap_memory|                                               buf0|         array|
|buf0_ce0       |  out|    1|   ap_memory|                                               buf0|         array|
|buf0_q0        |   in|   16|   ap_memory|                                               buf0|         array|
+---------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1"   --->   Operation 5 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i_10"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i139"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i16 %i_10" [activation_accelerator.cpp:147]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.10ns)   --->   "%icmp_ln145 = icmp_eq  i16 %i, i16 32768" [activation_accelerator.cpp:145]   --->   Operation 10 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%add_ln145 = add i16 %i, i16 1" [activation_accelerator.cpp:145]   --->   Operation 12 'add' 'add_ln145' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.inc.i139.split, void %for.inc.i147.preheader.exitStub" [activation_accelerator.cpp:145]   --->   Operation 13 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_10_cast27 = zext i16 %i" [activation_accelerator.cpp:147]   --->   Operation 14 'zext' 'i_10_cast27' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i16 %buf0, i64 0, i64 %i_10_cast27" [activation_accelerator.cpp:146]   --->   Operation 15 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.23ns)   --->   "%buf0_load = load i15 %buf0_addr" [activation_accelerator.cpp:146]   --->   Operation 16 'load' 'buf0_load' <Predicate = (!icmp_ln145)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln147_6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14" [activation_accelerator.cpp:147]   --->   Operation 17 'partselect' 'lshr_ln147_6' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i16 %i" [activation_accelerator.cpp:147]   --->   Operation 18 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.44ns)   --->   "%switch_ln147 = switch i2 %trunc_ln147, void %arrayidx2.i136155.case.3, i2 0, void %arrayidx2.i136155.case.0, i2 1, void %arrayidx2.i136155.case.1, i2 2, void %arrayidx2.i136155.case.2" [activation_accelerator.cpp:147]   --->   Operation 19 'switch' 'switch_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.44>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln145 = store i16 %add_ln145, i16 %i_10" [activation_accelerator.cpp:145]   --->   Operation 20 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc.i139" [activation_accelerator.cpp:145]   --->   Operation 21 'br' 'br_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [activation_accelerator.cpp:145]   --->   Operation 22 'specloopname' 'specloopname_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%buf0_load = load i15 %buf0_addr" [activation_accelerator.cpp:146]   --->   Operation 23 'load' 'buf0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %buf0_load, i16 0" [activation_accelerator.cpp:146]   --->   Operation 24 'bitconcatenate' 'x_f32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i32 %x_f32" [activation_accelerator.cpp:147]   --->   Operation 25 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i13 %lshr_ln147_6" [activation_accelerator.cpp:147]   --->   Operation 26 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln147" [activation_accelerator.cpp:147]   --->   Operation 27 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln147" [activation_accelerator.cpp:147]   --->   Operation 28 'getelementptr' 'x_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln147" [activation_accelerator.cpp:147]   --->   Operation 29 'getelementptr' 'x_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln147" [activation_accelerator.cpp:147]   --->   Operation 30 'getelementptr' 'x_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.23ns)   --->   "%store_ln147 = store i32 %bitcast_ln147, i13 %x_4_addr" [activation_accelerator.cpp:147]   --->   Operation 31 'store' 'store_ln147' <Predicate = (trunc_ln147 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln147 = br void %arrayidx2.i136155.exit" [activation_accelerator.cpp:147]   --->   Operation 32 'br' 'br_ln147' <Predicate = (trunc_ln147 == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln147 = store i32 %bitcast_ln147, i13 %x_2_addr" [activation_accelerator.cpp:147]   --->   Operation 33 'store' 'store_ln147' <Predicate = (trunc_ln147 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln147 = br void %arrayidx2.i136155.exit" [activation_accelerator.cpp:147]   --->   Operation 34 'br' 'br_ln147' <Predicate = (trunc_ln147 == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln147 = store i32 %bitcast_ln147, i13 %x_addr" [activation_accelerator.cpp:147]   --->   Operation 35 'store' 'store_ln147' <Predicate = (trunc_ln147 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln147 = br void %arrayidx2.i136155.exit" [activation_accelerator.cpp:147]   --->   Operation 36 'br' 'br_ln147' <Predicate = (trunc_ln147 == 0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.23ns)   --->   "%store_ln147 = store i32 %bitcast_ln147, i13 %x_6_addr" [activation_accelerator.cpp:147]   --->   Operation 37 'store' 'store_ln147' <Predicate = (trunc_ln147 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln147 = br void %arrayidx2.i136155.exit" [activation_accelerator.cpp:147]   --->   Operation 38 'br' 'br_ln147' <Predicate = (trunc_ln147 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_10               (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i                  (load             ) [ 000]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln145         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln145          (add              ) [ 000]
br_ln145           (br               ) [ 000]
i_10_cast27        (zext             ) [ 000]
buf0_addr          (getelementptr    ) [ 011]
lshr_ln147_6       (partselect       ) [ 011]
trunc_ln147        (trunc            ) [ 011]
switch_ln147       (switch           ) [ 000]
store_ln145        (store            ) [ 000]
br_ln145           (br               ) [ 000]
specloopname_ln145 (specloopname     ) [ 000]
buf0_load          (load             ) [ 000]
x_f32              (bitconcatenate   ) [ 000]
bitcast_ln147      (bitcast          ) [ 000]
zext_ln147         (zext             ) [ 000]
x_addr             (getelementptr    ) [ 000]
x_2_addr           (getelementptr    ) [ 000]
x_4_addr           (getelementptr    ) [ 000]
x_6_addr           (getelementptr    ) [ 000]
store_ln147        (store            ) [ 000]
br_ln147           (br               ) [ 000]
store_ln147        (store            ) [ 000]
br_ln147           (br               ) [ 000]
store_ln147        (store            ) [ 000]
br_ln147           (br               ) [ 000]
store_ln147        (store            ) [ 000]
br_ln147           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_10_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="buf0_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="15" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="x_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="13" slack="0"/>
<pin id="71" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_2_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="13" slack="0"/>
<pin id="78" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="x_4_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="13" slack="0"/>
<pin id="85" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_6_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="13" slack="0"/>
<pin id="92" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln147_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="13" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln147_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln147_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="13" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln147_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln145_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln145_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_10_cast27_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_10_cast27/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="lshr_ln147_6_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="0" index="3" bw="5" slack="0"/>
<pin id="149" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln147_6/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln147_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln145_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="x_f32_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_f32/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bitcast_ln147_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln147/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln147_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_10_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="196" class="1005" name="buf0_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="1"/>
<pin id="198" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="buf0_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="lshr_ln147_6_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="1"/>
<pin id="203" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln147_6 "/>
</bind>
</comp>

<comp id="206" class="1005" name="trunc_ln147_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="1"/>
<pin id="208" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln147 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="81" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="74" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="67" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="88" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="124" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="124" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="133" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="61" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="189"><net_src comp="50" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="199"><net_src comp="54" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="204"><net_src comp="144" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="209"><net_src comp="154" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {2 }
	Port: x_2 | {2 }
	Port: x_4 | {2 }
	Port: x_6 | {2 }
	Port: buf0 | {}
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_145_18 : buf0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln145 : 2
		add_ln145 : 2
		br_ln145 : 3
		i_10_cast27 : 2
		buf0_addr : 3
		buf0_load : 4
		lshr_ln147_6 : 2
		trunc_ln147 : 2
		switch_ln147 : 3
		store_ln145 : 3
	State 2
		x_f32 : 1
		bitcast_ln147 : 2
		x_addr : 1
		x_2_addr : 1
		x_4_addr : 1
		x_6_addr : 1
		store_ln147 : 3
		store_ln147 : 3
		store_ln147 : 3
		store_ln147 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln145_fu_133  |    0    |    23   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln145_fu_127  |    0    |    13   |
|----------|---------------------|---------|---------|
|   zext   |  i_10_cast27_fu_139 |    0    |    0    |
|          |  zext_ln147_fu_179  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect| lshr_ln147_6_fu_144 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln147_fu_154 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     x_f32_fu_163    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    36   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  buf0_addr_reg_196 |   15   |
|    i_10_reg_186    |   16   |
|lshr_ln147_6_reg_201|   13   |
| trunc_ln147_reg_206|    2   |
+--------------------+--------+
|        Total       |   46   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   46   |   45   |
+-----------+--------+--------+--------+
