<profile>

<section name = "Vitis HLS Report for 'activation_fwd'" level="0">
<item name = "Date">Tue Feb 22 16:20:44 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">activation_fwd</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, ?, 30.000 ns, ?, 4, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_42_2">5, ?, 4, 3, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_27_1">8, ?, 7, 3, 1, 1 ~ ?, yes</column>
<column name="- Loop 4">2, 128, 3, 1, 1, 1 ~ 127, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 768, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 764, 1004, -</column>
<column name="Memory">3, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 519, -</column>
<column name="Register">-, -, 868, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 252, 424, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U1">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U2">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="in_t_U">in_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="out_t_U">out_t, 2, 0, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_1_fu_608_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln27_2_fu_628_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln27_3_fu_648_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln27_4_fu_667_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln27_fu_588_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln42_1_fu_509_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln42_2_fu_529_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln42_3_fu_549_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln42_4_fu_568_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln42_fu_489_p2">+, 0, 0, 14, 7, 1</column>
<column name="empty_21_fu_435_p2">+, 0, 0, 14, 7, 1</column>
<column name="empty_27_fu_933_p2">+, 0, 0, 14, 7, 1</column>
<column name="and_ln29_1_fu_756_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln29_2_fu_804_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln29_3_fu_852_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln29_4_fu_900_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln29_fu_708_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state33">and, 0, 0, 2, 1, 1</column>
<column name="cmp11_fu_464_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="exitcond247_fu_445_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond3_fu_943_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln21_fu_409_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln24_fu_459_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln27_1_fu_603_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln27_2_fu_623_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln27_3_fu_643_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln27_4_fu_658_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln27_fu_578_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln29_1_fu_696_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln29_2_fu_738_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln29_3_fu_744_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln29_4_fu_786_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln29_5_fu_792_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln29_6_fu_834_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln29_7_fu_840_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln29_8_fu_882_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln29_9_fu_888_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln29_fu_690_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln42_1_fu_504_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln42_2_fu_524_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln42_3_fu_544_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln42_4_fu_559_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln42_fu_479_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="ap_predicate_tran15to17_state15">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran23to25_state20">or, 0, 0, 2, 1, 1</column>
<column name="or_ln29_1_fu_750_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln29_2_fu_798_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln29_3_fu_846_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln29_4_fu_894_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln29_fu_702_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln29_1_fu_762_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln29_2_fu_810_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln29_3_fu_858_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln29_4_fu_906_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln29_fu_714_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 25, 1, 25</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_380_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_i_1_0_phi_fu_368_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_loop_index14_phi_fu_356_p4">9, 2, 7, 14</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_399_p0">20, 4, 32, 128</column>
<column name="grp_fu_404_p0">14, 3, 32, 96</column>
<column name="i_0_reg_376">9, 2, 7, 14</column>
<column name="i_1_0_reg_364">9, 2, 7, 14</column>
<column name="in_t_address0">42, 8, 7, 56</column>
<column name="in_t_address1">25, 5, 7, 35</column>
<column name="loop_index14_reg_352">9, 2, 7, 14</column>
<column name="loop_index_reg_388">9, 2, 7, 14</column>
<column name="out_t_address0">37, 7, 7, 49</column>
<column name="out_t_address1">31, 6, 7, 42</column>
<column name="out_t_d0">25, 5, 32, 160</column>
<column name="out_t_d1">31, 6, 32, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln27_3_reg_1178">7, 0, 7, 0</column>
<column name="add_ln27_4_reg_1211">7, 0, 7, 0</column>
<column name="add_ln42_3_reg_1084">7, 0, 7, 0</column>
<column name="add_ln42_4_reg_1103">7, 0, 7, 0</column>
<column name="ap_CS_fsm">24, 0, 24, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="dimension_read_reg_962">32, 0, 32, 0</column>
<column name="empty_21_reg_988">7, 0, 7, 0</column>
<column name="exitcond247_reg_993">1, 0, 1, 0</column>
<column name="exitcond247_reg_993_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond3_reg_1259">1, 0, 1, 0</column>
<column name="exitcond3_reg_1259_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_read_reg_997">32, 0, 32, 0</column>
<column name="gmem_addr_reg_982">64, 0, 64, 0</column>
<column name="i_0_cast5_reg_1112">7, 0, 64, 57</column>
<column name="i_0_cast5_reg_1112_pp2_iter1_reg">7, 0, 64, 57</column>
<column name="i_0_reg_376">7, 0, 7, 0</column>
<column name="i_1_0_cast6_reg_1032">7, 0, 64, 57</column>
<column name="i_1_0_reg_364">7, 0, 7, 0</column>
<column name="icmp_ln21_reg_978">1, 0, 1, 0</column>
<column name="icmp_ln27_1_reg_1127">1, 0, 1, 0</column>
<column name="icmp_ln27_1_reg_1127_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln27_2_reg_1155">1, 0, 1, 0</column>
<column name="icmp_ln27_2_reg_1155_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln27_3_reg_1169">1, 0, 1, 0</column>
<column name="icmp_ln27_3_reg_1169_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln27_4_reg_1183">1, 0, 1, 0</column>
<column name="icmp_ln27_4_reg_1183_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln27_reg_1108">1, 0, 1, 0</column>
<column name="icmp_ln27_reg_1108_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln42_1_reg_1047">1, 0, 1, 0</column>
<column name="icmp_ln42_2_reg_1061">1, 0, 1, 0</column>
<column name="icmp_ln42_3_reg_1075">1, 0, 1, 0</column>
<column name="icmp_ln42_4_reg_1089">1, 0, 1, 0</column>
<column name="icmp_ln42_reg_1028">1, 0, 1, 0</column>
<column name="in_t_load_2_reg_1187">32, 0, 32, 0</column>
<column name="in_t_load_3_reg_1194">32, 0, 32, 0</column>
<column name="in_t_load_4_reg_1226">32, 0, 32, 0</column>
<column name="in_t_load_5_reg_1143">32, 0, 32, 0</column>
<column name="in_t_load_reg_1136">32, 0, 32, 0</column>
<column name="loop_index14_reg_352">7, 0, 7, 0</column>
<column name="loop_index14_reg_352_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="loop_index_reg_388">7, 0, 7, 0</column>
<column name="out_read_reg_973">64, 0, 64, 0</column>
<column name="out_t_load_reg_1268">32, 0, 32, 0</column>
<column name="select_ln29_1_reg_1221">32, 0, 32, 0</column>
<column name="select_ln29_2_reg_1233">32, 0, 32, 0</column>
<column name="select_ln29_3_reg_1238">32, 0, 32, 0</column>
<column name="select_ln29_4_reg_1243">32, 0, 32, 0</column>
<column name="select_ln29_reg_1216">32, 0, 32, 0</column>
<column name="trunc_ln27_reg_1019">31, 0, 31, 0</column>
<column name="trunc_ln42_reg_1010">31, 0, 31, 0</column>
<column name="type_read_reg_957">32, 0, 32, 0</column>
<column name="zext_ln27_2_reg_1150">7, 0, 64, 57</column>
<column name="zext_ln27_2_reg_1150_pp2_iter1_reg">7, 0, 64, 57</column>
<column name="zext_ln27_4_reg_1164">7, 0, 64, 57</column>
<column name="zext_ln27_4_reg_1164_pp2_iter1_reg">7, 0, 64, 57</column>
<column name="zext_ln27_6_reg_1201">7, 0, 64, 57</column>
<column name="zext_ln27_6_reg_1201_pp2_iter1_reg">7, 0, 64, 57</column>
<column name="zext_ln27_reg_1122">7, 0, 64, 57</column>
<column name="zext_ln27_reg_1122_pp2_iter1_reg">7, 0, 64, 57</column>
<column name="zext_ln42_2_reg_1056">7, 0, 64, 57</column>
<column name="zext_ln42_4_reg_1070">7, 0, 64, 57</column>
<column name="zext_ln42_6_reg_1093">7, 0, 64, 57</column>
<column name="zext_ln42_reg_1042">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, activation_fwd, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, activation_fwd, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, activation_fwd, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
