41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 385 452 0 \NUL
I just finish the connecting of the circuit. That's it.
22 448 472 717 452 0 \NUL
b_0 = 0, b_1 = in_0, b_2 = in_0 XOR in_1
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 201 745 708 725 0 \NUL
So I just need to transfer XOR gates to the circuit composed by NAND or NOR.
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
22 201 726 555 706 0 \NUL
The truth table of part C is same with that of XOR gate.
22 201 764 770 744 0 \NUL
I use NAND and NOR to finish c_0, and I use NAND to finish c_1, use NOR to finish c_2.
22 201 783 693 763 0 \NUL
The work is on Page 4, top one is c_1, middle one is c_0, bottom one is c_2
1 481 198 470 159
1 398 159 409 198
1 326 159 337 198
1 262 159 265 198
1 136 302 169 390
1 120 326 169 396
1 104 350 169 402
1 88 374 169 408
1 361 639 328 622
1 361 679 328 662
1 473 335 472 382
1 545 335 544 382
1 617 335 616 382
1 361 599 328 582
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
19 32 216 91 197 0
in_3
19 32 240 91 221 0
in_2
19 32 264 91 245 0
in_1
19 32 288 91 269 0
in_0
20 109 350 168 331 0
a_2
20 101 396 160 377 0
a_0
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
22 284 183 720 163 0 \NUL
We suggest building each part on a new page using the -/+ buttons
20 112 328 171 309 0
a_3
20 106 373 165 354 0
a_1
35 991 602 1040 553 0 0
20 702 264 761 245 0
d_1
20 702 240 761 221 0
d_2
20 701 216 760 197 0
d_3
20 702 288 761 269 0
d_0
1 113 318 88 206
1 110 340 88 230
1 102 386 88 278
1 107 363 88 254
1 702 206 88 206
1 703 230 88 230
1 703 254 88 254
1 703 278 88 278
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
19 17 131 76 112 0
d_3
19 17 203 76 184 0
d_0
19 17 179 76 160 0
d_1
19 17 155 76 136 0
d_2
35 218 285 267 236 0 0
20 407 269 466 250 0
b_0
20 407 221 466 202 0
b_1
20 407 245 466 226 0
b_2
14 312 266 361 217
20 610 155 669 136 0
e_2
20 610 203 669 184 0
e_0
20 610 179 669 160 0
e_1
1 219 246 73 169
1 219 274 73 193
1 408 235 264 260
1 408 211 73 193
1 358 241 408 259
1 611 145 73 145
1 611 169 73 169
1 611 193 73 193
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
19 14 155 73 136 0
e_1
19 14 129 73 110 0
e_2
19 14 179 73 160 0
e_0
20 686 179 745 160 0
c_0
20 686 155 745 136 0
c_1
20 686 129 745 110 0
c_2
3 210 272 259 223 0 1
3 321 268 370 219 0 1
3 268 293 317 244 0 1
3 269 234 318 185 0 1
4 386 232 435 183 0 1
4 515 260 564 211 0 1
4 454 231 503 182 0 1
4 457 294 506 245 0 1
4 387 295 436 246 0 1
3 494 106 543 57 0 1
3 272 77 321 28 0 1
3 445 74 494 25 0 1
3 211 111 260 62 0 1
3 272 137 321 88 0 1
3 327 108 376 59 0 1
3 442 137 491 88 0 1
3 392 106 441 57 0 1
4 222 403 271 354 0 1
4 222 447 271 398 0 1
4 277 401 326 352 0 1
4 278 444 327 395 0 1
4 340 422 389 373 0 1
4 395 397 444 348 0 1
4 395 444 444 395 0 1
4 449 395 498 346 0 1
4 448 443 497 394 0 1
4 494 421 543 372 0 1
1 211 233 70 145
1 211 261 70 169
1 270 223 256 247
1 269 254 256 247
1 270 195 70 145
1 269 282 70 169
1 322 229 315 209
1 322 257 314 268
1 455 192 70 119
1 516 221 500 206
1 503 269 516 249
1 387 193 70 119
1 387 221 70 119
1 455 220 367 243
1 388 256 367 243
1 388 284 367 243
1 458 255 432 207
1 458 283 433 270
1 687 169 561 235
1 212 72 70 119
1 212 100 70 145
1 273 66 257 86
1 273 98 257 86
1 273 38 70 119
1 273 126 70 145
1 328 69 318 52
1 328 97 318 112
1 393 67 373 83
1 393 95 70 169
1 443 126 70 169
1 446 35 373 83
1 446 63 438 81
1 443 98 438 81
1 495 67 491 49
1 488 112 495 95
1 687 145 540 81
1 341 383 323 376
1 324 419 341 411
1 279 433 268 422
1 279 405 268 378
1 278 362 70 145
1 278 390 70 169
1 223 364 70 145
1 223 392 70 145
1 223 408 70 169
1 223 436 70 169
1 450 356 70 119
1 396 358 70 119
1 396 386 70 119
1 396 405 386 397
1 396 433 386 397
1 449 404 441 372
1 441 419 449 432
1 495 410 494 418
1 495 382 495 370
1 450 384 386 397
1 687 119 540 396
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
