# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: D:\technik\microcore\hardware\EP4CE6_OMDAZZ\Intel\EP4CE6_Altera.csv
# Generated on: Fri Jun 09 19:49:10 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Live I/O Check Error,Differential Pair,Strict Preservation
beep,Output,PIN_110,7,B7_N0,PIN_110,3.3-V LVTTL,,,,,,
clock,Input,PIN_23,1,B1_N0,PIN_23,3.3-V LVTTL,,,,,,
dig[3],Output,PIN_137,8,B8_N0,PIN_137,3.3-V LVTTL,,,,,,
dig[2],Output,PIN_136,8,B8_N0,PIN_136,3.3-V LVTTL,,,,,,
dig[1],Output,PIN_135,8,B8_N0,PIN_135,3.3-V LVTTL,,,,,,
dig[0],Output,PIN_133,8,B8_N0,PIN_133,3.3-V LVTTL,,,,,,
dsu_rxd,Input,PIN_115,7,B7_N0,PIN_115,3.3-V LVTTL,,,,,,
dsu_txd,Output,PIN_114,7,B7_N0,PIN_114,3.3-V LVTTL,,,,,,
i2c_scl,Output,PIN_99,6,B6_N0,PIN_99,3.3-V LVTTL,,,,,,
i2c_sda,Bidir,PIN_98,6,B6_N0,PIN_98,3.3-V LVTTL,,,,,,
keys_n[3],Input,PIN_91,6,B6_N0,PIN_91,3.3-V LVTTL,,,,,,
keys_n[2],Input,PIN_90,6,B6_N0,PIN_90,3.3-V LVTTL,,,,,,
keys_n[1],Input,PIN_89,5,B5_N0,PIN_89,3.3-V LVTTL,,,,,,
keys_n[0],Input,PIN_88,5,B5_N0,PIN_88,3.3-V LVTTL,,,,,,
lcd_data[7],Output,PIN_11,1,B1_N0,PIN_11,3.3-V LVTTL,,,,,,
lcd_data[6],Output,PIN_7,1,B1_N0,PIN_7,3.3-V LVTTL,,,,,,
lcd_data[5],Output,PIN_10,1,B1_N0,PIN_10,3.3-V LVTTL,,,,,,
lcd_data[4],Output,PIN_2,1,B1_N0,PIN_2,3.3-V LVTTL,,,,,,
lcd_data[3],Output,PIN_3,1,B1_N0,PIN_3,3.3-V LVTTL,,,,,,
lcd_data[2],Output,PIN_144,8,B8_N0,PIN_144,3.3-V LVTTL,,,,,,
lcd_data[1],Output,PIN_1,1,B1_N0,PIN_1,3.3-V LVTTL,,,,,,
lcd_data[0],Output,PIN_142,8,B8_N0,PIN_142,3.3-V LVTTL,,,,,,
lcd_e,Output,PIN_143,8,B8_N0,PIN_143,3.3-V LVTTL,,,,,,
lcd_rs,Output,PIN_141,8,B8_N0,PIN_141,3.3-V LVTTL,,,,,,
lcd_rw,Output,PIN_138,8,B8_N0,PIN_138,3.3-V LVTTL,,,,,,
leds_n[3],Output,PIN_84,5,B5_N0,PIN_84,3.3-V LVTTL,,,,,,
leds_n[2],Output,PIN_85,5,B5_N0,PIN_85,3.3-V LVTTL,,,,,,
leds_n[1],Output,PIN_86,5,B5_N0,PIN_86,3.3-V LVTTL,,,,,,
leds_n[0],Output,PIN_87,5,B5_N0,PIN_87,3.3-V LVTTL,,,,,,
reset_n,Input,PIN_25,2,B2_N0,PIN_25,3.3-V LVTTL,,,,,,
scl,Output,PIN_112,7,B7_N0,PIN_112,3.3-V LVTTL,,,,,,
sd_a[11],Output,PIN_59,4,B4_N0,PIN_59,3.3-V LVTTL,,,,,,
sd_a[10],Output,PIN_75,5,B5_N0,PIN_75,3.3-V LVTTL,,,,,,
sd_a[9],Output,PIN_60,4,B4_N0,PIN_60,3.3-V LVTTL,,,,,,
sd_a[8],Output,PIN_64,4,B4_N0,PIN_64,3.3-V LVTTL,,,,,,
sd_a[7],Output,PIN_65,4,B4_N0,PIN_65,3.3-V LVTTL,,,,,,
sd_a[6],Output,PIN_66,4,B4_N0,PIN_66,3.3-V LVTTL,,,,,,
sd_a[5],Output,PIN_67,4,B4_N0,PIN_67,3.3-V LVTTL,,,,,,
sd_a[4],Output,PIN_68,4,B4_N0,PIN_68,3.3-V LVTTL,,,,,,
sd_a[3],Output,PIN_83,5,B5_N0,PIN_83,3.3-V LVTTL,,,,,,
sd_a[2],Output,PIN_80,5,B5_N0,PIN_80,3.3-V LVTTL,,,,,,
sd_a[1],Output,PIN_77,5,B5_N0,PIN_77,3.3-V LVTTL,,,,,,
sd_a[0],Output,PIN_76,5,B5_N0,PIN_76,3.3-V LVTTL,,,,,,
sd_ba[1],Output,PIN_74,5,B5_N0,PIN_74,3.3-V LVTTL,,,,,,
sd_ba[0],Output,PIN_73,5,B5_N0,PIN_73,3.3-V LVTTL,,,,,,
sd_cas_n,Output,PIN_70,4,B4_N0,PIN_70,3.3-V LVTTL,,,,,,
sd_cke,Output,PIN_58,4,B4_N0,PIN_58,3.3-V LVTTL,,,,,,
sd_clk,Output,PIN_43,3,B3_N0,PIN_43,3.3-V LVTTL,,,,,,
sd_cs_n,Output,PIN_72,4,B4_N0,PIN_72,3.3-V LVTTL,,,,,,
sd_dq[15],Bidir,PIN_44,3,B3_N0,PIN_44,3.3-V LVTTL,,,,,,
sd_dq[14],Bidir,PIN_46,3,B3_N0,PIN_46,3.3-V LVTTL,,,,,,
sd_dq[13],Bidir,PIN_49,3,B3_N0,PIN_49,3.3-V LVTTL,,,,,,
sd_dq[12],Bidir,PIN_50,3,B3_N0,PIN_50,3.3-V LVTTL,,,,,,
sd_dq[11],Bidir,PIN_51,3,B3_N0,PIN_51,3.3-V LVTTL,,,,,,
sd_dq[10],Bidir,PIN_52,3,B3_N0,PIN_52,3.3-V LVTTL,,,,,,
sd_dq[9],Bidir,PIN_53,3,B3_N0,PIN_53,3.3-V LVTTL,,,,,,
sd_dq[8],Bidir,PIN_54,4,B4_N0,PIN_54,3.3-V LVTTL,,,,,,
sd_dq[7],Bidir,PIN_39,3,B3_N0,PIN_39,3.3-V LVTTL,,,,,,
sd_dq[6],Bidir,PIN_38,3,B3_N0,PIN_38,3.3-V LVTTL,,,,,,
sd_dq[5],Bidir,PIN_34,2,B2_N0,PIN_34,3.3-V LVTTL,,,,,,
sd_dq[4],Bidir,PIN_33,2,B2_N0,PIN_33,3.3-V LVTTL,,,,,,
sd_dq[3],Bidir,PIN_32,2,B2_N0,PIN_32,3.3-V LVTTL,,,,,,
sd_dq[2],Bidir,PIN_31,2,B2_N0,PIN_31,3.3-V LVTTL,,,,,,
sd_dq[1],Bidir,PIN_30,2,B2_N0,PIN_30,3.3-V LVTTL,,,,,,
sd_dq[0],Bidir,PIN_28,2,B2_N0,PIN_28,3.3-V LVTTL,,,,,,
sd_ldqm,Output,PIN_42,3,B3_N0,PIN_42,3.3-V LVTTL,,,,,,
sd_ras_n,Output,PIN_71,4,B4_N0,PIN_71,3.3-V LVTTL,,,,,,
sd_udqm,Output,PIN_55,4,B4_N0,PIN_55,3.3-V LVTTL,,,,,,
sd_we_n,Output,PIN_69,4,B4_N0,PIN_69,3.3-V LVTTL,,,,,,
sda,Bidir,PIN_113,7,B7_N0,PIN_113,3.3-V LVTTL,,,,,,
seg[7],Output,PIN_127,7,B7_N0,PIN_127,3.3-V LVTTL,,,,,,
seg[6],Output,PIN_124,7,B7_N0,PIN_124,3.3-V LVTTL,,,,,,
seg[5],Output,PIN_126,7,B7_N0,PIN_126,3.3-V LVTTL,,,,,,
seg[4],Output,PIN_132,8,B8_N0,PIN_132,3.3-V LVTTL,,,,,,
seg[3],Output,PIN_129,8,B8_N0,PIN_129,3.3-V LVTTL,,,,,,
seg[2],Output,PIN_125,7,B7_N0,PIN_125,3.3-V LVTTL,,,,,,
seg[1],Output,PIN_121,7,B7_N0,PIN_121,3.3-V LVTTL,,,,,,
seg[0],Output,PIN_128,8,B8_N0,PIN_128,3.3-V LVTTL,,,,,,
vga_bgr[2],Output,PIN_104,6,B6_N0,PIN_104,3.3-V LVTTL,,,,,,
vga_bgr[1],Output,PIN_105,6,B6_N0,PIN_105,3.3-V LVTTL,,,,,,
vga_bgr[0],Output,PIN_106,6,B6_N0,PIN_106,3.3-V LVTTL,,,,,,
vga_hsync,Output,PIN_100,6,B6_N0,PIN_100,3.3-V LVTTL,,,,,,
vga_vsync,Output,PIN_103,6,B6_N0,PIN_103,3.3-V LVTTL,,,,,,
