Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1537
design__instance__area,30677.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.001329355058260262
power__switching__total,0.0006634402088820934
power__leakage__total,1.3855969882570207E-7
power__total,0.0019929336849600077
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.26905242684212927
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.26734445969274134
timing__hold__ws__corner:nom_tt_025C_3v30,1.062345019800273
timing__setup__ws__corner:nom_tt_025C_3v30,6.188786547294003
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.062345
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,27.054640
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,12
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.28120126467728757
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.27923394942201235
timing__hold__ws__corner:nom_ss_125C_3v00,2.3731541847804185
timing__setup__ws__corner:nom_ss_125C_3v00,-19.8501594113775
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-115.64249618555114
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-19.8501594113775
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.373154
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,6
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,15.260861
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.263500534405868
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2620288782339549
timing__hold__ws__corner:nom_ff_n40C_3v60,0.5020821678304209
timing__setup__ws__corner:nom_ff_n40C_3v60,17.11873358188267
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.502082
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,36.226742
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,17
design__max_fanout_violation__count,6
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.26211375478658794
clock__skew__worst_setup,0.26065436657944385
timing__hold__ws,0.4980127562408691
timing__setup__ws,-20.466278140407468
timing__hold__tns,0.0
timing__setup__tns,-119.34455184125498
timing__hold__wns,0
timing__setup__wns,-20.466278140407468
timing__hold_vio__count,0
timing__hold_r2r__ws,0.498013
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,14.768887
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1537
design__instance__area__stdcell,30677.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.590335
design__instance__utilization__stdcell,0.590335
design__instance__count__class:tie_cell,16
design__instance__count__class:buffer,2
design__instance__count__class:inverter,60
design__instance__count__class:sequential_cell,87
design__instance__count__class:multi_input_combinational_cell,820
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32712.6
design__violations,0
design__instance__count__class:timing_repair_buffer,110
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,38
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1123
route__net__special,2
route__drc_errors__iter:1,187
route__wirelength__iter:1,35013
route__drc_errors__iter:2,16
route__wirelength__iter:2,34580
route__drc_errors__iter:3,20
route__wirelength__iter:3,34621
route__drc_errors__iter:4,0
route__wirelength__iter:4,34641
route__drc_errors,0
route__wirelength,34641
route__vias,6937
route__vias__singlecut,6937
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,278.57
design__instance__count__class:fill_cell,1323
timing__unannotated_net__count__corner:nom_tt_025C_3v30,21
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,21
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,21
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2671254126837877
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.26528521796842724
timing__hold__ws__corner:min_tt_025C_3v30,1.0557515160928497
timing__setup__ws__corner:min_tt_025C_3v30,6.460299145161554
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.055752
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,27.267271
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,21
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,8
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2780238062909457
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.2755895312183066
timing__hold__ws__corner:min_ss_125C_3v00,2.36077408748269
timing__setup__ws__corner:min_ss_125C_3v00,-19.326205183209563
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-112.53101524680424
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-19.326205183209563
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.360774
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,6
timing__setup_r2r__ws__corner:min_ss_125C_3v00,15.670001
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,21
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.26211375478658794
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.26065436657944385
timing__hold__ws__corner:min_ff_n40C_3v60,0.4980127562408691
timing__setup__ws__corner:min_ff_n40C_3v60,17.28107661438367
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.498013
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,36.288517
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,21
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.27127453828876213
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2697843969029662
timing__hold__ws__corner:max_tt_025C_3v30,1.0703884748188643
timing__setup__ws__corner:max_tt_025C_3v30,5.861405748890415
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.070388
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,26.798702
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,21
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,17
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.2849056349260186
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.283577364061791
timing__hold__ws__corner:max_ss_125C_3v00,2.3882687614651346
timing__setup__ws__corner:max_ss_125C_3v00,-20.466278140407468
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-119.34455184125498
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-20.466278140407468
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.388269
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,6
timing__setup_r2r__ws__corner:max_ss_125C_3v00,14.768887
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,21
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.26507671807850586
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.26363009743650606
timing__hold__ws__corner:max_ff_n40C_3v60,0.5070587426790504
timing__setup__ws__corner:max_ff_n40C_3v60,16.923757096962106
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.507059
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,36.151901
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,21
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000538263
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000447149
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.000012419
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000447149
design_powergrid__voltage__worst,0.0000447149
design_powergrid__voltage__worst__net:VPWR,3.29995
design_powergrid__drop__worst,0.0000538263
design_powergrid__drop__worst__net:VPWR,0.0000538263
design_powergrid__voltage__worst__net:VGND,0.0000447149
design_powergrid__drop__worst__net:VGND,0.0000447149
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000012200000000000000083201674716537610265731927938759326934814453125
ir__drop__worst,0.0000537999999999999998947890211820066497239167802035808563232421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
