// Seed: 3583949469
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply1 id_5
);
  logic id_7;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd34
) (
    output wor id_0,
    input wand id_1,
    output tri0 id_2,
    input wire id_3,
    output supply0 _id_4,
    input tri id_5,
    output tri1 id_6
);
  logic [-1 : id_4] id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_5,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd76
) (
    input wor _id_0,
    input supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    output tri id_4,
    input supply1 id_5,
    output wire id_6,
    input uwire id_7,
    input supply0 id_8
);
  xnor primCall (id_2, id_8, id_3, id_1);
  module_0 modCall_1 (
      id_3,
      id_6,
      id_5,
      id_1,
      id_7,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire [1 : id_0] id_10;
endmodule
