// Seed: 4215849881
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri id_4,
    output logic id_5,
    input uwire id_6,
    output uwire id_7,
    input wand id_8,
    output wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    output wor id_13
);
  always @(posedge id_4) begin : LABEL_0
    id_5 <= id_6;
  end
  logic id_15 = -1'd0;
  module_0 modCall_1 ();
  assign id_1 = -1;
endmodule
