{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634192613244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634192613250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 01:23:33 2021 " "Processing started: Thu Oct 14 01:23:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634192613250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192613250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sorter -c sorter " "Command: quartus_map --read_settings_files=on --write_settings_files=off sorter -c sorter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192613250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634192613724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sorter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sorter-estruct " "Found design unit 1: sorter-estruct" {  } { { "sorter.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/sorter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192622297 ""} { "Info" "ISGN_ENTITY_NAME" "1 sorter " "Found entity 1: sorter" {  } { { "sorter.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/sorter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192622297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behav " "Found design unit 1: datapath-behav" {  } { { "datapath.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192622299 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192622299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-behav " "Found design unit 1: controlador-behav" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192622300 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192622300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sorter " "Elaborating entity \"sorter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634192622327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datos " "Elaborating entity \"datapath\" for hierarchy \"datapath:datos\"" {  } { { "sorter.vhd" "datos" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/sorter.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192622328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:control " "Elaborating entity \"controlador\" for hierarchy \"controlador:control\"" {  } { { "sorter.vhd" "control" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/sorter.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192622329 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i controlador.vhd(12) " "VHDL Signal Declaration warning at controlador.vhd(12): used implicit default value for signal \"i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634192622330 "|sorter|controlador:control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "j controlador.vhd(12) " "VHDL Signal Declaration warning at controlador.vhd(12): used implicit default value for signal \"j\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634192622330 "|sorter|controlador:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cj controlador.vhd(29) " "VHDL Process Statement warning at controlador.vhd(29): inferring latch(es) for signal or variable \"cj\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634192622331 "|sorter|controlador:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci controlador.vhd(29) " "VHDL Process Statement warning at controlador.vhd(29): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634192622331 "|sorter|controlador:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control controlador.vhd(29) " "VHDL Process Statement warning at controlador.vhd(29): inferring latch(es) for signal or variable \"control\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634192622331 "|sorter|controlador:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done controlador.vhd(29) " "VHDL Process Statement warning at controlador.vhd(29): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634192622331 "|sorter|controlador:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci controlador.vhd(45) " "VHDL Process Statement warning at controlador.vhd(45): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634192622331 "|sorter|controlador:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cj controlador.vhd(45) " "VHDL Process Statement warning at controlador.vhd(45): inferring latch(es) for signal or variable \"cj\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634192622331 "|sorter|controlador:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state controlador.vhd(45) " "VHDL Process Statement warning at controlador.vhd(45): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634192622331 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 controlador.vhd(45) " "Inferred latch for \"next_state.S7\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622332 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 controlador.vhd(45) " "Inferred latch for \"next_state.S6\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622332 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 controlador.vhd(45) " "Inferred latch for \"next_state.S5\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622332 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 controlador.vhd(45) " "Inferred latch for \"next_state.S4\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622332 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 controlador.vhd(45) " "Inferred latch for \"next_state.S3\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622332 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 controlador.vhd(45) " "Inferred latch for \"next_state.S2\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622332 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 controlador.vhd(45) " "Inferred latch for \"next_state.S1\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622332 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S0 controlador.vhd(45) " "Inferred latch for \"next_state.S0\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cj\[0\] controlador.vhd(45) " "Inferred latch for \"cj\[0\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cj\[1\] controlador.vhd(45) " "Inferred latch for \"cj\[1\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cj\[2\] controlador.vhd(45) " "Inferred latch for \"cj\[2\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci\[0\] controlador.vhd(45) " "Inferred latch for \"ci\[0\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci\[1\] controlador.vhd(45) " "Inferred latch for \"ci\[1\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci\[2\] controlador.vhd(45) " "Inferred latch for \"ci\[2\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done controlador.vhd(29) " "Inferred latch for \"done\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[0\] controlador.vhd(29) " "Inferred latch for \"control\[0\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[1\] controlador.vhd(29) " "Inferred latch for \"control\[1\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[2\] controlador.vhd(29) " "Inferred latch for \"control\[2\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci\[0\] controlador.vhd(29) " "Inferred latch for \"ci\[0\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci\[1\] controlador.vhd(29) " "Inferred latch for \"ci\[1\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci\[2\] controlador.vhd(29) " "Inferred latch for \"ci\[2\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cj\[0\] controlador.vhd(29) " "Inferred latch for \"cj\[0\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622333 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cj\[1\] controlador.vhd(29) " "Inferred latch for \"cj\[1\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 "|sorter|controlador:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cj\[2\] controlador.vhd(29) " "Inferred latch for \"cj\[2\]\" at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 "|sorter|controlador:control"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control\[2\] controlador.vhd(47) " "Can't resolve multiple constant drivers for net \"control\[2\]\" at controlador.vhd(47)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 47 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "controlador.vhd(29) " "Constant driver at controlador.vhd(29)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 29 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control\[1\] controlador.vhd(47) " "Can't resolve multiple constant drivers for net \"control\[1\]\" at controlador.vhd(47)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 47 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control\[0\] controlador.vhd(47) " "Can't resolve multiple constant drivers for net \"control\[0\]\" at controlador.vhd(47)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 47 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "done controlador.vhd(45) " "Can't resolve multiple constant drivers for net \"done\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cj\[2\] controlador.vhd(45) " "Can't resolve multiple constant drivers for net \"cj\[2\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cj\[1\] controlador.vhd(45) " "Can't resolve multiple constant drivers for net \"cj\[1\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cj\[0\] controlador.vhd(45) " "Can't resolve multiple constant drivers for net \"cj\[0\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ci\[2\] controlador.vhd(45) " "Can't resolve multiple constant drivers for net \"ci\[2\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ci\[1\] controlador.vhd(45) " "Can't resolve multiple constant drivers for net \"ci\[1\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ci\[0\] controlador.vhd(45) " "Can't resolve multiple constant drivers for net \"ci\[0\]\" at controlador.vhd(45)" {  } { { "controlador.vhd" "" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/controlador.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622334 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controlador:control " "Can't elaborate user hierarchy \"controlador:control\"" {  } { { "sorter.vhd" "control" { Text "D:/2021-2-octavoCiclo/arquitectura-paralela/lab2/sorter.vhd" 57 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192622335 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634192622430 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 14 01:23:42 2021 " "Processing ended: Thu Oct 14 01:23:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634192622430 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634192622430 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634192622430 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192622430 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192623039 ""}
