{"Source Block": ["oh/etx/hdl/etx_io.v@85:119@HdlStmProcess", "   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n   always @ (posedge txlclk_p) begin\n\n      txenb_sync <= {ecfg_tx_enable, txenb_sync[1]};\n      txgpio_sync <= {ecfg_tx_gpio_mode, txgpio_sync[1]};\n      \n      if(txgpio) begin\n\n         pframe <= {8{ecfg_dataout[8]}};\n         \n         for(n=0; n<8; n=n+1)\n           pdata[n*8+7 -: 8] <= ecfg_dataout[7:0];\n\n      end else if(txenb) begin\n\n         pframe <= txframe_p;\n         pdata  <= txdata_p;\n         \n      end else begin\n\n         pframe <= 8'd0;\n         pdata <= 64'd0;\n\n      end // else: !if(txgpio)\n\n   end // always @ (posedge txlclk_p)\n   \n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n     begin : gen_serdes\n        OSERDESE2 \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[90, "   always @ (posedge txlclk_p) begin\n"], [92, "      txenb_sync <= {ecfg_tx_enable, txenb_sync[1]};\n"], [93, "      txgpio_sync <= {ecfg_tx_gpio_mode, txgpio_sync[1]};\n"], [95, "      if(txgpio) begin\n"], [97, "         pframe <= {8{ecfg_dataout[8]}};\n"], [99, "         for(n=0; n<8; n=n+1)\n"], [100, "           pdata[n*8+7 -: 8] <= ecfg_dataout[7:0];\n"], [102, "      end else if(txenb) begin\n"], [104, "         pframe <= txframe_p;\n"], [105, "         pdata  <= txdata_p;\n"], [107, "      end else begin\n"], [109, "         pframe <= 8'd0;\n"], [110, "         pdata <= 64'd0;\n"], [112, "      end // else: !if(txgpio)\n"], [114, "   end // always @ (posedge txlclk_p)\n"]], "Add": []}}