<stg><name>Axi_Transfer</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb39:0 %loop_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %loop_r

]]></Node>
<StgValue><ssdm name="loop_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb39:4 %in_data_read = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data

]]></Node>
<StgValue><ssdm name="in_data_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb39:9 %br_ln16 = br i1 %loop_read, void %bb38, void %bb

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb39:1 %value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %value_r

]]></Node>
<StgValue><ssdm name="value_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb39:5 %in_data_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read

]]></Node>
<StgValue><ssdm name="in_data_read_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
bb38:0 %trunc_ln324 = trunc i32 %value_read

]]></Node>
<StgValue><ssdm name="trunc_ln324"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb38:1 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %trunc_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb38:2 %p_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %value_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb38:4 %p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %value_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb38:6 %p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %value_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb:0 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %in_data_read

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb39:6 %in_data_read_2 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_1

]]></Node>
<StgValue><ssdm name="in_data_read_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb38:3 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %p_s, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:1 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %in_data_read_1, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb39:7 %in_data_read_3 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_2

]]></Node>
<StgValue><ssdm name="in_data_read_3"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb38:5 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %p_1, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:2 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %in_data_read_2, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb38:7 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %p_2, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
bb38:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:3 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %in_data_read_3, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
bb:4 %br_ln19 = br void

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %in_data_read_4 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3

]]></Node>
<StgValue><ssdm name="in_data_read_4"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8">
<![CDATA[
:1 %trunc_ln324_1 = trunc i8 %in_data_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln324_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1">
<![CDATA[
:2 %zext_ln324 = zext i1 %trunc_ln324_1

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:4 %in_data_read_5 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_4, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3

]]></Node>
<StgValue><ssdm name="in_data_read_5"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8">
<![CDATA[
:5 %trunc_ln324_2 = trunc i8 %in_data_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln324_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1">
<![CDATA[
:6 %zext_ln324_1 = zext i1 %trunc_ln324_2

]]></Node>
<StgValue><ssdm name="zext_ln324_1"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:7 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_1, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:8 %in_data_read_6 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_5, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3

]]></Node>
<StgValue><ssdm name="in_data_read_6"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8">
<![CDATA[
:9 %trunc_ln324_3 = trunc i8 %in_data_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln324_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
:10 %zext_ln324_2 = zext i4 %trunc_ln324_3

]]></Node>
<StgValue><ssdm name="zext_ln324_2"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:11 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_2, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:12 %in_data_read_7 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_6, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3

]]></Node>
<StgValue><ssdm name="in_data_read_7"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8">
<![CDATA[
:13 %trunc_ln324_4 = trunc i8 %in_data_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln324_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1">
<![CDATA[
:14 %zext_ln324_3 = zext i1 %trunc_ln324_4

]]></Node>
<StgValue><ssdm name="zext_ln324_3"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:15 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_3, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:16 %in_data_read_8 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_7, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3

]]></Node>
<StgValue><ssdm name="in_data_read_8"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8">
<![CDATA[
:17 %trunc_ln324_5 = trunc i8 %in_data_read_8

]]></Node>
<StgValue><ssdm name="trunc_ln324_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
:18 %zext_ln324_4 = zext i4 %trunc_ln324_5

]]></Node>
<StgValue><ssdm name="zext_ln324_4"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:19 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_4, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:20 %in_data_read_9 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_8, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3

]]></Node>
<StgValue><ssdm name="in_data_read_9"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8">
<![CDATA[
:21 %trunc_ln324_6 = trunc i8 %in_data_read_9

]]></Node>
<StgValue><ssdm name="trunc_ln324_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb39:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data, void @empty_13, i32, i32, void @empty_0, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb39:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data, void @empty_13, i32, i32, void @empty_0, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
bb39:8 %Temproray = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %in_data_read_3, i8 %in_data_read_2, i8 %in_data_read_1, i8 %in_data_read

]]></Node>
<StgValue><ssdm name="Temproray"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1">
<![CDATA[
:22 %zext_ln324_5 = zext i1 %trunc_ln324_6

]]></Node>
<StgValue><ssdm name="zext_ln324_5"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:23 %write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_5, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32">
<![CDATA[
:24 %ret_ln26 = ret i32 %Temproray

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
