Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 17:06:54 2024
| Host         : eecs-digital-28 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 crw/sccb_c/bit_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/sccb_c/delay_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.293ns (26.501%)  route 3.586ns (73.499%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 2.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout3_buf/O
                         net (fo=575, unplaced)       0.584    -3.108    crw/sccb_c/clk_camera
                         FDRE                                         r  crw/sccb_c/bit_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.652 f  crw/sccb_c/bit_count_reg_reg[3]/Q
                         net (fo=6, unplaced)         0.773    -1.879    crw/sccb_c/bit_count_reg_reg_n_0_[3]
                         LUT3 (Prop_lut3_I0_O)        0.321    -1.558 f  crw/sccb_c/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=3, unplaced)         0.920    -0.638    crw/sccb_c/FSM_onehot_state_reg[2]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150    -0.488 r  crw/sccb_c/sda_o_reg_i_4/O
                         net (fo=3, unplaced)         0.467    -0.021    crw/sccb_c/phy_read_bit25_out__0
                         LUT5 (Prop_lut5_I0_O)        0.124     0.103 r  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_4/O
                         net (fo=3, unplaced)         0.467     0.570    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_4_n_0
                         LUT3 (Prop_lut3_I0_O)        0.118     0.688 r  crw/sccb_c/sda_o_reg_i_3/O
                         net (fo=2, unplaced)         0.430     1.118    crw/sccb_c/sda_o_reg_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.242 r  crw/sccb_c/delay_reg[16]_i_1/O
                         net (fo=17, unplaced)        0.529     1.771    crw/sccb_c/delay_reg[16]_i_1_n_0
                         FDRE                                         r  crw/sccb_c/delay_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -5.893     0.916 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     1.676    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     1.767 r  wizard_migcam/clkout3_buf/O
                         net (fo=575, unplaced)       0.439     2.206    crw/sccb_c/clk_camera
                         FDRE                                         r  crw/sccb_c/delay_reg_reg[0]/C
                         clock pessimism             -0.459     1.747    
                         clock uncertainty           -0.067     1.681    
                         FDRE (Setup_fdre_C_CE)      -0.202     1.479    crw/sccb_c/delay_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.479    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 -0.293    




