library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity PEnc4_2 is
		port(	binInput : in std_logic_vector(3 downto 0);
				decOut_n : out std_logic_vector(6 downto 0));
end PEnc4_2;

architecture Behavioral of PEnc4_2 is
begin

end Behavioral;