
Directory Structure Summary

rtl/<module_name>/
├── <module_name>.sv      # RTL design
├── tb_<module_name>.sv   # SystemVerilog testbench
├── test_<module_name>.py # Cocotb Python tests
├── test_runner.py        # Pytest runner ()
├── filelist.json         # File manifest
├── Makefile              # Build configuration
└── README.md             # (optional) Module documentation


