timestamp=1435850744567

[TestBench]
A/TestBench=22|./src/testbench.v|3|1*9920
B/TestBench=3*2437
P/~emb=59,344,530,670
R=./src/testbench.v|3

[adder]
A/adder=22|./src/adder.v|1|1*0
B/adder=3*0
P/~emb=182,328,491,581
R=./src/adder.v|1

[alu]
A/alu=22|./src/alu.v|1|1*2705
B/alu=3*1285
P/~emb=232,392,525,654
R=./src/alu.v|1

[alu4]
A/alu4=22|./src/alu.v|10|1*6185
B/alu4=3*2315
P/~emb=170,350,540,777
R=./src/alu.v|10

[~A]
LastVerilogToplevel=TestBench
ModifyID=103
Version=73
c:/My_Designs/design3/design3/src/adder.v_alu.v_TestBench.v=0*19416*20075

[~MFT]
0=40|0design3.mgf|20075|8067
1=17|1design3.mgf|9920|0
3=17|3design3.mgf|2437|0

[~U]
TestBench=12|0*18278||0x90
adder=12|0*0||0x80
alu=12|0*748||0x80
alu4=12|0*1508||0x90

