`timescale 1ns / 1ps

module reg_4bit_74hc173(

    );
endmodule
