

================================================================
== Vitis HLS Report for 'lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate'
================================================================
* Date:           Sat Oct  4 18:24:27 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        snn_n-mnist_resource_opt
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.738 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        5|      259|  12.500 ns|  0.647 us|    2|  256|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- integrate  |        3|      257|         4|          2|          1|  0 ~ 128|       yes|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     236|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |       10|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|     140|    -|
|Register         |        -|     -|     298|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       10|     0|     298|     376|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_1_0_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_0_cfu  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_1_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_1_cgu  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_2_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_2_chv  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_3_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_3_civ  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_4_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_4_cjv  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_5_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_5_ckv  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_6_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_6_clv  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_7_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_7_cmv  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_8_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_8_cnw  |        1|  0|   0|    0|   128|   12|     1|         1536|
    |weights_1_9_U  |lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_9_cow  |        1|  0|   0|    0|   128|   12|     1|         1536|
    +---------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                                                  |       10|  0|   0|    0|  1280|  120|    10|        15360|
    +---------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln74_128_fu_556_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_129_fu_566_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_130_fu_576_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_131_fu_586_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_132_fu_596_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_133_fu_606_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_134_fu_616_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_135_fu_626_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_136_fu_636_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln74_fu_546_p2              |         +|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_11001_grp1  |       and|   0|  0|   2|           1|           1|
    |tmp_s_nbreadreq_fu_202_p3       |       and|   0|  0|   2|           1|           0|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 236|         163|         163|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |conv_i_i185_fu_96                 |   9|          2|   16|         32|
    |conv_i_i18_17_fu_100              |   9|          2|   16|         32|
    |conv_i_i18_29_fu_104              |   9|          2|   16|         32|
    |conv_i_i18_311_fu_108             |   9|          2|   16|         32|
    |conv_i_i18_413_fu_112             |   9|          2|   16|         32|
    |conv_i_i18_515_fu_116             |   9|          2|   16|         32|
    |conv_i_i18_617_fu_120             |   9|          2|   16|         32|
    |conv_i_i18_719_fu_124             |   9|          2|   16|         32|
    |conv_i_i18_821_fu_128             |   9|          2|   16|         32|
    |conv_i_i18_923_fu_132             |   9|          2|   16|         32|
    |out1_blk_n                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 140|         31|  165|        331|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |conv_i_i185_fu_96                          |  16|   0|   16|          0|
    |conv_i_i18_17_fu_100                       |  16|   0|   16|          0|
    |conv_i_i18_29_fu_104                       |  16|   0|   16|          0|
    |conv_i_i18_311_fu_108                      |  16|   0|   16|          0|
    |conv_i_i18_413_fu_112                      |  16|   0|   16|          0|
    |conv_i_i18_515_fu_116                      |  16|   0|   16|          0|
    |conv_i_i18_617_fu_120                      |  16|   0|   16|          0|
    |conv_i_i18_719_fu_124                      |  16|   0|   16|          0|
    |conv_i_i18_821_fu_128                      |  16|   0|   16|          0|
    |conv_i_i18_923_fu_132                      |  16|   0|   16|          0|
    |out1_read_reg_763                          |  10|   0|   10|          0|
    |tmp_s_reg_818                              |   1|   0|    1|          0|
    |weights_1_0_load_reg_822                   |  12|   0|   12|          0|
    |weights_1_1_load_reg_827                   |  12|   0|   12|          0|
    |weights_1_2_load_reg_832                   |  12|   0|   12|          0|
    |weights_1_3_load_reg_837                   |  12|   0|   12|          0|
    |weights_1_4_load_reg_842                   |  12|   0|   12|          0|
    |weights_1_5_load_reg_847                   |  12|   0|   12|          0|
    |weights_1_6_load_reg_852                   |  12|   0|   12|          0|
    |weights_1_7_load_reg_857                   |  12|   0|   12|          0|
    |weights_1_8_load_reg_862                   |  12|   0|   12|          0|
    |weights_1_9_load_reg_867                   |  12|   0|   12|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 298|   0|  298|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate|  return value|
|p_promoted22             |   in|    9|     ap_none|                                                         p_promoted22|        scalar|
|p_promoted20             |   in|    9|     ap_none|                                                         p_promoted20|        scalar|
|p_promoted18             |   in|    9|     ap_none|                                                         p_promoted18|        scalar|
|p_promoted16             |   in|    9|     ap_none|                                                         p_promoted16|        scalar|
|p_promoted14             |   in|    9|     ap_none|                                                         p_promoted14|        scalar|
|p_promoted12             |   in|    9|     ap_none|                                                         p_promoted12|        scalar|
|p_promoted10             |   in|    9|     ap_none|                                                         p_promoted10|        scalar|
|p_promoted8              |   in|    9|     ap_none|                                                          p_promoted8|        scalar|
|p_promoted6              |   in|    9|     ap_none|                                                          p_promoted6|        scalar|
|p_promoted               |   in|    9|     ap_none|                                                           p_promoted|        scalar|
|out1_dout                |   in|   10|     ap_fifo|                                                                 out1|       pointer|
|out1_empty_n             |   in|    1|     ap_fifo|                                                                 out1|       pointer|
|out1_read                |  out|    1|     ap_fifo|                                                                 out1|       pointer|
|add_ln74_out             |  out|   16|      ap_vld|                                                         add_ln74_out|       pointer|
|add_ln74_out_ap_vld      |  out|    1|      ap_vld|                                                         add_ln74_out|       pointer|
|add_ln74_128_out         |  out|   16|      ap_vld|                                                     add_ln74_128_out|       pointer|
|add_ln74_128_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_128_out|       pointer|
|add_ln74_129_out         |  out|   16|      ap_vld|                                                     add_ln74_129_out|       pointer|
|add_ln74_129_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_129_out|       pointer|
|add_ln74_130_out         |  out|   16|      ap_vld|                                                     add_ln74_130_out|       pointer|
|add_ln74_130_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_130_out|       pointer|
|add_ln74_131_out         |  out|   16|      ap_vld|                                                     add_ln74_131_out|       pointer|
|add_ln74_131_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_131_out|       pointer|
|add_ln74_132_out         |  out|   16|      ap_vld|                                                     add_ln74_132_out|       pointer|
|add_ln74_132_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_132_out|       pointer|
|add_ln74_133_out         |  out|   16|      ap_vld|                                                     add_ln74_133_out|       pointer|
|add_ln74_133_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_133_out|       pointer|
|add_ln74_134_out         |  out|   16|      ap_vld|                                                     add_ln74_134_out|       pointer|
|add_ln74_134_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_134_out|       pointer|
|add_ln74_135_out         |  out|   16|      ap_vld|                                                     add_ln74_135_out|       pointer|
|add_ln74_135_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_135_out|       pointer|
|add_ln74_136_out         |  out|   16|      ap_vld|                                                     add_ln74_136_out|       pointer|
|add_ln74_136_out_ap_vld  |  out|    1|      ap_vld|                                                     add_ln74_136_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

