// Seed: 3113142297
module module_0 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3
);
endmodule
module module_1 #(
    parameter id_1 = 32'd69,
    parameter id_4 = 32'd45
) (
    input supply1 id_0,
    input supply1 _id_1
);
  logic [id_1 : id_1] id_3, _id_4, id_5;
  supply1 id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  logic [-1 'h0 *  id_1 : id_4] id_7;
  wire id_8;
  assign id_6 = 1;
  wire \id_9 ;
  wire id_10;
endmodule
module module_2 (
    output logic id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  wand  id_3
);
  always @(*) begin : LABEL_0
    id_0 <= ((id_3));
    assert (id_3);
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
