MIMXRT700 COMPLETE PERIPHERAL ACCESS EXECUTION SEQUENCE
============================================================

TOTAL PERIPHERAL REGISTER ACCESSES: 266

EXECUTION PHASE BREAKDOWN:
  board_initialization: 66 accesses
  driver_initialization: 54 accesses
  runtime_operation: 146 accesses

PERIPHERAL ACCESS ORDER:
   1. GPIO0: 17 accesses (seq #0-24)
   2. SYSCON0: 54 accesses (seq #0-108)
   3. CLKCTL0: 102 accesses (seq #0-123)
   4. CLKCTL1: 58 accesses (seq #0-98)
   5. RSTCTL0: 6 accesses (seq #16-21)
   6. XSPI2: 29 accesses (seq #60-88)

EXECUTION PHASE TRANSITIONS:
  driver_init → runtime at sequence #0 (SYSCON0.AHBMATPRIO in CLOCK_SetXtalFreq)
  runtime → board_init at sequence #0 (CLKCTL0.REG_0x184 in BOARD_SetXspiClock)
  board_init → runtime at sequence #0 (CLKCTL1.REG_0x176 in EZHV_GetEzhvWaitStatusFlag)
  runtime → driver_init at sequence #0 (CLKCTL0.CLOCKGENUPDATELOCKOUT in CLOCK_EnableClock)
  driver_init → runtime at sequence #0 (SYSCON0.REG_0x12 in GDET_IsolateOn)
  runtime → board_init at sequence #0 (CLKCTL1.REG_0x116 in POWER_EnableDMAHWWake)
  board_init → driver_init at sequence #1 (GPIO0.PDOR in GPIO_PinInit)
  driver_init → runtime at sequence #1 (SYSCON0.AHBMATPRIO in CLOCK_SetXtalFreq)
  runtime → board_init at sequence #1 (CLKCTL0.REG_0x188 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #1 (CLKCTL0.PSCCTL1 in CLOCK_EnableClock)
  driver_init → runtime at sequence #1 (SYSCON0.REG_0x12 in GDET_IsolateOn)
  runtime → board_init at sequence #1 (CLKCTL1.REG_0x120 in POWER_DisableDMAHWWake)
  board_init → driver_init at sequence #2 (GPIO0.PDOR in GPIO_PinInit)
  driver_init → board_init at sequence #2 (CLKCTL0.AHBCLKDIV in BOARD_SetXspiClock)
  board_init → driver_init at sequence #2 (CLKCTL0.REG_0x36 in CLOCK_EnableClock)
  driver_init → runtime at sequence #2 (SYSCON0.REG_0x12 in GDET_IsolateOn)
  runtime → board_init at sequence #2 (CLKCTL1.REG_0x132 in POWER_EnableLPRequestMask)
  board_init → driver_init at sequence #3 (GPIO0.PDOR in GPIO_PinInit)
  driver_init → board_init at sequence #3 (CLKCTL0.REG_0x184 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #3 (CLKCTL0.PSCCTL2 in CLOCK_EnableClock)
  driver_init → runtime at sequence #3 (SYSCON0.REG_0x12 in GDET_IsolateOff)
  runtime → board_init at sequence #3 (CLKCTL1.REG_0x132 in POWER_EnableLPRequestMask)
  board_init → runtime at sequence #4 (GPIO0.PDOR in GPIO_PinWrite)
  runtime → board_init at sequence #4 (CLKCTL0.REG_0x188 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #4 (CLKCTL0.REG_0x40 in CLOCK_EnableClock)
  driver_init → runtime at sequence #4 (SYSCON0.REG_0x12 in GDET_IsolateOff)
  runtime → board_init at sequence #4 (CLKCTL1.REG_0x136 in POWER_DisableLPRequestMask)
  board_init → runtime at sequence #5 (GPIO0.PDOR in GPIO_PinWrite)
  runtime → board_init at sequence #5 (CLKCTL0.REG_0x188 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #5 (CLKCTL0.REG_0x12 in CLOCK_EnableClock)
  driver_init → runtime at sequence #5 (SYSCON0.REG_0x12 in GDET_IsolateOff)
  runtime → board_init at sequence #5 (CLKCTL1.REG_0x136 in POWER_DisableLPRequestMask)
  board_init → runtime at sequence #6 (GPIO0.PDOR in GPIO_GetVersionInfo)
  runtime → board_init at sequence #6 (CLKCTL0.REG_0x36 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #6 (CLKCTL0.REG_0x44 in CLOCK_EnableClock)
  driver_init → board_init at sequence #6 (CLKCTL1.PSCCTL2 in POWER_EnterLowPower_FullConfig)
  board_init → runtime at sequence #7 (GPIO0.PDOR in GPIO_GpioGetInterruptFlags)
  runtime → board_init at sequence #7 (CLKCTL0.REG_0x196 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #7 (CLKCTL0.AUTOCLKGATEOVERRIDE in CLOCK_EnableClock)
  driver_init → board_init at sequence #7 (CLKCTL1.PSCCTL0 in POWER_EnterLowPower_FullConfig)
  board_init → runtime at sequence #8 (GPIO0.PDOR in GPIO_GpioGetInterruptChannelFlags)
  runtime → board_init at sequence #8 (CLKCTL0.REG_0x200 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #8 (CLKCTL0.SYSTEMCLKDIV in CLOCK_EnableClock)
  driver_init → board_init at sequence #8 (CLKCTL1.REG_0x104 in POWER_EnterLowPower_FullConfig)
  board_init → runtime at sequence #9 (GPIO0.PDOR in GPIO_PinGetInterruptFlag)
  runtime → board_init at sequence #9 (CLKCTL0.AHBCLKDIV in BOARD_SetXspiClock)
  board_init → driver_init at sequence #9 (CLKCTL0.REG_0x20 in CLOCK_EnableClock)
  driver_init → board_init at sequence #9 (CLKCTL1.REG_0x104 in POWER_EnterLowPower_FullConfig)
  board_init → runtime at sequence #10 (GPIO0.PDOR in GPIO_GpioClearInterruptFlags)
  runtime → board_init at sequence #10 (CLKCTL0.REG_0x196 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #10 (CLKCTL0.REG_0x52 in CLOCK_EnableClock)
  driver_init → board_init at sequence #10 (CLKCTL1.REG_0x104 in POWER_EnterLowPower_FullConfig)
  board_init → runtime at sequence #11 (GPIO0.PDOR in GPIO_GpioClearInterruptChannelFlags)
  runtime → board_init at sequence #11 (CLKCTL0.REG_0x200 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #11 (CLKCTL0.REG_0x24 in CLOCK_EnableClock)
  driver_init → board_init at sequence #11 (CLKCTL1.REG_0x104 in POWER_EnterLowPower_FullConfig)
  board_init → runtime at sequence #12 (GPIO0.PDOR in GPIO_PinClearInterruptFlag)
  runtime → board_init at sequence #12 (CLKCTL0.REG_0x200 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #12 (SYSCON0.REG_0x4 in CLOCK_EnableClock)
  driver_init → board_init at sequence #12 (SYSCON0.REG_0x228 in POWER_EnterLowPower_FullConfig)
  board_init → runtime at sequence #13 (GPIO0.PDOR in GPIO_PinClearInterruptFlag)
  runtime → board_init at sequence #13 (CLKCTL0.REG_0x36 in BOARD_SetXspiClock)
  board_init → driver_init at sequence #13 (SYSCON0.AHBMATPRIO in CLOCK_EnableClock)
  driver_init → board_init at sequence #13 (CLKCTL1.REG_0x104 in POWER_EnterLowPower_FullConfig)
  board_init → driver_init at sequence #14 (CLKCTL0.REG_0x88 in CLOCK_EnableClock)
  driver_init → board_init at sequence #14 (CLKCTL1.REG_0x104 in POWER_EnterLowPower_FullConfig)
  board_init → driver_init at sequence #15 (CLKCTL0.REG_0x88 in CLOCK_EnableClock)
  driver_init → board_init at sequence #15 (CLKCTL1.REG_0x112 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #16 (CLKCTL0.REG_0x88 in CLOCK_EnableClock)
  driver_init → board_init at sequence #16 (CLKCTL0.PSCCTL2 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #17 (SYSCON0.AHBMATPRIO in CLOCK_AttachClk)
  driver_init → board_init at sequence #17 (CLKCTL1.REG_0x160 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #18 (SYSCON0.AHBMATPRIO in CLOCK_AttachClk)
  driver_init → board_init at sequence #18 (CLKCTL1.REG_0x148 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #19 (SYSCON0.AHBMATPRIO in CLOCK_AttachClk)
  driver_init → board_init at sequence #19 (CLKCTL1.REG_0x156 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #20 (SYSCON0.AHBMATPRIO in CLOCK_AttachClk)
  driver_init → board_init at sequence #20 (CLKCTL1.REG_0x164 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #21 (SYSCON0.AHBMATPRIO in CLOCK_SetClkDiv)
  driver_init → board_init at sequence #21 (CLKCTL1.REG_0x172 in POWER_DMA_HWWake_LPRequest)
  board_init → runtime at sequence #22 (GPIO0.PDOR in GPIO_PinWrite)
  runtime → driver_init at sequence #22 (SYSCON0.AHBMATPRIO in CLOCK_SetClkDiv)
  driver_init → board_init at sequence #22 (CLKCTL0.REG_0x36 in POWER_DMA_HWWake_LPRequest)
  board_init → runtime at sequence #23 (GPIO0.PDOR in GPIO_PinWrite)
  runtime → driver_init at sequence #23 (SYSCON0.AHBMATPRIO in CLOCK_SetClkDiv)
  driver_init → board_init at sequence #23 (CLKCTL1.REG_0x160 in POWER_DMA_HWWake_LPRequest)
  board_init → runtime at sequence #24 (GPIO0.PDOR in GPIO_PinRead)
  runtime → driver_init at sequence #24 (SYSCON0.AHBMATPRIO in CLOCK_SetClkDiv)
  driver_init → board_init at sequence #24 (CLKCTL1.REG_0x160 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #25 (SYSCON0.AHBMATPRIO in CLOCK_SetClkDiv)
  driver_init → board_init at sequence #25 (CLKCTL1.REG_0x148 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #26 (SYSCON0.AHBMATPRIO in CLOCK_SetClkDiv)
  driver_init → board_init at sequence #26 (CLKCTL1.REG_0x148 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #27 (CLKCTL0.REG_0x96 in CLOCK_EnableFroClkOutput)
  driver_init → board_init at sequence #27 (CLKCTL1.REG_0x156 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #28 (CLKCTL0.REG_0x96 in CLOCK_EnableFroClkOutput)
  driver_init → board_init at sequence #28 (CLKCTL1.REG_0x156 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #29 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroClkOutput)
  driver_init → board_init at sequence #29 (CLKCTL1.REG_0x164 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #30 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroClkOutput)
  driver_init → board_init at sequence #30 (CLKCTL1.REG_0x164 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #31 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroClkOutput)
  driver_init → board_init at sequence #31 (CLKCTL1.REG_0x172 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #32 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroAutoTuning)
  driver_init → board_init at sequence #32 (CLKCTL1.REG_0x172 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #33 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroAutoTuning)
  driver_init → board_init at sequence #33 (CLKCTL1.REG_0x188 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #34 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroAutoTuning)
  driver_init → board_init at sequence #34 (CLKCTL1.REG_0x180 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #35 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroAutoTuning)
  driver_init → board_init at sequence #35 (CLKCTL1.REG_0x192 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #36 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroAutoTuning)
  driver_init → board_init at sequence #36 (CLKCTL1.REG_0x196 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #37 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroAutoTuning)
  driver_init → board_init at sequence #37 (CLKCTL0.PSCCTL2 in POWER_DMA_HWWake_LPRequest)
  board_init → driver_init at sequence #38 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroAutoTuning)
  driver_init → board_init at sequence #38 (CLKCTL1.REG_0x112 in POWER_DMA_HWWake_LPRestore)
  board_init → driver_init at sequence #39 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroAutoTuning)
  driver_init → board_init at sequence #39 (CLKCTL1.REG_0x160 in POWER_DMA_HWWake_LPRestore)
  board_init → driver_init at sequence #40 (CLKCTL1.REG_0x24 in CLOCK_EnableFroClkFreqCloseLoop)
  driver_init → board_init at sequence #40 (CLKCTL1.REG_0x148 in POWER_DMA_HWWake_LPRestore)
  board_init → driver_init at sequence #41 (SYSCON0.AHBMATPRIO in CLOCK_EnableFroClkFreqCloseLoop)
  driver_init → board_init at sequence #41 (CLKCTL1.REG_0x156 in POWER_DMA_HWWake_LPRestore)
  board_init → driver_init at sequence #42 (SYSCON0.AHBMATPRIO in CLOCK_ConfigFroTrim)
  driver_init → board_init at sequence #42 (CLKCTL1.REG_0x164 in POWER_DMA_HWWake_LPRestore)
  board_init → driver_init at sequence #43 (SYSCON0.AHBMATPRIO in CLOCK_ConfigFroTrim)
  driver_init → board_init at sequence #43 (CLKCTL1.REG_0x172 in POWER_DMA_HWWake_LPRestore)
  board_init → driver_init at sequence #44 (CLKCTL1.PSCCTL4 in CLOCK_InitMainPll)
  driver_init → runtime at sequence #44 (CLKCTL1.REG_0x72 in EnableDeepSleepIRQ)
  runtime → driver_init at sequence #45 (CLKCTL1.REG_0x24 in CLOCK_InitMainPll)
  driver_init → runtime at sequence #45 (CLKCTL1.REG_0x68 in EnableDeepSleepIRQ)
  runtime → driver_init at sequence #46 (CLKCTL1.PSCCTL4 in CLOCK_InitAudioPll)
  driver_init → runtime at sequence #46 (CLKCTL1.REG_0x64 in EnableDeepSleepIRQ)
  runtime → driver_init at sequence #47 (CLKCTL1.REG_0x24 in CLOCK_InitAudioPll)
  driver_init → runtime at sequence #47 (CLKCTL1.REG_0x60 in EnableDeepSleepIRQ)
  runtime → driver_init at sequence #48 (CLKCTL0.REG_0x96 in CLOCK_EnableFro0ClkForDomain)
  driver_init → runtime at sequence #48 (CLKCTL1.REG_0x56 in EnableDeepSleepIRQ)
  runtime → driver_init at sequence #49 (CLKCTL0.REG_0x104 in CLOCK_EnableFro0ClkForDomain)
  driver_init → runtime at sequence #49 (CLKCTL1.REG_0x96 in DisableDeepSleepIRQ)

FIRST 20 ACCESSES IN CHRONOLOGICAL ORDER:
   1. SEQ#  0 | driver_init  | GPIO0   .PDOR            | volatile_read | GPIO_PinInit()
   2. SEQ#  0 | runtime      | SYSCON0 .AHBMATPRIO      | volatile_write | CLOCK_SetXtalFreq()
   3. SEQ#  0 | board_init   | CLKCTL0 .REG_0x184       | volatile_read | BOARD_SetXspiClock()
   4. SEQ#  0 | runtime      | CLKCTL1 .REG_0x176       | volatile_read | EZHV_GetEzhvWaitStatusFlag()
   5. SEQ#  0 | runtime      | SYSCON0 .REG_0x228       | volatile_write | DSP_Stop()
   6. SEQ#  0 | driver_init  | CLKCTL0 .CLOCKGENUPDATELOCKOUT | volatile_write | CLOCK_EnableClock()
   7. SEQ#  0 | runtime      | SYSCON0 .REG_0x12        | volatile_read | GDET_IsolateOn()
   8. SEQ#  0 | runtime      | SYSCON0 .AHBMATPRIO      | volatile_read | SAI_TxSetBitclockConfig()
   9. SEQ#  0 | board_init   | CLKCTL1 .REG_0x116       | volatile_write | POWER_EnableDMAHWWake()
  10. SEQ#  1 | driver_init  | GPIO0   .PDOR            | volatile_write | GPIO_PinInit()
  11. SEQ#  1 | runtime      | SYSCON0 .AHBMATPRIO      | volatile_write | CLOCK_SetXtalFreq()
  12. SEQ#  1 | board_init   | CLKCTL0 .REG_0x188       | volatile_read | BOARD_SetXspiClock()
  13. SEQ#  1 | driver_init  | CLKCTL0 .PSCCTL1         | volatile_read | CLOCK_EnableClock()
  14. SEQ#  1 | runtime      | SYSCON0 .REG_0x12        | volatile_write | GDET_IsolateOn()
  15. SEQ#  1 | runtime      | SYSCON0 .AHBMATPRIO      | volatile_write | SAI_TxSetBitclockConfig()
  16. SEQ#  1 | board_init   | CLKCTL1 .REG_0x120       | volatile_write | POWER_DisableDMAHWWake()
  17. SEQ#  2 | driver_init  | GPIO0   .PDOR            | volatile_read | GPIO_PinInit()
  18. SEQ#  2 | board_init   | CLKCTL0 .AHBCLKDIV       | volatile_write | BOARD_SetXspiClock()
  19. SEQ#  2 | driver_init  | CLKCTL0 .REG_0x36        | volatile_write | CLOCK_EnableClock()
  20. SEQ#  2 | runtime      | SYSCON0 .REG_0x12        | volatile_read | GDET_IsolateOn()
  ... and 246 more accesses
