{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685477378449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685477378457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 23:09:38 2023 " "Processing started: Tue May 30 23:09:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685477378457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685477378457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_cam_impl1 -c digital_cam_impl1 " "Command: quartus_sta digital_cam_impl1 -c digital_cam_impl1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685477378457 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685477378612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685477379435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685477379435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477379482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477379482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_cam_impl1.sdc " "Synopsys Design Constraints File file not found: 'digital_cam_impl1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685477380250 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477380250 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name TD_CLK27 TD_CLK27 " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name TD_CLK27 TD_CLK27" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685477380276 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685477380276 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685477380276 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685477380276 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685477380276 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 34 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 34 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685477380276 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685477380276 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477380276 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477380277 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ov7670_pclk ov7670_pclk " "create_clock -period 1.000 -name ov7670_pclk ov7670_pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685477380280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adio_codec:SY1\|LRCK_1X adio_codec:SY1\|LRCK_1X " "create_clock -period 1.000 -name adio_codec:SY1\|LRCK_1X adio_codec:SY1\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685477380280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider:divid\|temp clockDivider:divid\|temp " "create_clock -period 1.000 -name clockDivider:divid\|temp clockDivider:divid\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685477380280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_AV_Config:CONF1\|mI2C_CTRL_CLK I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name I2C_AV_Config:CONF1\|mI2C_CTRL_CLK I2C_AV_Config:CONF1\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685477380280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adio_codec:SY1\|oAUD_BCK adio_codec:SY1\|oAUD_BCK " "create_clock -period 1.000 -name adio_codec:SY1\|oAUD_BCK adio_codec:SY1\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685477380280 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477380280 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477380300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477380300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477380300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477380300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477380300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477380300 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477380300 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1685477380300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685477380309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477380326 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685477380329 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685477380344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685477380599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685477380599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.904 " "Worst-case setup slack is -7.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.904             -15.384 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -7.904             -15.384 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.941              -7.753 clk_50  " "   -3.941              -7.753 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326          -11404.865 ov7670_pclk  " "   -3.326          -11404.865 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915              -2.915 clockDivider:divid\|temp  " "   -2.915              -2.915 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.572            -126.634 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "   -2.572            -126.634 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266             -30.245 adio_codec:SY1\|LRCK_1X  " "   -2.266             -30.245 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.374              -7.012 adio_codec:SY1\|oAUD_BCK  " "   -1.374              -7.012 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.663               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   13.663               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.857               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   28.857               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477380601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.240 " "Worst-case hold slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 clk_50  " "    0.240               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 adio_codec:SY1\|LRCK_1X  " "    0.263               0.000 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.276               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "    0.283               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.365               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 ov7670_pclk  " "    0.374               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 adio_codec:SY1\|oAUD_BCK  " "    0.376               0.000 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.457               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 clockDivider:divid\|temp  " "    0.636               0.000 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477380625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685477380630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685477380633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -18397.396 ov7670_pclk  " "   -2.174          -18397.396 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.782 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "   -0.394             -34.782 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.203 adio_codec:SY1\|LRCK_1X  " "   -0.394              -7.203 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.921 adio_codec:SY1\|oAUD_BCK  " "   -0.394              -3.921 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.573 clockDivider:divid\|temp  " "   -0.394              -0.573 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.633               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.785               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    8.785               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.020               0.000 clk_50  " "    9.020               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.419               0.000 TD_CLK27  " "   18.419               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.761               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.761               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.074               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   27.074               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477380638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477380638 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1685477380639 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685477380681 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477380681 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685477380686 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685477380728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685477383320 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477383510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477383510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477383510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477383510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477383510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477383510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477383510 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1685477383510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477383525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685477383588 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685477383588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.355 " "Worst-case setup slack is -7.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.355             -14.333 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -7.355             -14.333 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.773              -7.355 clk_50  " "   -3.773              -7.355 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.115          -10497.513 ov7670_pclk  " "   -3.115          -10497.513 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977              -2.977 clockDivider:divid\|temp  " "   -2.977              -2.977 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513            -123.093 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "   -2.513            -123.093 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324             -29.397 adio_codec:SY1\|LRCK_1X  " "   -2.324             -29.397 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339              -6.811 adio_codec:SY1\|oAUD_BCK  " "   -1.339              -6.811 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.724               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   13.724               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.985               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   28.985               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477383591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 clk_50  " "    0.227               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.259               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "    0.266               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 adio_codec:SY1\|LRCK_1X  " "    0.283               0.000 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 ov7670_pclk  " "    0.375               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 adio_codec:SY1\|oAUD_BCK  " "    0.404               0.000 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.456               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 clockDivider:divid\|temp  " "    0.755               0.000 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477383609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685477383615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685477383619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -18360.034 ov7670_pclk  " "   -2.174          -18360.034 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.268 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "   -0.394             -34.268 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.588 adio_codec:SY1\|LRCK_1X  " "   -0.394              -7.588 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.648 adio_codec:SY1\|oAUD_BCK  " "   -0.394              -3.648 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.571 clockDivider:divid\|temp  " "   -0.394              -0.571 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.633               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.769               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    8.769               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.038               0.000 clk_50  " "    9.038               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.445               0.000 TD_CLK27  " "   18.445               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.742               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.742               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.022               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   27.022               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477383625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477383625 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1685477383625 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685477383668 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477383668 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685477383671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685477383840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685477386609 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477386956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477386956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477386956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477386956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477386956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477386956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477386956 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1685477386956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477386971 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685477386987 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685477386987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.921 " "Worst-case setup slack is -5.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.921             -11.630 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -5.921             -11.630 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.082              -6.163 clk_50  " "   -3.082              -6.163 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.900           -5257.008 ov7670_pclk  " "   -1.900           -5257.008 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298              -1.298 clockDivider:divid\|temp  " "   -1.298              -1.298 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212             -15.179 adio_codec:SY1\|LRCK_1X  " "   -1.212             -15.179 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.173             -52.703 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "   -1.173             -52.703 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -1.852 adio_codec:SY1\|oAUD_BCK  " "   -0.442              -1.852 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.321               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   16.321               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.772               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   32.772               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477387066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "    0.095               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 adio_codec:SY1\|LRCK_1X  " "    0.119               0.000 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk_50  " "    0.138               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 ov7670_pclk  " "    0.197               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 clockDivider:divid\|temp  " "    0.221               0.000 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.224               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 adio_codec:SY1\|oAUD_BCK  " "    0.232               0.000 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477387084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685477387091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685477387095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -18458.363 ov7670_pclk  " "   -2.174          -18458.363 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 clockDivider:divid\|temp  " "    0.044               0.000 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "    0.062               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 adio_codec:SY1\|oAUD_BCK  " "    0.094               0.000 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 adio_codec:SY1\|LRCK_1X  " "    0.138               0.000 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.633               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.894               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    8.894               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.044               0.000 clk_50  " "    9.044               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.162               0.000 TD_CLK27  " "   18.162               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.878               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.878               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.322               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   27.322               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477387102 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1685477387103 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685477387144 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477387144 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685477387148 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477387414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477387414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477387414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477387414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477387414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477387414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685477387414 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1685477387414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477387430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685477387446 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685477387446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.021 " "Worst-case setup slack is -5.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.021              -9.855 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -5.021              -9.855 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.572              -5.105 clk_50  " "   -2.572              -5.105 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541           -3977.994 ov7670_pclk  " "   -1.541           -3977.994 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244              -1.244 clockDivider:divid\|temp  " "   -1.244              -1.244 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138             -14.073 adio_codec:SY1\|LRCK_1X  " "   -1.138             -14.073 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040             -45.214 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "   -1.040             -45.214 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356              -1.404 adio_codec:SY1\|oAUD_BCK  " "   -0.356              -1.404 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.562               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   16.562               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.432               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   33.432               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477387524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "    0.076               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 adio_codec:SY1\|LRCK_1X  " "    0.119               0.000 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_50  " "    0.125               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.153               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ov7670_pclk  " "    0.186               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.214               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 adio_codec:SY1\|oAUD_BCK  " "    0.219               0.000 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 clockDivider:divid\|temp  " "    0.236               0.000 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477387539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685477387545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685477387548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -18411.301 ov7670_pclk  " "   -2.174          -18411.301 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 clockDivider:divid\|temp  " "    0.072               0.000 clockDivider:divid\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK  " "    0.090               0.000 I2C_AV_Config:CONF1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 adio_codec:SY1\|oAUD_BCK  " "    0.113               0.000 adio_codec:SY1\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 adio_codec:SY1\|LRCK_1X  " "    0.159               0.000 adio_codec:SY1\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.633               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.890               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    8.890               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.070               0.000 clk_50  " "    9.070               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.151               0.000 TD_CLK27  " "   18.151               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.882               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.882               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.312               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   27.312               0.000 PLL1\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685477387553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685477387553 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1685477387553 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685477387593 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685477387593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685477389304 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685477389307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5244 " "Peak virtual memory: 5244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685477389396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 23:09:49 2023 " "Processing ended: Tue May 30 23:09:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685477389396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685477389396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685477389396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685477389396 ""}
