<dec f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='560' type='void llvm::CodeGenSchedModels::expandRWSeqForProc(unsigned int RWIdx, IdxVec &amp; RWSeq, bool IsRead, const llvm::CodeGenProcModel &amp; ProcModel) const'/>
<def f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='795' ll='830' type='void llvm::CodeGenSchedModels::expandRWSeqForProc(unsigned int RWIdx, IdxVec &amp; RWSeq, bool IsRead, const llvm::CodeGenProcModel &amp; ProcModel) const'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='815' u='c' c='_ZNK4llvm18CodeGenSchedModels18expandRWSeqForProcEjRSt6vectorIjSaIjEEbRKNS_16CodeGenProcModelE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='827' u='c' c='_ZNK4llvm18CodeGenSchedModels18expandRWSeqForProcEjRSt6vectorIjSaIjEEbRKNS_16CodeGenProcModelE'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='793'>// Expand a SchedWrite as a sequence following any aliases that coincide with
// the given processor model.</doc>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1069' u='c' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
