Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" Line 1. Module FPGA_Master doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FPGA_Master
Compiling module xil_defaultlib.SPI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_tb_behav
