$date
	Thu Aug 19 02:11:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module d_ff_n_tb $end
$scope module uut $end
$var wire 8 ! Din_n [7:0] $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var reg 8 $ Dout_n [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
b0 !
$end
#20
b100100 $
b100100 !
1"
#40
0"
#60
b10000001 $
b10000001 !
1"
#80
0"
#100
b1001 $
b1001 !
1"
#120
0"
#140
b0 $
0#
b1100011 !
1"
#160
0"
#180
b1101 !
1"
#200
0"
#220
b10001101 $
1#
b10001101 !
1"
#240
0"
#260
b1100101 $
b1100101 !
1"
#280
0"
#300
b10010 $
b10010 !
1"
#320
0"
#340
b1 $
b1 !
1"
#360
0"
#380
b1101 $
b1101 !
1"
#400
0"
#420
b1110110 $
b1110110 !
1"
#440
0"
#460
b111101 $
b111101 !
1"
#480
0"
#500
b11101101 $
b11101101 !
1"
#520
0"
#540
b10001100 $
b10001100 !
1"
#560
0"
#580
b11111001 $
b11111001 !
1"
#600
0"
#620
b11000110 $
b11000110 !
1"
#640
0"
#660
b11000101 $
b11000101 !
1"
#680
0"
#700
b10101010 $
b10101010 !
1"
#720
0"
#740
b11100101 $
b11100101 !
1"
#760
0"
#780
b1110111 $
b1110111 !
1"
#800
0"
#820
b10010 $
b10010 !
1"
#840
0"
#860
b10001111 $
b10001111 !
1"
#880
0"
#900
b11110010 $
b11110010 !
1"
#920
0"
#940
b11001110 $
b11001110 !
1"
#960
0"
#980
b11101000 $
b11101000 !
1"
#1000
0"
#1020
b11000101 $
b11000101 !
1"
