

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_sdramc.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__sdramc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef SAM3_SDRAMC_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_SDRAMC_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;<a class="code" href="macros_8h.html">cfg/macros.h</a>&gt;</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#if CPU_CM3_SAM3X</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#define SDRAMC_BASE  0x400E0200</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 
<a name="l00051"></a>00051 <span class="comment">/*\{*/</span>
<a name="l00052"></a>00052 <span class="preprocessor">#define SDRAMC_MR_OFF    0x00   ///&lt; Mode Register</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_TR_OFF    0x04   ///&lt; Refresh Timer Register</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_OFF    0x08   ///&lt; Configuration Register</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_OFF   0x10   ///&lt; Low Power Register</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_IER_OFF   0x14   ///&lt; Interrupt Enable Register</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_IDR_OFF   0x18   ///&lt; Interrupt Disable Register</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_IMR_OFF   0x1C   ///&lt; Interrupt Mask Register</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_ISR_OFF   0x20   ///&lt; Interrupt Status Register</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MDR_OFF   0x24   ///&lt; Memory Device Register</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR1_OFF   0x28   ///&lt; Configuration Register 1</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_OCMS_OFF  0x2C   ///&lt; OCMS Register 1</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00064"></a>00064 
<a name="l00068"></a>00068 <span class="comment">/*\{*/</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define SDRAMC_MR    (*(reg32_t *)(SDRAMC_BASE + SDRAMC_MR_OFF  ))</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_TR    (*(reg32_t *)(SDRAMC_BASE + SDRAMC_TR_OFF  ))</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR    (*(reg32_t *)(SDRAMC_BASE + SDRAMC_CR_OFF  ))</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR   (*(reg32_t *)(SDRAMC_BASE + SDRAMC_LPR_OFF ))</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_IER   (*(reg32_t *)(SDRAMC_BASE + SDRAMC_IER_OFF ))</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_IDR   (*(reg32_t *)(SDRAMC_BASE + SDRAMC_IDR_OFF ))</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_IMR   (*(reg32_t *)(SDRAMC_BASE + SDRAMC_IMR_OFF ))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_ISR   (*(reg32_t *)(SDRAMC_BASE + SDRAMC_ISR_OFF ))</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MDR   (*(reg32_t *)(SDRAMC_BASE + SDRAMC_MDR_OFF ))</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR1   (*(reg32_t *)(SDRAMC_BASE + SDRAMC_CR1_OFF ))</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_OCMS  (*(reg32_t *)(SDRAMC_BASE + SDRAMC_OCMS_OFF))</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 
<a name="l00086"></a>00086 <span class="comment">/*\{*/</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define SDRAMC_MR_MODE_MASK                0x7</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MR_MODE_NORMAL              0x0  ///&lt; Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, command must be followed by a write to the SDRAM.</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MR_MODE_NOP                 0x1  ///&lt; The SDRAM Controller issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MR_MODE_ALLBANKS_PRECHARGE  0x2  ///&lt; The SDRAM Controller issues an &quot;All Banks Precharge&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MR_MODE_LOAD_MODEREG        0x3  ///&lt; The SDRAM Controller issues a &quot;Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MR_MODE_AUTO_REFRESH        0x4  ///&lt; The SDRAM Controller issues an &quot;Auto-Refresh&quot; Command when the SDRAM device is accessed regardless of the cycle. Previously, an &quot;All Banks Precharge&quot; command must be issued. To activate this mode, command must be followed by a write to the SDRAM.</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MR_MODE_EXT_LOAD_MODEREG    0x5  ///&lt; The SDRAM Controller issues an &quot;Extended Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the &quot;Extended Load Mode Register&quot; command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1.</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MR_MODE_DEEP_POWERDOWN      0x6  ///&lt; Deep power-down mode. Enters deep power-down mode.</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00096"></a>00096 
<a name="l00100"></a>00100 <span class="comment">/*\{*/</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define SDRAMC_TR_COUNT_MASK    0xfff</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_TR_COUNT(value)  (SDRAMC_TR_COUNT_MASK &amp; (value))</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00104"></a>00104 
<a name="l00108"></a>00108 <span class="comment">/*\{*/</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define SDRAMC_CR_NC_SHIFT         0</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NC_MASK          0x3 ///&lt; Number of Column Bits</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NC_COL8          0x0 ///&lt; 8 column bits</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NC_COL9          0x1 ///&lt; 9 column bits</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NC_COL10         0x2 ///&lt; 10 column bits</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NC_COL11         0x3 ///&lt; 11 column bits</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NR_SHIFT         2</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NR_MASK          (0x3 &lt;&lt; 2) ///&lt; Number of Row Bits</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NR_ROW11         (0x0 &lt;&lt; 2) ///&lt; 11 row bits</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NR_ROW12         (0x1 &lt;&lt; 2) ///&lt; 12 row bits</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NR_ROW13         (0x2 &lt;&lt; 2) ///&lt; 13 row bits</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NB               (0x1 &lt;&lt; 4) ///&lt; Number of Banks</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NB_BANK2         (0x0 &lt;&lt; 4) ///&lt; 2 banks</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NB_BANK4         (0x1 &lt;&lt; 4) ///&lt; 4 banks</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_CAS_SHIFT        5</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_CAS_MASK         (0x3 &lt;&lt; SDRAMC_CR_CAS_SHIFT) ///&lt; CAS Latency</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_CAS_LATENCY1     (0x1 &lt;&lt; 5) ///&lt; 1 cycle CAS latency</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_CAS_LATENCY2     (0x2 &lt;&lt; 5) ///&lt; 2 cycle CAS latency</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_CAS_LATENCY3     (0x3 &lt;&lt; 5) ///&lt; 3 cycle CAS latency</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_DBW              (0x1 &lt;&lt; 7) ///&lt; Data Bus Width</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TWR_SHIFT        8</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TWR_MASK         (0xf &lt;&lt; SDRAMC_CR_TWR_SHIFT) ///&lt; Write Recovery Delay</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TWR(value)       (SDRAMC_CR_TWR_MASK &amp; ((value) &lt;&lt; SDRAMC_CR_TWR_SHIFT))</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_SHIFT   12</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_MASK    (0xf &lt;&lt; SDRAMC_CR_TRC_TRFC_SHIFT) ///&lt; Row Cycle Delay and Row Refresh Cycle</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC(value)  (SDRAMC_CR_TRC_TRFC_MASK &amp; ((value) &lt;&lt; SDRAMC_CR_TRC_TRFC_SHIFT))</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRP_SHIFT        16</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRP_MASK         (0xf &lt;&lt; SDRAMC_CR_TRP_SHIFT) ///&lt; Row Precharge Delay</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRP(value)       (SDRAMC_CR_TRP_MASK &amp; ((value) &lt;&lt; SDRAMC_CR_TRP_SHIFT))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRCD_SHIFT       20</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRCD_MASK        (0xf &lt;&lt; SDRAMC_CR_TRCD_SHIFT) ///&lt; Row to Column Delay</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRCD(value)      (SDRAMC_CR_TRCD_MASK &amp; ((value) &lt;&lt; SDRAMC_CR_TRCD_SHIFT))</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRAS_SHIFT       24</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRAS_MASK        (0xf &lt;&lt; SDRAMC_CR_TRAS_SHIFT) ///&lt; Active to Precharge Delay</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRAS(value)      (SDRAMC_CR_TRAS_MASK &amp; ((value) &lt;&lt; SDRAMC_CR_TRAS_SHIFT))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TXSR_SHIFT       28</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TXSR_MASK        (0xf &lt;&lt; SDRAMC_CR_TXSR_SHIFT) ///&lt; Exit Self Refresh to Active Delay</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TXSR(value)      (SDRAMC_CR_TXSR_MASK &amp; ((value) &lt;&lt; SDRAMC_CR_TXSR_SHIFT))</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00148"></a>00148 
<a name="l00152"></a>00152 <span class="comment">/*\{*/</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define SDRAMC_MDR_MD_MASK     0x3</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MDR_MD_SDRAM    0x0</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MDR_MD_LPSDRAM  0x1</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 <span class="preprocessor">#endif </span><span class="comment">/* CPU_CM_SAM3X */</span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_SDRAMC_H */</span>
</pre></div></div>
</div>


