{
  "module_name": "rt5645.h",
  "hash_id": "2821209c23b00f9d115aba825d2499ba09176fba0e7e3329c028919dd0134c41",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5645.h",
  "human_readable_source": " \n \n\n#ifndef __RT5645_H__\n#define __RT5645_H__\n\n \n#define RT5645_RESET\t\t\t\t0x00\n#define RT5645_VENDOR_ID\t\t\t0xfd\n#define RT5645_VENDOR_ID1\t\t\t0xfe\n#define RT5645_VENDOR_ID2\t\t\t0xff\n \n#define RT5645_SPK_VOL\t\t\t\t0x01\n#define RT5645_HP_VOL\t\t\t\t0x02\n#define RT5645_LOUT1\t\t\t\t0x03\n#define RT5645_LOUT_CTRL\t\t\t0x05\n \n#define RT5645_IN1_CTRL1\t\t\t0x0a\n#define RT5645_IN1_CTRL2\t\t\t0x0b\n#define RT5645_IN1_CTRL3\t\t\t0x0c\n#define RT5645_IN2_CTRL\t\t\t\t0x0d\n#define RT5645_INL1_INR1_VOL\t\t\t0x0f\n#define RT5645_SPK_FUNC_LIM\t\t\t0x14\n#define RT5645_ADJ_HPF_CTRL\t\t\t0x16\n \n#define RT5645_DAC1_DIG_VOL\t\t\t0x19\n#define RT5645_DAC2_DIG_VOL\t\t\t0x1a\n#define RT5645_DAC_CTRL\t\t\t\t0x1b\n#define RT5645_STO1_ADC_DIG_VOL\t\t\t0x1c\n#define RT5645_MONO_ADC_DIG_VOL\t\t\t0x1d\n#define RT5645_ADC_BST_VOL1\t\t\t0x1e\n#define RT5645_ADC_BST_VOL2\t\t\t0x20\n \n#define RT5645_STO1_ADC_MIXER\t\t\t0x27\n#define RT5645_MONO_ADC_MIXER\t\t\t0x28\n#define RT5645_AD_DA_MIXER\t\t\t0x29\n#define RT5645_STO_DAC_MIXER\t\t\t0x2a\n#define RT5645_MONO_DAC_MIXER\t\t\t0x2b\n#define RT5645_DIG_MIXER\t\t\t0x2c\n#define RT5650_A_DAC_SOUR\t\t\t0x2d\n#define RT5645_DIG_INF1_DATA\t\t\t0x2f\n \n#define RT5645_PDM_OUT_CTRL\t\t\t0x31\n \n#define RT5645_REC_L1_MIXER\t\t\t0x3b\n#define RT5645_REC_L2_MIXER\t\t\t0x3c\n#define RT5645_REC_R1_MIXER\t\t\t0x3d\n#define RT5645_REC_R2_MIXER\t\t\t0x3e\n \n#define RT5645_HPMIXL_CTRL\t\t\t0x3f\n#define RT5645_HPOMIXL_CTRL\t\t\t0x40\n#define RT5645_HPMIXR_CTRL\t\t\t0x41\n#define RT5645_HPOMIXR_CTRL\t\t\t0x42\n#define RT5645_HPO_MIXER\t\t\t0x45\n#define RT5645_SPK_L_MIXER\t\t\t0x46\n#define RT5645_SPK_R_MIXER\t\t\t0x47\n#define RT5645_SPO_MIXER\t\t\t0x48\n#define RT5645_SPO_CLSD_RATIO\t\t\t0x4a\n#define RT5645_OUT_L_GAIN1\t\t\t0x4d\n#define RT5645_OUT_L_GAIN2\t\t\t0x4e\n#define RT5645_OUT_L1_MIXER\t\t\t0x4f\n#define RT5645_OUT_R_GAIN1\t\t\t0x50\n#define RT5645_OUT_R_GAIN2\t\t\t0x51\n#define RT5645_OUT_R1_MIXER\t\t\t0x52\n#define RT5645_LOUT_MIXER\t\t\t0x53\n \n#define RT5645_HAPTIC_CTRL1\t\t\t0x56\n#define RT5645_HAPTIC_CTRL2\t\t\t0x57\n#define RT5645_HAPTIC_CTRL3\t\t\t0x58\n#define RT5645_HAPTIC_CTRL4\t\t\t0x59\n#define RT5645_HAPTIC_CTRL5\t\t\t0x5a\n#define RT5645_HAPTIC_CTRL6\t\t\t0x5b\n#define RT5645_HAPTIC_CTRL7\t\t\t0x5c\n#define RT5645_HAPTIC_CTRL8\t\t\t0x5d\n#define RT5645_HAPTIC_CTRL9\t\t\t0x5e\n#define RT5645_HAPTIC_CTRL10\t\t\t0x5f\n \n#define RT5645_PWR_DIG1\t\t\t\t0x61\n#define RT5645_PWR_DIG2\t\t\t\t0x62\n#define RT5645_PWR_ANLG1\t\t\t0x63\n#define RT5645_PWR_ANLG2\t\t\t0x64\n#define RT5645_PWR_MIXER\t\t\t0x65\n#define RT5645_PWR_VOL\t\t\t\t0x66\n \n#define RT5645_PRIV_INDEX\t\t\t0x6a\n#define RT5645_PRIV_DATA\t\t\t0x6c\n \n#define RT5645_I2S1_SDP\t\t\t\t0x70\n#define RT5645_I2S2_SDP\t\t\t\t0x71\n#define RT5645_ADDA_CLK1\t\t\t0x73\n#define RT5645_ADDA_CLK2\t\t\t0x74\n#define RT5645_DMIC_CTRL1\t\t\t0x75\n#define RT5645_DMIC_CTRL2\t\t\t0x76\n \n#define RT5645_TDM_CTRL_1\t\t\t0x77\n#define RT5645_TDM_CTRL_2\t\t\t0x78\n#define RT5645_TDM_CTRL_3\t\t\t0x79\n#define RT5650_TDM_CTRL_4\t\t\t0x7a\n\n \n#define RT5645_GLB_CLK\t\t\t\t0x80\n#define RT5645_PLL_CTRL1\t\t\t0x81\n#define RT5645_PLL_CTRL2\t\t\t0x82\n#define RT5645_ASRC_1\t\t\t\t0x83\n#define RT5645_ASRC_2\t\t\t\t0x84\n#define RT5645_ASRC_3\t\t\t\t0x85\n#define RT5645_ASRC_4\t\t\t\t0x8a\n#define RT5645_DEPOP_M1\t\t\t\t0x8e\n#define RT5645_DEPOP_M2\t\t\t\t0x8f\n#define RT5645_DEPOP_M3\t\t\t\t0x90\n#define RT5645_CHARGE_PUMP\t\t\t0x91\n#define RT5645_MICBIAS\t\t\t\t0x93\n#define RT5645_A_JD_CTRL1\t\t\t0x94\n#define RT5645_VAD_CTRL4\t\t\t0x9d\n#define RT5645_CLSD_OUT_CTRL\t\t\t0xa0\n \n#define RT5645_ADC_EQ_CTRL1\t\t\t0xae\n#define RT5645_ADC_EQ_CTRL2\t\t\t0xaf\n#define RT5645_EQ_CTRL1\t\t\t\t0xb0\n#define RT5645_EQ_CTRL2\t\t\t\t0xb1\n#define RT5645_ALC_CTRL_1\t\t\t0xb3\n#define RT5645_ALC_CTRL_2\t\t\t0xb4\n#define RT5645_ALC_CTRL_3\t\t\t0xb5\n#define RT5645_ALC_CTRL_4\t\t\t0xb6\n#define RT5645_ALC_CTRL_5\t\t\t0xb7\n#define RT5645_JD_CTRL\t\t\t\t0xbb\n#define RT5645_IRQ_CTRL1\t\t\t0xbc\n#define RT5645_IRQ_CTRL2\t\t\t0xbd\n#define RT5645_IRQ_CTRL3\t\t\t0xbe\n#define RT5645_INT_IRQ_ST\t\t\t0xbf\n#define RT5645_GPIO_CTRL1\t\t\t0xc0\n#define RT5645_GPIO_CTRL2\t\t\t0xc1\n#define RT5645_GPIO_CTRL3\t\t\t0xc2\n#define RT5645_BASS_BACK\t\t\t0xcf\n#define RT5645_MP3_PLUS1\t\t\t0xd0\n#define RT5645_MP3_PLUS2\t\t\t0xd1\n#define RT5645_ADJ_HPF1\t\t\t\t0xd3\n#define RT5645_ADJ_HPF2\t\t\t\t0xd4\n#define RT5645_HP_CALIB_AMP_DET\t\t\t0xd6\n#define RT5645_SV_ZCD1\t\t\t\t0xd9\n#define RT5645_SV_ZCD2\t\t\t\t0xda\n#define RT5645_IL_CMD\t\t\t\t0xdb\n#define RT5645_IL_CMD2\t\t\t\t0xdc\n#define RT5645_IL_CMD3\t\t\t\t0xdd\n#define RT5650_4BTN_IL_CMD1\t\t\t0xdf\n#define RT5650_4BTN_IL_CMD2\t\t\t0xe0\n#define RT5645_DRC1_HL_CTRL1\t\t\t0xe7\n#define RT5645_DRC2_HL_CTRL1\t\t\t0xe9\n#define RT5645_MUTI_DRC_CTRL1\t\t\t0xea\n#define RT5645_ADC_MONO_HP_CTRL1\t\t0xec\n#define RT5645_ADC_MONO_HP_CTRL2\t\t0xed\n#define RT5645_DRC2_CTRL1\t\t\t0xf0\n#define RT5645_DRC2_CTRL2\t\t\t0xf1\n#define RT5645_DRC2_CTRL3\t\t\t0xf2\n#define RT5645_DRC2_CTRL4\t\t\t0xf3\n#define RT5645_DRC2_CTRL5\t\t\t0xf4\n#define RT5645_JD_CTRL3\t\t\t\t0xf8\n#define RT5645_JD_CTRL4\t\t\t\t0xf9\n \n#define RT5645_GEN_CTRL1\t\t\t0xfa\n#define RT5645_GEN_CTRL2\t\t\t0xfb\n#define RT5645_GEN_CTRL3\t\t\t0xfc\n\n\n \n#define RT5645_DIG_VOL\t\t\t\t0x00\n#define RT5645_PR_ALC_CTRL_1\t\t\t0x01\n#define RT5645_PR_ALC_CTRL_2\t\t\t0x02\n#define RT5645_PR_ALC_CTRL_3\t\t\t0x03\n#define RT5645_PR_ALC_CTRL_4\t\t\t0x04\n#define RT5645_PR_ALC_CTRL_5\t\t\t0x05\n#define RT5645_PR_ALC_CTRL_6\t\t\t0x06\n#define RT5645_BIAS_CUR1\t\t\t0x12\n#define RT5645_BIAS_CUR3\t\t\t0x14\n#define RT5645_CLSD_INT_REG1\t\t\t0x1c\n#define RT5645_MAMP_INT_REG2\t\t\t0x37\n#define RT5645_CHOP_DAC_ADC\t\t\t0x3d\n#define RT5645_MIXER_INT_REG\t\t\t0x3f\n#define RT5645_3D_SPK\t\t\t\t0x63\n#define RT5645_WND_1\t\t\t\t0x6c\n#define RT5645_WND_2\t\t\t\t0x6d\n#define RT5645_WND_3\t\t\t\t0x6e\n#define RT5645_WND_4\t\t\t\t0x6f\n#define RT5645_WND_5\t\t\t\t0x70\n#define RT5645_WND_8\t\t\t\t0x73\n#define RT5645_DIP_SPK_INF\t\t\t0x75\n#define RT5645_HP_DCC_INT1\t\t\t0x77\n#define RT5645_EQ_BW_LOP\t\t\t0xa0\n#define RT5645_EQ_GN_LOP\t\t\t0xa1\n#define RT5645_EQ_FC_BP1\t\t\t0xa2\n#define RT5645_EQ_BW_BP1\t\t\t0xa3\n#define RT5645_EQ_GN_BP1\t\t\t0xa4\n#define RT5645_EQ_FC_BP2\t\t\t0xa5\n#define RT5645_EQ_BW_BP2\t\t\t0xa6\n#define RT5645_EQ_GN_BP2\t\t\t0xa7\n#define RT5645_EQ_FC_BP3\t\t\t0xa8\n#define RT5645_EQ_BW_BP3\t\t\t0xa9\n#define RT5645_EQ_GN_BP3\t\t\t0xaa\n#define RT5645_EQ_FC_BP4\t\t\t0xab\n#define RT5645_EQ_BW_BP4\t\t\t0xac\n#define RT5645_EQ_GN_BP4\t\t\t0xad\n#define RT5645_EQ_FC_HIP1\t\t\t0xae\n#define RT5645_EQ_GN_HIP1\t\t\t0xaf\n#define RT5645_EQ_FC_HIP2\t\t\t0xb0\n#define RT5645_EQ_BW_HIP2\t\t\t0xb1\n#define RT5645_EQ_GN_HIP2\t\t\t0xb2\n#define RT5645_EQ_PRE_VOL\t\t\t0xb3\n#define RT5645_EQ_PST_VOL\t\t\t0xb4\n\n\n \n#define RT5645_L_MUTE\t\t\t\t(0x1 << 15)\n#define RT5645_L_MUTE_SFT\t\t\t15\n#define RT5645_VOL_L_MUTE\t\t\t(0x1 << 14)\n#define RT5645_VOL_L_SFT\t\t\t14\n#define RT5645_R_MUTE\t\t\t\t(0x1 << 7)\n#define RT5645_R_MUTE_SFT\t\t\t7\n#define RT5645_VOL_R_MUTE\t\t\t(0x1 << 6)\n#define RT5645_VOL_R_SFT\t\t\t6\n#define RT5645_L_VOL_MASK\t\t\t(0x3f << 8)\n#define RT5645_L_VOL_SFT\t\t\t8\n#define RT5645_R_VOL_MASK\t\t\t(0x3f)\n#define RT5645_R_VOL_SFT\t\t\t0\n\n \n#define RT5645_CBJ_BST1_MASK\t\t\t(0xf << 12)\n#define RT5645_CBJ_BST1_SFT\t\t\t(12)\n#define RT5645_CBJ_JD_HP_EN\t\t\t(0x1 << 9)\n#define RT5645_CBJ_JD_MIC_EN\t\t\t(0x1 << 8)\n#define RT5645_CBJ_JD_MIC_SW_EN\t\t\t(0x1 << 7)\n#define RT5645_CBJ_MIC_SEL_R\t\t\t(0x1 << 6)\n#define RT5645_CBJ_MIC_SEL_L\t\t\t(0x1 << 5)\n#define RT5645_CBJ_MIC_SW\t\t\t(0x1 << 4)\n#define RT5645_CBJ_BST1_EN\t\t\t(0x1 << 2)\n\n \n#define RT5645_CBJ_MN_JD\t\t\t(0x1 << 12)\n#define RT5645_CAPLESS_EN\t\t\t(0x1 << 11)\n#define RT5645_CBJ_DET_MODE\t\t\t(0x1 << 7)\n\n \n#define RT5645_CBJ_TIE_G_L\t\t\t(0x1 << 15)\n#define RT5645_CBJ_TIE_G_R\t\t\t(0x1 << 14)\n\n \n#define RT5645_BST_MASK1\t\t\t(0xf<<12)\n#define RT5645_BST_SFT1\t\t\t\t12\n#define RT5645_BST_MASK2\t\t\t(0xf<<8)\n#define RT5645_BST_SFT2\t\t\t\t8\n#define RT5645_IN_DF2\t\t\t\t(0x1 << 6)\n#define RT5645_IN_SFT2\t\t\t\t6\n\n \n#define RT5645_INL_SEL_MASK\t\t\t(0x1 << 15)\n#define RT5645_INL_SEL_SFT\t\t\t15\n#define RT5645_INL_SEL_IN4P\t\t\t(0x0 << 15)\n#define RT5645_INL_SEL_MONOP\t\t\t(0x1 << 15)\n#define RT5645_INL_VOL_MASK\t\t\t(0x1f << 8)\n#define RT5645_INL_VOL_SFT\t\t\t8\n#define RT5645_INR_SEL_MASK\t\t\t(0x1 << 7)\n#define RT5645_INR_SEL_SFT\t\t\t7\n#define RT5645_INR_SEL_IN4N\t\t\t(0x0 << 7)\n#define RT5645_INR_SEL_MONON\t\t\t(0x1 << 7)\n#define RT5645_INR_VOL_MASK\t\t\t(0x1f)\n#define RT5645_INR_VOL_SFT\t\t\t0\n\n \n#define RT5645_DAC_L1_VOL_MASK\t\t\t(0xff << 8)\n#define RT5645_DAC_L1_VOL_SFT\t\t\t8\n#define RT5645_DAC_R1_VOL_MASK\t\t\t(0xff)\n#define RT5645_DAC_R1_VOL_SFT\t\t\t0\n\n \n#define RT5645_DAC_L2_VOL_MASK\t\t\t(0xff << 8)\n#define RT5645_DAC_L2_VOL_SFT\t\t\t8\n#define RT5645_DAC_R2_VOL_MASK\t\t\t(0xff)\n#define RT5645_DAC_R2_VOL_SFT\t\t\t0\n\n \n#define RT5645_M_DAC_L2_VOL\t\t\t(0x1 << 13)\n#define RT5645_M_DAC_L2_VOL_SFT\t\t\t13\n#define RT5645_M_DAC_R2_VOL\t\t\t(0x1 << 12)\n#define RT5645_M_DAC_R2_VOL_SFT\t\t\t12\n#define RT5645_DAC2_L_SEL_MASK\t\t\t(0x7 << 4)\n#define RT5645_DAC2_L_SEL_SFT\t\t\t4\n#define RT5645_DAC2_R_SEL_MASK\t\t\t(0x7 << 0)\n#define RT5645_DAC2_R_SEL_SFT\t\t\t0\n\n \n#define RT5645_ADC_L_VOL_MASK\t\t\t(0x7f << 8)\n#define RT5645_ADC_L_VOL_SFT\t\t\t8\n#define RT5645_ADC_R_VOL_MASK\t\t\t(0x7f)\n#define RT5645_ADC_R_VOL_SFT\t\t\t0\n\n \n#define RT5645_MONO_ADC_L_VOL_MASK\t\t(0x7f << 8)\n#define RT5645_MONO_ADC_L_VOL_SFT\t\t8\n#define RT5645_MONO_ADC_R_VOL_MASK\t\t(0x7f)\n#define RT5645_MONO_ADC_R_VOL_SFT\t\t0\n\n \n#define RT5645_STO1_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5645_STO1_ADC_L_BST_SFT\t\t14\n#define RT5645_STO1_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5645_STO1_ADC_R_BST_SFT\t\t12\n#define RT5645_STO1_ADC_COMP_MASK\t\t(0x3 << 10)\n#define RT5645_STO1_ADC_COMP_SFT\t\t10\n\n \n#define RT5645_MONO_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5645_MONO_ADC_L_BST_SFT\t\t14\n#define RT5645_MONO_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5645_MONO_ADC_R_BST_SFT\t\t12\n#define RT5645_MONO_ADC_COMP_MASK\t\t(0x3 << 10)\n#define RT5645_MONO_ADC_COMP_SFT\t\t10\n\n \n#define RT5645_STO2_ADC_SRC_MASK\t\t(0x1 << 15)\n#define RT5645_STO2_ADC_SRC_SFT\t\t\t15\n\n \n#define RT5645_M_ADC_L1\t\t\t\t(0x1 << 14)\n#define RT5645_M_ADC_L1_SFT\t\t\t14\n#define RT5645_M_ADC_L2\t\t\t\t(0x1 << 13)\n#define RT5645_M_ADC_L2_SFT\t\t\t13\n#define RT5645_ADC_1_SRC_MASK\t\t\t(0x1 << 12)\n#define RT5645_ADC_1_SRC_SFT\t\t\t12\n#define RT5645_ADC_1_SRC_ADC\t\t\t(0x1 << 12)\n#define RT5645_ADC_1_SRC_DACMIX\t\t\t(0x0 << 12)\n#define RT5645_ADC_2_SRC_MASK\t\t\t(0x1 << 11)\n#define RT5645_ADC_2_SRC_SFT\t\t\t11\n#define RT5645_DMIC_SRC_MASK\t\t\t(0x1 << 8)\n#define RT5645_DMIC_SRC_SFT\t\t\t8\n#define RT5645_M_ADC_R1\t\t\t\t(0x1 << 6)\n#define RT5645_M_ADC_R1_SFT\t\t\t6\n#define RT5645_M_ADC_R2\t\t\t\t(0x1 << 5)\n#define RT5645_M_ADC_R2_SFT\t\t\t5\n#define RT5645_DMIC3_SRC_MASK\t\t\t(0x1 << 1)\n#define RT5645_DMIC3_SRC_SFT\t\t\t0\n\n \n#define RT5645_M_MONO_ADC_L1\t\t\t(0x1 << 14)\n#define RT5645_M_MONO_ADC_L1_SFT\t\t14\n#define RT5645_M_MONO_ADC_L2\t\t\t(0x1 << 13)\n#define RT5645_M_MONO_ADC_L2_SFT\t\t13\n#define RT5645_MONO_ADC_L1_SRC_MASK\t\t(0x1 << 12)\n#define RT5645_MONO_ADC_L1_SRC_SFT\t\t12\n#define RT5645_MONO_ADC_L1_SRC_DACMIXL\t\t(0x0 << 12)\n#define RT5645_MONO_ADC_L1_SRC_ADCL\t\t(0x1 << 12)\n#define RT5645_MONO_ADC_L2_SRC_MASK\t\t(0x1 << 11)\n#define RT5645_MONO_ADC_L2_SRC_SFT\t\t11\n#define RT5645_MONO_DMIC_L_SRC_MASK\t\t(0x1 << 8)\n#define RT5645_MONO_DMIC_L_SRC_SFT\t\t8\n#define RT5645_M_MONO_ADC_R1\t\t\t(0x1 << 6)\n#define RT5645_M_MONO_ADC_R1_SFT\t\t6\n#define RT5645_M_MONO_ADC_R2\t\t\t(0x1 << 5)\n#define RT5645_M_MONO_ADC_R2_SFT\t\t5\n#define RT5645_MONO_ADC_R1_SRC_MASK\t\t(0x1 << 4)\n#define RT5645_MONO_ADC_R1_SRC_SFT\t\t4\n#define RT5645_MONO_ADC_R1_SRC_ADCR\t\t(0x1 << 4)\n#define RT5645_MONO_ADC_R1_SRC_DACMIXR\t\t(0x0 << 4)\n#define RT5645_MONO_ADC_R2_SRC_MASK\t\t(0x1 << 3)\n#define RT5645_MONO_ADC_R2_SRC_SFT\t\t3\n#define RT5645_MONO_DMIC_R_SRC_MASK\t\t(0x3)\n#define RT5645_MONO_DMIC_R_SRC_SFT\t\t0\n\n \n#define RT5645_M_ADCMIX_L\t\t\t(0x1 << 15)\n#define RT5645_M_ADCMIX_L_SFT\t\t\t15\n#define RT5645_M_DAC1_L\t\t\t\t(0x1 << 14)\n#define RT5645_M_DAC1_L_SFT\t\t\t14\n#define RT5645_DAC1_R_SEL_MASK\t\t\t(0x3 << 10)\n#define RT5645_DAC1_R_SEL_SFT\t\t\t10\n#define RT5645_DAC1_R_SEL_IF1\t\t\t(0x0 << 10)\n#define RT5645_DAC1_R_SEL_IF2\t\t\t(0x1 << 10)\n#define RT5645_DAC1_R_SEL_IF3\t\t\t(0x2 << 10)\n#define RT5645_DAC1_R_SEL_IF4\t\t\t(0x3 << 10)\n#define RT5645_DAC1_L_SEL_MASK\t\t\t(0x3 << 8)\n#define RT5645_DAC1_L_SEL_SFT\t\t\t8\n#define RT5645_DAC1_L_SEL_IF1\t\t\t(0x0 << 8)\n#define RT5645_DAC1_L_SEL_IF2\t\t\t(0x1 << 8)\n#define RT5645_DAC1_L_SEL_IF3\t\t\t(0x2 << 8)\n#define RT5645_DAC1_L_SEL_IF4\t\t\t(0x3 << 8)\n#define RT5645_M_ADCMIX_R\t\t\t(0x1 << 7)\n#define RT5645_M_ADCMIX_R_SFT\t\t\t7\n#define RT5645_M_DAC1_R\t\t\t\t(0x1 << 6)\n#define RT5645_M_DAC1_R_SFT\t\t\t6\n\n \n#define RT5645_M_DAC_L1\t\t\t\t(0x1 << 14)\n#define RT5645_M_DAC_L1_SFT\t\t\t14\n#define RT5645_DAC_L1_STO_L_VOL_MASK\t\t(0x1 << 13)\n#define RT5645_DAC_L1_STO_L_VOL_SFT\t\t13\n#define RT5645_M_DAC_L2\t\t\t\t(0x1 << 12)\n#define RT5645_M_DAC_L2_SFT\t\t\t12\n#define RT5645_DAC_L2_STO_L_VOL_MASK\t\t(0x1 << 11)\n#define RT5645_DAC_L2_STO_L_VOL_SFT\t\t11\n#define RT5645_M_ANC_DAC_L\t\t\t(0x1 << 10)\n#define RT5645_M_ANC_DAC_L_SFT\t\t\t10\n#define RT5645_M_DAC_R1_STO_L\t\t\t(0x1 << 9)\n#define RT5645_M_DAC_R1_STO_L_SFT\t\t\t9\n#define RT5645_DAC_R1_STO_L_VOL_MASK\t\t(0x1 << 8)\n#define RT5645_DAC_R1_STO_L_VOL_SFT\t\t8\n#define RT5645_M_DAC_R1\t\t\t\t(0x1 << 6)\n#define RT5645_M_DAC_R1_SFT\t\t\t6\n#define RT5645_DAC_R1_STO_R_VOL_MASK\t\t(0x1 << 5)\n#define RT5645_DAC_R1_STO_R_VOL_SFT\t\t5\n#define RT5645_M_DAC_R2\t\t\t\t(0x1 << 4)\n#define RT5645_M_DAC_R2_SFT\t\t\t4\n#define RT5645_DAC_R2_STO_R_VOL_MASK\t\t(0x1 << 3)\n#define RT5645_DAC_R2_STO_R_VOL_SFT\t\t3\n#define RT5645_M_ANC_DAC_R\t\t\t(0x1 << 2)\n#define RT5645_M_ANC_DAC_R_SFT\t\t\t2\n#define RT5645_M_DAC_L1_STO_R\t\t\t(0x1 << 1)\n#define RT5645_M_DAC_L1_STO_R_SFT\t\t\t1\n#define RT5645_DAC_L1_STO_R_VOL_MASK\t\t(0x1)\n#define RT5645_DAC_L1_STO_R_VOL_SFT\t\t0\n\n \n#define RT5645_M_DAC_L1_MONO_L\t\t\t(0x1 << 14)\n#define RT5645_M_DAC_L1_MONO_L_SFT\t\t14\n#define RT5645_DAC_L1_MONO_L_VOL_MASK\t\t(0x1 << 13)\n#define RT5645_DAC_L1_MONO_L_VOL_SFT\t\t13\n#define RT5645_M_DAC_L2_MONO_L\t\t\t(0x1 << 12)\n#define RT5645_M_DAC_L2_MONO_L_SFT\t\t12\n#define RT5645_DAC_L2_MONO_L_VOL_MASK\t\t(0x1 << 11)\n#define RT5645_DAC_L2_MONO_L_VOL_SFT\t\t11\n#define RT5645_M_DAC_R2_MONO_L\t\t\t(0x1 << 10)\n#define RT5645_M_DAC_R2_MONO_L_SFT\t\t10\n#define RT5645_DAC_R2_MONO_L_VOL_MASK\t\t(0x1 << 9)\n#define RT5645_DAC_R2_MONO_L_VOL_SFT\t\t9\n#define RT5645_M_DAC_R1_MONO_R\t\t\t(0x1 << 6)\n#define RT5645_M_DAC_R1_MONO_R_SFT\t\t6\n#define RT5645_DAC_R1_MONO_R_VOL_MASK\t\t(0x1 << 5)\n#define RT5645_DAC_R1_MONO_R_VOL_SFT\t\t5\n#define RT5645_M_DAC_R2_MONO_R\t\t\t(0x1 << 4)\n#define RT5645_M_DAC_R2_MONO_R_SFT\t\t4\n#define RT5645_DAC_R2_MONO_R_VOL_MASK\t\t(0x1 << 3)\n#define RT5645_DAC_R2_MONO_R_VOL_SFT\t\t3\n#define RT5645_M_DAC_L2_MONO_R\t\t\t(0x1 << 2)\n#define RT5645_M_DAC_L2_MONO_R_SFT\t\t2\n#define RT5645_DAC_L2_MONO_R_VOL_MASK\t\t(0x1 << 1)\n#define RT5645_DAC_L2_MONO_R_VOL_SFT\t\t1\n\n \n#define RT5645_M_STO_L_DAC_L\t\t\t(0x1 << 15)\n#define RT5645_M_STO_L_DAC_L_SFT\t\t15\n#define RT5645_STO_L_DAC_L_VOL_MASK\t\t(0x1 << 14)\n#define RT5645_STO_L_DAC_L_VOL_SFT\t\t14\n#define RT5645_M_DAC_L2_DAC_L\t\t\t(0x1 << 13)\n#define RT5645_M_DAC_L2_DAC_L_SFT\t\t13\n#define RT5645_DAC_L2_DAC_L_VOL_MASK\t\t(0x1 << 12)\n#define RT5645_DAC_L2_DAC_L_VOL_SFT\t\t12\n#define RT5645_M_STO_R_DAC_R\t\t\t(0x1 << 11)\n#define RT5645_M_STO_R_DAC_R_SFT\t\t11\n#define RT5645_STO_R_DAC_R_VOL_MASK\t\t(0x1 << 10)\n#define RT5645_STO_R_DAC_R_VOL_SFT\t\t10\n#define RT5645_M_DAC_R2_DAC_R\t\t\t(0x1 << 9)\n#define RT5645_M_DAC_R2_DAC_R_SFT\t\t9\n#define RT5645_DAC_R2_DAC_R_VOL_MASK\t\t(0x1 << 8)\n#define RT5645_DAC_R2_DAC_R_VOL_SFT\t\t8\n#define RT5645_M_DAC_R2_DAC_L\t\t\t(0x1 << 7)\n#define RT5645_M_DAC_R2_DAC_L_SFT\t\t7\n#define RT5645_DAC_R2_DAC_L_VOL_MASK\t\t(0x1 << 6)\n#define RT5645_DAC_R2_DAC_L_VOL_SFT\t\t6\n#define RT5645_M_DAC_L2_DAC_R\t\t\t(0x1 << 5)\n#define RT5645_M_DAC_L2_DAC_R_SFT\t\t5\n#define RT5645_DAC_L2_DAC_R_VOL_MASK\t\t(0x1 << 4)\n#define RT5645_DAC_L2_DAC_R_VOL_SFT\t\t4\n\n \n#define RT5650_A_DAC1_L_IN_SFT\t\t\t3\n#define RT5650_A_DAC1_R_IN_SFT\t\t\t2\n#define RT5650_A_DAC2_L_IN_SFT\t\t\t1\n#define RT5650_A_DAC2_R_IN_SFT\t\t\t0\n\n \n#define RT5645_IF1_ADC2_IN_SEL\t\t\t(0x1 << 15)\n#define RT5645_IF1_ADC2_IN_SFT\t\t\t15\n#define RT5645_IF2_ADC_IN_MASK\t\t\t(0x7 << 12)\n#define RT5645_IF2_ADC_IN_SFT\t\t\t12\n#define RT5645_IF2_DAC_SEL_MASK\t\t\t(0x3 << 10)\n#define RT5645_IF2_DAC_SEL_SFT\t\t\t10\n#define RT5645_IF2_ADC_SEL_MASK\t\t\t(0x3 << 8)\n#define RT5645_IF2_ADC_SEL_SFT\t\t\t8\n#define RT5645_IF3_DAC_SEL_MASK\t\t\t(0x3 << 6)\n#define RT5645_IF3_DAC_SEL_SFT\t\t\t6\n#define RT5645_IF3_ADC_SEL_MASK\t\t\t(0x3 << 4)\n#define RT5645_IF3_ADC_SEL_SFT\t\t\t4\n#define RT5645_IF3_ADC_IN_MASK\t\t\t(0x7)\n#define RT5645_IF3_ADC_IN_SFT\t\t\t0\n\n \n#define RT5645_PDM1_L_MASK\t\t\t(0x1 << 15)\n#define RT5645_PDM1_L_SFT\t\t\t15\n#define RT5645_M_PDM1_L\t\t\t\t(0x1 << 14)\n#define RT5645_M_PDM1_L_SFT\t\t\t14\n#define RT5645_PDM1_R_MASK\t\t\t(0x1 << 13)\n#define RT5645_PDM1_R_SFT\t\t\t13\n#define RT5645_M_PDM1_R\t\t\t\t(0x1 << 12)\n#define RT5645_M_PDM1_R_SFT\t\t\t12\n#define RT5645_PDM2_L_MASK\t\t\t(0x1 << 11)\n#define RT5645_PDM2_L_SFT\t\t\t11\n#define RT5645_M_PDM2_L\t\t\t\t(0x1 << 10)\n#define RT5645_M_PDM2_L_SFT\t\t\t10\n#define RT5645_PDM2_R_MASK\t\t\t(0x1 << 9)\n#define RT5645_PDM2_R_SFT\t\t\t9\n#define RT5645_M_PDM2_R\t\t\t\t(0x1 << 8)\n#define RT5645_M_PDM2_R_SFT\t\t\t8\n#define RT5645_PDM2_BUSY\t\t\t(0x1 << 7)\n#define RT5645_PDM1_BUSY\t\t\t(0x1 << 6)\n#define RT5645_PDM_PATTERN\t\t\t(0x1 << 5)\n#define RT5645_PDM_GAIN\t\t\t\t(0x1 << 4)\n#define RT5645_PDM_DIV_MASK\t\t\t(0x3)\n\n \n#define RT5645_G_HP_L_RM_L_MASK\t\t\t(0x7 << 13)\n#define RT5645_G_HP_L_RM_L_SFT\t\t\t13\n#define RT5645_G_IN_L_RM_L_MASK\t\t\t(0x7 << 10)\n#define RT5645_G_IN_L_RM_L_SFT\t\t\t10\n#define RT5645_G_BST4_RM_L_MASK\t\t\t(0x7 << 7)\n#define RT5645_G_BST4_RM_L_SFT\t\t\t7\n#define RT5645_G_BST3_RM_L_MASK\t\t\t(0x7 << 4)\n#define RT5645_G_BST3_RM_L_SFT\t\t\t4\n#define RT5645_G_BST2_RM_L_MASK\t\t\t(0x7 << 1)\n#define RT5645_G_BST2_RM_L_SFT\t\t\t1\n\n \n#define RT5645_G_BST1_RM_L_MASK\t\t\t(0x7 << 13)\n#define RT5645_G_BST1_RM_L_SFT\t\t\t13\n#define RT5645_G_OM_L_RM_L_MASK\t\t\t(0x7 << 10)\n#define RT5645_G_OM_L_RM_L_SFT\t\t\t10\n#define RT5645_M_MM_L_RM_L\t\t\t(0x1 << 6)\n#define RT5645_M_MM_L_RM_L_SFT\t\t\t6\n#define RT5645_M_IN_L_RM_L\t\t\t(0x1 << 5)\n#define RT5645_M_IN_L_RM_L_SFT\t\t\t5\n#define RT5645_M_HP_L_RM_L\t\t\t(0x1 << 4)\n#define RT5645_M_HP_L_RM_L_SFT\t\t\t4\n#define RT5645_M_BST3_RM_L\t\t\t(0x1 << 3)\n#define RT5645_M_BST3_RM_L_SFT\t\t\t3\n#define RT5645_M_BST2_RM_L\t\t\t(0x1 << 2)\n#define RT5645_M_BST2_RM_L_SFT\t\t\t2\n#define RT5645_M_BST1_RM_L\t\t\t(0x1 << 1)\n#define RT5645_M_BST1_RM_L_SFT\t\t\t1\n#define RT5645_M_OM_L_RM_L\t\t\t(0x1)\n#define RT5645_M_OM_L_RM_L_SFT\t\t\t0\n\n \n#define RT5645_G_HP_R_RM_R_MASK\t\t\t(0x7 << 13)\n#define RT5645_G_HP_R_RM_R_SFT\t\t\t13\n#define RT5645_G_IN_R_RM_R_MASK\t\t\t(0x7 << 10)\n#define RT5645_G_IN_R_RM_R_SFT\t\t\t10\n#define RT5645_G_BST4_RM_R_MASK\t\t\t(0x7 << 7)\n#define RT5645_G_BST4_RM_R_SFT\t\t\t7\n#define RT5645_G_BST3_RM_R_MASK\t\t\t(0x7 << 4)\n#define RT5645_G_BST3_RM_R_SFT\t\t\t4\n#define RT5645_G_BST2_RM_R_MASK\t\t\t(0x7 << 1)\n#define RT5645_G_BST2_RM_R_SFT\t\t\t1\n\n \n#define RT5645_G_BST1_RM_R_MASK\t\t\t(0x7 << 13)\n#define RT5645_G_BST1_RM_R_SFT\t\t\t13\n#define RT5645_G_OM_R_RM_R_MASK\t\t\t(0x7 << 10)\n#define RT5645_G_OM_R_RM_R_SFT\t\t\t10\n#define RT5645_M_MM_R_RM_R\t\t\t(0x1 << 6)\n#define RT5645_M_MM_R_RM_R_SFT\t\t\t6\n#define RT5645_M_IN_R_RM_R\t\t\t(0x1 << 5)\n#define RT5645_M_IN_R_RM_R_SFT\t\t\t5\n#define RT5645_M_HP_R_RM_R\t\t\t(0x1 << 4)\n#define RT5645_M_HP_R_RM_R_SFT\t\t\t4\n#define RT5645_M_BST3_RM_R\t\t\t(0x1 << 3)\n#define RT5645_M_BST3_RM_R_SFT\t\t\t3\n#define RT5645_M_BST2_RM_R\t\t\t(0x1 << 2)\n#define RT5645_M_BST2_RM_R_SFT\t\t\t2\n#define RT5645_M_BST1_RM_R\t\t\t(0x1 << 1)\n#define RT5645_M_BST1_RM_R_SFT\t\t\t1\n#define RT5645_M_OM_R_RM_R\t\t\t(0x1)\n#define RT5645_M_OM_R_RM_R_SFT\t\t\t0\n\n \n#define RT5645_M_BST1_HV\t\t\t(0x1 << 4)\n#define RT5645_M_BST1_HV_SFT\t\t\t4\n#define RT5645_M_BST2_HV\t\t\t(0x1 << 4)\n#define RT5645_M_BST2_HV_SFT\t\t\t4\n#define RT5645_M_BST3_HV\t\t\t(0x1 << 3)\n#define RT5645_M_BST3_HV_SFT\t\t\t3\n#define RT5645_M_IN_HV\t\t\t\t(0x1 << 2)\n#define RT5645_M_IN_HV_SFT\t\t\t2\n#define RT5645_M_DAC2_HV\t\t\t(0x1 << 1)\n#define RT5645_M_DAC2_HV_SFT\t\t\t1\n#define RT5645_M_DAC1_HV\t\t\t(0x1 << 0)\n#define RT5645_M_DAC1_HV_SFT\t\t\t0\n\n \n#define RT5645_M_DAC1_HM\t\t\t(0x1 << 14)\n#define RT5645_M_DAC1_HM_SFT\t\t\t14\n#define RT5645_M_HPVOL_HM\t\t\t(0x1 << 13)\n#define RT5645_M_HPVOL_HM_SFT\t\t\t13\n#define RT5645_IRQ_PSV_MODE\t\t\t(0x1 << 12)\n\n \n#define RT5645_G_RM_L_SM_L_MASK\t\t\t(0x3 << 14)\n#define RT5645_G_RM_L_SM_L_SFT\t\t\t14\n#define RT5645_G_IN_L_SM_L_MASK\t\t\t(0x3 << 12)\n#define RT5645_G_IN_L_SM_L_SFT\t\t\t12\n#define RT5645_G_DAC_L1_SM_L_MASK\t\t(0x3 << 10)\n#define RT5645_G_DAC_L1_SM_L_SFT\t\t10\n#define RT5645_G_DAC_L2_SM_L_MASK\t\t(0x3 << 8)\n#define RT5645_G_DAC_L2_SM_L_SFT\t\t8\n#define RT5645_G_OM_L_SM_L_MASK\t\t\t(0x3 << 6)\n#define RT5645_G_OM_L_SM_L_SFT\t\t\t6\n#define RT5645_M_BST1_L_SM_L\t\t\t(0x1 << 5)\n#define RT5645_M_BST1_L_SM_L_SFT\t\t5\n#define RT5645_M_BST3_L_SM_L\t\t\t(0x1 << 4)\n#define RT5645_M_BST3_L_SM_L_SFT\t\t4\n#define RT5645_M_IN_L_SM_L\t\t\t(0x1 << 3)\n#define RT5645_M_IN_L_SM_L_SFT\t\t\t3\n#define RT5645_M_DAC_L2_SM_L\t\t\t(0x1 << 2)\n#define RT5645_M_DAC_L2_SM_L_SFT\t\t2\n#define RT5645_M_DAC_L1_SM_L\t\t\t(0x1 << 1)\n#define RT5645_M_DAC_L1_SM_L_SFT\t\t1\n\n \n#define RT5645_G_RM_R_SM_R_MASK\t\t\t(0x3 << 14)\n#define RT5645_G_RM_R_SM_R_SFT\t\t\t14\n#define RT5645_G_IN_R_SM_R_MASK\t\t\t(0x3 << 12)\n#define RT5645_G_IN_R_SM_R_SFT\t\t\t12\n#define RT5645_G_DAC_R1_SM_R_MASK\t\t(0x3 << 10)\n#define RT5645_G_DAC_R1_SM_R_SFT\t\t10\n#define RT5645_G_DAC_R2_SM_R_MASK\t\t(0x3 << 8)\n#define RT5645_G_DAC_R2_SM_R_SFT\t\t8\n#define RT5645_G_OM_R_SM_R_MASK\t\t\t(0x3 << 6)\n#define RT5645_G_OM_R_SM_R_SFT\t\t\t6\n#define RT5645_M_BST2_R_SM_R\t\t\t(0x1 << 5)\n#define RT5645_M_BST2_R_SM_R_SFT\t\t5\n#define RT5645_M_BST3_R_SM_R\t\t\t(0x1 << 4)\n#define RT5645_M_BST3_R_SM_R_SFT\t\t4\n#define RT5645_M_IN_R_SM_R\t\t\t(0x1 << 3)\n#define RT5645_M_IN_R_SM_R_SFT\t\t\t3\n#define RT5645_M_DAC_R2_SM_R\t\t\t(0x1 << 2)\n#define RT5645_M_DAC_R2_SM_R_SFT\t\t2\n#define RT5645_M_DAC_R1_SM_R\t\t\t(0x1 << 1)\n#define RT5645_M_DAC_R1_SM_R_SFT\t\t1\n\n \n#define RT5645_M_DAC_L1_SPM_L\t\t\t(0x1 << 15)\n#define RT5645_M_DAC_L1_SPM_L_SFT\t\t15\n#define RT5645_M_DAC_R1_SPM_L\t\t\t(0x1 << 14)\n#define RT5645_M_DAC_R1_SPM_L_SFT\t\t14\n#define RT5645_M_SV_L_SPM_L\t\t\t(0x1 << 13)\n#define RT5645_M_SV_L_SPM_L_SFT\t\t\t13\n#define RT5645_M_SV_R_SPM_L\t\t\t(0x1 << 12)\n#define RT5645_M_SV_R_SPM_L_SFT\t\t\t12\n#define RT5645_M_BST3_SPM_L\t\t\t(0x1 << 11)\n#define RT5645_M_BST3_SPM_L_SFT\t\t\t11\n#define RT5645_M_DAC_R1_SPM_R\t\t\t(0x1 << 2)\n#define RT5645_M_DAC_R1_SPM_R_SFT\t\t2\n#define RT5645_M_BST3_SPM_R\t\t\t(0x1 << 1)\n#define RT5645_M_BST3_SPM_R_SFT\t\t\t1\n#define RT5645_M_SV_R_SPM_R\t\t\t(0x1 << 0)\n#define RT5645_M_SV_R_SPM_R_SFT\t\t\t0\n\n \n#define RT5645_SPK_G_CLSD_MASK\t\t\t(0x7 << 0)\n#define RT5645_SPK_G_CLSD_SFT\t\t\t0\n\n \n#define RT5645_G_MONOMIX_MASK\t\t\t(0x1 << 10)\n#define RT5645_G_MONOMIX_SFT\t\t\t10\n#define RT5645_M_OV_L_MM\t\t\t(0x1 << 9)\n#define RT5645_M_OV_L_MM_SFT\t\t\t9\n#define RT5645_M_DAC_L2_MA\t\t\t(0x1 << 8)\n#define RT5645_M_DAC_L2_MA_SFT\t\t\t8\n#define RT5645_M_BST2_MM\t\t\t(0x1 << 4)\n#define RT5645_M_BST2_MM_SFT\t\t\t4\n#define RT5645_M_DAC_R1_MM\t\t\t(0x1 << 3)\n#define RT5645_M_DAC_R1_MM_SFT\t\t\t3\n#define RT5645_M_DAC_R2_MM\t\t\t(0x1 << 2)\n#define RT5645_M_DAC_R2_MM_SFT\t\t\t2\n#define RT5645_M_DAC_L2_MM\t\t\t(0x1 << 1)\n#define RT5645_M_DAC_L2_MM_SFT\t\t\t1\n#define RT5645_M_BST3_MM\t\t\t(0x1 << 0)\n#define RT5645_M_BST3_MM_SFT\t\t\t0\n\n \n#define RT5645_G_BST3_OM_L_MASK\t\t\t(0x7 << 13)\n#define RT5645_G_BST3_OM_L_SFT\t\t\t13\n#define RT5645_G_BST2_OM_L_MASK\t\t\t(0x7 << 10)\n#define RT5645_G_BST2_OM_L_SFT\t\t\t10\n#define RT5645_G_BST1_OM_L_MASK\t\t\t(0x7 << 7)\n#define RT5645_G_BST1_OM_L_SFT\t\t\t7\n#define RT5645_G_IN_L_OM_L_MASK\t\t\t(0x7 << 4)\n#define RT5645_G_IN_L_OM_L_SFT\t\t\t4\n#define RT5645_G_RM_L_OM_L_MASK\t\t\t(0x7 << 1)\n#define RT5645_G_RM_L_OM_L_SFT\t\t\t1\n\n \n#define RT5645_G_DAC_R2_OM_L_MASK\t\t(0x7 << 13)\n#define RT5645_G_DAC_R2_OM_L_SFT\t\t13\n#define RT5645_G_DAC_L2_OM_L_MASK\t\t(0x7 << 10)\n#define RT5645_G_DAC_L2_OM_L_SFT\t\t10\n#define RT5645_G_DAC_L1_OM_L_MASK\t\t(0x7 << 7)\n#define RT5645_G_DAC_L1_OM_L_SFT\t\t7\n\n \n#define RT5645_M_BST3_OM_L\t\t\t(0x1 << 4)\n#define RT5645_M_BST3_OM_L_SFT\t\t\t4\n#define RT5645_M_BST1_OM_L\t\t\t(0x1 << 3)\n#define RT5645_M_BST1_OM_L_SFT\t\t\t3\n#define RT5645_M_IN_L_OM_L\t\t\t(0x1 << 2)\n#define RT5645_M_IN_L_OM_L_SFT\t\t\t2\n#define RT5645_M_DAC_L2_OM_L\t\t\t(0x1 << 1)\n#define RT5645_M_DAC_L2_OM_L_SFT\t\t1\n#define RT5645_M_DAC_L1_OM_L\t\t\t(0x1)\n#define RT5645_M_DAC_L1_OM_L_SFT\t\t0\n\n \n#define RT5645_G_BST4_OM_R_MASK\t\t\t(0x7 << 13)\n#define RT5645_G_BST4_OM_R_SFT\t\t\t13\n#define RT5645_G_BST2_OM_R_MASK\t\t\t(0x7 << 10)\n#define RT5645_G_BST2_OM_R_SFT\t\t\t10\n#define RT5645_G_BST1_OM_R_MASK\t\t\t(0x7 << 7)\n#define RT5645_G_BST1_OM_R_SFT\t\t\t7\n#define RT5645_G_IN_R_OM_R_MASK\t\t\t(0x7 << 4)\n#define RT5645_G_IN_R_OM_R_SFT\t\t\t4\n#define RT5645_G_RM_R_OM_R_MASK\t\t\t(0x7 << 1)\n#define RT5645_G_RM_R_OM_R_SFT\t\t\t1\n\n \n#define RT5645_G_DAC_L2_OM_R_MASK\t\t(0x7 << 13)\n#define RT5645_G_DAC_L2_OM_R_SFT\t\t13\n#define RT5645_G_DAC_R2_OM_R_MASK\t\t(0x7 << 10)\n#define RT5645_G_DAC_R2_OM_R_SFT\t\t10\n#define RT5645_G_DAC_R1_OM_R_MASK\t\t(0x7 << 7)\n#define RT5645_G_DAC_R1_OM_R_SFT\t\t7\n\n \n#define RT5645_M_BST3_OM_R\t\t\t(0x1 << 4)\n#define RT5645_M_BST3_OM_R_SFT\t\t\t4\n#define RT5645_M_BST2_OM_R\t\t\t(0x1 << 3)\n#define RT5645_M_BST2_OM_R_SFT\t\t\t3\n#define RT5645_M_IN_R_OM_R\t\t\t(0x1 << 2)\n#define RT5645_M_IN_R_OM_R_SFT\t\t\t2\n#define RT5645_M_DAC_R2_OM_R\t\t\t(0x1 << 1)\n#define RT5645_M_DAC_R2_OM_R_SFT\t\t1\n#define RT5645_M_DAC_R1_OM_R\t\t\t(0x1)\n#define RT5645_M_DAC_R1_OM_R_SFT\t\t0\n\n \n#define RT5645_M_DAC_L1_LM\t\t\t(0x1 << 15)\n#define RT5645_M_DAC_L1_LM_SFT\t\t\t15\n#define RT5645_M_DAC_R1_LM\t\t\t(0x1 << 14)\n#define RT5645_M_DAC_R1_LM_SFT\t\t\t14\n#define RT5645_M_OV_L_LM\t\t\t(0x1 << 13)\n#define RT5645_M_OV_L_LM_SFT\t\t\t13\n#define RT5645_M_OV_R_LM\t\t\t(0x1 << 12)\n#define RT5645_M_OV_R_LM_SFT\t\t\t12\n#define RT5645_G_LOUTMIX_MASK\t\t\t(0x1 << 11)\n#define RT5645_G_LOUTMIX_SFT\t\t\t11\n\n \n#define RT5645_PWR_I2S1\t\t\t\t(0x1 << 15)\n#define RT5645_PWR_I2S1_BIT\t\t\t15\n#define RT5645_PWR_I2S2\t\t\t\t(0x1 << 14)\n#define RT5645_PWR_I2S2_BIT\t\t\t14\n#define RT5645_PWR_I2S3\t\t\t\t(0x1 << 13)\n#define RT5645_PWR_I2S3_BIT\t\t\t13\n#define RT5645_PWR_DAC_L1\t\t\t(0x1 << 12)\n#define RT5645_PWR_DAC_L1_BIT\t\t\t12\n#define RT5645_PWR_DAC_R1\t\t\t(0x1 << 11)\n#define RT5645_PWR_DAC_R1_BIT\t\t\t11\n#define RT5645_PWR_CLS_D_R\t\t\t(0x1 << 9)\n#define RT5645_PWR_CLS_D_R_BIT\t\t\t9\n#define RT5645_PWR_CLS_D_L\t\t\t(0x1 << 8)\n#define RT5645_PWR_CLS_D_L_BIT\t\t\t8\n#define RT5645_PWR_DAC_L2\t\t\t(0x1 << 7)\n#define RT5645_PWR_DAC_L2_BIT\t\t\t7\n#define RT5645_PWR_DAC_R2\t\t\t(0x1 << 6)\n#define RT5645_PWR_DAC_R2_BIT\t\t\t6\n#define RT5645_PWR_ADC_L\t\t\t(0x1 << 2)\n#define RT5645_PWR_ADC_L_BIT\t\t\t2\n#define RT5645_PWR_ADC_R\t\t\t(0x1 << 1)\n#define RT5645_PWR_ADC_R_BIT\t\t\t1\n#define RT5645_PWR_CLS_D\t\t\t(0x1)\n#define RT5645_PWR_CLS_D_BIT\t\t\t0\n\n \n#define RT5645_PWR_ADC_S1F\t\t\t(0x1 << 15)\n#define RT5645_PWR_ADC_S1F_BIT\t\t\t15\n#define RT5645_PWR_ADC_MF_L\t\t\t(0x1 << 14)\n#define RT5645_PWR_ADC_MF_L_BIT\t\t\t14\n#define RT5645_PWR_ADC_MF_R\t\t\t(0x1 << 13)\n#define RT5645_PWR_ADC_MF_R_BIT\t\t\t13\n#define RT5645_PWR_I2S_DSP\t\t\t(0x1 << 12)\n#define RT5645_PWR_I2S_DSP_BIT\t\t\t12\n#define RT5645_PWR_DAC_S1F\t\t\t(0x1 << 11)\n#define RT5645_PWR_DAC_S1F_BIT\t\t\t11\n#define RT5645_PWR_DAC_MF_L\t\t\t(0x1 << 10)\n#define RT5645_PWR_DAC_MF_L_BIT\t\t\t10\n#define RT5645_PWR_DAC_MF_R\t\t\t(0x1 << 9)\n#define RT5645_PWR_DAC_MF_R_BIT\t\t\t9\n#define RT5645_PWR_PDM1\t\t\t\t(0x1 << 7)\n#define RT5645_PWR_PDM1_BIT\t\t\t7\n#define RT5645_PWR_PDM2\t\t\t\t(0x1 << 6)\n#define RT5645_PWR_PDM2_BIT\t\t\t6\n#define RT5645_PWR_IPTV\t\t\t\t(0x1 << 1)\n#define RT5645_PWR_IPTV_BIT\t\t\t1\n#define RT5645_PWR_PAD\t\t\t\t(0x1)\n#define RT5645_PWR_PAD_BIT\t\t\t0\n\n \n#define RT5645_PWR_VREF1\t\t\t(0x1 << 15)\n#define RT5645_PWR_VREF1_BIT\t\t\t15\n#define RT5645_PWR_FV1\t\t\t\t(0x1 << 14)\n#define RT5645_PWR_FV1_BIT\t\t\t14\n#define RT5645_PWR_MB\t\t\t\t(0x1 << 13)\n#define RT5645_PWR_MB_BIT\t\t\t13\n#define RT5645_PWR_LM\t\t\t\t(0x1 << 12)\n#define RT5645_PWR_LM_BIT\t\t\t12\n#define RT5645_PWR_BG\t\t\t\t(0x1 << 11)\n#define RT5645_PWR_BG_BIT\t\t\t11\n#define RT5645_PWR_MA\t\t\t\t(0x1 << 10)\n#define RT5645_PWR_MA_BIT\t\t\t10\n#define RT5645_PWR_HP_L\t\t\t\t(0x1 << 7)\n#define RT5645_PWR_HP_L_BIT\t\t\t7\n#define RT5645_PWR_HP_R\t\t\t\t(0x1 << 6)\n#define RT5645_PWR_HP_R_BIT\t\t\t6\n#define RT5645_PWR_HA\t\t\t\t(0x1 << 5)\n#define RT5645_PWR_HA_BIT\t\t\t5\n#define RT5645_PWR_VREF2\t\t\t(0x1 << 4)\n#define RT5645_PWR_VREF2_BIT\t\t\t4\n#define RT5645_PWR_FV2\t\t\t\t(0x1 << 3)\n#define RT5645_PWR_FV2_BIT\t\t\t3\n#define RT5645_LDO_SEL_MASK\t\t\t(0x3)\n#define RT5645_LDO_SEL_SFT\t\t\t0\n\n \n#define RT5645_PWR_BST1\t\t\t\t(0x1 << 15)\n#define RT5645_PWR_BST1_BIT\t\t\t15\n#define RT5645_PWR_BST2\t\t\t\t(0x1 << 14)\n#define RT5645_PWR_BST2_BIT\t\t\t14\n#define RT5645_PWR_BST3\t\t\t\t(0x1 << 13)\n#define RT5645_PWR_BST3_BIT\t\t\t13\n#define RT5645_PWR_BST4\t\t\t\t(0x1 << 12)\n#define RT5645_PWR_BST4_BIT\t\t\t12\n#define RT5645_PWR_MB1\t\t\t\t(0x1 << 11)\n#define RT5645_PWR_MB1_BIT\t\t\t11\n#define RT5645_PWR_MB2\t\t\t\t(0x1 << 10)\n#define RT5645_PWR_MB2_BIT\t\t\t10\n#define RT5645_PWR_PLL\t\t\t\t(0x1 << 9)\n#define RT5645_PWR_PLL_BIT\t\t\t9\n#define RT5645_PWR_BST2_P\t\t\t(0x1 << 5)\n#define RT5645_PWR_BST2_P_BIT\t\t\t5\n#define RT5645_PWR_BST3_P\t\t\t(0x1 << 4)\n#define RT5645_PWR_BST3_P_BIT\t\t\t4\n#define RT5645_PWR_BST4_P\t\t\t(0x1 << 3)\n#define RT5645_PWR_BST4_P_BIT\t\t\t3\n#define RT5645_PWR_JD1\t\t\t\t(0x1 << 2)\n#define RT5645_PWR_JD1_BIT\t\t\t2\n#define RT5645_PWR_JD\t\t\t\t(0x1 << 1)\n#define RT5645_PWR_JD_BIT\t\t\t1\n\n \n#define RT5645_PWR_OM_L\t\t\t\t(0x1 << 15)\n#define RT5645_PWR_OM_L_BIT\t\t\t15\n#define RT5645_PWR_OM_R\t\t\t\t(0x1 << 14)\n#define RT5645_PWR_OM_R_BIT\t\t\t14\n#define RT5645_PWR_SM_L\t\t\t\t(0x1 << 13)\n#define RT5645_PWR_SM_L_BIT\t\t\t13\n#define RT5645_PWR_SM_R\t\t\t\t(0x1 << 12)\n#define RT5645_PWR_SM_R_BIT\t\t\t12\n#define RT5645_PWR_RM_L\t\t\t\t(0x1 << 11)\n#define RT5645_PWR_RM_L_BIT\t\t\t11\n#define RT5645_PWR_RM_R\t\t\t\t(0x1 << 10)\n#define RT5645_PWR_RM_R_BIT\t\t\t10\n#define RT5645_PWR_MM\t\t\t\t(0x1 << 8)\n#define RT5645_PWR_MM_BIT\t\t\t8\n#define RT5645_PWR_HM_L\t\t\t\t(0x1 << 7)\n#define RT5645_PWR_HM_L_BIT\t\t\t7\n#define RT5645_PWR_HM_R\t\t\t\t(0x1 << 6)\n#define RT5645_PWR_HM_R_BIT\t\t\t6\n#define RT5645_PWR_LDO2\t\t\t\t(0x1 << 1)\n#define RT5645_PWR_LDO2_BIT\t\t\t1\n\n \n#define RT5645_PWR_SV_L\t\t\t\t(0x1 << 15)\n#define RT5645_PWR_SV_L_BIT\t\t\t15\n#define RT5645_PWR_SV_R\t\t\t\t(0x1 << 14)\n#define RT5645_PWR_SV_R_BIT\t\t\t14\n#define RT5645_PWR_HV_L\t\t\t\t(0x1 << 11)\n#define RT5645_PWR_HV_L_BIT\t\t\t11\n#define RT5645_PWR_HV_R\t\t\t\t(0x1 << 10)\n#define RT5645_PWR_HV_R_BIT\t\t\t10\n#define RT5645_PWR_IN_L\t\t\t\t(0x1 << 9)\n#define RT5645_PWR_IN_L_BIT\t\t\t9\n#define RT5645_PWR_IN_R\t\t\t\t(0x1 << 8)\n#define RT5645_PWR_IN_R_BIT\t\t\t8\n#define RT5645_PWR_MIC_DET\t\t\t(0x1 << 5)\n#define RT5645_PWR_MIC_DET_BIT\t\t\t5\n\n \n#define RT5645_I2S_MS_MASK\t\t\t(0x1 << 15)\n#define RT5645_I2S_MS_SFT\t\t\t15\n#define RT5645_I2S_MS_M\t\t\t\t(0x0 << 15)\n#define RT5645_I2S_MS_S\t\t\t\t(0x1 << 15)\n#define RT5645_I2S_O_CP_MASK\t\t\t(0x3 << 10)\n#define RT5645_I2S_O_CP_SFT\t\t\t10\n#define RT5645_I2S_O_CP_OFF\t\t\t(0x0 << 10)\n#define RT5645_I2S_O_CP_U_LAW\t\t\t(0x1 << 10)\n#define RT5645_I2S_O_CP_A_LAW\t\t\t(0x2 << 10)\n#define RT5645_I2S_I_CP_MASK\t\t\t(0x3 << 8)\n#define RT5645_I2S_I_CP_SFT\t\t\t8\n#define RT5645_I2S_I_CP_OFF\t\t\t(0x0 << 8)\n#define RT5645_I2S_I_CP_U_LAW\t\t\t(0x1 << 8)\n#define RT5645_I2S_I_CP_A_LAW\t\t\t(0x2 << 8)\n#define RT5645_I2S_BP_MASK\t\t\t(0x1 << 7)\n#define RT5645_I2S_BP_SFT\t\t\t7\n#define RT5645_I2S_BP_NOR\t\t\t(0x0 << 7)\n#define RT5645_I2S_BP_INV\t\t\t(0x1 << 7)\n#define RT5645_I2S_DL_MASK\t\t\t(0x3 << 2)\n#define RT5645_I2S_DL_SFT\t\t\t2\n#define RT5645_I2S_DL_16\t\t\t(0x0 << 2)\n#define RT5645_I2S_DL_20\t\t\t(0x1 << 2)\n#define RT5645_I2S_DL_24\t\t\t(0x2 << 2)\n#define RT5645_I2S_DL_8\t\t\t\t(0x3 << 2)\n#define RT5645_I2S_DF_MASK\t\t\t(0x3)\n#define RT5645_I2S_DF_SFT\t\t\t0\n#define RT5645_I2S_DF_I2S\t\t\t(0x0)\n#define RT5645_I2S_DF_LEFT\t\t\t(0x1)\n#define RT5645_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT5645_I2S_DF_PCM_B\t\t\t(0x3)\n\n \n#define RT5645_I2S2_SDI_MASK\t\t\t(0x1 << 6)\n#define RT5645_I2S2_SDI_SFT\t\t\t6\n#define RT5645_I2S2_SDI_I2S1\t\t\t(0x0 << 6)\n#define RT5645_I2S2_SDI_I2S2\t\t\t(0x1 << 6)\n\n \n#define RT5645_I2S_PD1_MASK\t\t\t(0x7 << 12)\n#define RT5645_I2S_PD1_SFT\t\t\t12\n#define RT5645_I2S_PD1_1\t\t\t(0x0 << 12)\n#define RT5645_I2S_PD1_2\t\t\t(0x1 << 12)\n#define RT5645_I2S_PD1_3\t\t\t(0x2 << 12)\n#define RT5645_I2S_PD1_4\t\t\t(0x3 << 12)\n#define RT5645_I2S_PD1_6\t\t\t(0x4 << 12)\n#define RT5645_I2S_PD1_8\t\t\t(0x5 << 12)\n#define RT5645_I2S_PD1_12\t\t\t(0x6 << 12)\n#define RT5645_I2S_PD1_16\t\t\t(0x7 << 12)\n#define RT5645_I2S_BCLK_MS2_MASK\t\t(0x1 << 11)\n#define RT5645_I2S_BCLK_MS2_SFT\t\t\t11\n#define RT5645_I2S_BCLK_MS2_32\t\t\t(0x0 << 11)\n#define RT5645_I2S_BCLK_MS2_64\t\t\t(0x1 << 11)\n#define RT5645_I2S_PD2_MASK\t\t\t(0x7 << 8)\n#define RT5645_I2S_PD2_SFT\t\t\t8\n#define RT5645_I2S_PD2_1\t\t\t(0x0 << 8)\n#define RT5645_I2S_PD2_2\t\t\t(0x1 << 8)\n#define RT5645_I2S_PD2_3\t\t\t(0x2 << 8)\n#define RT5645_I2S_PD2_4\t\t\t(0x3 << 8)\n#define RT5645_I2S_PD2_6\t\t\t(0x4 << 8)\n#define RT5645_I2S_PD2_8\t\t\t(0x5 << 8)\n#define RT5645_I2S_PD2_12\t\t\t(0x6 << 8)\n#define RT5645_I2S_PD2_16\t\t\t(0x7 << 8)\n#define RT5645_I2S_BCLK_MS3_MASK\t\t(0x1 << 7)\n#define RT5645_I2S_BCLK_MS3_SFT\t\t\t7\n#define RT5645_I2S_BCLK_MS3_32\t\t\t(0x0 << 7)\n#define RT5645_I2S_BCLK_MS3_64\t\t\t(0x1 << 7)\n#define RT5645_I2S_PD3_MASK\t\t\t(0x7 << 4)\n#define RT5645_I2S_PD3_SFT\t\t\t4\n#define RT5645_I2S_PD3_1\t\t\t(0x0 << 4)\n#define RT5645_I2S_PD3_2\t\t\t(0x1 << 4)\n#define RT5645_I2S_PD3_3\t\t\t(0x2 << 4)\n#define RT5645_I2S_PD3_4\t\t\t(0x3 << 4)\n#define RT5645_I2S_PD3_6\t\t\t(0x4 << 4)\n#define RT5645_I2S_PD3_8\t\t\t(0x5 << 4)\n#define RT5645_I2S_PD3_12\t\t\t(0x6 << 4)\n#define RT5645_I2S_PD3_16\t\t\t(0x7 << 4)\n#define RT5645_DAC_OSR_MASK\t\t\t(0x3 << 2)\n#define RT5645_DAC_OSR_SFT\t\t\t2\n#define RT5645_DAC_OSR_128\t\t\t(0x0 << 2)\n#define RT5645_DAC_OSR_64\t\t\t(0x1 << 2)\n#define RT5645_DAC_OSR_32\t\t\t(0x2 << 2)\n#define RT5645_DAC_OSR_16\t\t\t(0x3 << 2)\n#define RT5645_ADC_OSR_MASK\t\t\t(0x3)\n#define RT5645_ADC_OSR_SFT\t\t\t0\n#define RT5645_ADC_OSR_128\t\t\t(0x0)\n#define RT5645_ADC_OSR_64\t\t\t(0x1)\n#define RT5645_ADC_OSR_32\t\t\t(0x2)\n#define RT5645_ADC_OSR_16\t\t\t(0x3)\n\n \n#define RT5645_DAC_L_OSR_MASK\t\t\t(0x3 << 14)\n#define RT5645_DAC_L_OSR_SFT\t\t\t14\n#define RT5645_DAC_L_OSR_128\t\t\t(0x0 << 14)\n#define RT5645_DAC_L_OSR_64\t\t\t(0x1 << 14)\n#define RT5645_DAC_L_OSR_32\t\t\t(0x2 << 14)\n#define RT5645_DAC_L_OSR_16\t\t\t(0x3 << 14)\n#define RT5645_ADC_R_OSR_MASK\t\t\t(0x3 << 12)\n#define RT5645_ADC_R_OSR_SFT\t\t\t12\n#define RT5645_ADC_R_OSR_128\t\t\t(0x0 << 12)\n#define RT5645_ADC_R_OSR_64\t\t\t(0x1 << 12)\n#define RT5645_ADC_R_OSR_32\t\t\t(0x2 << 12)\n#define RT5645_ADC_R_OSR_16\t\t\t(0x3 << 12)\n#define RT5645_DAHPF_EN\t\t\t\t(0x1 << 11)\n#define RT5645_DAHPF_EN_SFT\t\t\t11\n#define RT5645_ADHPF_EN\t\t\t\t(0x1 << 10)\n#define RT5645_ADHPF_EN_SFT\t\t\t10\n\n \n#define RT5645_DMIC_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5645_DMIC_1_EN_SFT\t\t\t15\n#define RT5645_DMIC_1_DIS\t\t\t(0x0 << 15)\n#define RT5645_DMIC_1_EN\t\t\t(0x1 << 15)\n#define RT5645_DMIC_2_EN_MASK\t\t\t(0x1 << 14)\n#define RT5645_DMIC_2_EN_SFT\t\t\t14\n#define RT5645_DMIC_2_DIS\t\t\t(0x0 << 14)\n#define RT5645_DMIC_2_EN\t\t\t(0x1 << 14)\n#define RT5645_DMIC_1L_LH_MASK\t\t\t(0x1 << 13)\n#define RT5645_DMIC_1L_LH_SFT\t\t\t13\n#define RT5645_DMIC_1L_LH_FALLING\t\t(0x0 << 13)\n#define RT5645_DMIC_1L_LH_RISING\t\t(0x1 << 13)\n#define RT5645_DMIC_1R_LH_MASK\t\t\t(0x1 << 12)\n#define RT5645_DMIC_1R_LH_SFT\t\t\t12\n#define RT5645_DMIC_1R_LH_FALLING\t\t(0x0 << 12)\n#define RT5645_DMIC_1R_LH_RISING\t\t(0x1 << 12)\n#define RT5645_DMIC_2_DP_MASK\t\t\t(0x3 << 10)\n#define RT5645_DMIC_2_DP_SFT\t\t\t10\n#define RT5645_DMIC_2_DP_GPIO6\t\t\t(0x0 << 10)\n#define RT5645_DMIC_2_DP_GPIO10\t\t\t(0x1 << 10)\n#define RT5645_DMIC_2_DP_GPIO12\t\t\t(0x2 << 10)\n#define RT5645_DMIC_2_DP_IN2P\t\t\t(0x3 << 10)\n#define RT5645_DMIC_2L_LH_MASK\t\t\t(0x1 << 9)\n#define RT5645_DMIC_2L_LH_SFT\t\t\t9\n#define RT5645_DMIC_2L_LH_FALLING\t\t(0x0 << 9)\n#define RT5645_DMIC_2L_LH_RISING\t\t(0x1 << 9)\n#define RT5645_DMIC_2R_LH_MASK\t\t\t(0x1 << 8)\n#define RT5645_DMIC_2R_LH_SFT\t\t\t8\n#define RT5645_DMIC_2R_LH_FALLING\t\t(0x0 << 8)\n#define RT5645_DMIC_2R_LH_RISING\t\t(0x1 << 8)\n#define RT5645_DMIC_CLK_MASK\t\t\t(0x7 << 5)\n#define RT5645_DMIC_CLK_SFT\t\t\t5\n#define RT5645_DMIC_3_EN_MASK\t\t\t(0x1 << 4)\n#define RT5645_DMIC_3_EN_SFT\t\t\t4\n#define RT5645_DMIC_3_DIS\t\t\t(0x0 << 4)\n#define RT5645_DMIC_3_EN\t\t\t(0x1 << 4)\n#define RT5645_DMIC_1_DP_MASK\t\t\t(0x3 << 0)\n#define RT5645_DMIC_1_DP_SFT\t\t\t0\n#define RT5645_DMIC_1_DP_GPIO5\t\t\t(0x0 << 0)\n#define RT5645_DMIC_1_DP_IN2N\t\t\t(0x1 << 0)\n#define RT5645_DMIC_1_DP_GPIO11\t\t\t(0x2 << 0)\n\n \n#define RT5645_IF1_ADC_IN_MASK\t\t\t(0x3 << 8)\n#define RT5645_IF1_ADC_IN_SFT\t\t\t8\n\n \n#define RT5645_SCLK_SRC_MASK\t\t\t(0x3 << 14)\n#define RT5645_SCLK_SRC_SFT\t\t\t14\n#define RT5645_SCLK_SRC_MCLK\t\t\t(0x0 << 14)\n#define RT5645_SCLK_SRC_PLL1\t\t\t(0x1 << 14)\n#define RT5645_SCLK_SRC_RCCLK\t\t\t(0x2 << 14)\n#define RT5645_PLL1_SRC_MASK\t\t\t(0x7 << 11)\n#define RT5645_PLL1_SRC_SFT\t\t\t11\n#define RT5645_PLL1_SRC_MCLK\t\t\t(0x0 << 11)\n#define RT5645_PLL1_SRC_BCLK1\t\t\t(0x1 << 11)\n#define RT5645_PLL1_SRC_BCLK2\t\t\t(0x2 << 11)\n#define RT5645_PLL1_SRC_BCLK3\t\t\t(0x3 << 11)\n#define RT5645_PLL1_SRC_RCCLK\t\t\t(0x4 << 11)\n#define RT5645_PLL1_PD_MASK\t\t\t(0x1 << 3)\n#define RT5645_PLL1_PD_SFT\t\t\t3\n#define RT5645_PLL1_PD_1\t\t\t(0x0 << 3)\n#define RT5645_PLL1_PD_2\t\t\t(0x1 << 3)\n\n#define RT5645_PLL_INP_MAX\t\t\t40000000\n#define RT5645_PLL_INP_MIN\t\t\t256000\n \n#define RT5645_PLL_N_MAX\t\t\t0x1ff\n#define RT5645_PLL_N_MASK\t\t\t(RT5645_PLL_N_MAX << 7)\n#define RT5645_PLL_N_SFT\t\t\t7\n#define RT5645_PLL_K_MAX\t\t\t0x1f\n#define RT5645_PLL_K_MASK\t\t\t(RT5645_PLL_K_MAX)\n#define RT5645_PLL_K_SFT\t\t\t0\n\n \n#define RT5645_PLL_M_MAX\t\t\t0xf\n#define RT5645_PLL_M_MASK\t\t\t(RT5645_PLL_M_MAX << 12)\n#define RT5645_PLL_M_SFT\t\t\t12\n#define RT5645_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT5645_PLL_M_BP_SFT\t\t\t11\n\n \n#define RT5645_STO_T_MASK\t\t\t(0x1 << 15)\n#define RT5645_STO_T_SFT\t\t\t15\n#define RT5645_STO_T_SCLK\t\t\t(0x0 << 15)\n#define RT5645_STO_T_LRCK1\t\t\t(0x1 << 15)\n#define RT5645_M1_T_MASK\t\t\t(0x1 << 14)\n#define RT5645_M1_T_SFT\t\t\t\t14\n#define RT5645_M1_T_I2S2\t\t\t(0x0 << 14)\n#define RT5645_M1_T_I2S2_D3\t\t\t(0x1 << 14)\n#define RT5645_I2S2_F_MASK\t\t\t(0x1 << 12)\n#define RT5645_I2S2_F_SFT\t\t\t12\n#define RT5645_I2S2_F_I2S2_D2\t\t\t(0x0 << 12)\n#define RT5645_I2S2_F_I2S1_TCLK\t\t\t(0x1 << 12)\n#define RT5645_DMIC_1_M_MASK\t\t\t(0x1 << 9)\n#define RT5645_DMIC_1_M_SFT\t\t\t9\n#define RT5645_DMIC_1_M_NOR\t\t\t(0x0 << 9)\n#define RT5645_DMIC_1_M_ASYN\t\t\t(0x1 << 9)\n#define RT5645_DMIC_2_M_MASK\t\t\t(0x1 << 8)\n#define RT5645_DMIC_2_M_SFT\t\t\t8\n#define RT5645_DMIC_2_M_NOR\t\t\t(0x0 << 8)\n#define RT5645_DMIC_2_M_ASYN\t\t\t(0x1 << 8)\n\n \n#define RT5645_CLK_SEL_SYS\t\t\t(0x0)\n#define RT5645_CLK_SEL_I2S1_ASRC\t\t(0x1)\n#define RT5645_CLK_SEL_I2S2_ASRC\t\t(0x2)\n#define RT5645_CLK_SEL_SYS2\t\t\t(0x5)\n\n \n#define RT5645_DA_STO_CLK_SEL_MASK\t\t(0xf << 12)\n#define RT5645_DA_STO_CLK_SEL_SFT\t\t12\n#define RT5645_DA_MONOL_CLK_SEL_MASK\t\t(0xf << 8)\n#define RT5645_DA_MONOL_CLK_SEL_SFT\t\t8\n#define RT5645_DA_MONOR_CLK_SEL_MASK\t\t(0xf << 4)\n#define RT5645_DA_MONOR_CLK_SEL_SFT\t\t4\n#define RT5645_AD_STO1_CLK_SEL_MASK\t\t(0xf << 0)\n#define RT5645_AD_STO1_CLK_SEL_SFT\t\t0\n\n \n#define RT5645_AD_MONOL_CLK_SEL_MASK\t\t(0xf << 4)\n#define RT5645_AD_MONOL_CLK_SEL_SFT\t\t4\n#define RT5645_AD_MONOR_CLK_SEL_MASK\t\t(0xf << 0)\n#define RT5645_AD_MONOR_CLK_SEL_SFT\t\t0\n\n \n#define RT5645_I2S1_PD_MASK\t\t\t(0x7 << 12)\n#define RT5645_I2S1_PD_SFT\t\t\t12\n#define RT5645_I2S2_PD_MASK\t\t\t(0x7 << 8)\n#define RT5645_I2S2_PD_SFT\t\t\t8\n\n \n#define RT5645_HP_OVCD_MASK\t\t\t(0x1 << 10)\n#define RT5645_HP_OVCD_SFT\t\t\t10\n#define RT5645_HP_OVCD_DIS\t\t\t(0x0 << 10)\n#define RT5645_HP_OVCD_EN\t\t\t(0x1 << 10)\n#define RT5645_HP_OC_TH_MASK\t\t\t(0x3 << 8)\n#define RT5645_HP_OC_TH_SFT\t\t\t8\n#define RT5645_HP_OC_TH_90\t\t\t(0x0 << 8)\n#define RT5645_HP_OC_TH_105\t\t\t(0x1 << 8)\n#define RT5645_HP_OC_TH_120\t\t\t(0x2 << 8)\n#define RT5645_HP_OC_TH_135\t\t\t(0x3 << 8)\n\n \n#define RT5645_CLSD_OC_MASK\t\t\t(0x1 << 9)\n#define RT5645_CLSD_OC_SFT\t\t\t9\n#define RT5645_CLSD_OC_PU\t\t\t(0x0 << 9)\n#define RT5645_CLSD_OC_PD\t\t\t(0x1 << 9)\n#define RT5645_AUTO_PD_MASK\t\t\t(0x1 << 8)\n#define RT5645_AUTO_PD_SFT\t\t\t8\n#define RT5645_AUTO_PD_DIS\t\t\t(0x0 << 8)\n#define RT5645_AUTO_PD_EN\t\t\t(0x1 << 8)\n#define RT5645_CLSD_OC_TH_MASK\t\t\t(0x3f)\n#define RT5645_CLSD_OC_TH_SFT\t\t\t0\n\n \n#define RT5645_CLSD_RATIO_MASK\t\t\t(0xf << 12)\n#define RT5645_CLSD_RATIO_SFT\t\t\t12\n#define RT5645_CLSD_OM_MASK\t\t\t(0x1 << 11)\n#define RT5645_CLSD_OM_SFT\t\t\t11\n#define RT5645_CLSD_OM_MONO\t\t\t(0x0 << 11)\n#define RT5645_CLSD_OM_STO\t\t\t(0x1 << 11)\n#define RT5645_CLSD_SCH_MASK\t\t\t(0x1 << 10)\n#define RT5645_CLSD_SCH_SFT\t\t\t10\n#define RT5645_CLSD_SCH_L\t\t\t(0x0 << 10)\n#define RT5645_CLSD_SCH_S\t\t\t(0x1 << 10)\n\n \n#define RT5645_SMT_TRIG_MASK\t\t\t(0x1 << 15)\n#define RT5645_SMT_TRIG_SFT\t\t\t15\n#define RT5645_SMT_TRIG_DIS\t\t\t(0x0 << 15)\n#define RT5645_SMT_TRIG_EN\t\t\t(0x1 << 15)\n#define RT5645_HP_L_SMT_MASK\t\t\t(0x1 << 9)\n#define RT5645_HP_L_SMT_SFT\t\t\t9\n#define RT5645_HP_L_SMT_DIS\t\t\t(0x0 << 9)\n#define RT5645_HP_L_SMT_EN\t\t\t(0x1 << 9)\n#define RT5645_HP_R_SMT_MASK\t\t\t(0x1 << 8)\n#define RT5645_HP_R_SMT_SFT\t\t\t8\n#define RT5645_HP_R_SMT_DIS\t\t\t(0x0 << 8)\n#define RT5645_HP_R_SMT_EN\t\t\t(0x1 << 8)\n#define RT5645_HP_CD_PD_MASK\t\t\t(0x1 << 7)\n#define RT5645_HP_CD_PD_SFT\t\t\t7\n#define RT5645_HP_CD_PD_DIS\t\t\t(0x0 << 7)\n#define RT5645_HP_CD_PD_EN\t\t\t(0x1 << 7)\n#define RT5645_RSTN_MASK\t\t\t(0x1 << 6)\n#define RT5645_RSTN_SFT\t\t\t\t6\n#define RT5645_RSTN_DIS\t\t\t\t(0x0 << 6)\n#define RT5645_RSTN_EN\t\t\t\t(0x1 << 6)\n#define RT5645_RSTP_MASK\t\t\t(0x1 << 5)\n#define RT5645_RSTP_SFT\t\t\t\t5\n#define RT5645_RSTP_DIS\t\t\t\t(0x0 << 5)\n#define RT5645_RSTP_EN\t\t\t\t(0x1 << 5)\n#define RT5645_HP_CO_MASK\t\t\t(0x1 << 4)\n#define RT5645_HP_CO_SFT\t\t\t4\n#define RT5645_HP_CO_DIS\t\t\t(0x0 << 4)\n#define RT5645_HP_CO_EN\t\t\t\t(0x1 << 4)\n#define RT5645_HP_CP_MASK\t\t\t(0x1 << 3)\n#define RT5645_HP_CP_SFT\t\t\t3\n#define RT5645_HP_CP_PD\t\t\t\t(0x0 << 3)\n#define RT5645_HP_CP_PU\t\t\t\t(0x1 << 3)\n#define RT5645_HP_SG_MASK\t\t\t(0x1 << 2)\n#define RT5645_HP_SG_SFT\t\t\t2\n#define RT5645_HP_SG_DIS\t\t\t(0x0 << 2)\n#define RT5645_HP_SG_EN\t\t\t\t(0x1 << 2)\n#define RT5645_HP_DP_MASK\t\t\t(0x1 << 1)\n#define RT5645_HP_DP_SFT\t\t\t1\n#define RT5645_HP_DP_PD\t\t\t\t(0x0 << 1)\n#define RT5645_HP_DP_PU\t\t\t\t(0x1 << 1)\n#define RT5645_HP_CB_MASK\t\t\t(0x1)\n#define RT5645_HP_CB_SFT\t\t\t0\n#define RT5645_HP_CB_PD\t\t\t\t(0x0)\n#define RT5645_HP_CB_PU\t\t\t\t(0x1)\n\n \n#define RT5645_DEPOP_MASK\t\t\t(0x1 << 13)\n#define RT5645_DEPOP_SFT\t\t\t13\n#define RT5645_DEPOP_AUTO\t\t\t(0x0 << 13)\n#define RT5645_DEPOP_MAN\t\t\t(0x1 << 13)\n#define RT5645_RAMP_MASK\t\t\t(0x1 << 12)\n#define RT5645_RAMP_SFT\t\t\t\t12\n#define RT5645_RAMP_DIS\t\t\t\t(0x0 << 12)\n#define RT5645_RAMP_EN\t\t\t\t(0x1 << 12)\n#define RT5645_BPS_MASK\t\t\t\t(0x1 << 11)\n#define RT5645_BPS_SFT\t\t\t\t11\n#define RT5645_BPS_DIS\t\t\t\t(0x0 << 11)\n#define RT5645_BPS_EN\t\t\t\t(0x1 << 11)\n#define RT5645_FAST_UPDN_MASK\t\t\t(0x1 << 10)\n#define RT5645_FAST_UPDN_SFT\t\t\t10\n#define RT5645_FAST_UPDN_DIS\t\t\t(0x0 << 10)\n#define RT5645_FAST_UPDN_EN\t\t\t(0x1 << 10)\n#define RT5645_MRES_MASK\t\t\t(0x3 << 8)\n#define RT5645_MRES_SFT\t\t\t\t8\n#define RT5645_MRES_15MO\t\t\t(0x0 << 8)\n#define RT5645_MRES_25MO\t\t\t(0x1 << 8)\n#define RT5645_MRES_35MO\t\t\t(0x2 << 8)\n#define RT5645_MRES_45MO\t\t\t(0x3 << 8)\n#define RT5645_VLO_MASK\t\t\t\t(0x1 << 7)\n#define RT5645_VLO_SFT\t\t\t\t7\n#define RT5645_VLO_3V\t\t\t\t(0x0 << 7)\n#define RT5645_VLO_32V\t\t\t\t(0x1 << 7)\n#define RT5645_DIG_DP_MASK\t\t\t(0x1 << 6)\n#define RT5645_DIG_DP_SFT\t\t\t6\n#define RT5645_DIG_DP_DIS\t\t\t(0x0 << 6)\n#define RT5645_DIG_DP_EN\t\t\t(0x1 << 6)\n#define RT5645_DP_TH_MASK\t\t\t(0x3 << 4)\n#define RT5645_DP_TH_SFT\t\t\t4\n\n \n#define RT5645_CP_SYS_MASK\t\t\t(0x7 << 12)\n#define RT5645_CP_SYS_SFT\t\t\t12\n#define RT5645_CP_FQ1_MASK\t\t\t(0x7 << 8)\n#define RT5645_CP_FQ1_SFT\t\t\t8\n#define RT5645_CP_FQ2_MASK\t\t\t(0x7 << 4)\n#define RT5645_CP_FQ2_SFT\t\t\t4\n#define RT5645_CP_FQ3_MASK\t\t\t(0x7)\n#define RT5645_CP_FQ3_SFT\t\t\t0\n#define RT5645_CP_FQ_1_5_KHZ\t\t\t0\n#define RT5645_CP_FQ_3_KHZ\t\t\t1\n#define RT5645_CP_FQ_6_KHZ\t\t\t2\n#define RT5645_CP_FQ_12_KHZ\t\t\t3\n#define RT5645_CP_FQ_24_KHZ\t\t\t4\n#define RT5645_CP_FQ_48_KHZ\t\t\t5\n#define RT5645_CP_FQ_96_KHZ\t\t\t6\n#define RT5645_CP_FQ_192_KHZ\t\t\t7\n\n \n#define RT5645_PVDD_DET_MASK\t\t\t(0x1 << 15)\n#define RT5645_PVDD_DET_SFT\t\t\t15\n#define RT5645_PVDD_DET_DIS\t\t\t(0x0 << 15)\n#define RT5645_PVDD_DET_EN\t\t\t(0x1 << 15)\n#define RT5645_SPK_AG_MASK\t\t\t(0x1 << 14)\n#define RT5645_SPK_AG_SFT\t\t\t14\n#define RT5645_SPK_AG_DIS\t\t\t(0x0 << 14)\n#define RT5645_SPK_AG_EN\t\t\t(0x1 << 14)\n\n \n#define RT5645_MIC1_BS_MASK\t\t\t(0x1 << 15)\n#define RT5645_MIC1_BS_SFT\t\t\t15\n#define RT5645_MIC1_BS_9AV\t\t\t(0x0 << 15)\n#define RT5645_MIC1_BS_75AV\t\t\t(0x1 << 15)\n#define RT5645_MIC2_BS_MASK\t\t\t(0x1 << 14)\n#define RT5645_MIC2_BS_SFT\t\t\t14\n#define RT5645_MIC2_BS_9AV\t\t\t(0x0 << 14)\n#define RT5645_MIC2_BS_75AV\t\t\t(0x1 << 14)\n#define RT5645_MIC1_CLK_MASK\t\t\t(0x1 << 13)\n#define RT5645_MIC1_CLK_SFT\t\t\t13\n#define RT5645_MIC1_CLK_DIS\t\t\t(0x0 << 13)\n#define RT5645_MIC1_CLK_EN\t\t\t(0x1 << 13)\n#define RT5645_MIC2_CLK_MASK\t\t\t(0x1 << 12)\n#define RT5645_MIC2_CLK_SFT\t\t\t12\n#define RT5645_MIC2_CLK_DIS\t\t\t(0x0 << 12)\n#define RT5645_MIC2_CLK_EN\t\t\t(0x1 << 12)\n#define RT5645_MIC1_OVCD_MASK\t\t\t(0x1 << 11)\n#define RT5645_MIC1_OVCD_SFT\t\t\t11\n#define RT5645_MIC1_OVCD_DIS\t\t\t(0x0 << 11)\n#define RT5645_MIC1_OVCD_EN\t\t\t(0x1 << 11)\n#define RT5645_MIC1_OVTH_MASK\t\t\t(0x3 << 9)\n#define RT5645_MIC1_OVTH_SFT\t\t\t9\n#define RT5645_MIC1_OVTH_600UA\t\t\t(0x0 << 9)\n#define RT5645_MIC1_OVTH_1500UA\t\t\t(0x1 << 9)\n#define RT5645_MIC1_OVTH_2000UA\t\t\t(0x2 << 9)\n#define RT5645_MIC2_OVCD_MASK\t\t\t(0x1 << 8)\n#define RT5645_MIC2_OVCD_SFT\t\t\t8\n#define RT5645_MIC2_OVCD_DIS\t\t\t(0x0 << 8)\n#define RT5645_MIC2_OVCD_EN\t\t\t(0x1 << 8)\n#define RT5645_MIC2_OVTH_MASK\t\t\t(0x3 << 6)\n#define RT5645_MIC2_OVTH_SFT\t\t\t6\n#define RT5645_MIC2_OVTH_600UA\t\t\t(0x0 << 6)\n#define RT5645_MIC2_OVTH_1500UA\t\t\t(0x1 << 6)\n#define RT5645_MIC2_OVTH_2000UA\t\t\t(0x2 << 6)\n#define RT5645_PWR_MB_MASK\t\t\t(0x1 << 5)\n#define RT5645_PWR_MB_SFT\t\t\t5\n#define RT5645_PWR_MB_PD\t\t\t(0x0 << 5)\n#define RT5645_PWR_MB_PU\t\t\t(0x1 << 5)\n#define RT5645_PWR_CLK25M_MASK\t\t\t(0x1 << 4)\n#define RT5645_PWR_CLK25M_SFT\t\t\t4\n#define RT5645_PWR_CLK25M_PD\t\t\t(0x0 << 4)\n#define RT5645_PWR_CLK25M_PU\t\t\t(0x1 << 4)\n#define RT5645_IRQ_CLK_MCLK\t\t\t(0x0 << 3)\n#define RT5645_IRQ_CLK_INT\t\t\t(0x1 << 3)\n#define RT5645_JD1_MODE_MASK\t\t\t(0x3 << 0)\n#define RT5645_JD1_MODE_0\t\t\t(0x0 << 0)\n#define RT5645_JD1_MODE_1\t\t\t(0x1 << 0)\n#define RT5645_JD1_MODE_2\t\t\t(0x2 << 0)\n\n \n#define RT5645_VAD_SEL_MASK\t\t\t(0x3 << 8)\n#define RT5645_VAD_SEL_SFT\t\t\t8\n\n \n#define RT5645_EQ_SRC_MASK\t\t\t(0x1 << 15)\n#define RT5645_EQ_SRC_SFT\t\t\t15\n#define RT5645_EQ_SRC_DAC\t\t\t(0x0 << 15)\n#define RT5645_EQ_SRC_ADC\t\t\t(0x1 << 15)\n#define RT5645_EQ_UPD\t\t\t\t(0x1 << 14)\n#define RT5645_EQ_UPD_BIT\t\t\t14\n#define RT5645_EQ_CD_MASK\t\t\t(0x1 << 13)\n#define RT5645_EQ_CD_SFT\t\t\t13\n#define RT5645_EQ_CD_DIS\t\t\t(0x0 << 13)\n#define RT5645_EQ_CD_EN\t\t\t\t(0x1 << 13)\n#define RT5645_EQ_DITH_MASK\t\t\t(0x3 << 8)\n#define RT5645_EQ_DITH_SFT\t\t\t8\n#define RT5645_EQ_DITH_NOR\t\t\t(0x0 << 8)\n#define RT5645_EQ_DITH_LSB\t\t\t(0x1 << 8)\n#define RT5645_EQ_DITH_LSB_1\t\t\t(0x2 << 8)\n#define RT5645_EQ_DITH_LSB_2\t\t\t(0x3 << 8)\n\n \n#define RT5645_EQ_HPF1_M_MASK\t\t\t(0x1 << 8)\n#define RT5645_EQ_HPF1_M_SFT\t\t\t8\n#define RT5645_EQ_HPF1_M_HI\t\t\t(0x0 << 8)\n#define RT5645_EQ_HPF1_M_1ST\t\t\t(0x1 << 8)\n#define RT5645_EQ_LPF1_M_MASK\t\t\t(0x1 << 7)\n#define RT5645_EQ_LPF1_M_SFT\t\t\t7\n#define RT5645_EQ_LPF1_M_LO\t\t\t(0x0 << 7)\n#define RT5645_EQ_LPF1_M_1ST\t\t\t(0x1 << 7)\n#define RT5645_EQ_HPF2_MASK\t\t\t(0x1 << 6)\n#define RT5645_EQ_HPF2_SFT\t\t\t6\n#define RT5645_EQ_HPF2_DIS\t\t\t(0x0 << 6)\n#define RT5645_EQ_HPF2_EN\t\t\t(0x1 << 6)\n#define RT5645_EQ_HPF1_MASK\t\t\t(0x1 << 5)\n#define RT5645_EQ_HPF1_SFT\t\t\t5\n#define RT5645_EQ_HPF1_DIS\t\t\t(0x0 << 5)\n#define RT5645_EQ_HPF1_EN\t\t\t(0x1 << 5)\n#define RT5645_EQ_BPF4_MASK\t\t\t(0x1 << 4)\n#define RT5645_EQ_BPF4_SFT\t\t\t4\n#define RT5645_EQ_BPF4_DIS\t\t\t(0x0 << 4)\n#define RT5645_EQ_BPF4_EN\t\t\t(0x1 << 4)\n#define RT5645_EQ_BPF3_MASK\t\t\t(0x1 << 3)\n#define RT5645_EQ_BPF3_SFT\t\t\t3\n#define RT5645_EQ_BPF3_DIS\t\t\t(0x0 << 3)\n#define RT5645_EQ_BPF3_EN\t\t\t(0x1 << 3)\n#define RT5645_EQ_BPF2_MASK\t\t\t(0x1 << 2)\n#define RT5645_EQ_BPF2_SFT\t\t\t2\n#define RT5645_EQ_BPF2_DIS\t\t\t(0x0 << 2)\n#define RT5645_EQ_BPF2_EN\t\t\t(0x1 << 2)\n#define RT5645_EQ_BPF1_MASK\t\t\t(0x1 << 1)\n#define RT5645_EQ_BPF1_SFT\t\t\t1\n#define RT5645_EQ_BPF1_DIS\t\t\t(0x0 << 1)\n#define RT5645_EQ_BPF1_EN\t\t\t(0x1 << 1)\n#define RT5645_EQ_LPF_MASK\t\t\t(0x1)\n#define RT5645_EQ_LPF_SFT\t\t\t0\n#define RT5645_EQ_LPF_DIS\t\t\t(0x0)\n#define RT5645_EQ_LPF_EN\t\t\t(0x1)\n#define RT5645_EQ_CTRL_MASK\t\t\t(0x7f)\n\n \n#define RT5645_MT_MASK\t\t\t\t(0x1 << 15)\n#define RT5645_MT_SFT\t\t\t\t15\n#define RT5645_MT_DIS\t\t\t\t(0x0 << 15)\n#define RT5645_MT_EN\t\t\t\t(0x1 << 15)\n\n \n#define RT5645_DRC_AGC_P_MASK\t\t\t(0x1 << 15)\n#define RT5645_DRC_AGC_P_SFT\t\t\t15\n#define RT5645_DRC_AGC_P_DAC\t\t\t(0x0 << 15)\n#define RT5645_DRC_AGC_P_ADC\t\t\t(0x1 << 15)\n#define RT5645_DRC_AGC_MASK\t\t\t(0x1 << 14)\n#define RT5645_DRC_AGC_SFT\t\t\t14\n#define RT5645_DRC_AGC_DIS\t\t\t(0x0 << 14)\n#define RT5645_DRC_AGC_EN\t\t\t(0x1 << 14)\n#define RT5645_DRC_AGC_UPD\t\t\t(0x1 << 13)\n#define RT5645_DRC_AGC_UPD_BIT\t\t\t13\n#define RT5645_DRC_AGC_AR_MASK\t\t\t(0x1f << 8)\n#define RT5645_DRC_AGC_AR_SFT\t\t\t8\n#define RT5645_DRC_AGC_R_MASK\t\t\t(0x7 << 5)\n#define RT5645_DRC_AGC_R_SFT\t\t\t5\n#define RT5645_DRC_AGC_R_48K\t\t\t(0x1 << 5)\n#define RT5645_DRC_AGC_R_96K\t\t\t(0x2 << 5)\n#define RT5645_DRC_AGC_R_192K\t\t\t(0x3 << 5)\n#define RT5645_DRC_AGC_R_441K\t\t\t(0x5 << 5)\n#define RT5645_DRC_AGC_R_882K\t\t\t(0x6 << 5)\n#define RT5645_DRC_AGC_R_1764K\t\t\t(0x7 << 5)\n#define RT5645_DRC_AGC_RC_MASK\t\t\t(0x1f)\n#define RT5645_DRC_AGC_RC_SFT\t\t\t0\n\n \n#define RT5645_DRC_AGC_POB_MASK\t\t\t(0x3f << 8)\n#define RT5645_DRC_AGC_POB_SFT\t\t\t8\n#define RT5645_DRC_AGC_CP_MASK\t\t\t(0x1 << 7)\n#define RT5645_DRC_AGC_CP_SFT\t\t\t7\n#define RT5645_DRC_AGC_CP_DIS\t\t\t(0x0 << 7)\n#define RT5645_DRC_AGC_CP_EN\t\t\t(0x1 << 7)\n#define RT5645_DRC_AGC_CPR_MASK\t\t\t(0x3 << 5)\n#define RT5645_DRC_AGC_CPR_SFT\t\t\t5\n#define RT5645_DRC_AGC_CPR_1_1\t\t\t(0x0 << 5)\n#define RT5645_DRC_AGC_CPR_1_2\t\t\t(0x1 << 5)\n#define RT5645_DRC_AGC_CPR_1_3\t\t\t(0x2 << 5)\n#define RT5645_DRC_AGC_CPR_1_4\t\t\t(0x3 << 5)\n#define RT5645_DRC_AGC_PRB_MASK\t\t\t(0x1f)\n#define RT5645_DRC_AGC_PRB_SFT\t\t\t0\n\n \n#define RT5645_DRC_AGC_NGB_MASK\t\t\t(0xf << 12)\n#define RT5645_DRC_AGC_NGB_SFT\t\t\t12\n#define RT5645_DRC_AGC_TAR_MASK\t\t\t(0x1f << 7)\n#define RT5645_DRC_AGC_TAR_SFT\t\t\t7\n#define RT5645_DRC_AGC_NG_MASK\t\t\t(0x1 << 6)\n#define RT5645_DRC_AGC_NG_SFT\t\t\t6\n#define RT5645_DRC_AGC_NG_DIS\t\t\t(0x0 << 6)\n#define RT5645_DRC_AGC_NG_EN\t\t\t(0x1 << 6)\n#define RT5645_DRC_AGC_NGH_MASK\t\t\t(0x1 << 5)\n#define RT5645_DRC_AGC_NGH_SFT\t\t\t5\n#define RT5645_DRC_AGC_NGH_DIS\t\t\t(0x0 << 5)\n#define RT5645_DRC_AGC_NGH_EN\t\t\t(0x1 << 5)\n#define RT5645_DRC_AGC_NGT_MASK\t\t\t(0x1f)\n#define RT5645_DRC_AGC_NGT_SFT\t\t\t0\n\n \n#define RT5645_ANC_M_MASK\t\t\t(0x1 << 15)\n#define RT5645_ANC_M_SFT\t\t\t15\n#define RT5645_ANC_M_NOR\t\t\t(0x0 << 15)\n#define RT5645_ANC_M_REV\t\t\t(0x1 << 15)\n#define RT5645_ANC_MASK\t\t\t\t(0x1 << 14)\n#define RT5645_ANC_SFT\t\t\t\t14\n#define RT5645_ANC_DIS\t\t\t\t(0x0 << 14)\n#define RT5645_ANC_EN\t\t\t\t(0x1 << 14)\n#define RT5645_ANC_MD_MASK\t\t\t(0x3 << 12)\n#define RT5645_ANC_MD_SFT\t\t\t12\n#define RT5645_ANC_MD_DIS\t\t\t(0x0 << 12)\n#define RT5645_ANC_MD_67MS\t\t\t(0x1 << 12)\n#define RT5645_ANC_MD_267MS\t\t\t(0x2 << 12)\n#define RT5645_ANC_MD_1067MS\t\t\t(0x3 << 12)\n#define RT5645_ANC_SN_MASK\t\t\t(0x1 << 11)\n#define RT5645_ANC_SN_SFT\t\t\t11\n#define RT5645_ANC_SN_DIS\t\t\t(0x0 << 11)\n#define RT5645_ANC_SN_EN\t\t\t(0x1 << 11)\n#define RT5645_ANC_CLK_MASK\t\t\t(0x1 << 10)\n#define RT5645_ANC_CLK_SFT\t\t\t10\n#define RT5645_ANC_CLK_ANC\t\t\t(0x0 << 10)\n#define RT5645_ANC_CLK_REG\t\t\t(0x1 << 10)\n#define RT5645_ANC_ZCD_MASK\t\t\t(0x3 << 8)\n#define RT5645_ANC_ZCD_SFT\t\t\t8\n#define RT5645_ANC_ZCD_DIS\t\t\t(0x0 << 8)\n#define RT5645_ANC_ZCD_T1\t\t\t(0x1 << 8)\n#define RT5645_ANC_ZCD_T2\t\t\t(0x2 << 8)\n#define RT5645_ANC_ZCD_WT\t\t\t(0x3 << 8)\n#define RT5645_ANC_CS_MASK\t\t\t(0x1 << 7)\n#define RT5645_ANC_CS_SFT\t\t\t7\n#define RT5645_ANC_CS_DIS\t\t\t(0x0 << 7)\n#define RT5645_ANC_CS_EN\t\t\t(0x1 << 7)\n#define RT5645_ANC_SW_MASK\t\t\t(0x1 << 6)\n#define RT5645_ANC_SW_SFT\t\t\t6\n#define RT5645_ANC_SW_NOR\t\t\t(0x0 << 6)\n#define RT5645_ANC_SW_AUTO\t\t\t(0x1 << 6)\n#define RT5645_ANC_CO_L_MASK\t\t\t(0x3f)\n#define RT5645_ANC_CO_L_SFT\t\t\t0\n\n \n#define RT5645_ANC_FG_R_MASK\t\t\t(0xf << 12)\n#define RT5645_ANC_FG_R_SFT\t\t\t12\n#define RT5645_ANC_FG_L_MASK\t\t\t(0xf << 8)\n#define RT5645_ANC_FG_L_SFT\t\t\t8\n#define RT5645_ANC_CG_R_MASK\t\t\t(0xf << 4)\n#define RT5645_ANC_CG_R_SFT\t\t\t4\n#define RT5645_ANC_CG_L_MASK\t\t\t(0xf)\n#define RT5645_ANC_CG_L_SFT\t\t\t0\n\n \n#define RT5645_ANC_CD_MASK\t\t\t(0x1 << 6)\n#define RT5645_ANC_CD_SFT\t\t\t6\n#define RT5645_ANC_CD_BOTH\t\t\t(0x0 << 6)\n#define RT5645_ANC_CD_IND\t\t\t(0x1 << 6)\n#define RT5645_ANC_CO_R_MASK\t\t\t(0x3f)\n#define RT5645_ANC_CO_R_SFT\t\t\t0\n\n \n#define RT5645_JD_MASK\t\t\t\t(0x7 << 13)\n#define RT5645_JD_SFT\t\t\t\t13\n#define RT5645_JD_DIS\t\t\t\t(0x0 << 13)\n#define RT5645_JD_GPIO1\t\t\t\t(0x1 << 13)\n#define RT5645_JD_JD1_IN4P\t\t\t(0x2 << 13)\n#define RT5645_JD_JD2_IN4N\t\t\t(0x3 << 13)\n#define RT5645_JD_GPIO2\t\t\t\t(0x4 << 13)\n#define RT5645_JD_GPIO3\t\t\t\t(0x5 << 13)\n#define RT5645_JD_GPIO4\t\t\t\t(0x6 << 13)\n#define RT5645_JD_HP_MASK\t\t\t(0x1 << 11)\n#define RT5645_JD_HP_SFT\t\t\t11\n#define RT5645_JD_HP_DIS\t\t\t(0x0 << 11)\n#define RT5645_JD_HP_EN\t\t\t\t(0x1 << 11)\n#define RT5645_JD_HP_TRG_MASK\t\t\t(0x1 << 10)\n#define RT5645_JD_HP_TRG_SFT\t\t\t10\n#define RT5645_JD_HP_TRG_LO\t\t\t(0x0 << 10)\n#define RT5645_JD_HP_TRG_HI\t\t\t(0x1 << 10)\n#define RT5645_JD_SPL_MASK\t\t\t(0x1 << 9)\n#define RT5645_JD_SPL_SFT\t\t\t9\n#define RT5645_JD_SPL_DIS\t\t\t(0x0 << 9)\n#define RT5645_JD_SPL_EN\t\t\t(0x1 << 9)\n#define RT5645_JD_SPL_TRG_MASK\t\t\t(0x1 << 8)\n#define RT5645_JD_SPL_TRG_SFT\t\t\t8\n#define RT5645_JD_SPL_TRG_LO\t\t\t(0x0 << 8)\n#define RT5645_JD_SPL_TRG_HI\t\t\t(0x1 << 8)\n#define RT5645_JD_SPR_MASK\t\t\t(0x1 << 7)\n#define RT5645_JD_SPR_SFT\t\t\t7\n#define RT5645_JD_SPR_DIS\t\t\t(0x0 << 7)\n#define RT5645_JD_SPR_EN\t\t\t(0x1 << 7)\n#define RT5645_JD_SPR_TRG_MASK\t\t\t(0x1 << 6)\n#define RT5645_JD_SPR_TRG_SFT\t\t\t6\n#define RT5645_JD_SPR_TRG_LO\t\t\t(0x0 << 6)\n#define RT5645_JD_SPR_TRG_HI\t\t\t(0x1 << 6)\n#define RT5645_JD_MO_MASK\t\t\t(0x1 << 5)\n#define RT5645_JD_MO_SFT\t\t\t5\n#define RT5645_JD_MO_DIS\t\t\t(0x0 << 5)\n#define RT5645_JD_MO_EN\t\t\t\t(0x1 << 5)\n#define RT5645_JD_MO_TRG_MASK\t\t\t(0x1 << 4)\n#define RT5645_JD_MO_TRG_SFT\t\t\t4\n#define RT5645_JD_MO_TRG_LO\t\t\t(0x0 << 4)\n#define RT5645_JD_MO_TRG_HI\t\t\t(0x1 << 4)\n#define RT5645_JD_LO_MASK\t\t\t(0x1 << 3)\n#define RT5645_JD_LO_SFT\t\t\t3\n#define RT5645_JD_LO_DIS\t\t\t(0x0 << 3)\n#define RT5645_JD_LO_EN\t\t\t\t(0x1 << 3)\n#define RT5645_JD_LO_TRG_MASK\t\t\t(0x1 << 2)\n#define RT5645_JD_LO_TRG_SFT\t\t\t2\n#define RT5645_JD_LO_TRG_LO\t\t\t(0x0 << 2)\n#define RT5645_JD_LO_TRG_HI\t\t\t(0x1 << 2)\n#define RT5645_JD1_IN4P_MASK\t\t\t(0x1 << 1)\n#define RT5645_JD1_IN4P_SFT\t\t\t1\n#define RT5645_JD1_IN4P_DIS\t\t\t(0x0 << 1)\n#define RT5645_JD1_IN4P_EN\t\t\t(0x1 << 1)\n#define RT5645_JD2_IN4N_MASK\t\t\t(0x1)\n#define RT5645_JD2_IN4N_SFT\t\t\t0\n#define RT5645_JD2_IN4N_DIS\t\t\t(0x0)\n#define RT5645_JD2_IN4N_EN\t\t\t(0x1)\n\n \n#define RT5645_ANC_DET_MASK\t\t\t(0x3 << 4)\n#define RT5645_ANC_DET_SFT\t\t\t4\n#define RT5645_ANC_DET_DIS\t\t\t(0x0 << 4)\n#define RT5645_ANC_DET_MB1\t\t\t(0x1 << 4)\n#define RT5645_ANC_DET_MB2\t\t\t(0x2 << 4)\n#define RT5645_ANC_DET_JD\t\t\t(0x3 << 4)\n#define RT5645_AD_TRG_MASK\t\t\t(0x1 << 3)\n#define RT5645_AD_TRG_SFT\t\t\t3\n#define RT5645_AD_TRG_LO\t\t\t(0x0 << 3)\n#define RT5645_AD_TRG_HI\t\t\t(0x1 << 3)\n#define RT5645_ANCM_DET_MASK\t\t\t(0x3 << 4)\n#define RT5645_ANCM_DET_SFT\t\t\t4\n#define RT5645_ANCM_DET_DIS\t\t\t(0x0 << 4)\n#define RT5645_ANCM_DET_MB1\t\t\t(0x1 << 4)\n#define RT5645_ANCM_DET_MB2\t\t\t(0x2 << 4)\n#define RT5645_ANCM_DET_JD\t\t\t(0x3 << 4)\n#define RT5645_AMD_TRG_MASK\t\t\t(0x1 << 3)\n#define RT5645_AMD_TRG_SFT\t\t\t3\n#define RT5645_AMD_TRG_LO\t\t\t(0x0 << 3)\n#define RT5645_AMD_TRG_HI\t\t\t(0x1 << 3)\n\n \n#define RT5645_IRQ_JD_MASK\t\t\t(0x1 << 15)\n#define RT5645_IRQ_JD_SFT\t\t\t15\n#define RT5645_IRQ_JD_BP\t\t\t(0x0 << 15)\n#define RT5645_IRQ_JD_NOR\t\t\t(0x1 << 15)\n#define RT5645_IRQ_OT_MASK\t\t\t(0x1 << 14)\n#define RT5645_IRQ_OT_SFT\t\t\t14\n#define RT5645_IRQ_OT_BP\t\t\t(0x0 << 14)\n#define RT5645_IRQ_OT_NOR\t\t\t(0x1 << 14)\n#define RT5645_JD_STKY_MASK\t\t\t(0x1 << 13)\n#define RT5645_JD_STKY_SFT\t\t\t13\n#define RT5645_JD_STKY_DIS\t\t\t(0x0 << 13)\n#define RT5645_JD_STKY_EN\t\t\t(0x1 << 13)\n#define RT5645_OT_STKY_MASK\t\t\t(0x1 << 12)\n#define RT5645_OT_STKY_SFT\t\t\t12\n#define RT5645_OT_STKY_DIS\t\t\t(0x0 << 12)\n#define RT5645_OT_STKY_EN\t\t\t(0x1 << 12)\n#define RT5645_JD_P_MASK\t\t\t(0x1 << 11)\n#define RT5645_JD_P_SFT\t\t\t\t11\n#define RT5645_JD_P_NOR\t\t\t\t(0x0 << 11)\n#define RT5645_JD_P_INV\t\t\t\t(0x1 << 11)\n#define RT5645_OT_P_MASK\t\t\t(0x1 << 10)\n#define RT5645_OT_P_SFT\t\t\t\t10\n#define RT5645_OT_P_NOR\t\t\t\t(0x0 << 10)\n#define RT5645_OT_P_INV\t\t\t\t(0x1 << 10)\n#define RT5645_IRQ_JD_1_1_EN\t\t\t(0x1 << 9)\n#define RT5645_JD_1_1_MASK\t\t\t(0x1 << 7)\n#define RT5645_JD_1_1_SFT\t\t\t7\n#define RT5645_JD_1_1_NOR\t\t\t(0x0 << 7)\n#define RT5645_JD_1_1_INV\t\t\t(0x1 << 7)\n\n \n#define RT5645_IRQ_MB1_OC_MASK\t\t\t(0x1 << 15)\n#define RT5645_IRQ_MB1_OC_SFT\t\t\t15\n#define RT5645_IRQ_MB1_OC_BP\t\t\t(0x0 << 15)\n#define RT5645_IRQ_MB1_OC_NOR\t\t\t(0x1 << 15)\n#define RT5645_IRQ_MB2_OC_MASK\t\t\t(0x1 << 14)\n#define RT5645_IRQ_MB2_OC_SFT\t\t\t14\n#define RT5645_IRQ_MB2_OC_BP\t\t\t(0x0 << 14)\n#define RT5645_IRQ_MB2_OC_NOR\t\t\t(0x1 << 14)\n#define RT5645_MB1_OC_STKY_MASK\t\t\t(0x1 << 13)\n#define RT5645_MB1_OC_STKY_SFT\t\t\t13\n#define RT5645_MB1_OC_STKY_DIS\t\t\t(0x0 << 13)\n#define RT5645_MB1_OC_STKY_EN\t\t\t(0x1 << 13)\n#define RT5645_MB2_OC_STKY_MASK\t\t\t(0x1 << 12)\n#define RT5645_MB2_OC_STKY_SFT\t\t\t12\n#define RT5645_MB2_OC_STKY_DIS\t\t\t(0x0 << 12)\n#define RT5645_MB2_OC_STKY_EN\t\t\t(0x1 << 12)\n#define RT5645_MB1_OC_P_MASK\t\t\t(0x1 << 7)\n#define RT5645_MB1_OC_P_SFT\t\t\t7\n#define RT5645_MB1_OC_P_NOR\t\t\t(0x0 << 7)\n#define RT5645_MB1_OC_P_INV\t\t\t(0x1 << 7)\n#define RT5645_MB2_OC_P_MASK\t\t\t(0x1 << 6)\n#define RT5645_MB2_OC_P_SFT\t\t\t6\n#define RT5645_MB2_OC_P_NOR\t\t\t(0x0 << 6)\n#define RT5645_MB2_OC_P_INV\t\t\t(0x1 << 6)\n#define RT5645_MB1_OC_CLR\t\t\t(0x1 << 3)\n#define RT5645_MB1_OC_CLR_SFT\t\t\t3\n#define RT5645_MB2_OC_CLR\t\t\t(0x1 << 2)\n#define RT5645_MB2_OC_CLR_SFT\t\t\t2\n\n \n#define RT5645_GP1_PIN_MASK\t\t\t(0x1 << 15)\n#define RT5645_GP1_PIN_SFT\t\t\t15\n#define RT5645_GP1_PIN_GPIO1\t\t\t(0x0 << 15)\n#define RT5645_GP1_PIN_IRQ\t\t\t(0x1 << 15)\n#define RT5645_GP2_PIN_MASK\t\t\t(0x1 << 14)\n#define RT5645_GP2_PIN_SFT\t\t\t14\n#define RT5645_GP2_PIN_GPIO2\t\t\t(0x0 << 14)\n#define RT5645_GP2_PIN_DMIC1_SCL\t\t(0x1 << 14)\n#define RT5645_GP3_PIN_MASK\t\t\t(0x3 << 12)\n#define RT5645_GP3_PIN_SFT\t\t\t12\n#define RT5645_GP3_PIN_GPIO3\t\t\t(0x0 << 12)\n#define RT5645_GP3_PIN_DMIC1_SDA\t\t(0x1 << 12)\n#define RT5645_GP3_PIN_IRQ\t\t\t(0x2 << 12)\n#define RT5645_GP4_PIN_MASK\t\t\t(0x1 << 11)\n#define RT5645_GP4_PIN_SFT\t\t\t11\n#define RT5645_GP4_PIN_GPIO4\t\t\t(0x0 << 11)\n#define RT5645_GP4_PIN_DMIC2_SDA\t\t(0x1 << 11)\n#define RT5645_DP_SIG_MASK\t\t\t(0x1 << 10)\n#define RT5645_DP_SIG_SFT\t\t\t10\n#define RT5645_DP_SIG_TEST\t\t\t(0x0 << 10)\n#define RT5645_DP_SIG_AP\t\t\t(0x1 << 10)\n#define RT5645_GPIO_M_MASK\t\t\t(0x1 << 9)\n#define RT5645_GPIO_M_SFT\t\t\t9\n#define RT5645_GPIO_M_FLT\t\t\t(0x0 << 9)\n#define RT5645_GPIO_M_PH\t\t\t(0x1 << 9)\n#define RT5645_I2S2_SEL\t\t\t\t(0x1 << 8)\n#define RT5645_I2S2_SEL_SFT\t\t\t8\n#define RT5645_GP5_PIN_MASK\t\t\t(0x1 << 7)\n#define RT5645_GP5_PIN_SFT\t\t\t7\n#define RT5645_GP5_PIN_GPIO5\t\t\t(0x0 << 7)\n#define RT5645_GP5_PIN_DMIC1_SDA\t\t(0x1 << 7)\n#define RT5645_GP6_PIN_MASK\t\t\t(0x1 << 6)\n#define RT5645_GP6_PIN_SFT\t\t\t6\n#define RT5645_GP6_PIN_GPIO6\t\t\t(0x0 << 6)\n#define RT5645_GP6_PIN_DMIC2_SDA\t\t(0x1 << 6)\n#define RT5645_I2S2_DAC_PIN_MASK\t\t(0x1 << 4)\n#define RT5645_I2S2_DAC_PIN_SFT\t\t\t4\n#define RT5645_I2S2_DAC_PIN_I2S\t\t\t(0x0 << 4)\n#define RT5645_I2S2_DAC_PIN_GPIO\t\t(0x1 << 4)\n#define RT5645_GP8_PIN_MASK\t\t\t(0x1 << 3)\n#define RT5645_GP8_PIN_SFT\t\t\t3\n#define RT5645_GP8_PIN_GPIO8\t\t\t(0x0 << 3)\n#define RT5645_GP8_PIN_DMIC2_SDA\t\t(0x1 << 3)\n#define RT5645_GP12_PIN_MASK\t\t\t(0x1 << 2)\n#define RT5645_GP12_PIN_SFT\t\t\t2\n#define RT5645_GP12_PIN_GPIO12\t\t\t(0x0 << 2)\n#define RT5645_GP12_PIN_DMIC2_SDA\t\t(0x1 << 2)\n#define RT5645_GP11_PIN_MASK\t\t\t(0x1 << 1)\n#define RT5645_GP11_PIN_SFT\t\t\t1\n#define RT5645_GP11_PIN_GPIO11\t\t\t(0x0 << 1)\n#define RT5645_GP11_PIN_DMIC1_SDA\t\t(0x1 << 1)\n#define RT5645_GP10_PIN_MASK\t\t\t(0x1)\n#define RT5645_GP10_PIN_SFT\t\t\t0\n#define RT5645_GP10_PIN_GPIO10\t\t\t(0x0)\n#define RT5645_GP10_PIN_DMIC2_SDA\t\t(0x1)\n\n \n#define RT5645_GP4_PF_MASK\t\t\t(0x1 << 11)\n#define RT5645_GP4_PF_SFT\t\t\t11\n#define RT5645_GP4_PF_IN\t\t\t(0x0 << 11)\n#define RT5645_GP4_PF_OUT\t\t\t(0x1 << 11)\n#define RT5645_GP4_OUT_MASK\t\t\t(0x1 << 10)\n#define RT5645_GP4_OUT_SFT\t\t\t10\n#define RT5645_GP4_OUT_LO\t\t\t(0x0 << 10)\n#define RT5645_GP4_OUT_HI\t\t\t(0x1 << 10)\n#define RT5645_GP4_P_MASK\t\t\t(0x1 << 9)\n#define RT5645_GP4_P_SFT\t\t\t9\n#define RT5645_GP4_P_NOR\t\t\t(0x0 << 9)\n#define RT5645_GP4_P_INV\t\t\t(0x1 << 9)\n#define RT5645_GP3_PF_MASK\t\t\t(0x1 << 8)\n#define RT5645_GP3_PF_SFT\t\t\t8\n#define RT5645_GP3_PF_IN\t\t\t(0x0 << 8)\n#define RT5645_GP3_PF_OUT\t\t\t(0x1 << 8)\n#define RT5645_GP3_OUT_MASK\t\t\t(0x1 << 7)\n#define RT5645_GP3_OUT_SFT\t\t\t7\n#define RT5645_GP3_OUT_LO\t\t\t(0x0 << 7)\n#define RT5645_GP3_OUT_HI\t\t\t(0x1 << 7)\n#define RT5645_GP3_P_MASK\t\t\t(0x1 << 6)\n#define RT5645_GP3_P_SFT\t\t\t6\n#define RT5645_GP3_P_NOR\t\t\t(0x0 << 6)\n#define RT5645_GP3_P_INV\t\t\t(0x1 << 6)\n#define RT5645_GP2_PF_MASK\t\t\t(0x1 << 5)\n#define RT5645_GP2_PF_SFT\t\t\t5\n#define RT5645_GP2_PF_IN\t\t\t(0x0 << 5)\n#define RT5645_GP2_PF_OUT\t\t\t(0x1 << 5)\n#define RT5645_GP2_OUT_MASK\t\t\t(0x1 << 4)\n#define RT5645_GP2_OUT_SFT\t\t\t4\n#define RT5645_GP2_OUT_LO\t\t\t(0x0 << 4)\n#define RT5645_GP2_OUT_HI\t\t\t(0x1 << 4)\n#define RT5645_GP2_P_MASK\t\t\t(0x1 << 3)\n#define RT5645_GP2_P_SFT\t\t\t3\n#define RT5645_GP2_P_NOR\t\t\t(0x0 << 3)\n#define RT5645_GP2_P_INV\t\t\t(0x1 << 3)\n#define RT5645_GP1_PF_MASK\t\t\t(0x1 << 2)\n#define RT5645_GP1_PF_SFT\t\t\t2\n#define RT5645_GP1_PF_IN\t\t\t(0x0 << 2)\n#define RT5645_GP1_PF_OUT\t\t\t(0x1 << 2)\n#define RT5645_GP1_OUT_MASK\t\t\t(0x1 << 1)\n#define RT5645_GP1_OUT_SFT\t\t\t1\n#define RT5645_GP1_OUT_LO\t\t\t(0x0 << 1)\n#define RT5645_GP1_OUT_HI\t\t\t(0x1 << 1)\n#define RT5645_GP1_P_MASK\t\t\t(0x1)\n#define RT5645_GP1_P_SFT\t\t\t0\n#define RT5645_GP1_P_NOR\t\t\t(0x0)\n#define RT5645_GP1_P_INV\t\t\t(0x1)\n\n \n#define RT5645_REG_SEQ_MASK\t\t\t(0xf << 12)\n#define RT5645_REG_SEQ_SFT\t\t\t12\n#define RT5645_SEQ1_ST_MASK\t\t\t(0x1 << 11)  \n#define RT5645_SEQ1_ST_SFT\t\t\t11\n#define RT5645_SEQ1_ST_RUN\t\t\t(0x0 << 11)\n#define RT5645_SEQ1_ST_FIN\t\t\t(0x1 << 11)\n#define RT5645_SEQ2_ST_MASK\t\t\t(0x1 << 10)  \n#define RT5645_SEQ2_ST_SFT\t\t\t10\n#define RT5645_SEQ2_ST_RUN\t\t\t(0x0 << 10)\n#define RT5645_SEQ2_ST_FIN\t\t\t(0x1 << 10)\n#define RT5645_REG_LV_MASK\t\t\t(0x1 << 9)\n#define RT5645_REG_LV_SFT\t\t\t9\n#define RT5645_REG_LV_MX\t\t\t(0x0 << 9)\n#define RT5645_REG_LV_PR\t\t\t(0x1 << 9)\n#define RT5645_SEQ_2_PT_MASK\t\t\t(0x1 << 8)\n#define RT5645_SEQ_2_PT_BIT\t\t\t8\n#define RT5645_REG_IDX_MASK\t\t\t(0xff)\n#define RT5645_REG_IDX_SFT\t\t\t0\n\n \n#define RT5645_REG_DAT_MASK\t\t\t(0xffff)\n#define RT5645_REG_DAT_SFT\t\t\t0\n\n \n#define RT5645_SEQ_DLY_MASK\t\t\t(0xff << 8)\n#define RT5645_SEQ_DLY_SFT\t\t\t8\n#define RT5645_PROG_MASK\t\t\t(0x1 << 7)\n#define RT5645_PROG_SFT\t\t\t\t7\n#define RT5645_PROG_DIS\t\t\t\t(0x0 << 7)\n#define RT5645_PROG_EN\t\t\t\t(0x1 << 7)\n#define RT5645_SEQ1_PT_RUN\t\t\t(0x1 << 6)\n#define RT5645_SEQ1_PT_RUN_BIT\t\t\t6\n#define RT5645_SEQ2_PT_RUN\t\t\t(0x1 << 5)\n#define RT5645_SEQ2_PT_RUN_BIT\t\t\t5\n\n \n#define RT5645_SEQ1_START_MASK\t\t\t(0xf << 8)\n#define RT5645_SEQ1_START_SFT\t\t\t8\n#define RT5645_SEQ1_END_MASK\t\t\t(0xf)\n#define RT5645_SEQ1_END_SFT\t\t\t0\n\n \n#define RT5645_SEQ2_START_MASK\t\t\t(0xf << 8)\n#define RT5645_SEQ2_START_SFT\t\t\t8\n#define RT5645_SEQ2_END_MASK\t\t\t(0xf)\n#define RT5645_SEQ2_END_SFT\t\t\t0\n\n \n#define RT5645_SCB_KEY_MASK\t\t\t(0xff)\n#define RT5645_SCB_KEY_SFT\t\t\t0\n\n \n#define RT5645_SCB_SWAP_MASK\t\t\t(0x1 << 15)\n#define RT5645_SCB_SWAP_SFT\t\t\t15\n#define RT5645_SCB_SWAP_DIS\t\t\t(0x0 << 15)\n#define RT5645_SCB_SWAP_EN\t\t\t(0x1 << 15)\n#define RT5645_SCB_MASK\t\t\t\t(0x1 << 14)\n#define RT5645_SCB_SFT\t\t\t\t14\n#define RT5645_SCB_DIS\t\t\t\t(0x0 << 14)\n#define RT5645_SCB_EN\t\t\t\t(0x1 << 14)\n\n \n#define RT5645_BB_MASK\t\t\t\t(0x1 << 15)\n#define RT5645_BB_SFT\t\t\t\t15\n#define RT5645_BB_DIS\t\t\t\t(0x0 << 15)\n#define RT5645_BB_EN\t\t\t\t(0x1 << 15)\n#define RT5645_BB_CT_MASK\t\t\t(0x7 << 12)\n#define RT5645_BB_CT_SFT\t\t\t12\n#define RT5645_BB_CT_A\t\t\t\t(0x0 << 12)\n#define RT5645_BB_CT_B\t\t\t\t(0x1 << 12)\n#define RT5645_BB_CT_C\t\t\t\t(0x2 << 12)\n#define RT5645_BB_CT_D\t\t\t\t(0x3 << 12)\n#define RT5645_M_BB_L_MASK\t\t\t(0x1 << 9)\n#define RT5645_M_BB_L_SFT\t\t\t9\n#define RT5645_M_BB_R_MASK\t\t\t(0x1 << 8)\n#define RT5645_M_BB_R_SFT\t\t\t8\n#define RT5645_M_BB_HPF_L_MASK\t\t\t(0x1 << 7)\n#define RT5645_M_BB_HPF_L_SFT\t\t\t7\n#define RT5645_M_BB_HPF_R_MASK\t\t\t(0x1 << 6)\n#define RT5645_M_BB_HPF_R_SFT\t\t\t6\n#define RT5645_G_BB_BST_MASK\t\t\t(0x3f)\n#define RT5645_G_BB_BST_SFT\t\t\t0\n#define RT5645_G_BB_BST_25DB\t\t\t0x14\n\n \n#define RT5645_M_MP3_L_MASK\t\t\t(0x1 << 15)\n#define RT5645_M_MP3_L_SFT\t\t\t15\n#define RT5645_M_MP3_R_MASK\t\t\t(0x1 << 14)\n#define RT5645_M_MP3_R_SFT\t\t\t14\n#define RT5645_M_MP3_MASK\t\t\t(0x1 << 13)\n#define RT5645_M_MP3_SFT\t\t\t13\n#define RT5645_M_MP3_DIS\t\t\t(0x0 << 13)\n#define RT5645_M_MP3_EN\t\t\t\t(0x1 << 13)\n#define RT5645_EG_MP3_MASK\t\t\t(0x1f << 8)\n#define RT5645_EG_MP3_SFT\t\t\t8\n#define RT5645_MP3_HLP_MASK\t\t\t(0x1 << 7)\n#define RT5645_MP3_HLP_SFT\t\t\t7\n#define RT5645_MP3_HLP_DIS\t\t\t(0x0 << 7)\n#define RT5645_MP3_HLP_EN\t\t\t(0x1 << 7)\n#define RT5645_M_MP3_ORG_L_MASK\t\t\t(0x1 << 6)\n#define RT5645_M_MP3_ORG_L_SFT\t\t\t6\n#define RT5645_M_MP3_ORG_R_MASK\t\t\t(0x1 << 5)\n#define RT5645_M_MP3_ORG_R_SFT\t\t\t5\n\n \n#define RT5645_MP3_WT_MASK\t\t\t(0x1 << 13)\n#define RT5645_MP3_WT_SFT\t\t\t13\n#define RT5645_MP3_WT_1_4\t\t\t(0x0 << 13)\n#define RT5645_MP3_WT_1_2\t\t\t(0x1 << 13)\n#define RT5645_OG_MP3_MASK\t\t\t(0x1f << 8)\n#define RT5645_OG_MP3_SFT\t\t\t8\n#define RT5645_HG_MP3_MASK\t\t\t(0x3f)\n#define RT5645_HG_MP3_SFT\t\t\t0\n\n \n#define RT5645_3D_CF_MASK\t\t\t(0x1 << 15)\n#define RT5645_3D_CF_SFT\t\t\t15\n#define RT5645_3D_CF_DIS\t\t\t(0x0 << 15)\n#define RT5645_3D_CF_EN\t\t\t\t(0x1 << 15)\n#define RT5645_3D_HP_MASK\t\t\t(0x1 << 14)\n#define RT5645_3D_HP_SFT\t\t\t14\n#define RT5645_3D_HP_DIS\t\t\t(0x0 << 14)\n#define RT5645_3D_HP_EN\t\t\t\t(0x1 << 14)\n#define RT5645_3D_BT_MASK\t\t\t(0x1 << 13)\n#define RT5645_3D_BT_SFT\t\t\t13\n#define RT5645_3D_BT_DIS\t\t\t(0x0 << 13)\n#define RT5645_3D_BT_EN\t\t\t\t(0x1 << 13)\n#define RT5645_3D_1F_MIX_MASK\t\t\t(0x3 << 11)\n#define RT5645_3D_1F_MIX_SFT\t\t\t11\n#define RT5645_3D_HP_M_MASK\t\t\t(0x1 << 10)\n#define RT5645_3D_HP_M_SFT\t\t\t10\n#define RT5645_3D_HP_M_SUR\t\t\t(0x0 << 10)\n#define RT5645_3D_HP_M_FRO\t\t\t(0x1 << 10)\n#define RT5645_M_3D_HRTF_MASK\t\t\t(0x1 << 9)\n#define RT5645_M_3D_HRTF_SFT\t\t\t9\n#define RT5645_M_3D_D2H_MASK\t\t\t(0x1 << 8)\n#define RT5645_M_3D_D2H_SFT\t\t\t8\n#define RT5645_M_3D_D2R_MASK\t\t\t(0x1 << 7)\n#define RT5645_M_3D_D2R_SFT\t\t\t7\n#define RT5645_M_3D_REVB_MASK\t\t\t(0x1 << 6)\n#define RT5645_M_3D_REVB_SFT\t\t\t6\n\n \n#define RT5645_2ND_HPF_MASK\t\t\t(0x1 << 15)\n#define RT5645_2ND_HPF_SFT\t\t\t15\n#define RT5645_2ND_HPF_DIS\t\t\t(0x0 << 15)\n#define RT5645_2ND_HPF_EN\t\t\t(0x1 << 15)\n#define RT5645_HPF_CF_L_MASK\t\t\t(0x7 << 12)\n#define RT5645_HPF_CF_L_SFT\t\t\t12\n#define RT5645_1ST_HPF_MASK\t\t\t(0x1 << 11)\n#define RT5645_1ST_HPF_SFT\t\t\t11\n#define RT5645_1ST_HPF_DIS\t\t\t(0x0 << 11)\n#define RT5645_1ST_HPF_EN\t\t\t(0x1 << 11)\n#define RT5645_HPF_CF_R_MASK\t\t\t(0x7 << 8)\n#define RT5645_HPF_CF_R_SFT\t\t\t8\n#define RT5645_ZD_T_MASK\t\t\t(0x3 << 6)\n#define RT5645_ZD_T_SFT\t\t\t\t6\n#define RT5645_ZD_F_MASK\t\t\t(0x3 << 4)\n#define RT5645_ZD_F_SFT\t\t\t\t4\n#define RT5645_ZD_F_IM\t\t\t\t(0x0 << 4)\n#define RT5645_ZD_F_ZC_IM\t\t\t(0x1 << 4)\n#define RT5645_ZD_F_ZC_IOD\t\t\t(0x2 << 4)\n#define RT5645_ZD_F_UN\t\t\t\t(0x3 << 4)\n\n \n#define RT5645_SI_DAC_MASK\t\t\t(0x1 << 11)\n#define RT5645_SI_DAC_SFT\t\t\t11\n#define RT5645_SI_DAC_AUTO\t\t\t(0x0 << 11)\n#define RT5645_SI_DAC_TEST\t\t\t(0x1 << 11)\n#define RT5645_DC_CAL_M_MASK\t\t\t(0x1 << 10)\n#define RT5645_DC_CAL_M_SFT\t\t\t10\n#define RT5645_DC_CAL_M_CAL\t\t\t(0x0 << 10)\n#define RT5645_DC_CAL_M_NOR\t\t\t(0x1 << 10)\n#define RT5645_DC_CAL_MASK\t\t\t(0x1 << 9)\n#define RT5645_DC_CAL_SFT\t\t\t9\n#define RT5645_DC_CAL_DIS\t\t\t(0x0 << 9)\n#define RT5645_DC_CAL_EN\t\t\t(0x1 << 9)\n#define RT5645_HPD_RCV_MASK\t\t\t(0x7 << 6)\n#define RT5645_HPD_RCV_SFT\t\t\t6\n#define RT5645_HPD_PS_MASK\t\t\t(0x1 << 5)\n#define RT5645_HPD_PS_SFT\t\t\t5\n#define RT5645_HPD_PS_DIS\t\t\t(0x0 << 5)\n#define RT5645_HPD_PS_EN\t\t\t(0x1 << 5)\n#define RT5645_CAL_M_MASK\t\t\t(0x1 << 4)\n#define RT5645_CAL_M_SFT\t\t\t4\n#define RT5645_CAL_M_DEP\t\t\t(0x0 << 4)\n#define RT5645_CAL_M_CAL\t\t\t(0x1 << 4)\n#define RT5645_CAL_MASK\t\t\t\t(0x1 << 3)\n#define RT5645_CAL_SFT\t\t\t\t3\n#define RT5645_CAL_DIS\t\t\t\t(0x0 << 3)\n#define RT5645_CAL_EN\t\t\t\t(0x1 << 3)\n#define RT5645_CAL_TEST_MASK\t\t\t(0x1 << 2)\n#define RT5645_CAL_TEST_SFT\t\t\t2\n#define RT5645_CAL_TEST_DIS\t\t\t(0x0 << 2)\n#define RT5645_CAL_TEST_EN\t\t\t(0x1 << 2)\n#define RT5645_CAL_P_MASK\t\t\t(0x3)\n#define RT5645_CAL_P_SFT\t\t\t0\n#define RT5645_CAL_P_NONE\t\t\t(0x0)\n#define RT5645_CAL_P_CAL\t\t\t(0x1)\n#define RT5645_CAL_P_DAC_CAL\t\t\t(0x2)\n\n \n#define RT5645_SV_MASK\t\t\t\t(0x1 << 15)\n#define RT5645_SV_SFT\t\t\t\t15\n#define RT5645_SV_DIS\t\t\t\t(0x0 << 15)\n#define RT5645_SV_EN\t\t\t\t(0x1 << 15)\n#define RT5645_SPO_SV_MASK\t\t\t(0x1 << 14)\n#define RT5645_SPO_SV_SFT\t\t\t14\n#define RT5645_SPO_SV_DIS\t\t\t(0x0 << 14)\n#define RT5645_SPO_SV_EN\t\t\t(0x1 << 14)\n#define RT5645_OUT_SV_MASK\t\t\t(0x1 << 13)\n#define RT5645_OUT_SV_SFT\t\t\t13\n#define RT5645_OUT_SV_DIS\t\t\t(0x0 << 13)\n#define RT5645_OUT_SV_EN\t\t\t(0x1 << 13)\n#define RT5645_HP_SV_MASK\t\t\t(0x1 << 12)\n#define RT5645_HP_SV_SFT\t\t\t12\n#define RT5645_HP_SV_DIS\t\t\t(0x0 << 12)\n#define RT5645_HP_SV_EN\t\t\t\t(0x1 << 12)\n#define RT5645_ZCD_DIG_MASK\t\t\t(0x1 << 11)\n#define RT5645_ZCD_DIG_SFT\t\t\t11\n#define RT5645_ZCD_DIG_DIS\t\t\t(0x0 << 11)\n#define RT5645_ZCD_DIG_EN\t\t\t(0x1 << 11)\n#define RT5645_ZCD_MASK\t\t\t\t(0x1 << 10)\n#define RT5645_ZCD_SFT\t\t\t\t10\n#define RT5645_ZCD_PD\t\t\t\t(0x0 << 10)\n#define RT5645_ZCD_PU\t\t\t\t(0x1 << 10)\n#define RT5645_M_ZCD_MASK\t\t\t(0x3f << 4)\n#define RT5645_M_ZCD_SFT\t\t\t4\n#define RT5645_M_ZCD_RM_L\t\t\t(0x1 << 9)\n#define RT5645_M_ZCD_RM_R\t\t\t(0x1 << 8)\n#define RT5645_M_ZCD_SM_L\t\t\t(0x1 << 7)\n#define RT5645_M_ZCD_SM_R\t\t\t(0x1 << 6)\n#define RT5645_M_ZCD_OM_L\t\t\t(0x1 << 5)\n#define RT5645_M_ZCD_OM_R\t\t\t(0x1 << 4)\n#define RT5645_SV_DLY_MASK\t\t\t(0xf)\n#define RT5645_SV_DLY_SFT\t\t\t0\n\n \n#define RT5645_ZCD_HP_MASK\t\t\t(0x1 << 15)\n#define RT5645_ZCD_HP_SFT\t\t\t15\n#define RT5645_ZCD_HP_DIS\t\t\t(0x0 << 15)\n#define RT5645_ZCD_HP_EN\t\t\t(0x1 << 15)\n\n\n \n \n#define RT5645_DA1_ZDET_SFT\t\t\t6\n\n \n#define RT5645_3D_SPK_MASK\t\t\t(0x1 << 15)\n#define RT5645_3D_SPK_SFT\t\t\t15\n#define RT5645_3D_SPK_DIS\t\t\t(0x0 << 15)\n#define RT5645_3D_SPK_EN\t\t\t(0x1 << 15)\n#define RT5645_3D_SPK_M_MASK\t\t\t(0x3 << 13)\n#define RT5645_3D_SPK_M_SFT\t\t\t13\n#define RT5645_3D_SPK_CG_MASK\t\t\t(0x1f << 8)\n#define RT5645_3D_SPK_CG_SFT\t\t\t8\n#define RT5645_3D_SPK_SG_MASK\t\t\t(0x1f)\n#define RT5645_3D_SPK_SG_SFT\t\t\t0\n\n \n#define RT5645_WND_MASK\t\t\t\t(0x1 << 15)\n#define RT5645_WND_SFT\t\t\t\t15\n#define RT5645_WND_DIS\t\t\t\t(0x0 << 15)\n#define RT5645_WND_EN\t\t\t\t(0x1 << 15)\n\n \n#define RT5645_WND_FC_NW_MASK\t\t\t(0x3f << 10)\n#define RT5645_WND_FC_NW_SFT\t\t\t10\n#define RT5645_WND_FC_WK_MASK\t\t\t(0x3f << 4)\n#define RT5645_WND_FC_WK_SFT\t\t\t4\n\n \n#define RT5645_HPF_FC_MASK\t\t\t(0x3f << 6)\n#define RT5645_HPF_FC_SFT\t\t\t6\n#define RT5645_WND_FC_ST_MASK\t\t\t(0x3f)\n#define RT5645_WND_FC_ST_SFT\t\t\t0\n\n \n#define RT5645_WND_TH_LO_MASK\t\t\t(0x3ff)\n#define RT5645_WND_TH_LO_SFT\t\t\t0\n\n \n#define RT5645_WND_TH_HI_MASK\t\t\t(0x3ff)\n#define RT5645_WND_TH_HI_SFT\t\t\t0\n\n \n#define RT5645_WND_WIND_MASK\t\t\t(0x1 << 13)  \n#define RT5645_WND_WIND_SFT\t\t\t13\n#define RT5645_WND_STRONG_MASK\t\t\t(0x1 << 12)  \n#define RT5645_WND_STRONG_SFT\t\t\t12\nenum {\n\tRT5645_NO_WIND,\n\tRT5645_BREEZE,\n\tRT5645_STORM,\n};\n\n \n#define RT5645_DP_ATT_MASK\t\t\t(0x3 << 14)\n#define RT5645_DP_ATT_SFT\t\t\t14\n#define RT5645_DP_SPK_MASK\t\t\t(0x1 << 10)\n#define RT5645_DP_SPK_SFT\t\t\t10\n#define RT5645_DP_SPK_DIS\t\t\t(0x0 << 10)\n#define RT5645_DP_SPK_EN\t\t\t(0x1 << 10)\n\n \n#define RT5645_EQ_PRE_VOL_MASK\t\t\t(0xffff)\n#define RT5645_EQ_PRE_VOL_SFT\t\t\t0\n\n \n#define RT5645_EQ_PST_VOL_MASK\t\t\t(0xffff)\n#define RT5645_EQ_PST_VOL_SFT\t\t\t0\n\n \n#define RT5645_CMP_MIC_IN_DET_MASK\t\t(0x7 << 12)\n#define RT5645_JD_CBJ_EN\t\t\t(0x1 << 7)\n#define RT5645_JD_CBJ_POL\t\t\t(0x1 << 6)\n#define RT5645_JD_TRI_CBJ_SEL_MASK\t\t(0x7 << 3)\n#define RT5645_JD_TRI_CBJ_SEL_SFT\t\t(3)\n#define RT5645_JD_TRI_HPO_SEL_MASK\t\t(0x7)\n#define RT5645_JD_TRI_HPO_SEL_SFT\t\t(0)\n#define RT5645_JD_F_GPIO_JD1\t\t\t(0x0)\n#define RT5645_JD_F_JD1_1\t\t\t(0x1)\n#define RT5645_JD_F_JD1_2\t\t\t(0x2)\n#define RT5645_JD_F_JD2\t\t\t\t(0x3)\n#define RT5645_JD_F_JD3\t\t\t\t(0x4)\n#define RT5645_JD_F_GPIO_JD2\t\t\t(0x5)\n#define RT5645_JD_F_MX0B_12\t\t\t(0x6)\n\n \n#define RT5645_RST_DSP\t\t\t\t(0x1 << 13)\n#define RT5645_IF1_ADC1_IN1_SEL\t\t\t(0x1 << 12)\n#define RT5645_IF1_ADC1_IN1_SFT\t\t\t12\n#define RT5645_IF1_ADC1_IN2_SEL\t\t\t(0x1 << 11)\n#define RT5645_IF1_ADC1_IN2_SFT\t\t\t11\n#define RT5645_IF1_ADC2_IN1_SEL\t\t\t(0x1 << 10)\n#define RT5645_IF1_ADC2_IN1_SFT\t\t\t10\n#define RT5645_DIG_GATE_CTRL\t\t\t0x1\n\n \n#define RT5645_RXDC_SRC_MASK\t\t\t(0x1 << 7)\n#define RT5645_RXDC_SRC_STO\t\t\t(0x0 << 7)\n#define RT5645_RXDC_SRC_MONO\t\t\t(0x1 << 7)\n#define RT5645_RXDC_SRC_SFT\t\t\t(7)\n#define RT5645_MICBIAS1_POW_CTRL_SEL_MASK\t(0x1 << 5)\n#define RT5645_MICBIAS1_POW_CTRL_SEL_A\t\t(0x0 << 5)\n#define RT5645_MICBIAS1_POW_CTRL_SEL_M\t\t(0x1 << 5)\n#define RT5645_MICBIAS2_POW_CTRL_SEL_MASK\t(0x1 << 4)\n#define RT5645_MICBIAS2_POW_CTRL_SEL_A\t\t(0x0 << 4)\n#define RT5645_MICBIAS2_POW_CTRL_SEL_M\t\t(0x1 << 4)\n#define RT5645_RXDP2_SEL_MASK\t\t\t(0x1 << 3)\n#define RT5645_RXDP2_SEL_IF2\t\t\t(0x0 << 3)\n#define RT5645_RXDP2_SEL_ADC\t\t\t(0x1 << 3)\n#define RT5645_RXDP2_SEL_SFT\t\t\t(3)\n\n \n#define RT5645_JD_PSV_MODE\t\t\t(0x1 << 12)\n#define RT5645_IRQ_CLK_GATE_CTRL\t\t(0x1 << 11)\n#define RT5645_DET_CLK_MASK\t\t\t(0x3 << 9)\n#define RT5645_DET_CLK_DIS\t\t\t(0x0 << 9)\n#define RT5645_DET_CLK_MODE1\t\t\t(0x1 << 9)\n#define RT5645_DET_CLK_MODE2\t\t\t(0x2 << 9)\n#define RT5645_MICINDET_MANU\t\t\t(0x1 << 7)\n#define RT5645_RING2_SLEEVE_GND\t\t\t(0x1 << 5)\n\n \n#define RT5645_VER_C\t\t\t\t0x2\n#define RT5645_VER_D\t\t\t\t0x3\n\n\n \n#define RT5645_VOL_RSCL_MAX 0x27\n#define RT5645_VOL_RSCL_RANGE 0x1F\n \n#define RT5645_REG_DISP_LEN 23\n\n\n \nenum {\n\tRT5645_SCLK_S_MCLK,\n\tRT5645_SCLK_S_PLL1,\n\tRT5645_SCLK_S_RCCLK,\n};\n\n \nenum {\n\tRT5645_PLL1_S_MCLK,\n\tRT5645_PLL1_S_BCLK1,\n\tRT5645_PLL1_S_BCLK2,\n};\n\nenum {\n\tRT5645_AIF1,\n\tRT5645_AIF2,\n\tRT5645_AIFS,\n};\n\nenum {\n\tRT5645_DMIC1_DISABLE,\n\tRT5645_DMIC_DATA_IN2P,\n\tRT5645_DMIC_DATA_GPIO6,\n\tRT5645_DMIC_DATA_GPIO10,\n\tRT5645_DMIC_DATA_GPIO12,\n};\n\nenum {\n\tRT5645_DMIC2_DISABLE,\n\tRT5645_DMIC_DATA_IN2N,\n\tRT5645_DMIC_DATA_GPIO5,\n\tRT5645_DMIC_DATA_GPIO11,\n};\n\nenum {\n\tCODEC_TYPE_RT5645,\n\tCODEC_TYPE_RT5650,\n};\n\n \nenum {\n\tRT5645_DA_STEREO_FILTER = 0x1,\n\tRT5645_DA_MONO_L_FILTER = (0x1 << 1),\n\tRT5645_DA_MONO_R_FILTER = (0x1 << 2),\n\tRT5645_AD_STEREO_FILTER = (0x1 << 3),\n\tRT5645_AD_MONO_L_FILTER = (0x1 << 4),\n\tRT5645_AD_MONO_R_FILTER = (0x1 << 5),\n};\n\nint rt5645_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src);\n\nint rt5645_set_jack_detect(struct snd_soc_component *component,\n\tstruct snd_soc_jack *hp_jack, struct snd_soc_jack *mic_jack,\n\tstruct snd_soc_jack *btn_jack);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}