// Seed: 2275741570
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2
);
  logic id_3;
  assign id_3 = 1 - 1'b0;
  logic id_4 = id_3 == 1'h0;
endmodule
