Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov  3 18:30:56 2022
| Host         : Alfred-MateBook-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.563        0.000                      0                  215        0.147        0.000                      0                  215        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.563        0.000                      0                  215        0.147        0.000                      0                  215        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 BTN3_DEBOUNCE/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN3_DEBOUNCE/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.890ns (23.119%)  route 2.960ns (76.881%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.630     5.151    BTN3_DEBOUNCE/CLK
    SLICE_X6Y13          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  BTN3_DEBOUNCE/cnt_reg[15]/Q
                         net (fo=3, routed)           0.689     6.359    BTN3_DEBOUNCE/cnt_reg[15]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.483 f  BTN3_DEBOUNCE/cnt[0]_i_7__1/O
                         net (fo=1, routed)           0.796     7.279    BTN3_DEBOUNCE/cnt[0]_i_7__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.403 f  BTN3_DEBOUNCE/cnt[0]_i_4__1/O
                         net (fo=1, routed)           0.593     7.995    BTN3_DEBOUNCE/cnt[0]_i_4__1_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.119 r  BTN3_DEBOUNCE/cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.881     9.001    BTN3_DEBOUNCE/cnt[0]_i_1__1_n_0
    SLICE_X6Y17          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.850    BTN3_DEBOUNCE/CLK
    SLICE_X6Y17          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[28]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    14.564    BTN3_DEBOUNCE/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 BTN3_DEBOUNCE/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN3_DEBOUNCE/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.890ns (23.119%)  route 2.960ns (76.881%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.630     5.151    BTN3_DEBOUNCE/CLK
    SLICE_X6Y13          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  BTN3_DEBOUNCE/cnt_reg[15]/Q
                         net (fo=3, routed)           0.689     6.359    BTN3_DEBOUNCE/cnt_reg[15]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.483 f  BTN3_DEBOUNCE/cnt[0]_i_7__1/O
                         net (fo=1, routed)           0.796     7.279    BTN3_DEBOUNCE/cnt[0]_i_7__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.403 f  BTN3_DEBOUNCE/cnt[0]_i_4__1/O
                         net (fo=1, routed)           0.593     7.995    BTN3_DEBOUNCE/cnt[0]_i_4__1_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.119 r  BTN3_DEBOUNCE/cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.881     9.001    BTN3_DEBOUNCE/cnt[0]_i_1__1_n_0
    SLICE_X6Y17          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.850    BTN3_DEBOUNCE/CLK
    SLICE_X6Y17          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[29]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    14.564    BTN3_DEBOUNCE/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 BTN3_DEBOUNCE/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN3_DEBOUNCE/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.890ns (23.119%)  route 2.960ns (76.881%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.630     5.151    BTN3_DEBOUNCE/CLK
    SLICE_X6Y13          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  BTN3_DEBOUNCE/cnt_reg[15]/Q
                         net (fo=3, routed)           0.689     6.359    BTN3_DEBOUNCE/cnt_reg[15]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.483 f  BTN3_DEBOUNCE/cnt[0]_i_7__1/O
                         net (fo=1, routed)           0.796     7.279    BTN3_DEBOUNCE/cnt[0]_i_7__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.403 f  BTN3_DEBOUNCE/cnt[0]_i_4__1/O
                         net (fo=1, routed)           0.593     7.995    BTN3_DEBOUNCE/cnt[0]_i_4__1_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.119 r  BTN3_DEBOUNCE/cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.881     9.001    BTN3_DEBOUNCE/cnt[0]_i_1__1_n_0
    SLICE_X6Y17          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.850    BTN3_DEBOUNCE/CLK
    SLICE_X6Y17          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[30]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    14.564    BTN3_DEBOUNCE/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 BTN3_DEBOUNCE/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN3_DEBOUNCE/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.890ns (23.119%)  route 2.960ns (76.881%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.630     5.151    BTN3_DEBOUNCE/CLK
    SLICE_X6Y13          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  BTN3_DEBOUNCE/cnt_reg[15]/Q
                         net (fo=3, routed)           0.689     6.359    BTN3_DEBOUNCE/cnt_reg[15]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.483 f  BTN3_DEBOUNCE/cnt[0]_i_7__1/O
                         net (fo=1, routed)           0.796     7.279    BTN3_DEBOUNCE/cnt[0]_i_7__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.403 f  BTN3_DEBOUNCE/cnt[0]_i_4__1/O
                         net (fo=1, routed)           0.593     7.995    BTN3_DEBOUNCE/cnt[0]_i_4__1_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.119 r  BTN3_DEBOUNCE/cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.881     9.001    BTN3_DEBOUNCE/cnt[0]_i_1__1_n_0
    SLICE_X6Y17          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.850    BTN3_DEBOUNCE/CLK
    SLICE_X6Y17          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[31]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    14.564    BTN3_DEBOUNCE/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 BTN2_DEBOUNCE/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN2_DEBOUNCE/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.101%)  route 3.096ns (78.899%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.634     5.155    BTN2_DEBOUNCE/CLK
    SLICE_X0Y12          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  BTN2_DEBOUNCE/cnt_reg[5]/Q
                         net (fo=2, routed)           1.251     6.863    BTN2_DEBOUNCE/cnt_reg[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.987 r  BTN2_DEBOUNCE/cnt[0]_i_10__0/O
                         net (fo=2, routed)           0.405     7.392    BTN2_DEBOUNCE/cnt[0]_i_10__0_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.516 f  BTN2_DEBOUNCE/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.552     8.068    BTN2_DEBOUNCE/cnt[0]_i_4__0_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.192 r  BTN2_DEBOUNCE/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.887     9.079    BTN2_DEBOUNCE/cnt[0]_i_1__0_n_0
    SLICE_X0Y18          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.850    BTN2_DEBOUNCE/CLK
    SLICE_X0Y18          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[28]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    BTN2_DEBOUNCE/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 BTN2_DEBOUNCE/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN2_DEBOUNCE/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.101%)  route 3.096ns (78.899%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.634     5.155    BTN2_DEBOUNCE/CLK
    SLICE_X0Y12          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  BTN2_DEBOUNCE/cnt_reg[5]/Q
                         net (fo=2, routed)           1.251     6.863    BTN2_DEBOUNCE/cnt_reg[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.987 r  BTN2_DEBOUNCE/cnt[0]_i_10__0/O
                         net (fo=2, routed)           0.405     7.392    BTN2_DEBOUNCE/cnt[0]_i_10__0_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.516 f  BTN2_DEBOUNCE/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.552     8.068    BTN2_DEBOUNCE/cnt[0]_i_4__0_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.192 r  BTN2_DEBOUNCE/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.887     9.079    BTN2_DEBOUNCE/cnt[0]_i_1__0_n_0
    SLICE_X0Y18          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.850    BTN2_DEBOUNCE/CLK
    SLICE_X0Y18          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[29]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    BTN2_DEBOUNCE/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 BTN2_DEBOUNCE/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN2_DEBOUNCE/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.101%)  route 3.096ns (78.899%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.634     5.155    BTN2_DEBOUNCE/CLK
    SLICE_X0Y12          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  BTN2_DEBOUNCE/cnt_reg[5]/Q
                         net (fo=2, routed)           1.251     6.863    BTN2_DEBOUNCE/cnt_reg[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.987 r  BTN2_DEBOUNCE/cnt[0]_i_10__0/O
                         net (fo=2, routed)           0.405     7.392    BTN2_DEBOUNCE/cnt[0]_i_10__0_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.516 f  BTN2_DEBOUNCE/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.552     8.068    BTN2_DEBOUNCE/cnt[0]_i_4__0_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.192 r  BTN2_DEBOUNCE/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.887     9.079    BTN2_DEBOUNCE/cnt[0]_i_1__0_n_0
    SLICE_X0Y18          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.850    BTN2_DEBOUNCE/CLK
    SLICE_X0Y18          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[30]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    BTN2_DEBOUNCE/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 BTN2_DEBOUNCE/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN2_DEBOUNCE/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.101%)  route 3.096ns (78.899%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.634     5.155    BTN2_DEBOUNCE/CLK
    SLICE_X0Y12          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  BTN2_DEBOUNCE/cnt_reg[5]/Q
                         net (fo=2, routed)           1.251     6.863    BTN2_DEBOUNCE/cnt_reg[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.987 r  BTN2_DEBOUNCE/cnt[0]_i_10__0/O
                         net (fo=2, routed)           0.405     7.392    BTN2_DEBOUNCE/cnt[0]_i_10__0_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.516 f  BTN2_DEBOUNCE/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.552     8.068    BTN2_DEBOUNCE/cnt[0]_i_4__0_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.192 r  BTN2_DEBOUNCE/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.887     9.079    BTN2_DEBOUNCE/cnt[0]_i_1__0_n_0
    SLICE_X0Y18          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.850    BTN2_DEBOUNCE/CLK
    SLICE_X0Y18          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[31]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    BTN2_DEBOUNCE/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 BTN1_DEBOUNCE/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN1_DEBOUNCE/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.634     5.155    BTN1_DEBOUNCE/CLK
    SLICE_X3Y12          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  BTN1_DEBOUNCE/cnt_reg[9]/Q
                         net (fo=3, routed)           1.108     6.719    BTN1_DEBOUNCE/cnt_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.843 r  BTN1_DEBOUNCE/cnt[0]_i_8/O
                         net (fo=1, routed)           0.650     7.493    BTN1_DEBOUNCE/cnt[0]_i_8_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.617 f  BTN1_DEBOUNCE/cnt[0]_i_4/O
                         net (fo=1, routed)           0.585     8.202    BTN1_DEBOUNCE/cnt[0]_i_4_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.326 r  BTN1_DEBOUNCE/cnt[0]_i_1/O
                         net (fo=32, routed)          0.711     9.036    BTN1_DEBOUNCE/cnt[0]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    BTN1_DEBOUNCE/CLK
    SLICE_X3Y10          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    14.668    BTN1_DEBOUNCE/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 BTN1_DEBOUNCE/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN1_DEBOUNCE/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.634     5.155    BTN1_DEBOUNCE/CLK
    SLICE_X3Y12          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  BTN1_DEBOUNCE/cnt_reg[9]/Q
                         net (fo=3, routed)           1.108     6.719    BTN1_DEBOUNCE/cnt_reg[9]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.843 r  BTN1_DEBOUNCE/cnt[0]_i_8/O
                         net (fo=1, routed)           0.650     7.493    BTN1_DEBOUNCE/cnt[0]_i_8_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.617 f  BTN1_DEBOUNCE/cnt[0]_i_4/O
                         net (fo=1, routed)           0.585     8.202    BTN1_DEBOUNCE/cnt[0]_i_4_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.326 r  BTN1_DEBOUNCE/cnt[0]_i_1/O
                         net (fo=32, routed)          0.711     9.036    BTN1_DEBOUNCE/cnt[0]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    BTN1_DEBOUNCE/CLK
    SLICE_X3Y10          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    14.668    BTN1_DEBOUNCE/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 BTN2_DEBOUNCE/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN2_DEBOUNCE/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    BTN2_DEBOUNCE/CLK
    SLICE_X0Y13          FDRE                                         r  BTN2_DEBOUNCE/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  BTN2_DEBOUNCE/cnt_reg[10]/Q
                         net (fo=3, routed)           0.065     1.680    BTN2_DEBOUNCE/cnt_reg[10]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.725 r  BTN2_DEBOUNCE/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.725    BTN2_DEBOUNCE/btn_out_i_1__0_n_0
    SLICE_X1Y13          FDRE                                         r  BTN2_DEBOUNCE/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    BTN2_DEBOUNCE/CLK
    SLICE_X1Y13          FDRE                                         r  BTN2_DEBOUNCE/btn_out_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091     1.578    BTN2_DEBOUNCE/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 BTN2_DEBOUNCE/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_inst/last_4btn_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (57.005%)  route 0.143ns (42.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    BTN2_DEBOUNCE/CLK
    SLICE_X1Y13          FDRE                                         r  BTN2_DEBOUNCE/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  BTN2_DEBOUNCE/btn_out_reg/Q
                         net (fo=3, routed)           0.143     1.758    BTN1_DEBOUNCE/btn2_p
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.048     1.806 r  BTN1_DEBOUNCE/last_4btn[3][1]_i_2/O
                         net (fo=1, routed)           0.000     1.806    lock_inst/D[1]
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    lock_inst/CLK
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[3][1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.131     1.621    lock_inst/last_4btn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 BTN2_DEBOUNCE/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_inst/last_4btn_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    BTN2_DEBOUNCE/CLK
    SLICE_X1Y13          FDRE                                         r  BTN2_DEBOUNCE/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  BTN2_DEBOUNCE/btn_out_reg/Q
                         net (fo=3, routed)           0.143     1.758    BTN1_DEBOUNCE/btn2_p
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.803 r  BTN1_DEBOUNCE/last_4btn[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    lock_inst/D[0]
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    lock_inst/CLK
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[3][0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120     1.610    lock_inst/last_4btn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 BTN3_DEBOUNCE/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN3_DEBOUNCE/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.589     1.472    BTN3_DEBOUNCE/CLK
    SLICE_X6Y13          FDRE                                         r  BTN3_DEBOUNCE/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  BTN3_DEBOUNCE/cnt_reg[12]/Q
                         net (fo=3, routed)           0.135     1.771    BTN3_DEBOUNCE/cnt_reg[12]
    SLICE_X7Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  BTN3_DEBOUNCE/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.816    BTN3_DEBOUNCE/btn_out_i_1__1_n_0
    SLICE_X7Y12          FDRE                                         r  BTN3_DEBOUNCE/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.860     1.987    BTN3_DEBOUNCE/CLK
    SLICE_X7Y12          FDRE                                         r  BTN3_DEBOUNCE/btn_out_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.091     1.579    BTN3_DEBOUNCE/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 BTN1_DEBOUNCE/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN1_DEBOUNCE/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.715%)  route 0.181ns (49.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.592     1.475    BTN1_DEBOUNCE/CLK
    SLICE_X3Y12          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  BTN1_DEBOUNCE/cnt_reg[10]/Q
                         net (fo=3, routed)           0.181     1.797    BTN1_DEBOUNCE/cnt_reg[10]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  BTN1_DEBOUNCE/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.842    BTN1_DEBOUNCE/btn_out_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  BTN1_DEBOUNCE/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     1.986    BTN1_DEBOUNCE/CLK
    SLICE_X4Y13          FDRE                                         r  BTN1_DEBOUNCE/btn_out_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091     1.599    BTN1_DEBOUNCE/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BTN1_DEBOUNCE/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN1_DEBOUNCE/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    BTN1_DEBOUNCE/CLK
    SLICE_X3Y14          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  BTN1_DEBOUNCE/cnt_reg[19]/Q
                         net (fo=3, routed)           0.117     1.732    BTN1_DEBOUNCE/cnt_reg[19]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  BTN1_DEBOUNCE/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    BTN1_DEBOUNCE/cnt_reg[16]_i_1_n_4
    SLICE_X3Y14          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    BTN1_DEBOUNCE/CLK
    SLICE_X3Y14          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    BTN1_DEBOUNCE/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BTN1_DEBOUNCE/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN1_DEBOUNCE/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.589     1.472    BTN1_DEBOUNCE/CLK
    SLICE_X3Y17          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  BTN1_DEBOUNCE/cnt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.732    BTN1_DEBOUNCE/cnt_reg[31]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  BTN1_DEBOUNCE/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    BTN1_DEBOUNCE/cnt_reg[28]_i_1_n_4
    SLICE_X3Y17          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.858     1.985    BTN1_DEBOUNCE/CLK
    SLICE_X3Y17          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[31]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    BTN1_DEBOUNCE/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BTN1_DEBOUNCE/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN1_DEBOUNCE/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    BTN1_DEBOUNCE/CLK
    SLICE_X3Y11          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  BTN1_DEBOUNCE/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.736    BTN1_DEBOUNCE/cnt_reg[7]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  BTN1_DEBOUNCE/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    BTN1_DEBOUNCE/cnt_reg[4]_i_1_n_4
    SLICE_X3Y11          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    BTN1_DEBOUNCE/CLK
    SLICE_X3Y11          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    BTN1_DEBOUNCE/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BTN1_DEBOUNCE/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN1_DEBOUNCE/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.592     1.475    BTN1_DEBOUNCE/CLK
    SLICE_X3Y12          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  BTN1_DEBOUNCE/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.736    BTN1_DEBOUNCE/cnt_reg[11]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  BTN1_DEBOUNCE/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    BTN1_DEBOUNCE/cnt_reg[8]_i_1_n_4
    SLICE_X3Y12          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    BTN1_DEBOUNCE/CLK
    SLICE_X3Y12          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    BTN1_DEBOUNCE/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BTN1_DEBOUNCE/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN1_DEBOUNCE/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    BTN1_DEBOUNCE/CLK
    SLICE_X3Y10          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  BTN1_DEBOUNCE/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.737    BTN1_DEBOUNCE/cnt_reg[3]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  BTN1_DEBOUNCE/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.845    BTN1_DEBOUNCE/cnt_reg[0]_i_2_n_4
    SLICE_X3Y10          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    BTN1_DEBOUNCE/CLK
    SLICE_X3Y10          FDRE                                         r  BTN1_DEBOUNCE/cnt_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    BTN1_DEBOUNCE/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    BTN1_DEBOUNCE/btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    BTN1_DEBOUNCE/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    BTN1_DEBOUNCE/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    BTN1_DEBOUNCE/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    BTN1_DEBOUNCE/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    BTN1_DEBOUNCE/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    BTN1_DEBOUNCE/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    BTN1_DEBOUNCE/btn_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    BTN1_DEBOUNCE/btn_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    BTN1_DEBOUNCE/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    BTN1_DEBOUNCE/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    BTN1_DEBOUNCE/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    BTN1_DEBOUNCE/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    BTN1_DEBOUNCE/btn_in_r2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    BTN1_DEBOUNCE/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    BTN1_DEBOUNCE/btn_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    BTN1_DEBOUNCE/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    BTN1_DEBOUNCE/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    BTN1_DEBOUNCE/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    BTN1_DEBOUNCE/cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lock_inst/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            locked
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.321ns (62.581%)  route 2.583ns (37.418%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.634     5.155    lock_inst/CLK
    SLICE_X1Y12          FDCE                                         r  lock_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  lock_inst/state_reg/Q
                         net (fo=3, routed)           0.510     6.122    lock_inst/state
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.152     6.274 r  lock_inst/locked_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.073     8.347    locked_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.713    12.059 r  locked_OBUF_inst/O
                         net (fo=0)                   0.000    12.059    locked
    U16                                                               r  locked (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lock_inst/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            locked
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.457ns (68.581%)  route 0.667ns (31.419%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.592     1.475    lock_inst/CLK
    SLICE_X1Y12          FDCE                                         r  lock_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  lock_inst/state_reg/Q
                         net (fo=3, routed)           0.170     1.786    lock_inst/state
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.043     1.829 r  lock_inst/locked_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.497     2.327    locked_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.273     3.599 r  locked_OBUF_inst/O
                         net (fo=0)                   0.000     3.599    locked
    U16                                                               r  locked (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[1][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 1.454ns (49.468%)  route 1.485ns (50.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.485     2.939    lock_inst/AR[0]
    SLICE_X2Y12          FDCE                                         f  lock_inst/last_4btn_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.515     4.856    lock_inst/CLK
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[1][1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[2][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 1.454ns (49.468%)  route 1.485ns (50.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.485     2.939    lock_inst/AR[0]
    SLICE_X2Y12          FDCE                                         f  lock_inst/last_4btn_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.515     4.856    lock_inst/CLK
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[2][1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[3][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 1.454ns (49.468%)  route 1.485ns (50.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.485     2.939    lock_inst/AR[0]
    SLICE_X2Y12          FDCE                                         f  lock_inst/last_4btn_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.515     4.856    lock_inst/CLK
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[3][0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[3][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 1.454ns (49.468%)  route 1.485ns (50.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.485     2.939    lock_inst/AR[0]
    SLICE_X2Y12          FDCE                                         f  lock_inst/last_4btn_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.515     4.856    lock_inst/CLK
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[3][1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[0][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 1.454ns (54.667%)  route 1.206ns (45.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.206     2.659    lock_inst/AR[0]
    SLICE_X2Y13          FDCE                                         f  lock_inst/last_4btn_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.514     4.855    lock_inst/CLK
    SLICE_X2Y13          FDCE                                         r  lock_inst/last_4btn_reg[0][0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[0][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 1.454ns (54.667%)  route 1.206ns (45.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.206     2.659    lock_inst/AR[0]
    SLICE_X2Y13          FDCE                                         f  lock_inst/last_4btn_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.514     4.855    lock_inst/CLK
    SLICE_X2Y13          FDCE                                         r  lock_inst/last_4btn_reg[0][1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 1.454ns (54.667%)  route 1.206ns (45.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.206     2.659    lock_inst/AR[0]
    SLICE_X2Y13          FDCE                                         f  lock_inst/last_4btn_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.514     4.855    lock_inst/CLK
    SLICE_X2Y13          FDCE                                         r  lock_inst/last_4btn_reg[1][0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[2][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 1.454ns (54.667%)  route 1.206ns (45.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.206     2.659    lock_inst/AR[0]
    SLICE_X2Y13          FDCE                                         f  lock_inst/last_4btn_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.514     4.855    lock_inst/CLK
    SLICE_X2Y13          FDCE                                         r  lock_inst/last_4btn_reg[2][0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.656ns  (logic 1.454ns (54.728%)  route 1.203ns (45.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  clr_IBUF_inst/O
                         net (fo=9, routed)           1.203     2.656    lock_inst/AR[0]
    SLICE_X1Y12          FDCE                                         f  lock_inst/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.515     4.856    lock_inst/CLK
    SLICE_X1Y12          FDCE                                         r  lock_inst/state_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            BTN3_DEBOUNCE/btn_in_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.512ns  (logic 1.451ns (57.765%)  route 1.061ns (42.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn3_IBUF_inst/O
                         net (fo=1, routed)           1.061     2.512    BTN3_DEBOUNCE/btn3_IBUF
    SLICE_X7Y14          FDRE                                         r  BTN3_DEBOUNCE/btn_in_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.512     4.853    BTN3_DEBOUNCE/CLK
    SLICE_X7Y14          FDRE                                         r  BTN3_DEBOUNCE/btn_in_r1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            BTN2_DEBOUNCE/btn_in_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.210ns (37.165%)  route 0.354ns (62.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.354     0.564    BTN2_DEBOUNCE/btn2_IBUF
    SLICE_X1Y15          FDRE                                         r  BTN2_DEBOUNCE/btn_in_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.860     1.987    BTN2_DEBOUNCE/CLK
    SLICE_X1Y15          FDRE                                         r  BTN2_DEBOUNCE/btn_in_r1_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            BTN3_DEBOUNCE/btn_in_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.219ns (35.989%)  route 0.390ns (64.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn3_IBUF_inst/O
                         net (fo=1, routed)           0.390     0.609    BTN3_DEBOUNCE/btn3_IBUF
    SLICE_X7Y14          FDRE                                         r  BTN3_DEBOUNCE/btn_in_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     1.986    BTN3_DEBOUNCE/CLK
    SLICE_X7Y14          FDRE                                         r  BTN3_DEBOUNCE/btn_in_r1_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            BTN1_DEBOUNCE/btn_in_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.219ns (35.934%)  route 0.391ns (64.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn1_IBUF_inst/O
                         net (fo=1, routed)           0.391     0.610    BTN1_DEBOUNCE/btn1_IBUF
    SLICE_X2Y15          FDRE                                         r  BTN1_DEBOUNCE/btn_in_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.860     1.987    BTN1_DEBOUNCE/CLK
    SLICE_X2Y15          FDRE                                         r  BTN1_DEBOUNCE/btn_in_r1_reg/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.222ns (32.416%)  route 0.463ns (67.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  clr_IBUF_inst/O
                         net (fo=9, routed)           0.463     0.684    lock_inst/AR[0]
    SLICE_X1Y12          FDCE                                         f  lock_inst/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    lock_inst/CLK
    SLICE_X1Y12          FDCE                                         r  lock_inst/state_reg/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.222ns (32.369%)  route 0.464ns (67.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  clr_IBUF_inst/O
                         net (fo=9, routed)           0.464     0.685    lock_inst/AR[0]
    SLICE_X2Y13          FDCE                                         f  lock_inst/last_4btn_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    lock_inst/CLK
    SLICE_X2Y13          FDCE                                         r  lock_inst/last_4btn_reg[0][0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.222ns (32.369%)  route 0.464ns (67.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  clr_IBUF_inst/O
                         net (fo=9, routed)           0.464     0.685    lock_inst/AR[0]
    SLICE_X2Y13          FDCE                                         f  lock_inst/last_4btn_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    lock_inst/CLK
    SLICE_X2Y13          FDCE                                         r  lock_inst/last_4btn_reg[0][1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.222ns (32.369%)  route 0.464ns (67.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  clr_IBUF_inst/O
                         net (fo=9, routed)           0.464     0.685    lock_inst/AR[0]
    SLICE_X2Y13          FDCE                                         f  lock_inst/last_4btn_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    lock_inst/CLK
    SLICE_X2Y13          FDCE                                         r  lock_inst/last_4btn_reg[1][0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[2][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.222ns (32.369%)  route 0.464ns (67.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  clr_IBUF_inst/O
                         net (fo=9, routed)           0.464     0.685    lock_inst/AR[0]
    SLICE_X2Y13          FDCE                                         f  lock_inst/last_4btn_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    lock_inst/CLK
    SLICE_X2Y13          FDCE                                         r  lock_inst/last_4btn_reg[2][0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[1][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.222ns (27.806%)  route 0.576ns (72.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  clr_IBUF_inst/O
                         net (fo=9, routed)           0.576     0.798    lock_inst/AR[0]
    SLICE_X2Y12          FDCE                                         f  lock_inst/last_4btn_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    lock_inst/CLK
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[1][1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            lock_inst/last_4btn_reg[2][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.222ns (27.806%)  route 0.576ns (72.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  clr_IBUF_inst/O
                         net (fo=9, routed)           0.576     0.798    lock_inst/AR[0]
    SLICE_X2Y12          FDCE                                         f  lock_inst/last_4btn_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    lock_inst/CLK
    SLICE_X2Y12          FDCE                                         r  lock_inst/last_4btn_reg[2][1]/C





