// Seed: 1834809096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  or primCall (id_6, id_7, id_3, id_2);
  module_2 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_3,
      id_6,
      id_3,
      id_2,
      id_2,
      id_3,
      id_6,
      id_3,
      id_3,
      id_7,
      id_1,
      id_2,
      id_7,
      id_2,
      id_4,
      id_3,
      id_7,
      id_2,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_6,
      id_5,
      id_6,
      id_2,
      id_6
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri  id_1,
    input tri1 id_2,
    input tri0 id_3
);
  supply1 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = 1;
  supply0 id_6 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_32(
      .id_0(id_24), .id_1(1), .id_2(1), .id_3(1), .id_4(1), .id_5(1), .id_6(id_30), .id_7()
  );
endmodule
