# 文件名: a100.py
from .arch_base import Arch

class A100_40G(Arch):
    def __init__(self):
        super().__init__()  # Call the base class constructor without arguments
        
        # After calling the base class constructor, set the properties
        self.core = "A100"
        self.sm_count = 108
        self.base_freq = 1.41 * 1e9
        self.max_freq = 1.41 * 1e9
        # self.base_freq = 1.06 * 1e9
        # self.max_freq = 1.06 * 1e9
        # self.base_freq = 1.386 * 1e9
        # self.max_freq = 1.386 * 1e9
        self.tensor_cores_per_sm = 4
        self.tensor_core_shape = (8, 4, 8)
        self.tensor_core_flops = 512
        self.fp32_cores_per_sm = 64
        #self.ddr_freq=1.512*1e9
        # self.ddr_bus_width = 5120
        self.ddr_bandwidth = 1555 * 1e9
        self.ddr_capacity = 80 * (1024**3)
        self.l2_bandwidth = 3233.601017 * 1e9
        self.l2_capacity = 30 * (1024**2) # effective cap here; A100 with dup
        self.sm_sub_partitions = 4
        # self.l1_smem_throughput_per_cycle = 128 / 1.33
        self.l1_smem_throughput_per_cycle = 128 
        self.configurable_smem_capacity = 164 * (1024**1)
        self.register_capacity_per_sm = 256 * (1024**1)
        self.warp_schedulers_per_sm = 4
        self.sfu_cores_per_sm  = 16
        # self.fp16_tensor_flops = 311.87 * 1e12
        # self.fp32_cuda_core_flops = 19.49 * 1e12
        
        # Now calculate the derived properties
        self.fp16_tensor_flops = self.sm_count * self.max_freq * self.tensor_cores_per_sm * self.tensor_core_flops
        # self.fp16_tensor_flops = self.sm_count * self.max_freq * self.fp32_cores_per_sm * 2
        self.int8_tensor_flops = self.fp16_tensor_flops * 2 
        self.int8_int2_flops = self.fp16_tensor_flops * 4
        self.int8_int1_flops = self.fp16_tensor_flops * 2
        self.fp32_cuda_core_flops = self.sm_count * self.max_freq * self.fp32_cores_per_sm * 2
        self.fp16_cuda_core_flops = self.sm_count * self.max_freq * self.fp32_cores_per_sm * 2 * 4
        self.fp64_cuda_core_flops = self.sm_count * self.max_freq * self.fp32_cores_per_sm * 2 * 0.5
        self.sfu_flops = self.sm_count * self.max_freq * self.sfu_cores_per_sm * 2 
        self.smem_bandwidth = self.sm_count * self.max_freq * self.l1_smem_throughput_per_cycle
        self.register_bandwidth = self.sm_count * self.max_freq * self.sm_sub_partitions * 32 * 4

        self.ddr_max_util=0.9
        self.l2_max_util=0.9
        self.l1_max_util=0.9
        self.compute_max_util=0.9

        self.ddr_bandwidth = 1407.049266 * 1e9 
        self.fp16_tensor_flops = 298.951 * 1e12
        # self.l2_bandwidth=3234*1e9
        # self.l2_bandwidth=self.l2_bandwidth * 0.75
        self.smem_bandwidth= 19491 * 1e9

        # self.ddr_max_util=0.9
        # self.l2_max_util=0.9
        # self.l1_max_util=0.9
        # self.compute_max_util=0.9

    # def set_to_analytical_upper_bounds(self):
    #     # 设定分析上限
    #     self.max_freq = 1.5 * 1e9  # 假设频率可以提升到1.5 GHz
    #     self.ddr_bandwidth = 2100 * 1e9  # 假设DDR带宽可以提升
    #     self.l2_bandwidth = 6000 * 1e9  # 提升L2缓存带宽
    #     self.fp16_tensor_flops = 350 * 1e12  # 假设FP16混合精度的理论性能提升
    #     self.fp32_cuda_core_flops = self.sm_count * self.max_freq * self.fp32_cores_per_sm * 2 * 1.5  # FP32性能提升
    #     self.smem_bandwidth = 22000 * 1e9  # SMEM带宽提升

    #     # 重新计算所有依赖这些值的衍生属性
    #     self.calculate_derived_properties()

    def set_to_spec(self):
        # 设定分析上限
        # self.max_freq = 1.5 * 1e9
        self.base_freq = 1.41 * 1e9
        self.max_freq = 1.41 * 1e9
        self.ddr_max_util=1.0
        self.l2_max_util=1.0
        self.l1_max_util=1.0
        self.compute_max_util=1.0
        # self.ddr_max_util=0.9
        # self.l2_max_util=0.9
        # self.l1_max_util=0.9
        # self.compute_max_util=0.9

        self.ddr_bandwidth = 1555 * 1e9
        self.fp16_tensor_flops = self.sm_count * self.max_freq * self.tensor_cores_per_sm * self.tensor_core_flops
        # self.l2_bandwidth=3234*1e9
        # self.l2_bandwidth=5288 * 1e9 *0.75
        # self.l2_bandwidth=5288 * 1e9
        self.l2_bandwidth=3600 * 1e9 * 1.0
        # self.l2_capacity = 40 * (1024**2) # effective cap here; A100 with dup
        self.l2_capacity = 40 * (1024**2) # effective cap here; A100 with dup

        self.smem_bandwidth= self.sm_count * self.max_freq * self.l1_smem_throughput_per_cycle

        return self

    def set_to_microbench(self):
        self.base_freq = 1.37834 * 1e9
        self.max_freq = 1.37834 * 1e9
        self.ddr_bandwidth = 1407.0492 * 1e9
        self.l2_bandwidth= 3187.1125 * 1e9 * 1.0
        self.smem_bandwidth= 19491 * 1e9
        self.fp32_cuda_core_flops = 19.069816 * 1e12
        self.fp16_cuda_core_flops = 41.454754 * 1e12
        self.fp64_cuda_core_flops = 9.112809 * 1e12
        self.fp16_tensor_flops = 300.238 * 1e12
        self.sfu_flops = 2.406954

        return self