

================================================================
== Vivado HLS Report for 'i_max_pooling4'
================================================================
* Date:           Sun Oct 30 16:23:43 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6001|  6001|  6001|  6001|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  6000|  6000|        15|          -|          -|   400|    no    |
        | + Loop 1.1  |     9|     9|         4|          2|          1|     4|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    507|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    191|    -|
|Register         |        -|      -|     201|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     267|    937|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U56  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln77_fu_235_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln78_1_fu_640_p2     |     +    |      0|  0|  15|           1|           6|
    |add_ln82_1_fu_435_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln82_fu_473_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln85_1_fu_491_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln85_2_fu_482_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln85_3_fu_514_p2     |     +    |      0|  0|  17|          12|          12|
    |add_ln85_4_fu_523_p2     |     +    |      0|  0|  17|          12|          12|
    |add_ln85_fu_296_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln88_1_fu_397_p2     |     +    |      0|  0|  17|           8|           8|
    |add_ln88_2_fu_415_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln88_3_fu_630_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln88_fu_314_p2       |     +    |      0|  0|  17|           8|           8|
    |c_fu_255_p2              |     +    |      0|  0|  15|           5|           1|
    |h_fu_352_p2              |     +    |      0|  0|  12|           3|           1|
    |i_fu_441_p2              |     +    |      0|  0|  10|           1|           2|
    |j_fu_534_p2              |     +    |      0|  0|  10|           1|           2|
    |w_fu_635_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln85_1_fu_614_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln85_2_fu_346_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln85_fu_608_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln87_fu_689_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln77_fu_229_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln78_fu_241_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln79_fu_340_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln82_fu_429_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln83_fu_447_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln85_1_fu_563_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln85_2_fu_590_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln85_3_fu_596_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln85_fu_557_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln87_1_fu_677_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln87_fu_671_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln78_fu_357_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln85_1_fu_602_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln85_fu_586_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln87_fu_683_p2        |    or    |      0|  0|   2|           1|           1|
    |max_value_fu_620_p3      |  select  |      0|  0|  32|           1|          32|
    |output_r_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln78_1_fu_378_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln78_2_fu_386_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln78_3_fu_646_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln78_fu_362_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln82_1_fu_461_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln82_fu_453_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln85_1_fu_261_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln85_2_fu_328_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln85_fu_247_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln85_fu_335_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 507|         247|         230|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_192_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_181_p4  |   9|          2|    3|          6|
    |ap_phi_mux_j_0_phi_fu_215_p4             |   9|          2|    2|          4|
    |c_0_reg_129                              |   9|          2|    5|         10|
    |grp_fu_222_p0                            |  15|          3|   32|         96|
    |grp_fu_222_p1                            |  15|          3|   32|         96|
    |h_0_reg_153                              |   9|          2|    3|          6|
    |i_0_reg_188                              |   9|          2|    2|          4|
    |indvar_flatten24_reg_118                 |   9|          2|    9|         18|
    |indvar_flatten6_reg_141                  |   9|          2|    6|         12|
    |indvar_flatten_reg_177                   |   9|          2|    3|          6|
    |j_0_reg_211                              |   9|          2|    2|          4|
    |max_value_1_reg_199                      |   9|          2|   32|         64|
    |w_0_reg_165                              |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 191|         41|  138|        347|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln77_reg_710                 |   9|   0|    9|          0|
    |add_ln82_1_reg_770               |   3|   0|    3|          0|
    |add_ln85_1_reg_791               |   4|   0|    4|          0|
    |add_ln85_2_reg_785               |   9|   0|    9|          0|
    |add_ln85_reg_735                 |   8|   0|    9|          1|
    |add_ln88_2_reg_756               |  10|   0|   10|          0|
    |add_ln88_3_reg_828               |  10|   0|   10|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_129                      |   5|   0|    5|          0|
    |h_0_reg_153                      |   3|   0|    3|          0|
    |i_0_reg_188                      |   2|   0|    2|          0|
    |icmp_ln78_reg_715                |   1|   0|    1|          0|
    |icmp_ln82_reg_766                |   1|   0|    1|          0|
    |icmp_ln82_reg_766_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln85_1_reg_818              |   1|   0|    1|          0|
    |icmp_ln85_reg_813                |   1|   0|    1|          0|
    |indvar_flatten24_reg_118         |   9|   0|    9|          0|
    |indvar_flatten6_reg_141          |   6|   0|    6|          0|
    |indvar_flatten_reg_177           |   3|   0|    3|          0|
    |input_load_reg_806               |  32|   0|   32|          0|
    |j_0_reg_211                      |   2|   0|    2|          0|
    |j_reg_801                        |   2|   0|    2|          0|
    |max_value_1_reg_199              |  32|   0|   32|          0|
    |select_ln78_1_reg_746            |   3|   0|    4|          1|
    |select_ln78_2_reg_751            |   3|   0|    3|          0|
    |select_ln78_3_reg_838            |   6|   0|    6|          0|
    |select_ln78_reg_740              |   3|   0|    3|          0|
    |select_ln82_1_reg_780            |   2|   0|    2|          0|
    |select_ln82_reg_775              |   2|   0|    2|          0|
    |select_ln85_1_reg_730            |   5|   0|    5|          0|
    |select_ln85_reg_724              |   3|   0|    3|          0|
    |shl_ln85_1_reg_761               |   3|   0|    4|          1|
    |tmp_1_reg_843                    |   1|   0|    1|          0|
    |w_0_reg_165                      |   3|   0|    3|          0|
    |w_reg_833                        |   3|   0|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 201|   0|  204|          3|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|input_r_address0   | out |   11|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|output_r_address0  | out |    9|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

