\hypertarget{union__hw__rtc__tcr}{}\section{\+\_\+hw\+\_\+rtc\+\_\+tcr Union Reference}
\label{union__hw__rtc__tcr}\index{\+\_\+hw\+\_\+rtc\+\_\+tcr@{\+\_\+hw\+\_\+rtc\+\_\+tcr}}


H\+W\+\_\+\+R\+T\+C\+\_\+\+T\+CR -\/ R\+TC Time Compensation Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rtc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields}{\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__rtc__tcr_a41368e7bfbf353eb1fe9bd42b24792e5}{}\label{union__hw__rtc__tcr_a41368e7bfbf353eb1fe9bd42b24792e5}

\item 
struct \hyperlink{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields}{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rtc__tcr_a6eb2a113dc0dd754fad602965a8d76ca}{}\label{union__hw__rtc__tcr_a6eb2a113dc0dd754fad602965a8d76ca}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+T\+C\+\_\+\+T\+CR -\/ R\+TC Time Compensation Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
