0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_0_0/sim/MainDesign_ClockDivider_0_0.v,1681552475,verilog,,C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_1_0/sim/MainDesign_ClockDivider_1_0.v,,MainDesign_ClockDivider_0_0,,,,,,,,
C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_1_0/sim/MainDesign_ClockDivider_1_0.v,1681552475,verilog,,C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_2_0/sim/MainDesign_ClockDivider_2_0.v,,MainDesign_ClockDivider_1_0,,,,,,,,
C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_2_0/sim/MainDesign_ClockDivider_2_0.v,1681552475,verilog,,C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_3_0/sim/MainDesign_ClockDivider_3_0.v,,MainDesign_ClockDivider_2_0,,,,,,,,
C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_3_0/sim/MainDesign_ClockDivider_3_0.v,1681552475,verilog,,C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/sim/MainDesign.v,,MainDesign_ClockDivider_3_0,,,,,,,,
C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/sim/MainDesign.v,1681552475,verilog,,C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v,,MainDesign,,,,,,,,
C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v,1681552475,verilog,,,,MainDesign_wrapper,,,,,,,,
C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.srcs/sources_1/new/ClockDivider.v,1681551635,verilog,,C:/Users/user 1/Desktop/vivado_projects/pynqz2-clock-tutorial/pynqz2-clock-tutorial.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_0_0/sim/MainDesign_ClockDivider_0_0.v,,ClockDivider,,,,,,,,
