<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_software/sequencer.c"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_software/sequencer.h"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_software/sequencer_defines.h"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_make_qsys_seq.tcl"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_cmd_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_rsp_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ac_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_bitcheck.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_core.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_datamux.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_data_broadcast.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_data_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ddr2.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_di_buffer.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_di_buffer_wrap.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_dm_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_generic.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_inst_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_jumplogic.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr12.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr36.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr72.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_pattern_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ram.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ram_csr.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_read_datapath.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_write_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_data_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_phy_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_acv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_reg_file.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_siii_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_sv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_AC_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_inst_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_s0_sequencer_mem.hex"
   type="HEX"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_clock_pair_generator.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_read_valid_selector.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_addr_cmd_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_reset.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_acv_ldc.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_memphy.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_reset_sync.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_new_io_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_fr_cycle_shifter.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_fr_cycle_extender.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_read_datapath.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_write_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_simple_ddio_out.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_phy_csr.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_iss_probe.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_addr_cmd_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_flop_mem.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_p0_altdqdqs.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/altdq_dqs2_abstract.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/altdq_dqs2_cal_delays.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory_pll0.sv"
   type="SYSTEM_VERILOG"
   library="pll0" />
 <file
   path="simulation/submodules/altera_mem_if_dll_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="dll0" />
 <file
   path="simulation/submodules/altera_mem_if_oct_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="oct0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_c0.v"
   type="VERILOG"
   library="c0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_software/sequencer.c"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_software/sequencer.h"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_software/sequencer_defines.h"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_make_qsys_seq.tcl"
   type="OTHER"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_cmd_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_rsp_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ac_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_bitcheck.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_core.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_datamux.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_data_broadcast.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_data_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ddr2.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_di_buffer.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_di_buffer_wrap.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_dm_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_generic.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_inst_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_jumplogic.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr12.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr36.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_lfsr72.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_pattern_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ram.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_ram_csr.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_read_datapath.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/rw_manager_write_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_data_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_phy_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_acv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_reg_file.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_siii_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_sv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_AC_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_inst_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_s0_sequencer_mem.hex"
   type="HEX"
   library="s0" />
 <file
   path="simulation/submodules/afi_mux_ddrx.v"
   type="VERILOG"
   library="m0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_clock_pair_generator.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_read_valid_selector.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_addr_cmd_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_reset.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_acv_ldc.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_memphy.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_reset_sync.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_new_io_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_fr_cycle_shifter.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_fr_cycle_extender.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_read_datapath.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_write_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_simple_ddio_out.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_phy_csr.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_iss_probe.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_addr_cmd_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_flop_mem.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_p0_altdqdqs.v"
   type="VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/altdq_dqs2_abstract.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/altdq_dqs2_cal_delays.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory_pll0.sv"
   type="SYSTEM_VERILOG"
   library="pll0" />
 <file
   path="simulation/submodules/altera_tristate_controller_aggregator.sv"
   type="SYSTEM_VERILOG"
   library="tda" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="slave_translator" />
 <file
   path="simulation/submodules/altera_tristate_controller_translator.sv"
   type="SYSTEM_VERILOG"
   library="tdt" />
 <file
   path="simulation/submodules/write_master.v"
   type="VERILOG"
   library="write_mstr_internal" />
 <file
   path="simulation/submodules/byte_enable_generator.v"
   type="VERILOG"
   library="write_mstr_internal" />
 <file
   path="simulation/submodules/ST_to_MM_Adapter.v"
   type="VERILOG"
   library="write_mstr_internal" />
 <file
   path="simulation/submodules/write_burst_control.v"
   type="VERILOG"
   library="write_mstr_internal" />
 <file
   path="simulation/submodules/read_master.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="simulation/submodules/MM_to_ST_Adapter.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="simulation/submodules/read_burst_control.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="simulation/submodules/dispatcher.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/descriptor_buffers.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/csr_block.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/response_block.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/fifo_with_byteenables.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/read_signal_breakout.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/write_signal_breakout.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_avalon_st_adapter_001.vhd"
   type="VHDL"
   library="avalon_st_adapter_001" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_mm_interconnect_3.v"
   type="VERILOG"
   library="mm_interconnect_3" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_tse_mac.v"
   type="VERILOG"
   library="tse_mac" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_tristate_conduit_bridge_0.sv"
   type="SYSTEM_VERILOG"
   library="tristate_conduit_bridge_0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_timer_1us.v"
   type="VERILOG"
   library="timer_1us" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_timer_1ms.v"
   type="VERILOG"
   library="timer_1ms" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_sysid_qsys.v"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="simulation/submodules/sync_topfile.vhd"
   type="VHDL"
   library="sync" />
 <file
   path="simulation/submodules/sync_mm_registers_pkg.vhd"
   type="VHDL"
   library="sync" />
 <file
   path="simulation/submodules/sync_outen.vhd"
   type="VHDL"
   library="sync" />
 <file
   path="simulation/submodules/sync_outen_pkg.vhd"
   type="VHDL"
   library="sync" />
 <file path="simulation/submodules/sync_int.vhd" type="VHDL" library="sync" />
 <file
   path="simulation/submodules/sync_int_pkg.vhd"
   type="VHDL"
   library="sync" />
 <file path="simulation/submodules/sync_gen.vhd" type="VHDL" library="sync" />
 <file
   path="simulation/submodules/sync_gen_pkg.vhd"
   type="VHDL"
   library="sync" />
 <file
   path="simulation/submodules/sync_common_pkg.vhd"
   type="VHDL"
   library="sync" />
 <file
   path="simulation/submodules/sync_avalon_mm_pkg.vhd"
   type="VHDL"
   library="sync" />
 <file
   path="simulation/submodules/sync_avalon_mm_read.vhd"
   type="VHDL"
   library="sync" />
 <file
   path="simulation/submodules/sync_avalon_mm_write.vhd"
   type="VHDL"
   library="sync" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_sgdma_tx.v"
   type="VERILOG"
   library="sgdma_tx" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_sgdma_rx.v"
   type="VERILOG"
   library="sgdma_rx" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_sd_dat.v"
   type="VERILOG"
   library="sd_dat" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_pio_LED_painel.v"
   type="VERILOG"
   library="pio_LED_painel" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_pio_LED.v"
   type="VERILOG"
   library="pio_LED" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_pio_EXT.v"
   type="VERILOG"
   library="pio_EXT" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_pio_DIP.v"
   type="VERILOG"
   library="pio_DIP" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_pio_BUTTON.v"
   type="VERILOG"
   library="pio_BUTTON" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_onchip_memory.v"
   type="VERILOG"
   library="onchip_memory" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m2_ddr2_memory.v"
   type="VERILOG"
   library="m2_ddr2_memory" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_memory.v"
   type="VERILOG"
   library="m1_ddr2_memory" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_m1_ddr2_i2c_sda.v"
   type="VERILOG"
   library="m1_ddr2_i2c_sda" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_ext_flash.vhd"
   type="VHDL"
   library="ext_flash" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_dma_DDR_M.v"
   type="VERILOG"
   library="dma_DDR_M" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_descriptor_memory.hex"
   type="HEX"
   library="descriptor_memory" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_descriptor_memory.v"
   type="VERILOG"
   library="descriptor_memory" />
 <file
   path="simulation/submodules/altera_address_span_extender.sv"
   type="SYSTEM_VERILOG"
   library="ddr2_address_span_extender" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_csense_sdo.v"
   type="VERILOG"
   library="csense_sdo" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_csense_cs_n.v"
   type="VERILOG"
   library="csense_cs_n" />
 <file
   path="simulation/submodules/MebX_Qsys_Project_csense_adc_fo.v"
   type="VERILOG"
   library="csense_adc_fo" />
 <file
   path="simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="clock_bridge_afi_50" />
 <file
   path="simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="clock_bridge_afi_50" />
 <file
   path="simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="clock_bridge_afi_50" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="clock_bridge_afi_50" />
 <file
   path="simulation/submodules/SEVEN_SEG_REGISTER.vhd"
   type="VHDL"
   library="SEVEN_SEGMENT_CONTROLLER_0" />
 <file
   path="simulation/submodules/DOUBLE_DABBLE_8BIT.vhd"
   type="VHDL"
   library="SEVEN_SEGMENT_CONTROLLER_0" />
 <file
   path="simulation/submodules/SEVEN_SEG_DPS.vhd"
   type="VHDL"
   library="SEVEN_SEGMENT_CONTROLLER_0" />
 <file
   path="simulation/submodules/SEVEN_SEG_TOP.vhd"
   type="VHDL"
   library="SEVEN_SEGMENT_CONTROLLER_0" />
 <file
   path="simulation/submodules/PGEN_AVALON_MM_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_MM_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_AVALON_BURST_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_BURST_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_PIPELINE_FIFO_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_PATTERN_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_DATA_FIFO_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_AVALON_MM_READ.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_AVALON_MM_WRITE.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/pipeline_sc_fifo.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_AVALON_BURST_READ.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/data_sc_fifo.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_CONTROLLER.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/PGEN_TOPFILE.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="simulation/submodules/SPWC_MM_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_RX_DATA_DC_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_TX_DATA_DC_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwc_dc_data_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_DATA_DC_FIFO_INSTANTIATION.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_BUS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_RX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_TX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwpkg.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwlink.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwram.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwrecv.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwrecvfront_fast.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwrecvfront_generic.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwxmit.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwxmit_fast.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/streamtest.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/syncdff.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwstream.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_CODEC_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_CODEC.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spw_backdoor_dc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_CODEC_LOOPBACK.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwc_clk100_codec_commands_dc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/spwc_clk200_codec_commands_dc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_CODEC_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/SPWC_TOPFILE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_MM_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_BURST_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_AVS_DATA_SC_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/tran_avs_sc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/AVS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/AVS_RX_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/AVS_TX_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_BUS_SC_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/tran_bus_sc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_BUS_SC_FIFO_INSTANTIATION.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_BUS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_RX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_TX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_RX_INTERFACE_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_TX_INTERFACE_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/TRAN_TOPFILE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_MM_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_BURST_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_AVS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_AVALON_MM_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_AVALON_BURST_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_PIPELINE_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/comm_pipeline_sc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_AVALON_MM_READ.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_AVALON_MM_WRITE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_AVALON_BURST_READ.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_AVALON_BURST_WRITE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_BUS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_RX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_TX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="simulation/submodules/COMM_TOPFILE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file path="simulation/MebX_Qsys_Project.vhd" type="VHDL" />
 <file path="simulation/mebx_qsys_project_rst_controller.vhd" type="VHDL" />
 <file
   path="simulation/mebx_qsys_project_rst_controller_001.vhd"
   type="VHDL" />
 <file
   path="simulation/mebx_qsys_project_rst_controller_003.vhd"
   type="VHDL" />
 <file
   path="simulation/mebx_qsys_project_clock_bridge_afi_50.vhd"
   type="VHDL" />
 <file path="simulation/mebx_qsys_project_m1_clock_bridge.vhd" type="VHDL" />
 <topLevel name="MebX_Qsys_Project" />
 <deviceFamily name="stratixiv" />
 <modelMap
   controllerPath="MebX_Qsys_Project.descriptor_memory"
   modelPath="MebX_Qsys_Project.descriptor_memory" />
 <modelMap
   controllerPath="MebX_Qsys_Project.m1_ddr2_memory"
   modelPath="MebX_Qsys_Project.m1_ddr2_memory" />
 <modelMap
   controllerPath="MebX_Qsys_Project.m2_ddr2_memory"
   modelPath="MebX_Qsys_Project.m2_ddr2_memory" />
 <modelMap
   controllerPath="MebX_Qsys_Project.onchip_memory"
   modelPath="MebX_Qsys_Project.onchip_memory" />
</simPackage>
