$date
	Tue May 16 01:15:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq_detector_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 3 % NS [0:2] $end
$var reg 3 & PS [0:2] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0x %
x$
1#
0"
0!
$end
#5
1"
#10
0"
#12
b0 %
0$
#15
1"
0#
#20
0"
#22
b1 %
1$
#25
b1 &
1"
#30
0"
#32
b10 %
0$
#35
b0 %
b10 &
1"
#40
0"
#42
b11 %
1$
#45
b100 %
b11 &
1"
#50
0"
#55
b1 %
b100 &
1"
#60
0"
#64
b10 %
1!
0$
#65
b0 %
0!
b10 &
1"
#70
0"
#74
b11 %
1$
#75
b100 %
b11 &
1"
#80
0"
#84
b10 %
0$
#85
b0 %
b10 &
1"
#90
0"
#95
b0 &
1"
#96
b1 %
1$
#100
0"
#105
b1 &
1"
#110
0"
#115
1"
#116
b10 %
0$
#120
0"
#125
b0 %
b10 &
1"
#126
b11 %
1$
#130
0"
#135
b100 %
b11 &
1"
#136
