INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'BUS_WIDTH' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'BUS_MSB' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/cee3/src/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_PORT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/cee3/src/Gpio_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_GPIO_Slave_0_0/sim/design_1_GPIO_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_GPIO_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/762d/src/ps2_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_new
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/762d/src/custom_ps2_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_ps2_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_PS2_Slave_0_0/sim/design_1_PS2_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PS2_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/4038/src/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/4038/src/timerSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timerSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_timerSlave_0_0/sim/design_1_timerSlave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_timerSlave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_DataMemory_0_0/src/VeSPA_RAM/sim/VeSPA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VeSPA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/bf0f/src/SlaveInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlaveInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_DataMemory_0_0/sim/design_1_DataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/9039/src/interruptController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interruptController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/9039/src/interruptController_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interruptController_wrapper
WARNING: [VRFC 10-2938] 'r_ea' is already implicitly declared on line 58 [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/9039/src/interruptController_wrapper.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_interruptControllerS_0_0/sim/design_1_interruptControllerS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_interruptControllerS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartBaudRate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartBaudRate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartRx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartRx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/UartTx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/8a87/src/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_UartSlave_0_0/sim/design_1_UartSlave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_UartSlave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/sim/CodeMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CodeMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/InstructionExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionExecute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/InstructionWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/check_branchcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_branchcond
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/control_hazards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_hazards
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/08fa/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CPU_0_0/sim/design_1_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d5a3/src/CustomInterconnect.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'BUS_WIDTH' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d5a3/src/CustomInterconnect.v:22]
INFO: [VRFC 10-311] analyzing module CustomInterconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CustomInterconnect_0_0/sim/design_1_CustomInterconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_CustomInterconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_tb
