/*
 * This devicetree is generated by sopc2dts
 * Sopc2dts is written by Walter Goossens <waltergoossens@home.nl>
 * in cooperation with the nios2 community <Nios2-dev@sopc.et.ntust.edu.tw>
 */
/dts-v1/;
/ {
	model = "ALTR,eecpb_sopc";
	compatible = "ALTR,eecpb_sopc";
	#address-cells = <1>;
	#size-cells = <1>;
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu: cpu@0x0 {
			device_type = "cpu";
			compatible = "ALTR,nios2-11.0";
			reg = <0>;
			interrupt-controller;
			#interrupt-cells = <1>;
			clock-frequency = <100000000>;	//embeddedsw.CMacro.CPU_FREQ type NUMBER
			dcache-line-size = <32>;	//embeddedsw.CMacro.DCACHE_LINE_SIZE type NUMBER
			icache-line-size = <32>;	//embeddedsw.CMacro.ICACHE_LINE_SIZE type NUMBER
			dcache-size = <2048>;	//embeddedsw.CMacro.DCACHE_SIZE type NUMBER
			icache-size = <4096>;	//embeddedsw.CMacro.ICACHE_SIZE type NUMBER
			ALTR,implementation = "fast";	//embeddedsw.CMacro.CPU_IMPLEMENTATION type STRING
			ALTR,pid-num-bits = <8>;	//embeddedsw.CMacro.PROCESS_ID_NUM_BITS type NUMBER
			ALTR,tlb-num-ways = <16>;	//embeddedsw.CMacro.TLB_NUM_WAYS type NUMBER
			ALTR,tlb-num-entries = <256>;	//embeddedsw.CMacro.TLB_NUM_ENTRIES type NUMBER
			ALTR,tlb-ptr-sz = <8>;	//embeddedsw.CMacro.TLB_PTR_SZ type NUMBER
			ALTR,has-mul;	//embeddedsw.CMacro.HARDWARE_MULTIPLY_PRESENT type NUMBER
			ALTR,reset-addr = <0xca240000>;	//embeddedsw.CMacro.RESET_ADDR type NUMBER
			ALTR,fast-tlb-miss-addr = <0xc9000000>;	//embeddedsw.CMacro.FAST_TLB_MISS_EXCEPTION_ADDR type NUMBER
			ALTR,exception-addr = <0xc0000020>;	//embeddedsw.CMacro.EXCEPTION_ADDR type NUMBER
		};
	};
	memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x01000000
			0x09000000 0x00000400>;
	};
	sopc@0 {
		ranges ;
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "ALTR,avalon","simple-bus";
		bus-frequency = < 100000000 >;
		//Port instruction_master of cpu
		clock_crossing_io: bridge@0xb000000 {
			compatible = "ALTR,avalon-11.0","simple-bus";
			reg = < 0xb000000 0x80000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x00000020 0x0B000020 0x00000020
				0x00000000 0x0B000000 0x00000008
				0x00000400 0x0B000400 0x00000400
				0x00020000 0x0B020000 0x00010000
				0x00040000 0x0B040000 0x00002000
				0x00002000 0x0B002000 0x00002000
				0x00000040 0x0B000040 0x00000020
				0x00000060 0x0B000060 0x00000020
				0x00000080 0x0B000080 0x00000010
				0x000000A0 0x0B0000A0 0x00000010
				0x00000010 0x0B000010 0x00000010
				0x000000C0 0x0B0000C0 0x00000020
				0x000000E0 0x0B0000E0 0x00000020
				0x00000100 0x0B000100 0x00000020
				0x00000120 0x0B000120 0x00000020
				0x00000140 0x0B000140 0x00000020
				0x00000160 0x0B000160 0x00000020
				0x00000180 0x0B000180 0x00000020
				0x00000200 0x0B000200 0x00000100
				0x000001A0 0x0B0001A0 0x00000010
				0x000001C0 0x0B0001C0 0x00000010>;

			//Port m1 of clock_crossing_io
			timer: timer@0x20 {
				compatible = "ALTR,timer-11.0","ALTR,timer-1.0";
				reg = < 0x20 0x20>;
				interrupt-parent = < &cpu >;
				interrupts = < 1 >;
				clock-frequency = <10000000>;
			}; //end timer (timer)

			sysid: sysid@0x0 {
				compatible = "ALTR,sysid-11.0","ALTR,sysid-1.0";
				reg = < 0x0 0x8>;
			}; //end sysid (sysid)

			IR_Decode_0: unknown@0x400 {
				compatible = "unknown,unknown-1.0";
				reg = < 0x400 0x400>;
				interrupt-parent = < &cpu >;
				interrupts = < 5 >;
			}; //end unknown (IR_Decode_0)

			video_top_0: unknown@0x20000 {
				compatible = "unknown,unknown-1.0";
				reg = < 0x20000 0x10000 0x40000 0x2000>;
			}; //end unknown (video_top_0)

			usb_mailbox_0: unknown@0x2000 {
				compatible = "unknown,unknown-1.0";
				reg = < 0x2000 0x2000>;
				interrupt-parent = < &cpu >;
				interrupts = < 6 >;
			}; //end unknown (usb_mailbox_0)

			ctl0_reg: gpio@0x40 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x40 0x20>;
				width = <12>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (ctl0_reg)

			ctl1_reg: gpio@0x60 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x60 0x20>;
				width = <4>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (ctl1_reg)

			osd0_reg: gpio@0x80 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x80 0x10>;
				width = <16>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (osd0_reg)

			osd1_reg: gpio@0xa0 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0xa0 0x10>;
				width = <16>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (osd1_reg)

			stat0_reg: gpio@0x10 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x10 0x10>;
				width = <4>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (stat0_reg)

			rx_i2c_reg: gpio@0xc0 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0xc0 0x20>;
				width = <2>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (rx_i2c_reg)

			rx_i2c_da_reg: gpio@0xe0 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0xe0 0x20>;
				width = <1>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (rx_i2c_da_reg)

			tx_i2c_reg: gpio@0x100 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x100 0x20>;
				width = <2>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (tx_i2c_reg)

			tx_i2c_da_reg: gpio@0x120 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x120 0x20>;
				width = <1>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (tx_i2c_da_reg)

			temp_i2c_reg: gpio@0x140 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x140 0x20>;
				width = <1>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (temp_i2c_reg)

			temp_i2c_da_reg: gpio@0x160 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x160 0x20>;
				width = <1>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (temp_i2c_da_reg)

			uart_0: serial@0x180 {
				compatible = "ALTR,uart-11.0","ALTR,uart-1.0";
				reg = < 0x180 0x20>;
				interrupt-parent = < &cpu >;
				interrupts = < 2 >;
				current-speed = <115200>;	//embeddedsw.CMacro.BAUD type NUMBER
				clock-frequency = <10000000>;	//embeddedsw.CMacro.FREQ type NUMBER
			}; //end serial (uart_0)

			remote_update_cycloneiii_0: altremote@0x200 {
				compatible = "ALTR,remote-11.0","ALTR,remote-1.0";
				reg = < 0x200 0x100>;
			}; //end altremote (remote_update_cycloneiii_0)

			interrupt_reg: gpio@0x1a0 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x1a0 0x10>;
				interrupt-parent = < &cpu >;
				interrupts = < 3 >;
				width = <2>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (interrupt_reg)

			revision_reg: gpio@0x1c0 {
				compatible = "ALTR,pio-11.0","ALTR,pio-1.0";
				reg = < 0x1c0 0x10>;
				width = <32>;	//width type NUMBER
				resetvalue = <0>;	//resetValue type NUMBER
			}; //end gpio (revision_reg)

		}; //end bridge (clock_crossing_io)

		cfi_flash: flash@0xa000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "ALTR,cfi_flash-11.0","cfi-flash";
			reg = < 0xa000000 0x1000000>;
			bank-width = <2>;
			device-width = <1>;
			goldenfpga@0 {
				reg = < 0x00000000 0x00120000 >;
			};
			runtimefpga@120000 {
				reg = < 0x00120000 0x00120000 >;
			};
			uboot@240000 {
				reg = < 0x00240000 0x00040000 >;
			};
			kernel_a@280000 {
				reg = < 0x00280000 0x00180000 >;
			};
			kernel_b@400000 {
				reg = < 0x00400000 0x00180000 >;
			};
			rootfs@580000 {
				reg = < 0x00580000 0x00500000 >;
			};
			padding@a80000 {
				reg = < 0x00A80000 0x00578000 >;
			};
			bootenv@ff8000 {
				reg = < 0x00FF8000 0x00008000 >;
			};
		}; //end flash (cfi_flash)

		//Port tightly_coupled_instruction_master_0 of cpu
		//Port data_master of cpu
		altpll_0: unknown@0x82224c0 {
			compatible = "unknown,unknown-11.0";
			reg = < 0x82224c0 0x10>;
		}; //end unknown (altpll_0)

		jtag_uart_0: serial@0x82224d0 {
			compatible = "ALTR,juart-11.0","ALTR,juart-1.0";
			reg = < 0x82224d0 0x8>;
			interrupt-parent = < &cpu >;
			interrupts = < 0 >;
		}; //end serial (jtag_uart_0)

		//Port tightly_coupled_data_master_0 of cpu
	}; //sopc
	chosen {
		bootargs = "console=ttyAL0 root=mtd4 rootfstype=jffs2 init=/bin/init";
	};
};
