#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  4 15:34:17 2021
# Process ID: 3948
# Current directory: C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.runs/synth_1
# Command line: vivado.exe -log VGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA.tcl
# Log file: C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.runs/synth_1/VGA.vds
# Journal file: C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA.tcl -notrace
Command: synth_design -top VGA -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3032 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 400.102 ; gain = 98.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VGA.v:4]
INFO: [Synth 8-638] synthesizing module 'VgaController' [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaController.v:1]
	Parameter HS_1 bound to: 96 - type: integer 
	Parameter VS_1 bound to: 2 - type: integer 
	Parameter HS_2 bound to: 157 - type: integer 
	Parameter VS_2 bound to: 57 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VgaController' (1#1) [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaController.v:1]
INFO: [Synth 8-638] synthesizing module 'VgaDisplay' [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v:1]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v:14]
INFO: [Synth 8-3876] $readmem data file 'C://panic//new//lab5//05_04//pipeline_stall//IP//VGA//vga_debugger.mem' is read successfully [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v:15]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v:24]
INFO: [Synth 8-3876] $readmem data file 'C://panic//new//lab5//05_04//pipeline_stall//IP//VGA//font_8x16.mem' is read successfully [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v:25]
INFO: [Synth 8-256] done synthesizing module 'VgaDisplay' (2#1) [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v:1]
INFO: [Synth 8-638] synthesizing module 'VgaDebugger' [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v:31]
INFO: [Synth 8-638] synthesizing module 'Hex2Ascii' [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v:3]
INFO: [Synth 8-256] done synthesizing module 'Hex2Ascii' (3#1) [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v:3]
INFO: [Synth 8-256] done synthesizing module 'VgaDebugger' (4#1) [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v:31]
WARNING: [Synth 8-689] width (3) of port connection 'IdEx_alu_ctrl' does not match port width (4) of module 'VgaDebugger' [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VGA.v:124]
INFO: [Synth 8-256] done synthesizing module 'VGA' (5#1) [C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.srcs/sources_1/imports/Framework/VGA.v:4]
WARNING: [Synth 8-3331] design VGA has unconnected port is_B_immediate_EXE
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 451.695 ; gain = 150.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 451.695 ; gain = 150.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 451.695 ; gain = 150.063
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-5546] ROM "v_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "fonts_data" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "display_wen" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 636.965 ; gain = 335.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	 416 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	 416 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VgaController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VgaDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module VgaDebugger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	 416 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	 416 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_controller/v_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "vga_debugger/display_wen" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design VGA has unconnected port is_B_immediate_EXE
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM vga_display/display_data_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM vga_display/display_data_reg,trying to implement using LUTRAM
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|VgaDisplay  | p_0_out    | 4096x8        | LUT            | 
|VGA         | p_0_out    | 4096x8        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------+-----------+----------------------+--------------------------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives                     | 
+------------+------------------------------+-----------+----------------------+--------------------------------+
|VGA         | vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64X1D x 128  RAM64M x 128   | 
+------------+------------------------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------------------+-----------+----------------------+--------------------------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives                     | 
+------------+------------------------------+-----------+----------------------+--------------------------------+
|VGA         | vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64X1D x 128  RAM64M x 128   | 
+------------+------------------------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    11|
|3     |LUT1     |     5|
|4     |LUT2     |    57|
|5     |LUT3     |    62|
|6     |LUT4     |   294|
|7     |LUT5     |   257|
|8     |LUT6     |  1162|
|9     |MUXF7    |   380|
|10    |MUXF8    |   129|
|11    |RAM64M   |   128|
|12    |RAM64X1D |   128|
|13    |FDRE     |    46|
|14    |FDSE     |     2|
|15    |IBUF     |  1546|
|16    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |  4223|
|2     |  vga_controller |VgaController |   817|
|3     |  vga_debugger   |VgaDebugger   |  1273|
|4     |  vga_display    |VgaDisplay    |   571|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 727.957 ; gain = 426.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 797.473 ; gain = 508.578
INFO: [Common 17-1381] The checkpoint 'C:/panic/new/lab5/05_04/pipeline_stall/IP/VGA/VGA.runs/synth_1/VGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_utilization_synth.rpt -pb VGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 797.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 15:35:19 2021...
