#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021543b68ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021543b68090 .scope module, "digital_downconverter_tb" "digital_downconverter_tb" 3 3;
 .timescale -9 -12;
P_0000021543aca400 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001010>;
P_0000021543aca438 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0000021543bd2670_0 .var "adc_data", 31 0;
v0000021543bd25d0_0 .var "clk", 0 0;
v0000021543bd1b30_0 .var "data_valid", 0 0;
v0000021543bd1310_0 .net "ddc_valid", 0 0, L_0000021543b07790;  1 drivers
v0000021543bd2f30_0 .var "gain_control", 7 0;
v0000021543bd2210_0 .net "i_component", 31 0, L_0000021543b07100;  1 drivers
v0000021543bd2a30_0 .var "nco_cosine", 15 0;
v0000021543bd2710_0 .var "nco_sine", 15 0;
v0000021543bd14f0_0 .net "q_component", 31 0, L_0000021543b081a0;  1 drivers
v0000021543bd16d0_0 .var "rst_n", 0 0;
S_0000021543b68220 .scope module, "dut" "digital_downconverter" 3 22, 4 10 0, S_0000021543b68090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "adc_data";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /INPUT 16 "nco_sine";
    .port_info 5 /INPUT 16 "nco_cosine";
    .port_info 6 /INPUT 8 "gain_control";
    .port_info 7 /OUTPUT 32 "i_component";
    .port_info 8 /OUTPUT 32 "q_component";
    .port_info 9 /OUTPUT 1 "ddc_valid";
P_0000021543ae7e50 .param/l "WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
L_0000021543b07100 .functor BUFZ 32, v0000021543b257c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021543b081a0 .functor BUFZ 32, v0000021543b264e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021543b07790 .functor BUFZ 1, v0000021543b26940_0, C4<0>, C4<0>, C4<0>;
v0000021543bcf620_0 .net *"_ivl_1", 0 0, L_0000021543bd22b0;  1 drivers
v0000021543bcfb20_0 .net/s *"_ivl_12", 63 0, L_0000021543bd28f0;  1 drivers
v0000021543bcfc60_0 .net/s *"_ivl_14", 63 0, L_0000021543bd1450;  1 drivers
v0000021543bcf300_0 .net/s *"_ivl_18", 63 0, L_0000021543bd2990;  1 drivers
v0000021543bd0840_0 .net *"_ivl_2", 15 0, L_0000021543bd2350;  1 drivers
v0000021543bcf120_0 .net/s *"_ivl_20", 63 0, L_0000021543bd2ad0;  1 drivers
v0000021543bcf9e0_0 .net *"_ivl_7", 0 0, L_0000021543bd1ef0;  1 drivers
v0000021543bd0980_0 .net *"_ivl_8", 15 0, L_0000021543bd27b0;  1 drivers
v0000021543bcfda0_0 .net "adc_data", 31 0, v0000021543bd2670_0;  1 drivers
v0000021543bcf1c0_0 .var "adc_data_reg", 31 0;
v0000021543bd0020_0 .net "clk", 0 0, v0000021543bd25d0_0;  1 drivers
v0000021543bd0160_0 .net "comp_valid", 0 0, v0000021543b26940_0;  1 drivers
v0000021543bd0200_0 .net "data_valid", 0 0, v0000021543bd1b30_0;  1 drivers
v0000021543bcf260_0 .var "data_valid_reg", 0 0;
v0000021543bcfa80_0 .net "ddc_valid", 0 0, L_0000021543b07790;  alias, 1 drivers
v0000021543bcfd00_0 .net "dec_valid", 0 0, L_0000021543b083d0;  1 drivers
v0000021543bcfe40_0 .net "gain_control", 7 0, v0000021543bd2f30_0;  1 drivers
v0000021543bcfee0_0 .net "gain_valid", 0 0, L_0000021543b0af20;  1 drivers
v0000021543bd02a0_0 .net "i_compensated", 31 0, v0000021543b257c0_0;  1 drivers
v0000021543bd0340_0 .net "i_component", 31 0, L_0000021543b07100;  alias, 1 drivers
v0000021543bd03e0_0 .net "i_decimated", 31 0, L_0000021543b0acf0;  1 drivers
v0000021543bd05c0_0 .net "i_gain_scaled", 31 0, L_0000021543b0a9e0;  1 drivers
v0000021543bd0660_0 .var "i_mult_result", 31 0;
v0000021543bd07a0_0 .net "mult_i", 63 0, L_0000021543bd11d0;  1 drivers
v0000021543bd2e90_0 .net "mult_q", 63 0, L_0000021543bd1630;  1 drivers
v0000021543bd1d10_0 .net "nco_cosine", 15 0, v0000021543bd2a30_0;  1 drivers
v0000021543bd18b0_0 .net "nco_cosine_ext", 31 0, L_0000021543bd2c10;  1 drivers
v0000021543bd2cb0_0 .net "nco_sine", 15 0, v0000021543bd2710_0;  1 drivers
v0000021543bd2170_0 .net "nco_sine_ext", 31 0, L_0000021543bd23f0;  1 drivers
v0000021543bd2490_0 .net "q_compensated", 31 0, v0000021543b264e0_0;  1 drivers
v0000021543bd1130_0 .net "q_component", 31 0, L_0000021543b081a0;  alias, 1 drivers
v0000021543bd2850_0 .net "q_decimated", 31 0, L_0000021543b08b40;  1 drivers
v0000021543bd20d0_0 .net "q_gain_scaled", 31 0, L_0000021543b0a890;  1 drivers
v0000021543bd19f0_0 .var "q_mult_result", 31 0;
v0000021543bd2530_0 .net "rst_n", 0 0, v0000021543bd16d0_0;  1 drivers
E_0000021543ae8210 .event posedge, v0000021543b48cc0_0;
L_0000021543bd22b0 .part v0000021543bd2710_0, 15, 1;
LS_0000021543bd2350_0_0 .concat [ 1 1 1 1], L_0000021543bd22b0, L_0000021543bd22b0, L_0000021543bd22b0, L_0000021543bd22b0;
LS_0000021543bd2350_0_4 .concat [ 1 1 1 1], L_0000021543bd22b0, L_0000021543bd22b0, L_0000021543bd22b0, L_0000021543bd22b0;
LS_0000021543bd2350_0_8 .concat [ 1 1 1 1], L_0000021543bd22b0, L_0000021543bd22b0, L_0000021543bd22b0, L_0000021543bd22b0;
LS_0000021543bd2350_0_12 .concat [ 1 1 1 1], L_0000021543bd22b0, L_0000021543bd22b0, L_0000021543bd22b0, L_0000021543bd22b0;
L_0000021543bd2350 .concat [ 4 4 4 4], LS_0000021543bd2350_0_0, LS_0000021543bd2350_0_4, LS_0000021543bd2350_0_8, LS_0000021543bd2350_0_12;
L_0000021543bd23f0 .concat [ 16 16 0 0], v0000021543bd2710_0, L_0000021543bd2350;
L_0000021543bd1ef0 .part v0000021543bd2a30_0, 15, 1;
LS_0000021543bd27b0_0_0 .concat [ 1 1 1 1], L_0000021543bd1ef0, L_0000021543bd1ef0, L_0000021543bd1ef0, L_0000021543bd1ef0;
LS_0000021543bd27b0_0_4 .concat [ 1 1 1 1], L_0000021543bd1ef0, L_0000021543bd1ef0, L_0000021543bd1ef0, L_0000021543bd1ef0;
LS_0000021543bd27b0_0_8 .concat [ 1 1 1 1], L_0000021543bd1ef0, L_0000021543bd1ef0, L_0000021543bd1ef0, L_0000021543bd1ef0;
LS_0000021543bd27b0_0_12 .concat [ 1 1 1 1], L_0000021543bd1ef0, L_0000021543bd1ef0, L_0000021543bd1ef0, L_0000021543bd1ef0;
L_0000021543bd27b0 .concat [ 4 4 4 4], LS_0000021543bd27b0_0_0, LS_0000021543bd27b0_0_4, LS_0000021543bd27b0_0_8, LS_0000021543bd27b0_0_12;
L_0000021543bd2c10 .concat [ 16 16 0 0], v0000021543bd2a30_0, L_0000021543bd27b0;
L_0000021543bd28f0 .extend/s 64, v0000021543bcf1c0_0;
L_0000021543bd1450 .extend/s 64, L_0000021543bd2c10;
L_0000021543bd11d0 .arith/mult 64, L_0000021543bd28f0, L_0000021543bd1450;
L_0000021543bd2990 .extend/s 64, v0000021543bcf1c0_0;
L_0000021543bd2ad0 .extend/s 64, L_0000021543bd23f0;
L_0000021543bd1630 .arith/mult 64, L_0000021543bd2990, L_0000021543bd2ad0;
S_00000215439d6e60 .scope module, "u_cic_decimator_i" "cic_decimator" 4 117, 5 9 0, S_0000021543b68220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_00000215439d6ff0 .param/l "COMB_DELAY" 1 5 31, +C4<00000000000000000000000000000001>;
P_00000215439d7028 .param/l "DECIMATION" 0 5 13, +C4<00000000000000000000000000001100>;
P_00000215439d7060 .param/l "GAIN" 1 5 141, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000>;
P_00000215439d7098 .param/l "GAIN_SHIFT" 1 5 142, +C4<00000000000000000000000000001011>;
P_00000215439d70d0 .param/l "INPUT_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_00000215439d7108 .param/l "OUTPUT_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_00000215439d7140 .param/l "STAGES" 0 5 12, +C4<00000000000000000000000000000011>;
P_00000215439d7178 .param/l "STAGE_WIDTH" 1 5 30, +C4<00000000000000000000000000000000000000000000000000000000000101100>;
P_00000215439d71b0 .param/l "bit_growth" 1 5 29, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
L_0000021543b0acf0 .functor BUFZ 32, v0000021543b48fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021543b083d0 .functor BUFZ 1, v0000021543b48e00_0, C4<0>, C4<0>, C4<0>;
L_0000021543bd34d8 .functor BUFT 1, C4<00000000000000000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000021543b48680_0 .net/2u *"_ivl_1", 43 0, L_0000021543bd34d8;  1 drivers
v0000021543b49760_0 .net *"_ivl_3", 43 0, L_0000021543c2ce20;  1 drivers
v0000021543b49c60_0 .net *"_ivl_7", 32 0, L_0000021543c2bde0;  1 drivers
L_0000021543bd3520 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000021543b49e40_0 .net *"_ivl_9", 10 0, L_0000021543bd3520;  1 drivers
v0000021543b48cc0_0 .net "clk", 0 0, v0000021543bd25d0_0;  alias, 1 drivers
v0000021543b48f40 .array "comb", 2 0, 43 0;
v0000021543b49ee0 .array "comb_delay", 5 0, 43 0;
v0000021543b49440_0 .var/i "comb_loop_j", 31 0;
v0000021543b49940_0 .net "data_in", 31 0, L_0000021543b0a9e0;  alias, 1 drivers
v0000021543b49260_0 .net "data_out", 31 0, L_0000021543b0acf0;  alias, 1 drivers
v0000021543b48d60_0 .net "data_valid", 0 0, L_0000021543b0af20;  alias, 1 drivers
v0000021543b49f80_0 .var "decimate_counter", 4 0;
v0000021543b48e00_0 .var "decimate_enable", 0 0;
v0000021543b489a0 .array "integrator", 2 0, 43 0;
v0000021543b494e0_0 .var/i "integrator_loop_i", 31 0;
v0000021543b4a020 .array "integrator_next", 2 0, 43 0;
v0000021543b48fe0_0 .var "output_register", 31 0;
v0000021543b4a480_0 .net "output_valid", 0 0, L_0000021543b083d0;  alias, 1 drivers
v0000021543b499e0_0 .net "rst_n", 0 0, v0000021543bd16d0_0;  alias, 1 drivers
v0000021543b49580_0 .net "scaled_output", 43 0, L_0000021543c2b700;  1 drivers
v0000021543b489a0_0 .array/port v0000021543b489a0, 0;
v0000021543b489a0_1 .array/port v0000021543b489a0, 1;
v0000021543b489a0_2 .array/port v0000021543b489a0, 2;
E_0000021543ae8a10/0 .event anyedge, v0000021543b48d60_0, v0000021543b489a0_0, v0000021543b489a0_1, v0000021543b489a0_2;
E_0000021543ae8a10/1 .event anyedge, v0000021543b49940_0;
E_0000021543ae8a10 .event/or E_0000021543ae8a10/0, E_0000021543ae8a10/1;
v0000021543b48f40_2 .array/port v0000021543b48f40, 2;
L_0000021543c2ce20 .arith/sum 44, v0000021543b48f40_2, L_0000021543bd34d8;
L_0000021543c2bde0 .part L_0000021543c2ce20, 11, 33;
L_0000021543c2b700 .concat [ 33 11 0 0], L_0000021543c2bde0, L_0000021543bd3520;
S_000002154398b970 .scope generate, "comb_stages[0]" "comb_stages[0]" 5 107, 5 107 0, S_00000215439d6e60;
 .timescale -9 -12;
P_0000021543ae8910 .param/l "i" 0 5 107, +C4<00>;
E_0000021543ae7ed0/0 .event negedge, v0000021543b499e0_0;
E_0000021543ae7ed0/1 .event posedge, v0000021543b48cc0_0;
E_0000021543ae7ed0 .event/or E_0000021543ae7ed0/0, E_0000021543ae7ed0/1;
S_000002154398bb00 .scope generate, "comb_stages[1]" "comb_stages[1]" 5 107, 5 107 0, S_00000215439d6e60;
 .timescale -9 -12;
P_0000021543ae8610 .param/l "i" 0 5 107, +C4<01>;
S_000002154395e4f0 .scope generate, "comb_stages[2]" "comb_stages[2]" 5 107, 5 107 0, S_00000215439d6e60;
 .timescale -9 -12;
P_0000021543ae8650 .param/l "i" 0 5 107, +C4<010>;
S_000002154395e680 .scope generate, "integrator_stages[0]" "integrator_stages[0]" 5 45, 5 45 0, S_00000215439d6e60;
 .timescale -9 -12;
P_0000021543ae8090 .param/l "i" 0 5 45, +C4<00>;
S_0000021543953f30 .scope generate, "integrator_stages[1]" "integrator_stages[1]" 5 45, 5 45 0, S_00000215439d6e60;
 .timescale -9 -12;
P_0000021543ae9cd0 .param/l "i" 0 5 45, +C4<01>;
S_00000215439540c0 .scope generate, "integrator_stages[2]" "integrator_stages[2]" 5 45, 5 45 0, S_00000215439d6e60;
 .timescale -9 -12;
P_0000021543ae9510 .param/l "i" 0 5 45, +C4<010>;
S_0000021543943610 .scope module, "u_cic_decimator_q" "cic_decimator" 4 131, 5 9 0, S_0000021543b68220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_00000215439437a0 .param/l "COMB_DELAY" 1 5 31, +C4<00000000000000000000000000000001>;
P_00000215439437d8 .param/l "DECIMATION" 0 5 13, +C4<00000000000000000000000000001100>;
P_0000021543943810 .param/l "GAIN" 1 5 141, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000>;
P_0000021543943848 .param/l "GAIN_SHIFT" 1 5 142, +C4<00000000000000000000000000001011>;
P_0000021543943880 .param/l "INPUT_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_00000215439438b8 .param/l "OUTPUT_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_00000215439438f0 .param/l "STAGES" 0 5 12, +C4<00000000000000000000000000000011>;
P_0000021543943928 .param/l "STAGE_WIDTH" 1 5 30, +C4<00000000000000000000000000000000000000000000000000000000000101100>;
P_0000021543943960 .param/l "bit_growth" 1 5 29, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
L_0000021543b08b40 .functor BUFZ 32, v0000021543b4a2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021543b07db0 .functor BUFZ 1, v0000021543b49300_0, C4<0>, C4<0>, C4<0>;
L_0000021543bd3568 .functor BUFT 1, C4<00000000000000000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000021543b4a3e0_0 .net/2u *"_ivl_1", 43 0, L_0000021543bd3568;  1 drivers
v0000021543b49800_0 .net *"_ivl_3", 43 0, L_0000021543c2bf20;  1 drivers
v0000021543b49120_0 .net *"_ivl_7", 32 0, L_0000021543c2b7a0;  1 drivers
L_0000021543bd35b0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000021543b498a0_0 .net *"_ivl_9", 10 0, L_0000021543bd35b0;  1 drivers
v0000021543b49bc0_0 .net "clk", 0 0, v0000021543bd25d0_0;  alias, 1 drivers
v0000021543b48860 .array "comb", 2 0, 43 0;
v0000021543b49620 .array "comb_delay", 5 0, 43 0;
v0000021543b48720_0 .var/i "comb_loop_j", 31 0;
v0000021543b4a0c0_0 .net "data_in", 31 0, L_0000021543b0a890;  alias, 1 drivers
v0000021543b48ea0_0 .net "data_out", 31 0, L_0000021543b08b40;  alias, 1 drivers
v0000021543b49a80_0 .net "data_valid", 0 0, L_0000021543b0af20;  alias, 1 drivers
v0000021543b48900_0 .var "decimate_counter", 4 0;
v0000021543b49300_0 .var "decimate_enable", 0 0;
v0000021543b4a160 .array "integrator", 2 0, 43 0;
v0000021543b4a200_0 .var/i "integrator_loop_i", 31 0;
v0000021543b48a40 .array "integrator_next", 2 0, 43 0;
v0000021543b4a2a0_0 .var "output_register", 31 0;
v0000021543b48b80_0 .net "output_valid", 0 0, L_0000021543b07db0;  1 drivers
v0000021543b48c20_0 .net "rst_n", 0 0, v0000021543bd16d0_0;  alias, 1 drivers
v0000021543b26800_0 .net "scaled_output", 43 0, L_0000021543c2c380;  1 drivers
v0000021543b4a160_0 .array/port v0000021543b4a160, 0;
v0000021543b4a160_1 .array/port v0000021543b4a160, 1;
v0000021543b4a160_2 .array/port v0000021543b4a160, 2;
E_0000021543ae9050/0 .event anyedge, v0000021543b48d60_0, v0000021543b4a160_0, v0000021543b4a160_1, v0000021543b4a160_2;
E_0000021543ae9050/1 .event anyedge, v0000021543b4a0c0_0;
E_0000021543ae9050 .event/or E_0000021543ae9050/0, E_0000021543ae9050/1;
v0000021543b48860_2 .array/port v0000021543b48860, 2;
L_0000021543c2bf20 .arith/sum 44, v0000021543b48860_2, L_0000021543bd3568;
L_0000021543c2b7a0 .part L_0000021543c2bf20, 11, 33;
L_0000021543c2c380 .concat [ 33 11 0 0], L_0000021543c2b7a0, L_0000021543bd35b0;
S_00000215439294f0 .scope generate, "comb_stages[0]" "comb_stages[0]" 5 107, 5 107 0, S_0000021543943610;
 .timescale -9 -12;
P_0000021543ae9d10 .param/l "i" 0 5 107, +C4<00>;
S_0000021543929680 .scope generate, "comb_stages[1]" "comb_stages[1]" 5 107, 5 107 0, S_0000021543943610;
 .timescale -9 -12;
P_0000021543ae9d50 .param/l "i" 0 5 107, +C4<01>;
S_0000021543927060 .scope generate, "comb_stages[2]" "comb_stages[2]" 5 107, 5 107 0, S_0000021543943610;
 .timescale -9 -12;
P_0000021543ae9810 .param/l "i" 0 5 107, +C4<010>;
S_00000215439271f0 .scope generate, "integrator_stages[0]" "integrator_stages[0]" 5 45, 5 45 0, S_0000021543943610;
 .timescale -9 -12;
P_0000021543ae8e50 .param/l "i" 0 5 45, +C4<00>;
S_0000021543b5cf00 .scope generate, "integrator_stages[1]" "integrator_stages[1]" 5 45, 5 45 0, S_0000021543943610;
 .timescale -9 -12;
P_0000021543ae98d0 .param/l "i" 0 5 45, +C4<01>;
S_0000021543b5d9f0 .scope generate, "integrator_stages[2]" "integrator_stages[2]" 5 45, 5 45 0, S_0000021543943610;
 .timescale -9 -12;
P_0000021543ae9910 .param/l "i" 0 5 45, +C4<010>;
S_0000021543b5d220 .scope module, "u_compensation_filter_i" "compensation_filter" 4 153, 6 10 0, S_0000021543b68220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_00000215439439a0 .param/l "COEFF_WIDTH" 0 6 12, +C4<00000000000000000000000000010000>;
P_00000215439439d8 .param/l "DECIMATION" 0 6 14, +C4<00000000000000000000000000001100>;
P_0000021543943a10 .param/l "TAPS" 0 6 13, +C4<00000000000000000000000000001000>;
P_0000021543943a48 .param/l "WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v0000021543b26bc0_0 .net *"_ivl_0", 48 0, L_0000021543c2b160;  1 drivers
L_0000021543bd35f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021543b26ee0_0 .net *"_ivl_3", 0 0, L_0000021543bd35f8;  1 drivers
v0000021543b26260_0 .net *"_ivl_6", 33 0, L_0000021543c2bac0;  1 drivers
L_0000021543bd3640 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021543b25c20_0 .net *"_ivl_8", 14 0, L_0000021543bd3640;  1 drivers
v0000021543b26f80_0 .var "accumulator", 47 0;
v0000021543b266c0_0 .var "accumulator_valid", 0 0;
v0000021543b26c60_0 .net "clk", 0 0, v0000021543bd25d0_0;  alias, 1 drivers
v0000021543b25220 .array "coeff", 7 0, 15 0;
v0000021543b26da0_0 .net "data_in", 31 0, L_0000021543b0acf0;  alias, 1 drivers
v0000021543b25f40_0 .net "data_out", 31 0, v0000021543b257c0_0;  alias, 1 drivers
v0000021543b269e0_0 .net "data_valid", 0 0, L_0000021543b083d0;  alias, 1 drivers
v0000021543b25860_0 .var "data_valid_shift", 7 0;
v0000021543b259a0 .array "delay_line", 7 0, 31 0;
v0000021543b257c0_0 .var "output_register", 31 0;
v0000021543b25400_0 .net "output_valid", 0 0, v0000021543b26940_0;  alias, 1 drivers
v0000021543b26940_0 .var "output_valid_reg", 0 0;
v0000021543b26a80_0 .net "rst_n", 0 0, v0000021543bd16d0_0;  alias, 1 drivers
v0000021543b25fe0_0 .net "scaled_output", 48 0, L_0000021543c2cec0;  1 drivers
L_0000021543c2b160 .concat [ 48 1 0 0], v0000021543b26f80_0, L_0000021543bd35f8;
L_0000021543c2bac0 .part L_0000021543c2b160, 15, 34;
L_0000021543c2cec0 .concat [ 34 15 0 0], L_0000021543c2bac0, L_0000021543bd3640;
S_0000021543b5db80 .scope begin, "$unm_blk_130" "$unm_blk_130" 6 33, 6 33 0, S_0000021543b5d220;
 .timescale -9 -12;
v0000021543b26d00_0 .var/i "i", 31 0;
S_0000021543b5cd70 .scope begin, "$unm_blk_135" "$unm_blk_135" 6 68, 6 68 0, S_0000021543b5d220;
 .timescale -9 -12;
v0000021543b25680_0 .var/i "i", 31 0;
S_0000021543b5d6d0 .scope begin, "$unm_blk_141" "$unm_blk_141" 6 96, 6 96 0, S_0000021543b5d220;
 .timescale -9 -12;
v0000021543b25ea0_0 .var/i "i", 31 0;
S_0000021543b5d860 .scope module, "u_compensation_filter_q" "compensation_filter" 4 167, 6 10 0, S_0000021543b68220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_00000215439d71f0 .param/l "COEFF_WIDTH" 0 6 12, +C4<00000000000000000000000000010000>;
P_00000215439d7228 .param/l "DECIMATION" 0 6 14, +C4<00000000000000000000000000001100>;
P_00000215439d7260 .param/l "TAPS" 0 6 13, +C4<00000000000000000000000000001000>;
P_00000215439d7298 .param/l "WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
L_0000021543b074f0 .functor BUFZ 1, v00000215438a3900_0, C4<0>, C4<0>, C4<0>;
v0000021543b25a40_0 .net *"_ivl_0", 48 0, L_0000021543c2c880;  1 drivers
L_0000021543bd3688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021543b25ae0_0 .net *"_ivl_3", 0 0, L_0000021543bd3688;  1 drivers
v0000021543b254a0_0 .net *"_ivl_6", 33 0, L_0000021543c2c600;  1 drivers
L_0000021543bd36d0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021543b25b80_0 .net *"_ivl_8", 14 0, L_0000021543bd36d0;  1 drivers
v0000021543b25cc0_0 .var "accumulator", 47 0;
v0000021543b27020_0 .var "accumulator_valid", 0 0;
v0000021543b270c0_0 .net "clk", 0 0, v0000021543bd25d0_0;  alias, 1 drivers
v0000021543b25d60 .array "coeff", 7 0, 15 0;
v0000021543b26120_0 .net "data_in", 31 0, L_0000021543b08b40;  alias, 1 drivers
v0000021543b261c0_0 .net "data_out", 31 0, v0000021543b264e0_0;  alias, 1 drivers
v0000021543b26300_0 .net "data_valid", 0 0, L_0000021543b083d0;  alias, 1 drivers
v0000021543b263a0_0 .var "data_valid_shift", 7 0;
v0000021543b26440 .array "delay_line", 7 0, 31 0;
v0000021543b264e0_0 .var "output_register", 31 0;
v00000215438a43a0_0 .net "output_valid", 0 0, L_0000021543b074f0;  1 drivers
v00000215438a3900_0 .var "output_valid_reg", 0 0;
v0000021543bccf00_0 .net "rst_n", 0 0, v0000021543bd16d0_0;  alias, 1 drivers
v0000021543bcbe20_0 .net "scaled_output", 48 0, L_0000021543c2c420;  1 drivers
L_0000021543c2c880 .concat [ 48 1 0 0], v0000021543b25cc0_0, L_0000021543bd3688;
L_0000021543c2c600 .part L_0000021543c2c880, 15, 34;
L_0000021543c2c420 .concat [ 34 15 0 0], L_0000021543c2c600, L_0000021543bd36d0;
S_0000021543b5d3b0 .scope begin, "$unm_blk_130" "$unm_blk_130" 6 33, 6 33 0, S_0000021543b5d860;
 .timescale -9 -12;
v0000021543b26580_0 .var/i "i", 31 0;
S_0000021543b5d540 .scope begin, "$unm_blk_135" "$unm_blk_135" 6 68, 6 68 0, S_0000021543b5d860;
 .timescale -9 -12;
v0000021543b26760_0 .var/i "i", 31 0;
S_0000021543b5d090 .scope begin, "$unm_blk_141" "$unm_blk_141" 6 96, 6 96 0, S_0000021543b5d860;
 .timescale -9 -12;
v0000021543b26e40_0 .var/i "i", 31 0;
S_0000021543bcd9d0 .scope module, "u_i_gain_scaler" "adaptive_gain_scaler" 4 84, 7 10 0, S_0000021543b68220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sample_in";
    .port_info 3 /INPUT 1 "sample_valid_in";
    .port_info 4 /INPUT 8 "gain_control";
    .port_info 5 /OUTPUT 32 "sample_out";
    .port_info 6 /OUTPUT 1 "sample_valid_out";
P_0000021543ae8490 .param/l "DATA_WIDTH" 0 7 11, +C4<00000000000000000000000000100000>;
L_0000021543b0a9e0 .functor BUFZ 32, L_0000021543c2bfc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021543b0af20 .functor BUFZ 1, v0000021543bcc5a0_0, C4<0>, C4<0>, C4<0>;
v0000021543bcc960_0 .net/s *"_ivl_12", 63 0, L_0000021543bd2df0;  1 drivers
v0000021543bccc80_0 .net/s *"_ivl_14", 63 0, L_0000021543bd1090;  1 drivers
L_0000021543bd30e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021543bcc280_0 .net/2u *"_ivl_18", 3 0, L_0000021543bd30e8;  1 drivers
v0000021543bcb600_0 .net *"_ivl_20", 0 0, L_0000021543bd1590;  1 drivers
v0000021543bcb9c0_0 .net *"_ivl_23", 31 0, L_0000021543bd1810;  1 drivers
v0000021543bcb6a0_0 .net *"_ivl_24", 63 0, L_0000021543bd1950;  1 drivers
L_0000021543bd3130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021543bccaa0_0 .net *"_ivl_27", 31 0, L_0000021543bd3130;  1 drivers
L_0000021543bd3178 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021543bcc320_0 .net/2u *"_ivl_28", 3 0, L_0000021543bd3178;  1 drivers
v0000021543bccb40_0 .net *"_ivl_30", 0 0, L_0000021543bd1a90;  1 drivers
v0000021543bcb880_0 .net *"_ivl_32", 63 0, L_0000021543bd1bd0;  1 drivers
L_0000021543bd31c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021543bccdc0_0 .net/2u *"_ivl_34", 3 0, L_0000021543bd31c0;  1 drivers
v0000021543bccbe0_0 .net *"_ivl_36", 0 0, L_0000021543bd1c70;  1 drivers
L_0000021543bd3208 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021543bcc3c0_0 .net/2u *"_ivl_38", 3 0, L_0000021543bd3208;  1 drivers
v0000021543bcc780_0 .net *"_ivl_4", 31 0, L_0000021543bd1770;  1 drivers
v0000021543bccd20_0 .net *"_ivl_40", 3 0, L_0000021543bd1db0;  1 drivers
v0000021543bcb920_0 .net *"_ivl_42", 63 0, L_0000021543bd1e50;  1 drivers
v0000021543bcbec0_0 .net *"_ivl_45", 31 0, L_0000021543bd1f90;  1 drivers
v0000021543bcba60_0 .net *"_ivl_46", 63 0, L_0000021543bd2030;  1 drivers
L_0000021543bd3250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021543bcca00_0 .net *"_ivl_49", 31 0, L_0000021543bd3250;  1 drivers
v0000021543bcbf60_0 .net *"_ivl_50", 63 0, L_0000021543c2b480;  1 drivers
v0000021543bcc460_0 .net *"_ivl_52", 63 0, L_0000021543c2bb60;  1 drivers
v0000021543bcc500_0 .net *"_ivl_54", 63 0, L_0000021543c2bca0;  1 drivers
L_0000021543bd3058 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021543bcbd80_0 .net *"_ivl_7", 27 0, L_0000021543bd3058;  1 drivers
L_0000021543bd30a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021543bcb060_0 .net/2u *"_ivl_8", 31 0, L_0000021543bd30a0;  1 drivers
v0000021543bcc8c0_0 .net "clk", 0 0, v0000021543bd25d0_0;  alias, 1 drivers
v0000021543bcc6e0_0 .net "digital_gain_factor", 31 0, L_0000021543bd2d50;  1 drivers
v0000021543bcb100_0 .net "gain_control", 7 0, v0000021543bd2f30_0;  alias, 1 drivers
v0000021543bcb420_0 .net "gain_mult_code", 3 0, L_0000021543bd13b0;  1 drivers
v0000021543bcbce0_0 .net "gained_sample", 63 0, L_0000021543bd1270;  1 drivers
v0000021543bcb1a0_0 .net "rst_n", 0 0, v0000021543bd16d0_0;  alias, 1 drivers
v0000021543bcce60_0 .net "sample_in", 31 0, v0000021543bd0660_0;  1 drivers
v0000021543bcbc40_0 .net "sample_out", 31 0, L_0000021543b0a9e0;  alias, 1 drivers
v0000021543bcc640_0 .net "sample_valid_in", 0 0, v0000021543bcf260_0;  1 drivers
v0000021543bcb240_0 .net "sample_valid_out", 0 0, L_0000021543b0af20;  alias, 1 drivers
v0000021543bcc5a0_0 .var "sample_valid_out_reg", 0 0;
v0000021543bcc820_0 .net "shift_amount_code", 3 0, L_0000021543bd2b70;  1 drivers
v0000021543bcb2e0_0 .net "shifted_sample", 31 0, L_0000021543c2bfc0;  1 drivers
L_0000021543bd13b0 .part v0000021543bd2f30_0, 4, 4;
L_0000021543bd2b70 .part v0000021543bd2f30_0, 0, 4;
L_0000021543bd1770 .concat [ 4 28 0 0], L_0000021543bd13b0, L_0000021543bd3058;
L_0000021543bd2d50 .arith/sum 32, L_0000021543bd1770, L_0000021543bd30a0;
L_0000021543bd2df0 .extend/s 64, v0000021543bd0660_0;
L_0000021543bd1090 .extend/s 64, L_0000021543bd2d50;
L_0000021543bd1270 .arith/mult 64, L_0000021543bd2df0, L_0000021543bd1090;
L_0000021543bd1590 .cmp/eq 4, L_0000021543bd2b70, L_0000021543bd30e8;
L_0000021543bd1810 .part L_0000021543bd1270, 0, 32;
L_0000021543bd1950 .concat [ 32 32 0 0], L_0000021543bd1810, L_0000021543bd3130;
L_0000021543bd1a90 .cmp/gt 4, L_0000021543bd3178, L_0000021543bd2b70;
L_0000021543bd1bd0 .shift/r 64, L_0000021543bd1270, L_0000021543bd2b70;
L_0000021543bd1c70 .cmp/gt 4, L_0000021543bd2b70, L_0000021543bd31c0;
L_0000021543bd1db0 .arith/sub 4, L_0000021543bd2b70, L_0000021543bd3208;
L_0000021543bd1e50 .shift/l 64, L_0000021543bd1270, L_0000021543bd1db0;
L_0000021543bd1f90 .part L_0000021543bd1270, 0, 32;
L_0000021543bd2030 .concat [ 32 32 0 0], L_0000021543bd1f90, L_0000021543bd3250;
L_0000021543c2b480 .functor MUXZ 64, L_0000021543bd2030, L_0000021543bd1e50, L_0000021543bd1c70, C4<>;
L_0000021543c2bb60 .functor MUXZ 64, L_0000021543c2b480, L_0000021543bd1bd0, L_0000021543bd1a90, C4<>;
L_0000021543c2bca0 .functor MUXZ 64, L_0000021543c2bb60, L_0000021543bd1950, L_0000021543bd1590, C4<>;
L_0000021543c2bfc0 .part L_0000021543c2bca0, 0, 32;
S_0000021543bcdb60 .scope module, "u_q_gain_scaler" "adaptive_gain_scaler" 4 94, 7 10 0, S_0000021543b68220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sample_in";
    .port_info 3 /INPUT 1 "sample_valid_in";
    .port_info 4 /INPUT 8 "gain_control";
    .port_info 5 /OUTPUT 32 "sample_out";
    .port_info 6 /OUTPUT 1 "sample_valid_out";
P_0000021543aeb1d0 .param/l "DATA_WIDTH" 0 7 11, +C4<00000000000000000000000000100000>;
L_0000021543b0a890 .functor BUFZ 32, L_0000021543c2cd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021543b0ab30 .functor BUFZ 1, v0000021543bcfbc0_0, C4<0>, C4<0>, C4<0>;
v0000021543bcc1e0_0 .net/s *"_ivl_12", 63 0, L_0000021543c2ca60;  1 drivers
v0000021543bcb380_0 .net/s *"_ivl_14", 63 0, L_0000021543c2cb00;  1 drivers
L_0000021543bd3328 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021543bcb4c0_0 .net/2u *"_ivl_18", 3 0, L_0000021543bd3328;  1 drivers
v0000021543bcbba0_0 .net *"_ivl_20", 0 0, L_0000021543c2cc40;  1 drivers
v0000021543bcbb00_0 .net *"_ivl_23", 31 0, L_0000021543c2c1a0;  1 drivers
v0000021543bcb560_0 .net *"_ivl_24", 63 0, L_0000021543c2c240;  1 drivers
L_0000021543bd3370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021543bcb740_0 .net *"_ivl_27", 31 0, L_0000021543bd3370;  1 drivers
L_0000021543bd33b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021543bcb7e0_0 .net/2u *"_ivl_28", 3 0, L_0000021543bd33b8;  1 drivers
v0000021543bcc000_0 .net *"_ivl_30", 0 0, L_0000021543c2c100;  1 drivers
v0000021543bcc0a0_0 .net *"_ivl_32", 63 0, L_0000021543c2b3e0;  1 drivers
L_0000021543bd3400 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021543bcc140_0 .net/2u *"_ivl_34", 3 0, L_0000021543bd3400;  1 drivers
v0000021543bcf800_0 .net *"_ivl_36", 0 0, L_0000021543c2b5c0;  1 drivers
L_0000021543bd3448 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000021543bcf3a0_0 .net/2u *"_ivl_38", 3 0, L_0000021543bd3448;  1 drivers
v0000021543bcf940_0 .net *"_ivl_4", 31 0, L_0000021543c2cba0;  1 drivers
v0000021543bd0d40_0 .net *"_ivl_40", 3 0, L_0000021543c2b0c0;  1 drivers
v0000021543bd0700_0 .net *"_ivl_42", 63 0, L_0000021543c2c560;  1 drivers
v0000021543bd0520_0 .net *"_ivl_45", 31 0, L_0000021543c2bd40;  1 drivers
v0000021543bd0b60_0 .net *"_ivl_46", 63 0, L_0000021543c2b520;  1 drivers
L_0000021543bd3490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021543bd0c00_0 .net *"_ivl_49", 31 0, L_0000021543bd3490;  1 drivers
v0000021543bd08e0_0 .net *"_ivl_50", 63 0, L_0000021543c2c2e0;  1 drivers
v0000021543bd0e80_0 .net *"_ivl_52", 63 0, L_0000021543c2b660;  1 drivers
v0000021543bd00c0_0 .net *"_ivl_54", 63 0, L_0000021543c2cce0;  1 drivers
L_0000021543bd3298 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021543bd0a20_0 .net *"_ivl_7", 27 0, L_0000021543bd3298;  1 drivers
L_0000021543bd32e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021543bd0480_0 .net/2u *"_ivl_8", 31 0, L_0000021543bd32e0;  1 drivers
v0000021543bcf4e0_0 .net "clk", 0 0, v0000021543bd25d0_0;  alias, 1 drivers
v0000021543bcf760_0 .net "digital_gain_factor", 31 0, L_0000021543c2c060;  1 drivers
v0000021543bcf6c0_0 .net "gain_control", 7 0, v0000021543bd2f30_0;  alias, 1 drivers
v0000021543bd0ac0_0 .net "gain_mult_code", 3 0, L_0000021543c2bc00;  1 drivers
v0000021543bcf8a0_0 .net "gained_sample", 63 0, L_0000021543c2be80;  1 drivers
v0000021543bcf440_0 .net "rst_n", 0 0, v0000021543bd16d0_0;  alias, 1 drivers
v0000021543bd0ca0_0 .net "sample_in", 31 0, v0000021543bd19f0_0;  1 drivers
v0000021543bd0f20_0 .net "sample_out", 31 0, L_0000021543b0a890;  alias, 1 drivers
v0000021543bd0de0_0 .net "sample_valid_in", 0 0, v0000021543bcf260_0;  alias, 1 drivers
v0000021543bcff80_0 .net "sample_valid_out", 0 0, L_0000021543b0ab30;  1 drivers
v0000021543bcfbc0_0 .var "sample_valid_out_reg", 0 0;
v0000021543bcf580_0 .net "shift_amount_code", 3 0, L_0000021543c2c9c0;  1 drivers
v0000021543bcf080_0 .net "shifted_sample", 31 0, L_0000021543c2cd80;  1 drivers
L_0000021543c2bc00 .part v0000021543bd2f30_0, 4, 4;
L_0000021543c2c9c0 .part v0000021543bd2f30_0, 0, 4;
L_0000021543c2cba0 .concat [ 4 28 0 0], L_0000021543c2bc00, L_0000021543bd3298;
L_0000021543c2c060 .arith/sum 32, L_0000021543c2cba0, L_0000021543bd32e0;
L_0000021543c2ca60 .extend/s 64, v0000021543bd19f0_0;
L_0000021543c2cb00 .extend/s 64, L_0000021543c2c060;
L_0000021543c2be80 .arith/mult 64, L_0000021543c2ca60, L_0000021543c2cb00;
L_0000021543c2cc40 .cmp/eq 4, L_0000021543c2c9c0, L_0000021543bd3328;
L_0000021543c2c1a0 .part L_0000021543c2be80, 0, 32;
L_0000021543c2c240 .concat [ 32 32 0 0], L_0000021543c2c1a0, L_0000021543bd3370;
L_0000021543c2c100 .cmp/gt 4, L_0000021543bd33b8, L_0000021543c2c9c0;
L_0000021543c2b3e0 .shift/r 64, L_0000021543c2be80, L_0000021543c2c9c0;
L_0000021543c2b5c0 .cmp/gt 4, L_0000021543c2c9c0, L_0000021543bd3400;
L_0000021543c2b0c0 .arith/sub 4, L_0000021543c2c9c0, L_0000021543bd3448;
L_0000021543c2c560 .shift/l 64, L_0000021543c2be80, L_0000021543c2b0c0;
L_0000021543c2bd40 .part L_0000021543c2be80, 0, 32;
L_0000021543c2b520 .concat [ 32 32 0 0], L_0000021543c2bd40, L_0000021543bd3490;
L_0000021543c2c2e0 .functor MUXZ 64, L_0000021543c2b520, L_0000021543c2c560, L_0000021543c2b5c0, C4<>;
L_0000021543c2b660 .functor MUXZ 64, L_0000021543c2c2e0, L_0000021543c2b3e0, L_0000021543c2c100, C4<>;
L_0000021543c2cce0 .functor MUXZ 64, L_0000021543c2b660, L_0000021543c2c240, L_0000021543c2cc40, C4<>;
L_0000021543c2cd80 .part L_0000021543c2cce0, 0, 32;
    .scope S_0000021543bcd9d0;
T_0 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543bcb1a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543bcc5a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021543bcc640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021543bcc5a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021543bcdb60;
T_1 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543bcf440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543bcfbc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021543bd0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021543bcfbc0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002154395e680;
T_2 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b489a0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b4a020, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b489a0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021543953f30;
T_3 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b489a0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b4a020, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b489a0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000215439540c0;
T_4 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b489a0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b4a020, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b489a0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002154398b970;
T_5 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000021543b49440_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 44;
    %ix/getv/s 3, v0000021543b49440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
    %load/vec4 v0000021543b49440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021543b48e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
T_5.6 ;
    %load/vec4 v0000021543b49440_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0000021543b49440_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b49ee0, 4;
    %ix/getv/s 3, v0000021543b49440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
    %load/vec4 v0000021543b49440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48f40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002154398b970;
T_6 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48f40, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021543b48e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49ee0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49ee0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48f40, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002154398bb00;
T_7 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000021543b49440_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000021543b49440_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
    %load/vec4 v0000021543b49440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021543b48e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
T_7.6 ;
    %load/vec4 v0000021543b49440_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000021543b49440_0;
    %subi 1, 0, 32;
    %pad/s 4;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b49ee0, 4;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000021543b49440_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
    %load/vec4 v0000021543b49440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48f40, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002154398bb00;
T_8 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48f40, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021543b48e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49ee0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49ee0, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48f40, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002154395e4f0;
T_9 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000021543b49440_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000021543b49440_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
    %load/vec4 v0000021543b49440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021543b48e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
T_9.6 ;
    %load/vec4 v0000021543b49440_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.7, 5;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000021543b49440_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b49ee0, 4;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000021543b49440_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
    %load/vec4 v0000021543b49440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b49440_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48f40, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49ee0, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002154395e4f0;
T_10 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48f40, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021543b48e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49ee0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49ee0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48f40, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000215439d6e60;
T_11 ;
    %wait E_0000021543ae8a10;
    %load/vec4 v0000021543b48d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b489a0, 4;
    %load/vec4 v0000021543b49940_0;
    %pad/u 44;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b4a020, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021543b494e0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000021543b494e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.3, 5;
    %ix/getv/s 4, v0000021543b494e0_0;
    %load/vec4a v0000021543b489a0, 4;
    %load/vec4 v0000021543b494e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b489a0, 4;
    %add;
    %ix/getv/s 4, v0000021543b494e0_0;
    %store/vec4a v0000021543b4a020, 4, 0;
    %load/vec4 v0000021543b494e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b494e0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b494e0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0000021543b494e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v0000021543b494e0_0;
    %load/vec4a v0000021543b489a0, 4;
    %ix/getv/s 4, v0000021543b494e0_0;
    %store/vec4a v0000021543b4a020, 4, 0;
    %load/vec4 v0000021543b494e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b494e0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000215439d6e60;
T_12 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021543b49f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b48e00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021543b48d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021543b49f80_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021543b49f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021543b48e00_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000021543b49f80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000021543b49f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b48e00_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b48e00_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000215439d6e60;
T_13 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b499e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021543b48fe0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000021543b48e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000021543b49580_0;
    %parti/s 1, 43, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000021543b48fe0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000021543b49580_0;
    %parti/s 12, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000021543b48fe0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0000021543b49580_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021543b48fe0_0, 0;
T_13.7 ;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000215439271f0;
T_14 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b4a160, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48a40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b4a160, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000021543b5cf00;
T_15 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b4a160, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48a40, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b4a160, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021543b5d9f0;
T_16 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b4a160, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48a40, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b4a160, 0, 4;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000215439294f0;
T_17 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
T_17.2 ;
    %load/vec4 v0000021543b48720_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 44;
    %ix/getv/s 3, v0000021543b48720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
    %load/vec4 v0000021543b48720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000021543b49300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
T_17.6 ;
    %load/vec4 v0000021543b48720_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.7, 5;
    %load/vec4 v0000021543b48720_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b49620, 4;
    %ix/getv/s 3, v0000021543b48720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
    %load/vec4 v0000021543b48720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48860, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000215439294f0;
T_18 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48860, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000021543b49300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49620, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49620, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48860, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000021543929680;
T_19 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
T_19.2 ;
    %load/vec4 v0000021543b48720_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000021543b48720_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
    %load/vec4 v0000021543b48720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000021543b49300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
T_19.6 ;
    %load/vec4 v0000021543b48720_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.7, 5;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000021543b48720_0;
    %subi 1, 0, 32;
    %pad/s 4;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b49620, 4;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000021543b48720_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
    %load/vec4 v0000021543b48720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48860, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000021543929680;
T_20 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48860, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021543b49300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49620, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49620, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48860, 0, 4;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021543927060;
T_21 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000021543b48720_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000021543b48720_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
    %load/vec4 v0000021543b48720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021543b49300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
T_21.6 ;
    %load/vec4 v0000021543b48720_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.7, 5;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000021543b48720_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b49620, 4;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000021543b48720_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
    %load/vec4 v0000021543b48720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b48720_0, 0, 32;
    %jmp T_21.6;
T_21.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b48860, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b49620, 0, 4;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021543927060;
T_22 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48860, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000021543b49300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49620, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b49620, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b48860, 0, 4;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000021543943610;
T_23 ;
    %wait E_0000021543ae9050;
    %load/vec4 v0000021543b49a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021543b4a160, 4;
    %load/vec4 v0000021543b4a0c0_0;
    %pad/u 44;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b48a40, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021543b4a200_0, 0, 32;
T_23.2 ;
    %load/vec4 v0000021543b4a200_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_23.3, 5;
    %ix/getv/s 4, v0000021543b4a200_0;
    %load/vec4a v0000021543b4a160, 4;
    %load/vec4 v0000021543b4a200_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b4a160, 4;
    %add;
    %ix/getv/s 4, v0000021543b4a200_0;
    %store/vec4a v0000021543b48a40, 4, 0;
    %load/vec4 v0000021543b4a200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b4a200_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b4a200_0, 0, 32;
T_23.4 ;
    %load/vec4 v0000021543b4a200_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_23.5, 5;
    %ix/getv/s 4, v0000021543b4a200_0;
    %load/vec4a v0000021543b4a160, 4;
    %ix/getv/s 4, v0000021543b4a200_0;
    %store/vec4a v0000021543b48a40, 4, 0;
    %load/vec4 v0000021543b4a200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b4a200_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000021543943610;
T_24 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021543b48900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b49300_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000021543b49a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000021543b48900_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021543b48900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021543b49300_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0000021543b48900_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000021543b48900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b49300_0, 0;
T_24.5 ;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b49300_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000021543943610;
T_25 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021543b4a2a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000021543b49300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000021543b26800_0;
    %parti/s 1, 43, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000021543b4a2a0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0000021543b26800_0;
    %parti/s 12, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000021543b4a2a0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0000021543b26800_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021543b4a2a0_0, 0;
T_25.7 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000021543b5d220;
T_26 ;
    %fork t_1, S_0000021543b5db80;
    %jmp t_0;
    .scope S_0000021543b5db80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b26d00_0, 0, 32;
T_26.0 ;
    %load/vec4 v0000021543b26d00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 12, 0, 32;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %jmp T_26.5;
T_26.2 ;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %jmp T_26.5;
T_26.3 ;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25220, 4, 0;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
    %load/vec4 v0000021543b26d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b26d00_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .scope S_0000021543b5d220;
t_0 %join;
    %end;
    .thread T_26;
    .scope S_0000021543b5d220;
T_27 ;
    %wait E_0000021543ae7ed0;
    %fork t_3, S_0000021543b5cd70;
    %jmp t_2;
    .scope S_0000021543b5cd70;
t_3 ;
    %load/vec4 v0000021543b26a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b25680_0, 0, 32;
T_27.2 ;
    %load/vec4 v0000021543b25680_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021543b25680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b259a0, 0, 4;
    %load/vec4 v0000021543b25680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b25680_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021543b25860_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000021543b269e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000021543b25680_0, 0, 32;
T_27.6 ;
    %load/vec4 v0000021543b25680_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0000021543b25680_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b259a0, 4;
    %ix/getv/s 3, v0000021543b25680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b259a0, 0, 4;
    %load/vec4 v0000021543b25680_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021543b25680_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
    %load/vec4 v0000021543b26da0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b259a0, 0, 4;
    %load/vec4 v0000021543b25860_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000021543b269e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021543b25860_0, 0;
T_27.4 ;
T_27.1 ;
    %end;
    .scope S_0000021543b5d220;
t_2 %join;
    %jmp T_27;
    .thread T_27;
    .scope S_0000021543b5d220;
T_28 ;
    %wait E_0000021543ae7ed0;
    %fork t_5, S_0000021543b5d6d0;
    %jmp t_4;
    .scope S_0000021543b5d6d0;
t_5 ;
    %load/vec4 v0000021543b26a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000021543b26f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b266c0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000021543b25860_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0000021543b26f80_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b25ea0_0, 0, 32;
T_28.4 ;
    %load/vec4 v0000021543b25ea0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_28.5, 5;
    %load/vec4 v0000021543b26f80_0;
    %ix/getv/s 4, v0000021543b25ea0_0;
    %load/vec4a v0000021543b259a0, 4;
    %pad/u 48;
    %ix/getv/s 4, v0000021543b25ea0_0;
    %load/vec4a v0000021543b25220, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv/s 4, v0000021543b25ea0_0;
    %load/vec4a v0000021543b25220, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 48;
    %mul;
    %add;
    %store/vec4 v0000021543b26f80_0, 0, 48;
    %load/vec4 v0000021543b25ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b25ea0_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021543b266c0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b266c0_0, 0;
T_28.3 ;
T_28.1 ;
    %end;
    .scope S_0000021543b5d220;
t_4 %join;
    %jmp T_28;
    .thread T_28;
    .scope S_0000021543b5d220;
T_29 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543b26a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021543b257c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b26940_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000021543b266c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000021543b25fe0_0;
    %parti/s 1, 48, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000021543b257c0_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0000021543b25fe0_0;
    %parti/s 16, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000021543b257c0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0000021543b25fe0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021543b257c0_0, 0;
T_29.7 ;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021543b26940_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b26940_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000021543b5d860;
T_30 ;
    %fork t_7, S_0000021543b5d3b0;
    %jmp t_6;
    .scope S_0000021543b5d3b0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b26580_0, 0, 32;
T_30.0 ;
    %load/vec4 v0000021543b26580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 12, 0, 32;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %jmp T_30.5;
T_30.2 ;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %jmp T_30.5;
T_30.3 ;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021543b25d60, 4, 0;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %load/vec4 v0000021543b26580_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b26580_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .scope S_0000021543b5d860;
t_6 %join;
    %end;
    .thread T_30;
    .scope S_0000021543b5d860;
T_31 ;
    %wait E_0000021543ae7ed0;
    %fork t_9, S_0000021543b5d540;
    %jmp t_8;
    .scope S_0000021543b5d540;
t_9 ;
    %load/vec4 v0000021543bccf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b26760_0, 0, 32;
T_31.2 ;
    %load/vec4 v0000021543b26760_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021543b26760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b26440, 0, 4;
    %load/vec4 v0000021543b26760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b26760_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021543b263a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000021543b26300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000021543b26760_0, 0, 32;
T_31.6 ;
    %load/vec4 v0000021543b26760_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.7, 5;
    %load/vec4 v0000021543b26760_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021543b26440, 4;
    %ix/getv/s 3, v0000021543b26760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b26440, 0, 4;
    %load/vec4 v0000021543b26760_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021543b26760_0, 0, 32;
    %jmp T_31.6;
T_31.7 ;
    %load/vec4 v0000021543b26120_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021543b26440, 0, 4;
    %load/vec4 v0000021543b263a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000021543b26300_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021543b263a0_0, 0;
T_31.4 ;
T_31.1 ;
    %end;
    .scope S_0000021543b5d860;
t_8 %join;
    %jmp T_31;
    .thread T_31;
    .scope S_0000021543b5d860;
T_32 ;
    %wait E_0000021543ae7ed0;
    %fork t_11, S_0000021543b5d090;
    %jmp t_10;
    .scope S_0000021543b5d090;
t_11 ;
    %load/vec4 v0000021543bccf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000021543b25cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b27020_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000021543b263a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0000021543b25cc0_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543b26e40_0, 0, 32;
T_32.4 ;
    %load/vec4 v0000021543b26e40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.5, 5;
    %load/vec4 v0000021543b25cc0_0;
    %ix/getv/s 4, v0000021543b26e40_0;
    %load/vec4a v0000021543b26440, 4;
    %pad/u 48;
    %ix/getv/s 4, v0000021543b26e40_0;
    %load/vec4a v0000021543b25d60, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv/s 4, v0000021543b26e40_0;
    %load/vec4a v0000021543b25d60, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 48;
    %mul;
    %add;
    %store/vec4 v0000021543b25cc0_0, 0, 48;
    %load/vec4 v0000021543b26e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021543b26e40_0, 0, 32;
    %jmp T_32.4;
T_32.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021543b27020_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543b27020_0, 0;
T_32.3 ;
T_32.1 ;
    %end;
    .scope S_0000021543b5d860;
t_10 %join;
    %jmp T_32;
    .thread T_32;
    .scope S_0000021543b5d860;
T_33 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543bccf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021543b264e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215438a3900_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000021543b27020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000021543bcbe20_0;
    %parti/s 1, 48, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000021543b264e0_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0000021543bcbe20_0;
    %parti/s 16, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000021543b264e0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0000021543bcbe20_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021543b264e0_0, 0;
T_33.7 ;
T_33.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215438a3900_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215438a3900_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000021543b68220;
T_34 ;
    %wait E_0000021543ae7ed0;
    %load/vec4 v0000021543bd2530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021543bcf1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021543bcf260_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000021543bcfda0_0;
    %assign/vec4 v0000021543bcf1c0_0, 0;
    %load/vec4 v0000021543bd0200_0;
    %assign/vec4 v0000021543bcf260_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000021543b68220;
T_35 ;
    %wait E_0000021543ae8210;
    %load/vec4 v0000021543bd07a0_0;
    %parti/s 32, 24, 6;
    %assign/vec4 v0000021543bd0660_0, 0;
    %load/vec4 v0000021543bd2e90_0;
    %parti/s 32, 24, 6;
    %assign/vec4 v0000021543bd19f0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0000021543b68090;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021543bd25d0_0, 0, 1;
T_36.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021543bd25d0_0;
    %inv;
    %store/vec4 v0000021543bd25d0_0, 0, 1;
    %jmp T_36.0;
    %end;
    .thread T_36;
    .scope S_0000021543b68090;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021543bd16d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021543bd2670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021543bd1b30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021543bd2710_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021543bd2a30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021543bd2f30_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021543bd16d0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 58 "$display", "Testing Digital Downconverter..." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021543bd2710_0, 0, 16;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000021543bd2a30_0, 0, 16;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000021543bd2670_0, 0, 32;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0000021543bd2f30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021543bd1b30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021543bd1b30_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 74 "$display", "Digital Downconverter test completed" {0 0 0};
    %load/vec4 v0000021543bd1310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %vpi_call/w 3 77 "$display", "\342\234\223 DDC processing functional: I=0x%h, Q=0x%h", v0000021543bd2210_0, v0000021543bd14f0_0 {0 0 0};
    %jmp T_37.1;
T_37.0 ;
    %vpi_call/w 3 79 "$display", "\342\232\240 No valid DDC output" {0 0 0};
T_37.1 ;
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "verilog\digital_downconverter_tb.v";
    "verilog\digital_downconverter.v";
    "verilog\cic_decimator.v";
    "verilog\compensation_filter.v";
    "verilog\adaptive_gain_scaler.v";
