--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml test_vendingmachine_mod.twx test_vendingmachine_mod.ncd -o
test_vendingmachine_mod.twr test_vendingmachine_mod.pcf

Design file:              test_vendingmachine_mod.ncd
Physical constraint file: test_vendingmachine_mod.pcf
Device,package,speed:     xc4vfx12,ff668,-10 (PRODUCTION 1.70 2012-01-07, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in_50won    |    1.727(R)|    2.522(R)|clk_BUFGP         |   0.000|
in_100won   |    1.456(R)|    2.441(R)|clk_BUFGP         |   0.000|
in_500won   |    1.517(R)|    3.214(R)|clk_BUFGP         |   0.000|
in_coffee   |    1.638(R)|    2.974(R)|clk_BUFGP         |   0.000|
refund      |    1.450(R)|    3.578(R)|clk_BUFGP         |   0.000|
reset       |    0.684(R)|    3.024(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
out_50won<0> |   10.138(R)|clk_BUFGP         |   0.000|
out_100won<0>|   10.796(R)|clk_BUFGP         |   0.000|
out_100won<1>|   10.312(R)|clk_BUFGP         |   0.000|
out_100won<2>|   10.094(R)|clk_BUFGP         |   0.000|
out_500won<0>|   10.153(R)|clk_BUFGP         |   0.000|
out_500won<1>|   10.149(R)|clk_BUFGP         |   0.000|
out_coffee   |   10.327(R)|clk_BUFGP         |   0.000|
out_error    |   10.279(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.565|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 19 23:39:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 323 MB



