
==============================================================================
XRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2024.2) on 2024-11-10-11:19:46
   Version:                2.18.179
   Kernels:                s2mm_pl, mm2s_pl, leaky_relu_pl, leaky_splitter_pl
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          21e49180-644b-7d3f-e130-383621bbda41
   Sections:               PDI, DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, 
                           IP_LAYOUT, CONNECTIVITY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, AIE_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx.com
   Board:                  xd
   Name:                   xilinx_vek280_base_202420_1
   Version:                202420.1
   Generated Version:      Vivado 2024.2 (SW Build: 5238659)
   Created:
               Fri Nov  8 12:46:07 2024   FPGA Device:            xcve2802
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:vek280:1.2
   Board Part:             xilinx.com:vek280:part0:1.2
   Platform VBNV:          xilinx.com_xd_xilinx_vek280_base_202420_1_202420_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           clk_wizard_0_clk_out1 
   Type:           FIXED 
   Default Freq:   99.999908 MHz

   Name:           clk_wizard_0_clk_out2 
   Type:           FIXED 
   Default Freq:   149.999862 MHz

   Name:           clk_wizard_0_clk_out3 
   Type:           FIXED 
   Default Freq:   299.999724 MHz

   Name:           clk_wizard_0_clk_out4 
   Type:           FIXED 
   Default Freq:   74.999931 MHz

   Name:           clk_wizard_0_clk_out5 
   Type:           FIXED 
   Default Freq:   199.999816 MHz

   Name:           clk_wizard_0_clk_out6 
   Type:           FIXED 
   Default Freq:   399.999632 MHz

   Name:           clk_wizard_0_clk_out7 
   Type:           FIXED 
   Default Freq:   599.999448 MHz

Memory Configuration
--------------------
   Name:         LPDDR
   Index:        0
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         LPDDR
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x800000000
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         LPDDR
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x50000000000
   Address Size: 0x200000000
   Bank Used:    Yes

   Name:         dc_0
   Index:        3
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        4
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: s2mm_pl

Definition
----------
   Signature: s2mm_pl (stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& s, void* mem, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        s2mm_out
   Base Address: 0xa4070000

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: mm2s_pl

Definition
----------
   Signature: mm2s_pl (void* mem, stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& s, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        mm2s_din
   Base Address: 0xa4010000

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        mm2s_weights1
   Base Address: 0xa4020000

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        mm2s_weights2_0
   Base Address: 0xa4030000

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        mm2s_weights2_1
   Base Address: 0xa4040000

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)
   Memory:            LPDDR (MEM_DRAM)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: leaky_relu_pl

Definition
----------
   Signature: leaky_relu_pl (stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& in_stream, stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& out_stream)

Ports
-----
   Port:          IN_STREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          OUT_STREAM
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x10
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        relu
   Base Address: 0xa4050000

   Argument:          in_stream
   Register Offset:   0x0
   Port:              IN_STREAM
   Memory:            <not applicable>

   Argument:          out_stream
   Register Offset:   0x0
   Port:              OUT_STREAM
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        relu2
   Base Address: 0xa4060000

   Argument:          in_stream
   Register Offset:   0x0
   Port:              IN_STREAM
   Memory:            <not applicable>

   Argument:          out_stream
   Register Offset:   0x0
   Port:              OUT_STREAM
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)
Kernel: leaky_splitter_pl

Definition
----------
   Signature: leaky_splitter_pl (stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& in_stream, stream<hls::axis<float, 0, 0, 0, '8', false>, 0>* out_stream_0, stream<hls::axis<float, 0, 0, 0, '8', false>, 0>* out_stream_1)

Ports
-----
   Port:          IN_STREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          OUT_STREAM_0
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          OUT_STREAM_1
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x10
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        splitter
   Base Address: 0xa4080000

   Argument:          in_stream
   Register Offset:   0x0
   Port:              IN_STREAM
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          out_stream_0
   Register Offset:   0x0
   Port:              OUT_STREAM_0
   Memory:            <not applicable>

   Argument:          out_stream_1
   Register Offset:   0x0
   Port:              OUT_STREAM_1
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2024.2 - 2024-11-10-11:19:46 (SW BUILD: 5239630)
   Command Line:  v++ --config ./common/linker.cfg --connectivity.nk mm2s_pl:4:mm2s_din,mm2s_weights1,mm2s_weights2_0,mm2s_weights2_1 --connectivity.nk leaky_relu_pl:2:relu,relu2 --connectivity.nk leaky_splitter_pl:1:splitter --connectivity.nk s2mm_pl:1:s2mm_out --connectivity.stream_connect mm2s_din.s:ai_engine_0.plio_input_dense1 --connectivity.stream_connect mm2s_weights1.s:ai_engine_0.plio_weights_dense1 --connectivity.stream_connect ai_engine_0.plio_output_dense1:relu.in_stream --connectivity.stream_connect relu.out_stream:splitter.in_stream --connectivity.stream_connect splitter.out_stream_0:ai_engine_0.plio_input_dense2_0 --connectivity.stream_connect splitter.out_stream_1:ai_engine_0.plio_input_dense2_1 --connectivity.stream_connect mm2s_weights2_0.s:ai_engine_0.plio_weights_dense2_0 --connectivity.stream_connect mm2s_weights2_1.s:ai_engine_0.plio_weights_dense2_1 --connectivity.stream_connect ai_engine_0.plio_output_dense2:relu2.in_stream --connectivity.stream_connect relu2.out_stream:s2mm_out.s --input_files pl/ip/mm2s_hls.xo --input_files pl/ip/leaky_relu_hls.xo --input_files pl/ip/leaky_splitter_hls.xo --input_files pl/ip/s2mm_hls.xo --input_files aieml/libadf.a --link --optimize 0 --output design_hw_emu.xsa --platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm --report_level 0 --target hw_emu 
   Options:       --config ./common/linker.cfg
                  --connectivity.nk mm2s_pl:4:mm2s_din,mm2s_weights1,mm2s_weights2_0,mm2s_weights2_1
                  --connectivity.nk leaky_relu_pl:2:relu,relu2
                  --connectivity.nk leaky_splitter_pl:1:splitter
                  --connectivity.nk s2mm_pl:1:s2mm_out
                  --connectivity.stream_connect mm2s_din.s:ai_engine_0.plio_input_dense1
                  --connectivity.stream_connect mm2s_weights1.s:ai_engine_0.plio_weights_dense1
                  --connectivity.stream_connect ai_engine_0.plio_output_dense1:relu.in_stream
                  --connectivity.stream_connect relu.out_stream:splitter.in_stream
                  --connectivity.stream_connect splitter.out_stream_0:ai_engine_0.plio_input_dense2_0
                  --connectivity.stream_connect splitter.out_stream_1:ai_engine_0.plio_input_dense2_1
                  --connectivity.stream_connect mm2s_weights2_0.s:ai_engine_0.plio_weights_dense2_0
                  --connectivity.stream_connect mm2s_weights2_1.s:ai_engine_0.plio_weights_dense2_1
                  --connectivity.stream_connect ai_engine_0.plio_output_dense2:relu2.in_stream
                  --connectivity.stream_connect relu2.out_stream:s2mm_out.s
                  --input_files pl/ip/mm2s_hls.xo
                  --input_files pl/ip/leaky_relu_hls.xo
                  --input_files pl/ip/leaky_splitter_hls.xo
                  --input_files pl/ip/s2mm_hls.xo
                  --input_files aieml/libadf.a
                  --link
                  --optimize 0
                  --output design_hw_emu.xsa
                  --platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
                  --report_level 0
                  --target hw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
