Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: MII_schem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MII_schem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MII_schem"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : MII_schem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Block
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/MII_test3 is now defined in a different file.  It was defined in "C:/Users/fafik/Desktop/New folder (3)/ethernet-master/ethernet-master/ethernet4b/MII_test3.vhf", and is now defined in "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_test3.vhf".
WARNING:HDLParsers:3607 - Unit work/MII_test3/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/fafik/Desktop/New folder (3)/ethernet-master/ethernet-master/ethernet4b/MII_test3.vhf", and is now defined in "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_test3.vhf".
WARNING:HDLParsers:3607 - Unit work/MII_schem is now defined in a different file.  It was defined in "C:/Users/fafik/Desktop/New folder (3)/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf", and is now defined in "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf".
WARNING:HDLParsers:3607 - Unit work/MII_schem/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/fafik/Desktop/New folder (3)/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf", and is now defined in "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf".
WARNING:HDLParsers:3607 - Unit work/fifo_control_unit is now defined in a different file.  It was defined in "C:/Users/fafik/Desktop/New folder (3)/ethernet-master/ethernet-master/ethernet4b/fifo_control_unit.vhd", and is now defined in "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/fifo_control_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/fifo_control_unit/behavioral is now defined in a different file.  It was defined in "C:/Users/fafik/Desktop/New folder (3)/ethernet-master/ethernet-master/ethernet4b/fifo_control_unit.vhd", and is now defined in "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/fifo_control_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/vga_display is now defined in a different file.  It was defined in "C:/Users/fafik/Desktop/New folder (3)/ethernet-master/ethernet-master/ethernet4b/vga_display.vhd", and is now defined in "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/vga_display.vhd".
WARNING:HDLParsers:3607 - Unit work/vga_display/Behavioral is now defined in a different file.  It was defined in "C:/Users/fafik/Desktop/New folder (3)/ethernet-master/ethernet-master/ethernet4b/vga_display.vhd", and is now defined in "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/vga_display.vhd".
Compiling vhdl file "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/vga_display.vhd" in Library work.
Architecture behavioral of Entity vga_display is up to date.
Compiling vhdl file "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/fifo_control_unit.vhd" in Library work.
Entity <fifo_control_unit> compiled.
Entity <fifo_control_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_test3.vhf" in Library work.
Architecture behavioral of Entity mii_test3 is up to date.
Compiling vhdl file "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf" in Library work.
Entity <mii_schem> compiled.
Entity <mii_schem> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MII_schem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fifo_control_unit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MII_schem> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf" line 145: Unconnected output port 'RotL' of component 'RotaryEnc'.
WARNING:Xst:2211 - "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf" line 145: Instantiating black box module <RotaryEnc>.
WARNING:Xst:753 - "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf" line 152: Unconnected output port 'Busy' of component 'VGAtxt48x20'.
WARNING:Xst:2211 - "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf" line 152: Instantiating black box module <VGAtxt48x20>.
WARNING:Xst:753 - "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf" line 192: Unconnected output port 'EOF' of component 'fifo_control_unit'.
WARNING:Xst:2211 - "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf" line 213: Instantiating black box module <blk_mem_gen_v7_3>.
Entity <MII_schem> analyzed. Unit <MII_schem> generated.

Analyzing Entity <vga_display> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/vga_display.vhd" line 95: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/vga_display.vhd" line 134: Mux is complete : default of case is discarded
Entity <vga_display> analyzed. Unit <vga_display> generated.

Analyzing Entity <fifo_control_unit> in library <work> (Architecture <behavioral>).
Entity <fifo_control_unit> analyzed. Unit <fifo_control_unit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_display>.
    Related source file is "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/vga_display.vhd".
WARNING:Xst:646 - Signal <busy_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <ram_enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <char_we>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <char>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <vga_display> synthesized.


Synthesizing Unit <fifo_control_unit>.
    Related source file is "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/fifo_control_unit.vhd".
    Register <empty_i> equivalent to <empty> has been removed
    Register <full_i> equivalent to <full> has been removed
    Register <weA<0>> equivalent to <full> has been removed
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Found 11-bit comparator not equal for signal <empty$cmp_ne0000> created at line 109.
    Found 11-bit up counter for signal <read_address_counter>.
    Found 11-bit comparator equal for signal <read_address_counter$cmp_eq0000> created at line 99.
    Found 11-bit comparator not equal for signal <weA$cmp_ne0000> created at line 63.
    Found 11-bit subtractor for signal <weA$sub0000> created at line 63.
    Found 12-bit up counter for signal <write_address_counter>.
    Found 11-bit comparator equal for signal <write_address_counter$cmp_eq0000> created at line 75.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <fifo_control_unit> synthesized.


Synthesizing Unit <MII_schem>.
    Related source file is "C:/Users/fafik/Desktop/przyk/ethernet-master/ethernet-master/ethernet4b/MII_schem.vhf".
WARNING:Xst:646 - Signal <XLXN_63> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_62<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_61> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_60> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FULL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EMPTY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MII_schem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit subtractor                                     : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 4
 11-bit comparator equal                               : 2
 11-bit comparator not equal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_7/state/FSM> on signal <state[1:5]> with one-hot encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 00001
 get_data           | 00010
 start_rising_edge  | 00100
 keep_rising_edge   | 01000
 start_falling_edge | 10000
--------------------------------
Reading core <RotaryEnc.ngc>.
Reading core <VGAtxt48x20.ngc>.
Reading core <VGAtxt48x20_2.ngc>.
Reading core <ipcore_dir/blk_mem_gen_v7_3.ngc>.
Loading core <RotaryEnc> for timing and area information for instance <XLXI_2>.
Loading core <VGAtxt48x20_2> for timing and area information for instance <XLXI_146>.
Loading core <VGAtxt48x20> for timing and area information for instance <XLXI_6>.
WARNING:Xst:1474 - Core <blk_mem_gen_v7_3> was not loaded for <XLXI_16> as one or more ports did not line up with component declaration.  Declared output port <wea<0>> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 11-bit subtractor                                     : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 4
 11-bit comparator equal                               : 2
 11-bit comparator not equal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <LPM_LATCH_3>. This FF/Latch will be trimmed during the optimization process.

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_62>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FD instance <XLXI_15/full>
   Output port blk_mem_gen_v7_3:wea<0> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<11>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_11>
   Output port blk_mem_gen_v7_3:addra<11> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<10>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_10>
   Output port blk_mem_gen_v7_3:addra<10> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<9>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_9>
   Output port blk_mem_gen_v7_3:addra<9> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<8>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_8>
   Output port blk_mem_gen_v7_3:addra<8> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<7>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_7>
   Output port blk_mem_gen_v7_3:addra<7> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<6>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_6>
   Output port blk_mem_gen_v7_3:addra<6> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<5>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_5>
   Output port blk_mem_gen_v7_3:addra<5> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<4>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_4>
   Output port blk_mem_gen_v7_3:addra<4> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<3>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_3>
   Output port blk_mem_gen_v7_3:addra<3> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_2>
   Output port blk_mem_gen_v7_3:addra<2> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_1>
   Output port blk_mem_gen_v7_3:addra<1> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_60<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/write_address_counter_0>
   Output port blk_mem_gen_v7_3:addra<0> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<10>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_10>
   Output port blk_mem_gen_v7_3:addrb<10> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<9>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_9>
   Output port blk_mem_gen_v7_3:addrb<9> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<8>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_8>
   Output port blk_mem_gen_v7_3:addrb<8> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<7>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_7>
   Output port blk_mem_gen_v7_3:addrb<7> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<6>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_6>
   Output port blk_mem_gen_v7_3:addrb<6> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<5>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_5>
   Output port blk_mem_gen_v7_3:addrb<5> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<4>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_4>
   Output port blk_mem_gen_v7_3:addrb<4> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<3>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_3>
   Output port blk_mem_gen_v7_3:addrb<3> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_2>
   Output port blk_mem_gen_v7_3:addrb<2> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_1>
   Output port blk_mem_gen_v7_3:addrb<1> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_61<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <XLXI_15/read_address_counter_0>
   Output port blk_mem_gen_v7_3:addrb<0> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_63<3>>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <E_RX_D<3>>
   Output port blk_mem_gen_v7_3:dina<3> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_63<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <E_RX_D<2>>
   Output port blk_mem_gen_v7_3:dina<2> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_63<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <E_RX_D<1>>
   Output port blk_mem_gen_v7_3:dina<1> of instance <XLXI_16>

WARNING:Xst:528 - Multi-source in Unit <MII_schem> on signal <XLXN_63<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <E_RX_D<0>>
   Output port blk_mem_gen_v7_3:dina<0> of instance <XLXI_16>

Optimizing unit <MII_schem> ...

Optimizing unit <fifo_control_unit> ...

Optimizing unit <vga_display> ...
INFO:Xst:2261 - The FF/Latch <char_we> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <char_5> 

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <test<6>> driven by black box <blk_mem_gen_v7_3>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <test<5>> driven by black box <blk_mem_gen_v7_3>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <test<4>> driven by black box <blk_mem_gen_v7_3>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <test<3>> driven by black box <blk_mem_gen_v7_3>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <test<2>> driven by black box <blk_mem_gen_v7_3>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <test<1>> driven by black box <blk_mem_gen_v7_3>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <test<0>> driven by black box <blk_mem_gen_v7_3>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MII_schem, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MII_schem.ngr
Top Level Output File Name         : MII_schem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 531
#      AND2                        : 1
#      AND3                        : 4
#      AND3B1                      : 4
#      BUF                         : 3
#      GND                         : 4
#      INV                         : 22
#      LUT1                        : 63
#      LUT2                        : 46
#      LUT2_L                      : 3
#      LUT3                        : 28
#      LUT3_D                      : 2
#      LUT3_L                      : 6
#      LUT4                        : 110
#      LUT4_D                      : 6
#      LUT4_L                      : 10
#      MUXCY                       : 96
#      MUXF5                       : 21
#      MUXF5_L                     : 2
#      MUXF6                       : 5
#      OR2                         : 5
#      VCC                         : 4
#      XOR2                        : 1
#      XORCY                       : 85
# FlipFlops/Latches                : 143
#      FD                          : 41
#      FDE                         : 36
#      FDR                         : 19
#      FDRE                        : 37
#      FDS                         : 1
#      FDSE                        : 1
#      LD                          : 8
# RAMS                             : 2
#      RAMB16_S9_S9                : 2
# Shift Registers                  : 5
#      SRL16                       : 5
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 17
#      IBUF                        : 4
#      OBUF                        : 13
# Others                           : 1
#      blk_mem_gen_v7_3            : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      173  out of   4656     3%  
 Number of Slice Flip Flops:            143  out of   9312     1%  
 Number of 4 input LUTs:                301  out of   9312     3%  
    Number used as logic:               296
    Number used as Shift registers:       5
 Number of IOs:                          23
 Number of bonded IOBs:                  19  out of    232     8%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)                                                                           | Load  |
-------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
CLK                                                    | BUFGP                                                                                           | 129   |
XLXI_6/XLXI_146/BU2/dbiterr                            | NONE(XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram)| 1     |
E_RX_CLK                                               | BUFGP                                                                                           | 13    |
XLXI_7/ram_enable_or0000(XLXI_7/ram_enable_or0000_f5:O)| NONE(*)(XLXI_7/char_6)                                                                          | 8     |
-------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.574ns (Maximum Frequency: 104.450MHz)
   Minimum input arrival time before clock: 9.206ns
   Maximum output required time after clock: 5.518ns
   Maximum combinational path delay: 3.905ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.574ns (frequency: 104.450MHz)
  Total number of paths / destination ports: 2756 / 280
-------------------------------------------------------------------------
Delay:               9.574ns (Levels of Logic = 10)
  Source:            XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram (RAM)
  Destination:       XLXI_6/XLXI_115/XLXI_155/PixOut (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram to XLXI_6/XLXI_115/XLXI_155/PixOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKA->DOA6    1   2.800   0.420  U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram (douta(6))
     end scope: 'BU2'
     end scope: 'XLXI_146'
     begin scope: 'XLXI_115/XLXI_1'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.321   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.521   0.420  I_O (O)
     end scope: 'XLXI_115/XLXI_1'
     XOR2:I0->O            1   0.704   0.420  XLXI_115/XLXI_141 (XLXI_115/XLXN_727)
     AND2:I1->O            1   0.704   0.424  XLXI_115/XLXI_154 (XLXI_115/XLXN_762)
     LUT4:I3->O            1   0.704   0.000  XLXI_115/XLXI_155/iPixOut103 (XLXI_115/XLXI_155/iPixOut)
     FD:D                      0.308          XLXI_115/XLXI_155/PixOut
    ----------------------------------------
    Total                      9.574ns (7.470ns logic, 2.104ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'E_RX_CLK'
  Clock period: 7.136ns (frequency: 140.135MHz)
  Total number of paths / destination ports: 364 / 25
-------------------------------------------------------------------------
Delay:               7.136ns (Levels of Logic = 9)
  Source:            XLXI_15/write_address_counter_1 (FF)
  Destination:       XLXI_15/write_address_counter_11 (FF)
  Source Clock:      E_RX_CLK rising
  Destination Clock: E_RX_CLK rising

  Data Path: XLXI_15/write_address_counter_1 to XLXI_15/write_address_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.808  XLXI_15/write_address_counter_1 (XLXI_15/write_address_counter_1)
     LUT4:I0->O            1   0.704   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_lut<0> (XLXI_15/Mcompar_weA_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<0> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<1> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<2> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<3> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<4> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.459   0.424  XLXI_15/Mcompar_weA_cmp_ne0000_cy<5> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<5>)
     LUT4:I3->O            2   0.704   0.526  XLXI_15/weA_or0000141 (XLXI_15/weA_or0000)
     LUT2:I1->O           12   0.704   0.961  XLXI_15/write_address_counter_not00011 (XLXI_15/write_address_counter_not0001)
     FDE:CE                    0.555          XLXI_15/write_address_counter_0
    ----------------------------------------
    Total                      7.136ns (4.417ns logic, 2.719ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 337 / 30
-------------------------------------------------------------------------
Offset:              5.311ns (Levels of Logic = 8)
  Source:            XLXI_16:addrb<0> (PAD)
  Destination:       XLXI_15/read_address_counter_10 (FF)
  Destination Clock: CLK rising

  Data Path: XLXI_16:addrb<0> to XLXI_15/read_address_counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    blk_mem_gen_v7_3:addrb<0>    4   0.000   0.762  XLXI_16 (XLXI_15/read_address_counter_0)
     LUT4:I0->O            1   0.704   0.000  XLXI_15/Mcompar_read_address_counter_cmp_eq0000_lut<0> (XLXI_15/Mcompar_read_address_counter_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<0> (XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<1> (XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<2> (XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<3> (XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<4> (XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<4>)
     MUXCY:CI->O           2   0.331   0.622  XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<5> (XLXI_15/Mcompar_read_address_counter_cmp_eq0000_cy<5>)
     LUT2:I0->O           11   0.704   0.933  XLXI_15/read_address_counter_not00011 (XLXI_15/read_address_counter_not0001)
     FDE:CE                    0.555          XLXI_15/read_address_counter_0
    ----------------------------------------
    Total                      5.311ns (2.994ns logic, 2.317ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E_RX_CLK'
  Total number of paths / destination ports: 1377 / 25
-------------------------------------------------------------------------
Offset:              9.206ns (Levels of Logic = 16)
  Source:            XLXI_16:addrb<0> (PAD)
  Destination:       XLXI_15/write_address_counter_11 (FF)
  Destination Clock: E_RX_CLK rising

  Data Path: XLXI_16:addrb<0> to XLXI_15/write_address_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    blk_mem_gen_v7_3:addrb<0>    4   0.000   0.762  XLXI_16 (XLXI_15/read_address_counter_0)
     LUT1:I0->O            1   0.704   0.000  XLXI_15/Msub_weA_sub0000_cy<0>_rt (XLXI_15/Msub_weA_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_15/Msub_weA_sub0000_cy<0> (XLXI_15/Msub_weA_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<1> (XLXI_15/Msub_weA_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<2> (XLXI_15/Msub_weA_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<3> (XLXI_15/Msub_weA_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<4> (XLXI_15/Msub_weA_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<5> (XLXI_15/Msub_weA_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<6> (XLXI_15/Msub_weA_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<7> (XLXI_15/Msub_weA_sub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<8> (XLXI_15/Msub_weA_sub0000_cy<8>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_15/Msub_weA_sub0000_cy<9> (XLXI_15/Msub_weA_sub0000_cy<9>)
     XORCY:CI->O           1   0.804   0.499  XLXI_15/Msub_weA_sub0000_xor<10> (XLXI_15/weA_sub0000<10>)
     LUT2:I1->O            1   0.704   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_lut<5> (XLXI_15/Mcompar_weA_cmp_ne0000_lut<5>)
     MUXCY:S->O            1   0.864   0.424  XLXI_15/Mcompar_weA_cmp_ne0000_cy<5> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<5>)
     LUT4:I3->O            2   0.704   0.526  XLXI_15/weA_or0000141 (XLXI_15/weA_or0000)
     LUT2:I1->O           12   0.704   0.961  XLXI_15/write_address_counter_not00011 (XLXI_15/write_address_counter_not0001)
     FDE:CE                    0.555          XLXI_15/write_address_counter_0
    ----------------------------------------
    Total                      9.206ns (6.034ns logic, 3.172ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/ram_enable_or0000'
  Total number of paths / destination ports: 44 / 6
-------------------------------------------------------------------------
Offset:              3.515ns (Levels of Logic = 3)
  Source:            XLXI_16:doutb<2> (PAD)
  Destination:       XLXI_7/char_2 (LATCH)
  Destination Clock: XLXI_7/ram_enable_or0000 falling

  Data Path: XLXI_16:doutb<2> to XLXI_7/char_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    blk_mem_gen_v7_3:doutb<2>    7   0.000   0.883  XLXI_16 (XLXN_65<2>)
     LUT2:I0->O            1   0.704   0.000  XLXI_7/char_mux0006<2>92 (XLXI_7/char_mux0006<2>92)
     MUXF5:I0->O           1   0.321   0.595  XLXI_7/char_mux0006<2>9_f5 (XLXI_7/char_mux0006<2>9)
     LUT2:I0->O            1   0.704   0.000  XLXI_7/char_mux0006<2>22 (XLXI_7/char_mux0006<2>)
     LD:D                      0.308          XLXI_7/char_2
    ----------------------------------------
    Total                      3.515ns (2.037ns logic, 1.478ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.518ns (Levels of Logic = 3)
  Source:            XLXI_6/XLXI_115/XLXI_155/PixOut (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_6/XLXI_115/XLXI_155/PixOut to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  XLXI_115/XLXI_155/PixOut (VGA_RGB)
     end scope: 'XLXI_6'
     BUF:I->O              1   0.704   0.420  XLXI_9 (VGA_R_OBUF)
     OBUF:I->O                 3.272          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                      5.518ns (4.567ns logic, 0.951ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'E_RX_CLK'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            XLXI_15/write_address_counter_5 (FF)
  Destination:       test<5> (PAD)
  Source Clock:      E_RX_CLK rising

  Data Path: XLXI_15/write_address_counter_5 to test<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.633  XLXI_15/write_address_counter_5 (XLXI_15/write_address_counter_5)
     OBUF:I->O                 3.272          test_5_OBUF (test<5>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               3.905ns (Levels of Logic = 1)
  Source:            XLXI_16:addra<5> (PAD)
  Destination:       test<5> (PAD)

  Data Path: XLXI_16:addra<5> to test<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    blk_mem_gen_v7_3:addra<5>    5   0.000   0.633  XLXI_16 (XLXI_15/write_address_counter_5)
     OBUF:I->O                 3.272          test_5_OBUF (test<5>)
    ----------------------------------------
    Total                      3.905ns (3.272ns logic, 0.633ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.15 secs
 
--> 

Total memory usage is 227980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   62 (   0 filtered)
Number of infos    :    7 (   0 filtered)

