// Seed: 1605057650
module module_0 #(
    parameter id_4 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_1;
  parameter id_7 = 1;
  logic [(  -1  )  ==  1 : id_4] id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd57,
    parameter id_4 = 32'd15
) (
    input supply1 _id_0
    , _id_4,
    input tri0 id_1,
    input wand id_2
);
  logic id_5 = 1;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5
  );
  union {
    logic [id_4 : 1 'b0] id_6;
    logic id_7;
    logic [id_0 : -1] id_8;
    logic [id_0 : id_0] id_9;
    logic id_10;
  } [id_4 : ~  -1] id_11;
  ;
endmodule
