{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "ranging-somalia",
   "metadata": {},
   "source": [
    "## Chapter 4 - Combinational Logic Design\n",
    "\n",
    "For simplicity sake, only notes about SystemVerilog are taken. \n",
    "\n",
    "### 4.1 Introduction\n",
    "\n",
    "### 4.2 Combinational Logic \n",
    "\n",
    "\n",
    "<b><u>4.2.1 Bitwise Operation</u></b><br>\n",
    "Bitwise operation act on single bits or multiple bits. The two example given here are invertion and logic gates: <br>\n",
    "\n",
    "Invertion example on 4-bit bus: <br>\n",
    "```\n",
    "module inv(input  logic [3:0]a, \n",
    "           output logic [3:0]y); \n",
    "\n",
    "    assign y =~a; \n",
    "endmodule\n",
    "```\n",
    "\n",
    "Logic gate on multiple 4-bit bus: <br>\n",
    "```\n",
    "module gates(input  logic [3:0]a, b\n",
    "             output logic [3:0]y1, y2\n",
    "                                  y3, y4, y5); \n",
    "    assign y1 = a & b;    // AND \n",
    "    assign y2 = a | b;    // OR \n",
    "    assign y3 = a ^ b;    // XOR \n",
    "    assign y4 = ~(a & b); // NAND \n",
    "    assign y5 = ~(a | b); // NOR \n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b><u>4.2.2 Comments and whitespace</u></b>\n",
    "```\n",
    "// This is a single line comment\n",
    "/*  This is a \n",
    "    multiline comment */\n",
    "```\n",
    "\n",
    "<b><u>4.2.3 Reduction Operators</u></b><br>\n",
    "Reduction operator are operators are shorthand calls that apply an operation onto every bit of an n-bit bus: <br> \n",
    "\n",
    "```\n",
    "module and8(input  logic [7:0]a, \n",
    "            output logic y); \n",
    "assign y = &a; \n",
    "```\n",
    " \n",
    "<b><u>4.2.4 Conditional Assignment</u></b><br>\n",
    "The following examples illustrate 2:1 and 4:1 multiplexor in HDL: \n",
    "\n",
    "2:1 multiplexor\n",
    "```\n",
    "module mux2(input  logic[3:0]d0,d1,\n",
    "           input  logic     s\n",
    "           output logic [3:0]y); \n",
    "\n",
    "    assign y = s ? d1 : d0; \n",
    "endmodule \n",
    "```\n",
    "\n",
    "4:1 multiplexor\n",
    "``` \n",
    "module mux4(input  logic [3:0] d0, d1, d2, d3\n",
    "            input  logic [1:0] s, \n",
    "            output logic[3:0] y);\n",
    "\n",
    "    assign y = s[1] ? (s[0] ? d3 : d2)\n",
    "                    : (s[0] ? d1 : d0); \n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "<b><u>4.2.5 Internal Variables</u></b><br>\n",
    "The following example shows how to include intermediate variables. Note that in HDL, `assign` statement are all applied concurrently. \n",
    "\n",
    "```\n",
    "module fulladder(input  logic a, b, cin, \n",
    "                 output logic s, cout);\n",
    "    logic p, g; \n",
    "    \n",
    "    assign p = a ^ b; \n",
    "    assign g = a & b; \n",
    "    \n",
    "    assign s=p ^ cin; \n",
    "    assign cout=g | (p & cin);\n",
    "endmodule\n",
    "```\n",
    "<b><u>4.2.6 Precedence</u></b><br>\n",
    "Table 4.1 indicate the operator precedence in HDL. \n",
    "\n",
    "\n",
    "<b><u>4.2.7 Numbers</u></b><br>\n",
    "Table 4.9 indicate the format of numbers in HDL. Number can be expressed in binary form (e.g. `4'b01`), octal (e.g. `6'o76`), decimal (e.g. `8'd33'`) or hexadecimal (e.g. `8'hFF`)\n",
    "\n",
    "<b><u>4.2.8 X's and Z's</u></b><br>\n",
    "In HDL, `z`'s are used to describe floating voltage and `x`s for when two trisates output are enabled and have conflicting values. In SystemVerilog, the output of a tristate has the type `tri` since it can have floating values, as opposed to `logic` which cannot. \n",
    "\n",
    "```\n",
    "module tristate(intput logic[3:0] a, \n",
    "                   intput logic      en,\n",
    "                   output tri  [3:0]y); \n",
    "    assign y = end? a : 3'bz; \n",
    "endmodule \n",
    "```\n",
    "\n",
    "<b><u>4.2.9 Bit Swizzling</u></b><br>\n",
    "Operations that imply manipulation only part of a bus, or concatenating different buses. \n",
    "```\n",
    "assign y = {c[2:1], {3{d[0]}}, c[0], 3'b101}\n",
    "```\n",
    "\n",
    "<b><u>4.2.10 Delays</u></b><br>\n",
    "Delays can be added to HDL in order to simulate the propagation or contamination delays of gates. It can also be used for debugging purposes. in SystemVerilog, the delays is declared right after the `assign` statement with a hash symbol `#` followed by number delay units. The first line in the following example indicates a 1ns timescale unit and a 1ps precision. \n",
    "```\n",
    "`timescale lns/lps\n",
    "module example(input  logic a, b, c, \n",
    "               output logic y);\n",
    "\n",
    "    logic ab, bb, cb, n1, n2, n3; \n",
    "\n",
    "    assign #1 {ab, bb, cb} = ~{a,b,c}; // example of bulk assignment \n",
    "    assign #2 n1 = ab & bb & cb; \n",
    "    assign #2 n2 = a & bb & cb; \n",
    "    assign #3 n3 = a & bb & c; \n",
    "    assign #4 y = n1 | n2 | n3; \n",
    "    \n",
    "endmodule \n",
    "``` \n",
    "### 4.3 Structural Modeling \n",
    "This section describes how to make modules out of submodules. The first example shows how to make 4:1 multiplexers out of 2:1 multiplexers. \n",
    "\n",
    "```\n",
    "module mux4(input  logic [3:0]d0, d1, d2, d3,\n",
    "               input  logic [1:0]s, \n",
    "               output logic [3:0]y); \n",
    "    \n",
    "    logic [3:0]low, high; \n",
    "    \n",
    "    mux2 lowmux(d0, d1, s[0], low); // Notice the position of the module name mux2 and module instance lowmux. \n",
    "    mux2 highmux(d2, d3, s[0], high); // Also, notice how the module output is linked to the intermediate variables. \n",
    "    mux2 finalmux(low, high, s[1],y); \n",
    "        \n",
    "endmodule\n",
    "```\n",
    "\n",
    "The second example shows how to build 2:1 multiplexers out of tristate modules: \n",
    "\n",
    "```\n",
    "module mux2(input  logic [3:0]d0, d1, \n",
    "            input  logic s,\n",
    "            output tri [3:0]y); \n",
    "    \n",
    "    \n",
    "    tristate tri1(d0, ~s, y) \n",
    "    tristate tri2(d1, s,  y)\n",
    "\n",
    "endmodule \n",
    "```\n",
    "\n",
    "### 4.4 Sequential Logic  \n",
    "\n",
    "<b><u>4.3.1 Registers</u></b><br>\n",
    "\n",
    "In SystemVerilog, `always` is used to describe the list of statements to execute when one item of the sensitivity list is active. There are different variants of `always`. Here, `always_ff` is used since we imply the presence of flipflops. `<=` is called a non-blocking statement. It is similar to `assign` and it is discussed later in the chapter. \n",
    "\n",
    "```\n",
    "module flop(input  logic      clk, \n",
    "            input  logic [3:0]d,\n",
    "            output logic [3:0]q); \n",
    "\n",
    "always_ff @(posedge clk)\n",
    "    q <= d;\n",
    "\n",
    "endmodule \n",
    "```\n",
    "\n",
    "<b><u>4.4.2 Resettable Registers</u></b><br>\n",
    "\n",
    "Example of a synchronous and asynchronous resettable registers. Notice how similar the two examples are to the previous one:  <br> \n",
    "\n",
    "```\n",
    "module flopr(input  logic      clk, \n",
    "             input  logic      reset, \n",
    "             input  logic [3:0]c,\n",
    "             output logic [3:0]q);\n",
    "\n",
    "    // asynchronous reset \n",
    "    always_ff@(posedge clk, posedge reset)\n",
    "        if (reset) q <= 4'b0; \n",
    "        else       q <= d;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "```\n",
    "module flopr(input  logic      clk, \n",
    "             input  logic      reset, \n",
    "             input  logic [3:0]c,\n",
    "             output logic [3:0]q);\n",
    "\n",
    "    // synchronous reset \n",
    "    always_ff@(posedge clk)\n",
    "        if (reset) q <= 4'b0; \n",
    "        else       q <= d;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "<b><u>4.4.3 Enabled Registers</u></b><br>\n",
    "\n",
    "Example of an asynchronous resettable enabled registers:  <br> \n",
    "``` \n",
    "module flopen(input  logic [3:0]d, \n",
    "              input  logic      clk, \n",
    "              input  logic      reset, \n",
    "              input  logic      en, \n",
    "              output logic [3:0]q); \n",
    "\n",
    "    // asynchronous enable \n",
    "    always_ff@(posedge clk, posedge reset)\n",
    "        if (reset) q < 4'b0000\n",
    "        else if (en) q <= q\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b><u>4.4.4 Multiple Registers</u></b><br>\n",
    "The only differences with the single register example are the presence of intermediate variables, the added statement within the `always_ff` statement, and the addition of `begin` and `end` to encapsulate the two statements in the `always_ff` statement.  \n",
    "```\n",
    "module sync(input  logic clk, \n",
    "            input  logic d, \n",
    "            output logic q); \n",
    "    \n",
    "    logic n1; \n",
    "\n",
    "    always_ff@(posedge clk)\n",
    "        begin\n",
    "            n1 <= d; \n",
    "            q <= q; \n",
    "        end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "<b><u>4.4.4 Latches</u></b><br>\n",
    "``` \n",
    "module latch(input logic      clk,\n",
    "             input logic [3:0]d,\n",
    "             input logic [3:0]q); \n",
    "\n",
    "    always_latch\n",
    "        if (clk) q<=d; \n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### 4.5 More Combinational Logic \n",
    "`always` statements can also be used to describe combinational logic, provided the sensitivity list includes all of the inputs. Within an `always` statement, there are both <i>blocking</i> statements (e.g. `=`) or <i>non-blocking</i> statements (e.g.`<=`). The former represents statements that are executed in order and the latter represents statements that are executed concurrently. `assign` are also non-blocking, but they must be used outside of `always`. \n",
    "\n",
    "<b><u>4.5.1 Case Statements</u></b><br>\n",
    "`case()` statements are useful to describe decoders. In SystemVerilog, `case` statement must appear within `always`. Note that in the following example, the numbers in decimal format following the `case(data)` statement could have been expressed in binary format (e.q. `3'b011`) instead. Also the `default` statement is not mandatory, but recommended.  \n",
    "\n",
    "```\n",
    "module sevenseg(input  logic [3:0]data, \n",
    "                output logic [6:0]segments);\n",
    "    always_comb\n",
    "        case(data)\n",
    "            //                    abc_defg\n",
    "            0:       segments = 7'b111_110;\n",
    "            1:       segments = 7'b011_0000;\n",
    "            2:       segments = 7'b110_1101;\n",
    "            3:       segments = 7'b111_1001;\n",
    "            4:       segments = 7'b011_0011;\n",
    "            5:       segments = 7'b101_1011;\n",
    "            6:       segments = 7'b101_1111;\n",
    "            7:       segments = 7'b111_0000;\n",
    "            8:       segments = 7'b111_1111;\n",
    "            9:       segments = 7'b111_0011;\n",
    "            default: segments = 7'b000_0000; \n",
    "        endcase\n",
    "endmodule\n",
    "```\n",
    "<b><u>4.5.2 If Statements</u></b><br>\n",
    "\n",
    "```\n",
    "module priorityckt(input  logic [3:0]a, \n",
    "                   output logic [3:0]y);\n",
    "\n",
    "    always_comb\n",
    "        if      (a[3]) y <= 4'b1000;\n",
    "        else if (a[2]) y <= 4'b0100;\n",
    "        else if (a[1]) y <= 4'b0010;\n",
    "        else if (a[0]) y <= 4'b0001;\n",
    "        else           y <= 4'b0000; \n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "<b><u>4.5.3 Truth Tables with Don't Cares</u></b><br>\n",
    "Truth tables with don't care's may be illustrated in Verilod using `casez`, which is similar to `case` but it can also understand `?`. \n",
    "\n",
    "```\n",
    "module priority_casez(input logic [3:0] a,\n",
    "                      output logic [3:0] y);\n",
    "    always_comb\n",
    "        casez(a)\n",
    "            4'b1???: y <= 4'b1000;\n",
    "            4'b01??: y <= 4'b0100;\n",
    "            4'b001?: y <= 4'b0010;\n",
    "            4'b0001: y <= 4'b0001;\n",
    "            default: y <= 4'b0000;\n",
    "        endcase\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "<b><u>4.5.4 Block and non-blocking assignment</u></b><br>\n",
    "\n",
    "Some guidelines / reminders regarding blocking and non-blocking assigments: <br>\n",
    "\n",
    "To model synchronous sequential logic, use `always_ff @(posedge clk)` with non-blocking assignments `<=`. <br>\n",
    "To model simple combinational logic, use continuous assignment: `assign y = s ? d1 : d0` <br>\n",
    "To model complex combinational logic, use `always_comb` with blocking assigments. \n",
    "Do not make assigment to the same variable within the same `always` statement. \n",
    "\n",
    "\n",
    "### 4.6 Finite State Machines \n",
    "\n",
    "Recall that there are two types of finite state machine, the <i>Moore's</i> and <i>Mealy</i> FSM. Both are consist of a register and two combinational circuit. \n",
    "\n",
    "```\n",
    "module divideby3FSM(input  logic clk, \n",
    "                    input  logic reset, \n",
    "                    output logic y); \n",
    "    typedef enum logic[1:0] state, nextstate; \n",
    "    statetype [1:0] state, nextstate; \n",
    "    \n",
    "    // state register\n",
    "    always_ff @(posedge clk, posedge reset)\n",
    "    if (reset) state <= S0; \n",
    "    else state <= neststate; \n",
    "    \n",
    "    //next state logic \n",
    "    case(state)\n",
    "        S0:      neststate <= S1; \n",
    "        S1:      neststate <= S2; \n",
    "        S2:      neststate <= S0; \n",
    "        default: nextstate <= s0; \n",
    "    endcase\n",
    "    //output logic \n",
    "    assign y = (state == s0); \n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "### 4.7 Data Types \n",
    "### 4.8 Parametrized Modules \n",
    "### 4.9 Testbenches\n",
    "\n",
    "\n",
    "### Exercises "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "concerned-volunteer",
   "metadata": {},
   "source": [
    "#### Exercises 4.1 \n",
    "\n",
    "$ABC + AB\\bar{C} + A\\bar{B}C = AB + A\\bar{B}C = A(B + \\bar{B}C) =  A(B + C) = AB + AC$ <br>\n",
    "$AB + \\bar{A}\\bar{B} = A \\oplus B$\n",
    "\n",
    "\n",
    "![alt text](images\\P4_1.PNG \"Title\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "julian-sweet",
   "metadata": {},
   "source": [
    "#### Exercises 4.2\n",
    "Building the truth table yields the equations: <br>\n",
    "$y1 = a3 + a2$ <br>\n",
    "$y0 = a3 + a1$\n",
    "\n",
    "![alt text](images\\P4_2.PNG \"Title\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "japanese-harvest",
   "metadata": {},
   "source": [
    "#### Exercises 4.3 \n",
    "note: Wave forms for this function are shown in question 4.4. \n",
    "\n",
    "<b> SystemVerilog Module: </b> <br>\n",
    "```\n",
    "module fourInputXor(input  logic [3:0]a, \n",
    "                 output logic y); \n",
    "    assign y = ^a; \n",
    "endmodule \n",
    "```\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "muslim-appraisal",
   "metadata": {},
   "source": [
    "#### Exercises 4.4\n",
    "<b> Test vector file:  </b> <br>\n",
    "vector.tv: <br>\n",
    "``` \n",
    "    0000_0\n",
    "    0001_1\n",
    "    0010_1\n",
    "    0011_0\n",
    "    0100_1\n",
    "    0101_0\n",
    "    0110_0 \n",
    "    0111_1\n",
    "    1000_1\n",
    "    1001_0\n",
    "    1010_0\n",
    "    1011_1\n",
    "    1100_0\n",
    "    1101_1\n",
    "    1110_1\n",
    "    1111_0\n",
    "```\n",
    "\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "\n",
    "```\n",
    "module testbench4_4();\n",
    "    logic clk, reset;\n",
    "    logic [3:0]a; \n",
    "    logic y, yexpected;\n",
    "    logic [31:0] vectornum, errors;\n",
    "    logic [4:0] testvectors[10000:0];\n",
    "  \n",
    "    // instantiate device under test\n",
    "    fourInputXor dut(a, y);\n",
    "\n",
    "    // generate clock\n",
    "    always\n",
    "        begin\n",
    "            clk = 1; #5; clk = 0; #5;\n",
    "        end\n",
    "\n",
    "    // at start of test, load vectors\n",
    "    // and pulse reset\n",
    "    initial\n",
    "        begin\n",
    "              $readmemb(\"vector.tv\", testvectors);\n",
    "            vectornum = 0; errors = 0;\n",
    "            reset = 1; #27; reset = 0;\n",
    "        end\n",
    "\n",
    "    // apply test vectors on rising edge of clk\n",
    "    always @(posedge clk)\n",
    "        begin\n",
    "            #1; {a, yexpected} = testvectors[vectornum];\n",
    "        end\n",
    "\n",
    "    // check results on falling edge of clk\n",
    "    always @(negedge clk)\n",
    "        if (~reset) begin // skip during reset\n",
    "          if (y != yexpected) begin // check result        <---- \"== !\" replaced by \"!=\"\n",
    "            $display(\"Error: inputs = %b\", {a[3], a[2], a[1], a[0]});\n",
    "                $display(\" outputs = %b (%b expected)\", y, yexpected);\n",
    "                errors = errors + 1;\n",
    "            end\n",
    "            vectornum = vectornum + 1;\n",
    "            if (testvectors[vectornum] === 5'bx) begin\n",
    "                $display(\"%d tests completed with %d errors\",\n",
    "                vectornum, errors);\n",
    "                $finish;\n",
    "            end\n",
    "        end\n",
    "  \t\n",
    "  \t//  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "  \n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b>Resulting Signals: </b><br>\n",
    "\n",
    "![alt text](images\\P4_4_signals.PNG \"Title\")\n",
    "\n",
    "Additionally, errors introduced to the test vectors are successfully reported by the simulator. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "coupled-namibia",
   "metadata": {},
   "source": [
    "#### Exercises 4.5\n",
    "\n",
    "\n",
    "<b> SystemVerilog Module:  </b> <br>\n",
    "\n",
    "```\n",
    "module minority (input  logic [2:0]a, \n",
    "                 output logic y); \n",
    "    assign y = &(~a) | ^a ; \n",
    "    \n",
    "endmodule\n",
    "```\n",
    "<b> Test vector file:  </b> <br>\n",
    "vector.tv: <br>\n",
    "``` \n",
    "    000_1\n",
    "    001_1\n",
    "    010_1\n",
    "    011_0\n",
    "    100_1\n",
    "    101_0\n",
    "    110_0 \n",
    "```\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "```\n",
    "module testbench4_5();\n",
    "    logic clk, reset;\n",
    "  \tlogic [2:0]a; \n",
    "    logic y, yexpected;\n",
    "    logic [31:0] vectornum, errors;\n",
    "    logic [3:0] testvectors[10000:0];\n",
    "  \n",
    "    // instantiate device under test\n",
    "    minority dut(a, y);\n",
    "\n",
    "    // generate clock\n",
    "    always\n",
    "        begin\n",
    "            clk = 1; #5; clk = 0; #5;\n",
    "        end\n",
    "\n",
    "    // at start of test, load vectors\n",
    "    // and pulse reset\n",
    "    initial\n",
    "        begin\n",
    "              $readmemb(\"vector.tv\", testvectors);\n",
    "            vectornum = 0; errors = 0;\n",
    "            reset = 1; #27; reset = 0;\n",
    "        end\n",
    "\n",
    "    // apply test vectors on rising edge of clk\n",
    "    always @(posedge clk)\n",
    "        begin\n",
    "            #1; {a, yexpected} = testvectors[vectornum];\n",
    "        end\n",
    "\n",
    "    // check results on falling edge of clk\n",
    "    always @(negedge clk)\n",
    "        if (~reset) begin // skip during reset\n",
    "          if (y != yexpected) begin // check result        <---- \"== !\" replaced by \"!=\"\n",
    "            $display(\"Error: inputs = %b\", {a[2], a[1], a[0]});\n",
    "                $display(\" outputs = %b (%b expected)\", y, yexpected);\n",
    "                errors = errors + 1;\n",
    "            end\n",
    "            vectornum = vectornum + 1;\n",
    "          if (testvectors[vectornum] === 4'bx) begin\n",
    "                $display(\"%d tests completed with %d errors\",\n",
    "                vectornum, errors);\n",
    "                $finish;\n",
    "            end\n",
    "        end\n",
    "  \t\n",
    "  \t//  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "  \n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b>Resulting Signals: </b><br>\n",
    "The output signals indicate everytime the input $a$ has more than 2 zeros (circled in red), the output $y$ equals 1: <br>\n",
    "\n",
    "![alt text](images\\P4_5_signals.PNG \"Title\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "agreed-steam",
   "metadata": {},
   "source": [
    "#### Exercises 4.6 \n",
    "\n",
    "\n",
    "\n",
    "<b> SystemVerilog Module </b> <br>\n",
    "\n",
    "```\n",
    "module hexDecoder(input  logic [3:0]data, \n",
    "                  output logic [6:0]segments); \n",
    "    always @(data)                          // could be replaced for always_comb\n",
    "        case(data) \n",
    "            //                     abcdefg; (<-segment position see p79)\n",
    "            4'h0:    segments <= 7'b1111110;\n",
    "            4'h1:    segments = 7'b0110000;\n",
    "            4'h2:    segments = 7'b1101101;\n",
    "            4'h3:    segments = 7'b1111001;\n",
    "            4'h4:    segments = 7'b0110011;\n",
    "            4'h5:    segments = 7'b1011011;\n",
    "            4'h6:    segments = 7'b1011111;\n",
    "            4'h7:    segments = 7'b1110000;\n",
    "            4'h8:    segments = 7'b1111111;\n",
    "            4'h9:    segments = 7'b1111011;\n",
    "            4'hA:    segments = 7'b1110111;\n",
    "            4'hB:    segments = 7'b1111111; // identical to 8\n",
    "            4'hC:    segments = 7'b1001110; \n",
    "            4'hD:    segments = 7'b1111110; // identical to 0\n",
    "            4'hE:    segments = 7'b1001111;\n",
    "            4'hF:    segments = 7'b1000111;\n",
    "            default: segments = 7'b0000000;\n",
    "        endcase \n",
    "endmodule \n",
    "```\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "touched-position",
   "metadata": {},
   "source": [
    "#### Exercises 4.7\n",
    "<b> Test vector file:  </b> <br>\n",
    "vector.tv: <br>\n",
    "```\n",
    "0000_1111110\n",
    "0001_0110000\n",
    "0010_1101101\n",
    "0011_0111001\n",
    "0100_0110011\n",
    "0101_1011011\n",
    "0110_1011111\n",
    "0111_1110000\n",
    "1000_1111111\n",
    "1001_1111011\n",
    "1010_1110111\n",
    "1011_1111111\n",
    "1100_1001110\n",
    "1101_1111110\n",
    "1110_1001111\n",
    "1111_1000111\n",
    "```\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "```\n",
    "module testbench4_7();\n",
    "    logic clk, reset;\n",
    "    logic [3:0]a;\n",
    "    logic [6:0]y, yexpected;\n",
    "    logic [31:0] vectornum, errors;\n",
    "    logic [10:0] testvectors[10000:0];\n",
    "\n",
    "    // instantiate device under test\n",
    "    hexDecoder dut(a, y);\n",
    "\n",
    "    // generate clock\n",
    "    always\n",
    "        begin\n",
    "            clk = 1; #5; clk = 0; #5;\n",
    "        end\n",
    "\n",
    "    // at start of test, load vectors\n",
    "    // and pulse reset\n",
    "    initial\n",
    "        begin\n",
    "              $readmemb(\"vector.tv\", testvectors);\n",
    "            vectornum = 0; errors = 0;\n",
    "            reset = 1; #27; reset = 0;\n",
    "        end\n",
    "\n",
    "    // apply test vectors on rising edge of clk\n",
    "    always @(posedge clk)\n",
    "        begin\n",
    "            #1; {a, yexpected} = testvectors[vectornum];\n",
    "        end\n",
    "\n",
    "    // check results on falling edge of clk\n",
    "    always @(negedge clk)\n",
    "        if (~reset) begin // skip during reset\n",
    "          if (y != yexpected) begin // check result        <---- \"== !\" replaced by \"!=\"\n",
    "            $display(\"Error: inputs = %b\", {a[3], a[2], a[1], a[0]});\n",
    "                $display(\" outputs = %b (%b expected)\", y, yexpected);\n",
    "                errors = errors + 1;\n",
    "            end\n",
    "            vectornum = vectornum + 1;\n",
    "          if (testvectors[vectornum] === 11'bx) begin\n",
    "                $display(\"%d tests completed with %d errors\",\n",
    "                vectornum, errors);\n",
    "                $finish;\n",
    "            end\n",
    "        end\n",
    "\n",
    "      //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "<b>Resulting Signals: </b><br>\n",
    "\n",
    "![alt text](images\\P4_7_signals.PNG \"Title\")\n",
    "\n",
    "Additionally, errors introduced to the test vectors are successfully reported by the simulator. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "auburn-player",
   "metadata": {},
   "source": [
    "#### Exercises 4.8\n",
    "```\n",
    "module mux8(input  logic d0, d1, d2, d3, d4, d5, d6, d7,  \n",
    "            input  logic [2:0]s,\n",
    "            output logic y); \n",
    "    always @(d0, d1, d2, d3, d4, d5, d6, d7, s) // always_comb not supported by solver used. \n",
    "        case(s)\n",
    "            3'b000:  y = d0;\n",
    "            3'b001:  y = d1;\n",
    "            3'b010:  y = d2;\n",
    "            3'b011:  y = d3;\n",
    "            3'b100:  y = d4;\n",
    "            3'b101:  y = d5;\n",
    "            3'b110:  y = d6;\n",
    "            3'b111:  y = d7;\n",
    "            default: y = 0; \n",
    "        endcase\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "immune-eugene",
   "metadata": {},
   "source": [
    "#### Exercises 4.9\n",
    "```\n",
    "module func_4_9(input  logic [2:0]s, \n",
    "                output logic y);\n",
    "    // {1,0,X}, {X,0,0}, {0,1,1} -> y = 1\n",
    "    // (4,5)    (0,4),   (3)\n",
    "\n",
    "  mux8 inst(1'b1,0,0,1'b1,1'b1,1'b1,0,0,s,y);\n",
    "    \n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "attractive-adult",
   "metadata": {},
   "source": [
    "#### Exercises 4.10\n",
    "```\n",
    "module func_4_10(input  logic [2:0]s, \n",
    "                output logic y); \n",
    "    \n",
    "    // truth table: \n",
    "    // abc = X00 -> 1\n",
    "    // abc = X01 -> a\n",
    "    // abc = X11 -> ~a\n",
    "    // abc = X10 -> 0\n",
    "    \n",
    "    \n",
    "    // s[2] = a\n",
    "    // s[1:0] = bc\n",
    "   \n",
    "  mux4 inst(1'b1,s[2],~s[2],0,s[1:0], y);  \n",
    "    \n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "alone-favor",
   "metadata": {},
   "source": [
    "#### Exercises 4.11\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "broke-render",
   "metadata": {},
   "source": [
    "#### Exercises 4.12\n",
    "```\n",
    "module priorityCircuit8inputs (input  logic [7:0]a, \n",
    "                               output logic [7:0]y); \n",
    "    always @(a)\n",
    "      if (a[7]) y <= 7'b1000000;\n",
    "      else if (a[6]) y <= 7'b0100000;\n",
    "      else if (a[5]) y <= 7'b0100000;\n",
    "      else if (a[4]) y <= 7'b0010000;\n",
    "      else if (a[3]) y <= 7'b0001000;\n",
    "      else if (a[2]) y <= 7'b0000100;\n",
    "      else if (a[1]) y <= 7'b0000010;\n",
    "      else if (a[0]) y <= 7'b0000001;\n",
    "      else y <= 7'b0000000;\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "iraqi-invite",
   "metadata": {},
   "source": [
    "#### Exercises 4.13\n",
    "\n",
    "```\n",
    "module decoder2_4(input  logic [1:0] a, \n",
    "                  output logic [3:0] y);\n",
    "    always @(a)\n",
    "        case(a)\n",
    "            2'b00: y = 4'b0001;\n",
    "            2'b01: y = 4'b0010;\n",
    "            2'b10: y = 4'b0100;\n",
    "            2'b11: y = 4'b1000;\n",
    "        endcase\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "three-portable",
   "metadata": {},
   "source": [
    "#### Exercises 4.14\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "#### Exercises 4.15\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    " "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "arranged-quick",
   "metadata": {},
   "source": [
    "#### Exercises 4.16\n",
    "```\n",
    "module q4_16(input  logic a,b,c,d,e,\n",
    "             output logic y); \n",
    "\n",
    "    always @(a,b,c,d,e) // always_comb is not supported by the solver \n",
    "        y <= ~(~(~(a&b) & ~(c&d)) & e); \n",
    "\n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "seventh-velvet",
   "metadata": {},
   "source": [
    "#### Exercises 4.17\n",
    "\n",
    "```\n",
    "module q4_17(input  logic a,b,c,d,e,f,g,\n",
    "             output logic y); \n",
    "\n",
    "  logic k;\n",
    "    always @(a,b,c,d,e,f,g) // always_comb is not supported by the solver \n",
    "      begin        \n",
    "        // simplified version\n",
    "        y <= (~&{a,b,c} ~& d) | (f&g ~| e); \n",
    "        \n",
    "        // original version\n",
    "        // k = (~&{a,b,c} ~& d) ~| (f&g ~| e);\n",
    "        // y = k ~& k; \n",
    "      end \n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "square-astronomy",
   "metadata": {},
   "source": [
    "#### Exercises 4.18\n",
    "Recall from 2.28 that the equation can be reduced to: $A\\bar{D} + AB + AC$\n",
    "```\n",
    "    module q4_18 (input  logic a,b,c,d,\n",
    "                  output logic y);\n",
    "        always @(a,b,c,d)\n",
    "            y <= a & (~d | b | c);\n",
    "\n",
    "    endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "satisfied-emerald",
   "metadata": {},
   "source": [
    "#### Exercises 4.19\n",
    "```\n",
    "module q4_19 (input logic a,b,c,d, \n",
    "              output logic p, div); \n",
    "\n",
    "    always @(a,b,c,d)\n",
    "      begin\n",
    "        p   <= &{b,~c,d} | &{~a,b,d} | &{~b,c,d} | &{~a,~b,c};\n",
    "        div <= &{a,b,~c,~d} | &{a,~b,~c,d} | &{~a,~b,c,d} | &{a,b,c,d} | &{~a,b,c,~d};\n",
    "      end\n",
    "endmodule             \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "stunning-consequence",
   "metadata": {},
   "source": [
    "#### Exercises 4.20\n",
    "\n",
    "```\n",
    "module q4_20 (input logic[7:0] a, \n",
    "              output logic[2:0] y,\n",
    "              output logic none); \n",
    "    always @(a,y,none)\n",
    "        begin\n",
    "            y[2] = |{a[7:5]};\n",
    "            y[1] = a[7] | a[6] | (~a[5] & ~a[4] & (a[3] | a[2]));\n",
    "            y[0] = a[7] | (~a[6] & a[5]) | (~a[6] & ~a[4] & a[3]) | (~a[6] & ~a[4] & ~a[2] & a[1]);\n",
    "            none = ~&a[7:2] & a[1];\n",
    "            \n",
    "        end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aboriginal-italian",
   "metadata": {},
   "source": [
    "#### Exercises 4.21\n",
    "```\n",
    "module q4_21 (input logic[7:0] a, \n",
    "              output logic[2:0] y,\n",
    "              output logic[2:0] z,\n",
    "              output logic none); \n",
    "    always @(a,y,none)\n",
    "        begin\n",
    "        \n",
    "           // part of 3.26\n",
    "            y[2] = |{a[7:5]};\n",
    "            y[1] = a[7] | a[6] | (~a[5] & ~a[4] & (a[3] | a[2]));\n",
    "            y[0] = a[7] | (~a[6] & a[5]) | (~a[6] & ~a[4] & a[3]) | (~a[6] & ~a[4] & ~a[2] & a[1]);\n",
    "            none = ~&a[7:2] & a[1];\n",
    "            \n",
    "            // part of 3.27\n",
    "          z[2] = (a[4]&(|a[7:5])) | (a[5]&(|a[7:6])) | (&a[7:4]);\n",
    "          z[1] = (a[2]&(|a[7:3])) | (a[3]&(|a[7:4])) | ((|a[7:6])); \n",
    "          z[0] = (a[1]&(|a[7:2])) | (a[3]&(|a[7:4])) | (a[5]&(|a[7:6])); \n",
    "        end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "composite-creek",
   "metadata": {},
   "source": [
    "#### Exercises 4.22\n",
    "```\n",
    "module q4_22(input  logic[2:0]a, \n",
    "             output logic[6:0]y); \n",
    "    always @(a)\n",
    "        begin\n",
    "            y[6] = &a; \n",
    "            y[5] = &a[2:1];\n",
    "            y[4] = a[2]&(|a[1:0]);\n",
    "            y[3] = a[2]; \n",
    "            y[2] = a[2] | a[1:0]; \n",
    "            y[1] = |a[2:1]; \n",
    "            y[0] = |a; \n",
    "        end\n",
    "endmodule\n",
    "```                "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "white-camcorder",
   "metadata": {},
   "source": [
    "#### Exercises 4.23\n",
    "\n",
    "```\n",
    "module q4_23(input  logic[3:0]a, \n",
    "             output logic y); \n",
    "    always @(a) \n",
    "        y = ~(a[3]&a[0]) | &{a[3:2], ~a[1:0]} | &{a[3],~a[2],a[1],~a[0]}; \n",
    "endmodule\n",
    "```    "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "protecting-circulation",
   "metadata": {},
   "source": [
    "#### Exercises 4.24\n",
    "![alt text](images\\P4_24.PNG \"Title\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "representative-institution",
   "metadata": {},
   "source": [
    "#### Exercises 4.25\n",
    "![alt text](images\\P4_25.PNG \"Title\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "copyrighted-snowboard",
   "metadata": {},
   "source": [
    "#### Exercises 4.26\n",
    "<b> SystemVerilog Module:  </b> <br>\n",
    "```\n",
    "module sr_latch(input  logic s, r,\n",
    "                output logic d, dp); \n",
    "    \n",
    "  always @(s, r, d, dp)\n",
    "        begin\n",
    "            d <= r ~| dp; \n",
    "            dp <= s ~| d; \n",
    "        end\n",
    "        \n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b> Test vector file:  </b> <br>\n",
    "vector.tv: <br>\n",
    "```\n",
    "00_10\n",
    "00_00\n",
    "00_11\n",
    "00_01\n",
    "10_10\n",
    "00_10\n",
    "01_01\n",
    "00_01\n",
    "```\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "```\n",
    "module testbench4_26();\n",
    "    logic clk, reset;\n",
    "    logic [1:0]a;\n",
    "    logic [1:0]y, yexpected;\n",
    "    logic [31:0] vectornum, errors;\n",
    "    logic [3:0] testvectors[10000:0];\n",
    "\n",
    "    // instantiate device under test\n",
    "  sr_latch dut(a[0], a[1], y[0], y[1]);\n",
    "\n",
    "    // generate clock\n",
    "    always\n",
    "        begin\n",
    "            clk = 1; #5; clk = 0; #5;\n",
    "        end\n",
    "\n",
    "    // at start of test, load vectors\n",
    "    // and pulse reset\n",
    "    initial\n",
    "        begin\n",
    "              $readmemb(\"vector.tv\", testvectors);\n",
    "            vectornum = 0; errors = 0;\n",
    "            reset = 1; #27; reset = 0;\n",
    "        end\n",
    "\n",
    "    // apply test vectors on rising edge of clk\n",
    "    always @(posedge clk)\n",
    "        begin\n",
    "            #1; {a, yexpected} = testvectors[vectornum];\n",
    "        end\n",
    "\n",
    "    // check results on falling edge of clk\n",
    "    always @(negedge clk)\n",
    "        if (~reset) begin // skip during reset\n",
    "          \n",
    "          $display(\"nputs = %b\", {testvectors[vectornum]});\n",
    "          $display(\"outputs = %b (%b expected)\", y, yexpected);\n",
    "\n",
    "          \n",
    "          if (y != yexpected) begin // check result        <---- \"== !\" replaced by \"!=\"\n",
    "            $display(\"Error: inputs = %b\", {a[1], a[0]});\n",
    "                $display(\" outputs = %b (%b expected)\", y, yexpected);\n",
    "                errors = errors + 1;\n",
    "            end\n",
    "            vectornum = vectornum + 1;\n",
    "          if (testvectors[vectornum] === 4'bx) begin\n",
    "                $display(\"%d tests completed with %d errors\",\n",
    "                vectornum, errors);\n",
    "                $finish;\n",
    "            end\n",
    "        end\n",
    "\n",
    "    //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "<b>Resulting Signals: </b><br>\n",
    "\n",
    "![alt text](images\\P4_26.PNG \"Title\")\n",
    "\n",
    "In zone I, S and R remain at zero and thus D and DP are floating. Zone II starts when S,R = 1,0 and the output latches to  d,dp = 1,0. Zone III starts when S,R = 0,1 and the output latches to d,dp = 0,1. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "strong-banking",
   "metadata": {},
   "source": [
    "#### Exercises 4.27\n",
    "\n",
    "Note that the expected result in the test vector file is always delayed by a clock cycle because it takes one rising edge to load the input/output from the vector file and another rising edge to evaluate the module. \n",
    "\n",
    "\n",
    "<b> SystemVerilog Module:  </b> <br>\n",
    "```\n",
    "module jk_flipflop(input  logic clk, \n",
    "                   input  logic j, k, \n",
    "                   output logic q);\n",
    "\tlogic q_prev;\n",
    "    always @(posedge clk)\n",
    "      begin\n",
    "        q_prev = q; \n",
    "        case({j,k})\n",
    "        \t2'b00: q <= q_prev;\n",
    "        \t2'b11: q <= ~q_prev;\n",
    "        \t2'b10: q <= 1;\n",
    "            2'b01: q <= 0;\n",
    "        endcase\n",
    "      end\n",
    "      \n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b> Test vector file:  </b> <br>\n",
    "vector.tv: <br>\n",
    "```\n",
    "11_1\n",
    "10_1\n",
    "00_1\n",
    "01_0\n",
    "00_0\n",
    "10_0\n",
    "```\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "handed-center",
   "metadata": {},
   "source": [
    "#### Exercises 4.28\n",
    "\n",
    "An unstable results is already obtained when all gates have a delay of 1ns. For instance, starting with the stable inputs $CLK = 1$ and $S = 1$ and setting $S = 0$ leads to $Q$ changing value every 1ns as shown in the illustration below: <br>\n",
    "\n",
    "![alt text](images\\P4_28.PNG \"Title\")\n",
    "\n",
    "Setting the inverter delay to 1ns while increasing other gate delays to 2ns leads to a functional d latch: <br>\n",
    "\n",
    "<b> SystemVerilog Module:  </b> <br>\n",
    "```\n",
    "module q3_18(input  logic d, \n",
    "             input  logic clk, \n",
    "             output logic q); \n",
    "\t\n",
    "  logic n1, n2, n3; \n",
    "  \n",
    "  always @(d, clk)\n",
    "    #2 n1 <= d & clk; \n",
    "  \n",
    "  always @(n1, n2)\n",
    "    #2 q <= n1 | n2; \n",
    "  \n",
    "  always @(clk)\n",
    "    #1 n3 <= ~clk; // <- Inverter delay \n",
    "  \n",
    "  always @(q, n3)\n",
    "    #2 n2 <= q & n3; \n",
    "endmodule\n",
    "```\n",
    "<b> Test vector file:  </b> <br>\n",
    "vector.tv: <br>\n",
    "```\n",
    "10_x\n",
    "00_1\n",
    "01_1\n",
    "00_0\n",
    "00_0\n",
    "11_0\n",
    "00_1\n",
    "11_1\n",
    "00_0\n",
    "```\n",
    "\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "\n",
    "```\n",
    "module testbench4_28(); \n",
    "    logic clk, reset;\n",
    "    logic [1:0] a;\n",
    "    logic y, yexpected;\n",
    "    logic [31:0] vectornum, errors;\n",
    "    logic [2:0] testvectors[10000:0];\n",
    "  \n",
    " \n",
    "    // instantiate device under test\n",
    "  q3_18 dut(a[1], a[0],  y);\n",
    "\n",
    "    // generate clock, this clock is different from the input clk of the function \n",
    "    always\n",
    "        begin\n",
    "            clk = 1; #8; clk = 0; #8; \n",
    "        end\n",
    "\n",
    "    // at start of test, load vectors\n",
    "    // and pulse reset\n",
    "    initial\n",
    "        begin\n",
    "              $readmemb(\"vector.tv\", testvectors);\n",
    "            vectornum = 0; errors = 0;\n",
    "            reset = 1; #10; reset = 0;\n",
    "        end\n",
    "\n",
    "    // apply test vectors on rising edge of clk\n",
    "    always @(posedge clk)\n",
    "        begin\n",
    "            #1; {a, yexpected} = testvectors[vectornum];\n",
    "        end\n",
    "\n",
    "    // check result whenever clk changes value. \n",
    "  always @(negedge clk)\n",
    "        if (~reset) begin // skip during reset\n",
    "          \n",
    "          $display(\"%b -> = %b (%b expected)\", {a[1], a[0]},y, yexpected );\n",
    "                \n",
    "          \n",
    "          if (y != yexpected) begin // check result        <---- \"== !\" replaced by \"!=\"\n",
    "            $display(\"Error: inputs = %b\", {a[1], a[0]});\n",
    "                $display(\" outputs = %b (%b expected)\", y, yexpected);\n",
    "                errors = errors + 1;\n",
    "            end\n",
    "            vectornum = vectornum + 1;\n",
    "          if (testvectors[vectornum] === 3'bx) begin\n",
    "                $display(\"%d tests completed with %d errors\",\n",
    "                vectornum, errors);\n",
    "                $finish;\n",
    "            end\n",
    "        end\n",
    "\n",
    "      //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "beginning-filing",
   "metadata": {},
   "source": [
    "#### Exercises 4.29\n",
    "\n",
    "<b> SystemVerilog Module:  </b> <br>\n",
    "\n",
    "```\n",
    "module traffic_light(input logic Ta, Tb,\n",
    "                  input clk, reset,\n",
    "                     output logic[1:0] La, Lb); \n",
    "\n",
    "    typedef enum logic[1:0] {S0, S1, S2, S3} statetype; \n",
    "    typedef enum logic[1:0] {green, red, yellow} colour; \n",
    "\n",
    "    statetype state, nextstate; \n",
    "\n",
    "    // state register \n",
    "    always @(posedge reset, posedge clk) \n",
    "        if (reset) state <= S0;\n",
    "  \t\telse state <= nextstate;   \n",
    "\n",
    "  always @(clk, reset, Ta, Tb, La, Lb, state, nextstate)\n",
    "    begin\n",
    "        case(state)\n",
    "            S0: \n",
    "                begin\n",
    "                  {La, Lb} <= {green, red};\n",
    "                  if (~Ta) nextstate <= S1;\n",
    "                  else     nextstate <= S0; \n",
    "                  end\n",
    "              S1: \n",
    "                  begin\n",
    "                  {La, Lb} <= {yellow, red} ;\n",
    "                  nextstate <= S2; \n",
    "                end\n",
    "            S2: begin\n",
    "                  {La, Lb} <= {red, green}; \n",
    "                  if (~Tb) nextstate <= S3;\n",
    "                  else     nextstate <= S2;\n",
    "                end\n",
    "            S3: begin \n",
    "                  {La, Lb} <= {red,yellow};\n",
    "                  nextstate <= S0; \n",
    "                end\n",
    "        endcase \n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "```\n",
    "module testbench_4_29();\n",
    "  \n",
    "  logic ta, tb, clk, reset; \n",
    "  logic[1:0] La, Lb; \n",
    "  \n",
    "  traffic_light dut(ta, tb, clk, reset, La, Lb); \n",
    "  \n",
    "  initial \n",
    "    begin\n",
    "      ta = 0; tb= 0; clk = 0; reset = 1; #1; // reset for 1ns \n",
    "      ta = 1; tb= 0; clk = 0; reset = 0; #4; // traffic on Av A on rising edge \n",
    "      \n",
    "      ta = 1; tb= 0; clk = 1; reset = 0; #2; // reset for 1ns \n",
    "      ta = 0; tb= 0; clk = 0; reset = 0; #3; // no more traffic on Av \n",
    "      \n",
    "      ta = 0; tb= 0; clk = 1; reset = 0; #2; // in state S1 since no traffice \n",
    "      ta = 0; tb= 0; clk = 0; reset = 0; #3;   \n",
    "      \n",
    "      \n",
    "      ta = 0; tb= 0; clk = 1; reset = 0; #2; // in state S2 and remain in S2 because of traffic \n",
    "      ta = 0; tb= 1; clk = 0; reset = 0; #3; \n",
    "      \n",
    "\n",
    "      ta = 0; tb= 1; clk = 1; reset = 0; #2; // green light in S2 \n",
    "      ta = 0; tb= 0; clk = 0; reset = 0; #3; // no traffic \n",
    "      \n",
    "      ta = 0; tb= 0; clk = 1; reset = 0; #2; // yellow light to s3\n",
    "      ta = 0; tb= 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      ta = 0; tb= 0; clk = 1; reset = 0; #2; // back to S0\n",
    "      ta = 0; tb= 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "    end\n",
    "  \n",
    "  \n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "  \n",
    "endmodule\n",
    "\n",
    "\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "<b>Resulting Signals: </b><br>\n",
    "\n",
    "![alt text](images\\P4_29.PNG \"Title\")\n",
    "\n",
    "\n",
    "At t = 0, the initial state is S0 because reset = true. At t = 5, during the first clock rising edge, the state remains in S0 because Ta = true. At t = 10, the state transistions to S1 because Ta = false. It then automatically transitions to S2 at t= 15. It remains in S2 at t=20 because Tb is true. At t=25, the states transitions to S3 and then automatically goes to S0 at t=30. \n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "american-operations",
   "metadata": {},
   "source": [
    "#### Exercises 4.30\n",
    "<b> SystemVerilog Module:  </b> <br>\n",
    "```\n",
    "module mode (input  logic p, r,\n",
    "\t\t\t input  logic clk, reset, // added inputs to that FSM \n",
    "             output logic m); \n",
    "  \n",
    "  typedef enum logic[0:0] {S0, S1} statetype; // S0 = non-parade mode. S1 = parade mode \n",
    "  statetype state, nextstate; \n",
    "  \n",
    "  always @(posedge clk, posedge reset)\n",
    "    if (reset) state <= S0; \n",
    "  \telse state <= nextstate; \n",
    "  \n",
    "  always @(p,r,clk,reset, m, state, nextstate)\n",
    "    case(state)\n",
    "      S0: begin\n",
    "        \tif(p) nextstate <= S1; \n",
    "          \telse  nextstate <= S0; \n",
    "        \tm = 0; \n",
    "      \t  end\n",
    "      S1: begin \n",
    "        \tif(r) nextstate <= S0; \n",
    "       \t\telse  nextstate <= S1; \n",
    "        \tm = 1; \n",
    "          end\n",
    "    endcase\n",
    "endmodule\n",
    "\n",
    "\n",
    "module light (input  logic Ta, Tb,\n",
    "              input  logic m,\n",
    "              input  logic clk, reset, // added inputs to that FSM \n",
    "              output logic[1:0] La, Lb); \n",
    "    typedef enum logic[1:0] {S0, S1, S2, S3} statetype; \n",
    "    typedef enum logic[1:0] {green, red, yellow} colour; \n",
    "\n",
    "    statetype state, nextstate; \n",
    "\n",
    "    // state register \n",
    "    always @(posedge reset, posedge clk) \n",
    "        if (reset) state <= S0;\n",
    "          else state <= nextstate;   \n",
    "\n",
    "  always @(clk, reset, Ta, Tb, La, Lb, state, nextstate)\n",
    "    begin\n",
    "        case(state)\n",
    "            S0: \n",
    "                begin\n",
    "                  {La, Lb} <= {green, red};\n",
    "                  if (~Ta) nextstate <= S1;\n",
    "                  else     nextstate <= S0; \n",
    "                  end\n",
    "              S1: \n",
    "                  begin\n",
    "                  {La, Lb} <= {yellow, red} ;\n",
    "                  nextstate <= S2; \n",
    "                end\n",
    "            S2: begin\n",
    "                  {La, Lb} <= {red, green}; \n",
    "              if (~Tb & (~m)) nextstate <= S3;\n",
    "                  else     nextstate <= S2;\n",
    "                end\n",
    "            S3: begin \n",
    "                  {La, Lb} <= {red,yellow};\n",
    "                  nextstate <= S0; \n",
    "                end\n",
    "        endcase \n",
    "    end\n",
    "endmodule\n",
    "\n",
    "\n",
    "module controller (input  logic Ta, Tb,\n",
    "                   input  logic p, r, \n",
    "\t\t\t\t   input  logic clk, reset, // added inputs to that FSM \n",
    "                   output logic[1:0] La, Lb); \n",
    "  logic m; \n",
    "  mode inst1(p,r, clk, reset, m); \n",
    "  light inst2(Ta, Tb, m, clk, reset, La, Lb);   \n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "\n",
    "```\n",
    "module testbench_4_30();\n",
    "\n",
    "  logic ta, tb, clk, reset, p, r; \n",
    "  logic[1:0] La, Lb; \n",
    "\n",
    "  controller dut(ta, tb, p, r, clk, reset, La, Lb); \n",
    "\n",
    "  initial \n",
    "    begin\n",
    "      ta = 0; tb= 0; p = 0; r = 0; clk = 0; reset = 1; #1; // reset for 1ns \n",
    "      ta = 1; tb= 0; p = 0; r = 0; clk = 0; reset = 0; #4; // traffic on Av A on rising edge \n",
    "\n",
    "      ta = 1; tb= 0; p = 1; r = 0; clk = 1; reset = 0; #2; // reset for 1ns \n",
    "      ta = 0; tb= 0; p = 1; r = 0; clk = 0; reset = 0; #3; // no more traffic on Av \n",
    "\n",
    "      ta = 0; tb= 0; p = 1; r = 0; clk = 1; reset = 0; #2; // in state S1 since no traffice \n",
    "      ta = 0; tb= 0; p = 1; r = 0; clk = 0; reset = 0; #3;   \n",
    "\n",
    "\n",
    "      ta = 0; tb= 0; p = 1; r = 0; clk = 1; reset = 0; #2; // in state S2 and remain in S2 because of traffic \n",
    "      ta = 0; tb= 1; p = 1; r = 0; clk = 0; reset = 0; #3; \n",
    "\n",
    "\n",
    "      ta = 0; tb= 1; p = 1; r = 0; clk = 1; reset = 0; #2; // green light in S2 \n",
    "      ta = 0; tb= 0; p = 1; r = 0; clk = 0; reset = 0; #3; // no traffic \n",
    "\n",
    "      ta = 0; tb= 0; p = 1; r = 0; clk = 1; reset = 0; #2; // yellow light to s3\n",
    "      ta = 0; tb= 0; p = 0; r = 1; clk = 0; reset = 0; #3;\n",
    "\n",
    "      ta = 0; tb= 0; p = 0; r = 1; clk = 1; reset = 0; #2; // back to S0\n",
    "      ta = 0; tb= 0; p = 0; r = 1; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      ta = 0; tb= 0; p = 0; r = 1; clk = 1; reset = 0; #2; // back to S0\n",
    "      ta = 0; tb= 0; p = 0; r = 1; clk = 0; reset = 0; #3;\n",
    "\n",
    "    end\n",
    "\n",
    "\n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "premier-leave",
   "metadata": {},
   "source": [
    "#### Exercises 4.31\n",
    "```\n",
    "module q4_31(input logic a, b, c, d,\n",
    "             input logic clk, \n",
    "             output logic x, y); \n",
    "    \n",
    "    logic A, B, C, D; \n",
    "\n",
    "    always @(posedge clk)\n",
    "       begin \n",
    "           A <= a;  \n",
    "           B <= b; \n",
    "           C <= c; \n",
    "           D <= d; \n",
    "           x <= (A & B) | C; \n",
    "           y <= ((A & B) | C) ~| D; \n",
    "       end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "726186c4",
   "metadata": {},
   "source": [
    "#### Exercises 4.32\n",
    "\n",
    "\n",
    "```\n",
    "module q_4_32( input  logic a, b, clk, reset,\n",
    "               output logic q);\n",
    "\n",
    "  typedef enum logic[1:0] {S0, S1, S2} statetype; \n",
    "  statetype state, nextstate; \n",
    "  \n",
    "  always @(posedge reset, posedge clk)\n",
    "    if  (reset) state = S0; \n",
    "  \telse state <= nextstate;\n",
    "\n",
    "  always @(state, nextstate, reset, clk, a, b)\n",
    "    case(state)\n",
    "      S0: \n",
    "        begin\n",
    "          \tif (a) nextstate <= S1;\n",
    "      \t  \telse nextstate <= S0;\n",
    "          \tq = 0; \n",
    "        end\n",
    "      S1: \n",
    "        begin\n",
    "          \tif (b) nextstate <= S2;\n",
    "      \t  \telse nextstate <= S0;\n",
    "          \tq = 0; \n",
    "        end\n",
    "      S2: \n",
    "        begin\n",
    "        \tnextstate <= S0; \n",
    "       \t    q = 1;  \n",
    "        end \n",
    "    endcase \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2254b0ec",
   "metadata": {},
   "source": [
    "#### Exercises 4.33\n",
    "\n",
    "```\n",
    "module q_4_33( input  logic a, b, clk, reset,\n",
    "               output logic q);\n",
    "\n",
    "  typedef enum logic[1:0] {S0, S1, S2} statetype; \n",
    "  statetype state, nextstate; \n",
    "  \n",
    "  always @(posedge reset, posedge clk)\n",
    "    if  (reset) state = S0; \n",
    "  \telse state <= nextstate;\n",
    "\n",
    "  always @(state, nextstate, reset, clk, a, b)\n",
    "    case(state)\n",
    "      S0: \n",
    "        begin\n",
    "          \tif (a) nextstate <= S1;\n",
    "      \t  \telse nextstate <= S0;          \n",
    "        end\n",
    "      S1: \n",
    "        begin\n",
    "          \tif (b) nextstate <= S2;\n",
    "      \t  \telse nextstate <= S0;\n",
    "          \tq = 0; \n",
    "        end\n",
    "      S2: \t\n",
    "        begin\n",
    "          if (a & b)\n",
    "            begin\n",
    "              nextstate <= S2;\n",
    "              q = 1;\n",
    "            end\n",
    "          else\n",
    "            begin\n",
    "              nextstate <= S0;\n",
    "              q = 0;\n",
    "            end\n",
    "          \n",
    "        end \n",
    "    endcase \n",
    "endmodule\n",
    "```\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b11b8775",
   "metadata": {},
   "source": [
    "#### Exercises 4.34\n",
    "\n",
    "```\n",
    "module q_4_34( input  logic Ta, Tb, clk, reset,\n",
    "              output logic[1:0] La, Lb);\n",
    "\n",
    "  typedef enum logic[2:0] {S0, S1, S2, S3, S4, S5} statetype; \n",
    "  typedef enum logic[1:0] {green, red, yellow} colour; \n",
    "  \n",
    "  statetype state, nextstate; \n",
    "\n",
    "  always @(posedge reset, posedge clk)\n",
    "    if  (reset) state = S0; \n",
    "      else state <= nextstate;\n",
    "\n",
    "  always @(state, nextstate, reset, clk, La, Lb, Ta, Tb)\n",
    "    case(state)\n",
    "      S0: \n",
    "        begin\n",
    "         \tif (~Ta) nextstate <= S1;\n",
    "\t\t\telse nextstate <= S0;   \n",
    "            La = green;\n",
    "            Lb = red; \n",
    "        end\n",
    "      S1: \n",
    "        begin\n",
    "\t\t\tnextstate <= S2;\n",
    "            La = yellow; \n",
    "            Lb = red; \n",
    "        end\n",
    "      S2:     \n",
    "        begin\n",
    "            nextstate <= S3;\n",
    "            La = red; \n",
    "            Lb = red; \n",
    "        end\n",
    "      S3: \n",
    "        begin\n",
    "          \tif (~Tb) nextstate <= S4;\n",
    "\t\t\telse nextstate <= S3;  \n",
    "            La = red; \n",
    "            Lb = green; \n",
    "        end\n",
    "\t  S4: \n",
    "        begin\n",
    "            nextstate <= S5;  \n",
    "            La = red; \n",
    "            Lb = yellow; \n",
    "        end\n",
    "      S5: \n",
    "        begin\n",
    "            nextstate <= S0;\n",
    "            La = red;\n",
    "            Lb = red; \n",
    "        end\n",
    "    endcase \n",
    "\n",
    "  \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2461230a",
   "metadata": {},
   "source": [
    "#### Exercises 4.35\n",
    "\n",
    "<b> SystemVerilog Module:  </b> <br>\n",
    "```\n",
    "module Q4_35(input logic r, clk, reset, \n",
    "             output logic y);\n",
    "             \n",
    "    typedef enum logic[2:0] {S0, S1, S2, S3, S4} statetype; \n",
    "    statetype state, nextstate; \n",
    "\n",
    "    always @(posedge reset, posedge clk)\n",
    "        if (reset) state <= S0; \n",
    "   \t\telse state <= nextstate; \n",
    "    \n",
    "    always @(clk, reset, r, y)\n",
    "      case(state) \n",
    "        S0: \n",
    "          begin\n",
    "            if (r) nextstate <= S1; \n",
    "            else nextstate <= S0;\n",
    "            y <= 0;\n",
    "           end\n",
    "        S1:\n",
    "\t\t\tbegin\n",
    "              if(r) nextstate <= S2; \n",
    "              else nextstate <= S0;\n",
    "              y <= 0; \n",
    "            end\n",
    "\t\tS2: \n",
    "              begin\n",
    "                if(r) nextstate <= S3; \n",
    "                else nextstate <= S4;\n",
    "                y <= 0; \n",
    "              end\n",
    "        S3:\n",
    "              begin\n",
    "                if(r) \n",
    "                  begin \n",
    "                    nextstate <= S3; \n",
    "                    y <= 0;\n",
    "                  end\n",
    "                else \n",
    "                  begin \n",
    "                    nextstate <= S4;\n",
    "                \ty <= 1;\n",
    "                  end\n",
    "              end\n",
    "        S4:\n",
    "              begin\n",
    "                if(r) \n",
    "                  begin \n",
    "                    nextstate <= S1; \n",
    "                    y <= 1;\n",
    "                  end\n",
    "                else \n",
    "                  begin \n",
    "                    nextstate <= S0;\n",
    "                \ty <= 0;\n",
    "                  end\n",
    "              end\n",
    "      endcase\n",
    "endmodule  \n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "<b> SystemVerilog Test bench </b> <br>\n",
    "```\n",
    "module testbench_4_35();\n",
    "\n",
    "  logic r, clk, reset, y; \n",
    "\n",
    "  Q4_35 dut(r, clk, reset, y); \n",
    "\n",
    "  initial \n",
    "    begin\n",
    "      r = 0; clk = 1; reset = 1; #2;\n",
    "      r = 0; clk = 0; reset = 1; #3;\n",
    "     \n",
    "      r = 0; clk = 1; reset = 1; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "     \n",
    "      r = 0; clk = 1; reset = 0; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 0; clk = 1; reset = 0; #2;\n",
    "      r = 1; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 1; clk = 1; reset = 0; #2;\n",
    "      r = 1; clk = 0; reset = 0; #3;\n",
    "      \n",
    "    \n",
    "      r = 1; clk = 1; reset = 0; #2;\n",
    "      r = 1; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 1; clk = 1; reset = 0; #2;\n",
    "      r = 1; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 1; clk = 1; reset = 0; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 0; clk = 1; reset = 0; #2;\n",
    "      r = 1; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 1; clk = 1; reset = 0; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 0; clk = 1; reset = 0; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "    \n",
    "      r = 0; clk = 1; reset = 0; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 0; clk = 1; reset = 0; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 0; clk = 1; reset = 0; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "      \n",
    "      r = 0; clk = 1; reset = 0; #2;\n",
    "      r = 0; clk = 0; reset = 0; #3;\n",
    "      end\n",
    "\n",
    "\n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "305f5a16",
   "metadata": {},
   "source": [
    "#### Exercises 4.36\n",
    "\n",
    "```\n",
    "module Q4_35(input logic[2:0] inputChange,\n",
    "             input logic[3:0] outputChange,\n",
    "             input logic clk, reset, \n",
    "             output logic y);\n",
    "             \n",
    "  typedef enum logic[2:0] {S0, S5, S10, S15, S20} statetype; \n",
    "    statetype state, nextstate; \n",
    "\n",
    "    always @(posedge reset, posedge clk)\n",
    "        if (reset) state <= S0; \n",
    "   \t\telse state <= nextstate; \n",
    "  \n",
    "    always @(clk, reset, y)\n",
    "      case(state) \n",
    "        S0: \n",
    "          begin\n",
    "            if (inputChange == 3'b100) \n",
    "              begin\n",
    "                nextstate <= S5;\n",
    "                y = 4'b0000;\n",
    "              end\n",
    "            else if(inputChange == 3'b010)\n",
    "              begin\n",
    "\t\t\t\tnextstate <= S10;\n",
    "                y = 4'b0000;\n",
    "              end\n",
    "            else if(inputChange == 3'b001)\n",
    "              begin\n",
    "\t\t\t\tnextstate <= S0;\n",
    "                y = 4'b1000;\n",
    "              end\n",
    "           end\n",
    "\t\tS5: \n",
    "          begin\n",
    "            if (inputChange == 3'b100) \n",
    "              begin\n",
    "                nextstate <= S10;\n",
    "                y = 4'b0000;\n",
    "              end\n",
    "            else if(inputChange == 3'b010)\n",
    "              begin\n",
    "\t\t\t\tnextstate <= S15;\n",
    "                y = 4'b0000;\n",
    "              end\n",
    "            else if(inputChange == 3'b001)\n",
    "              begin\n",
    "\t\t\t\tnextstate <= S0;\n",
    "                y = 4'b1100;\n",
    "              end\n",
    "           end\n",
    "\t\tS10: \n",
    "          begin\n",
    "            if (inputChange == 3'b100) \n",
    "              begin\n",
    "                nextstate <= S15;\n",
    "                y = 4'b0000;\n",
    "              end\n",
    "            else if(inputChange == 3'b010)\n",
    "              begin\n",
    "\t\t\t\tnextstate <= S20;\n",
    "                y = 4'b0000;\n",
    "              end\n",
    "            else if(inputChange == 3'b001)\n",
    "              begin\n",
    "\t\t\t\tnextstate <= S0;\n",
    "                y = 4'b1010;\n",
    "              end\n",
    "           end\n",
    "\t\tS15: \n",
    "          begin\n",
    "            if (inputChange == 3'b100) \n",
    "              begin\n",
    "                nextstate <= S20;\n",
    "                y = 4'b0000;\n",
    "              end\n",
    "            else if(inputChange == 3'b010)\n",
    "              begin\n",
    "\t\t\t\tnextstate <= S0;\n",
    "                y = 4'b1000;\n",
    "              end\n",
    "            else if(inputChange == 3'b001)\n",
    "              begin\n",
    "\t\t\t\tnextstate <= 0;\n",
    "                y = 4'b1110;\n",
    "              end\n",
    "           end\n",
    "        S20:\n",
    "           begin\n",
    "            nextstate <= S0;\n",
    "            if (inputChange == 3'b100) \n",
    "              begin\n",
    "                \n",
    "                y = 4'b1000;\n",
    "              end\n",
    "            else if(inputChange == 3'b010)\n",
    "              begin\n",
    "                y = 4'b1100;\n",
    "              end\n",
    "            else if(inputChange == 3'b001)\n",
    "              begin\n",
    "                y = 4'b1001;\n",
    "              end\n",
    "           end\n",
    "      endcase\n",
    "endmodule \n",
    "```\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "17d452fc",
   "metadata": {},
   "source": [
    "#### Exercises 4.37\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7a7ba39",
   "metadata": {},
   "source": [
    "#### Exercises 4.38"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "628cc6da",
   "metadata": {},
   "source": [
    "#### Exercises 4.39\n",
    "\n",
    "#### Exercises 4.40\n",
    "\n",
    "#### Exercises 4.41"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2fa5cf59",
   "metadata": {},
   "source": [
    "#### Exercises 4.42\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "varied-basics",
   "metadata": {},
   "source": [
    "#### Exercises 4.43\n",
    "\n",
    "#### Exercises 4.44\n",
    "\n",
    "#### Exercises 4.45\n",
    "\n",
    "#### Exercises 4.46\n",
    "#### Exercises 4.47\n",
    "#### Exercises 4.49\n",
    "#### Exercises 4.50\n",
    "\n",
    "### Interview Questions "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
