/*
 * arch/arm/plat-omap/include/mach/mux.h
 *
 * Table of the Omap register configurations for the FUNC_MUX and
 * PULL_DWN combinations.
 *
 * Copyright (C) 2004 - 2008 Texas Instruments Inc.
 * Copyright (C) 2003 - 2008 Nokia Corporation
 *
 * Written by Tony Lindgren
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 *
 * NOTE: Please use the following naming style for new pin entries.
 *	 For example, W8_1610_MMC2_DAT0, where:
 *	 - W8	     = ball
 *	 - 1610	     = 1510 or 1610, none if common for both 1510 and 1610
 *	 - MMC2_DAT0 = function
 */

#ifndef __ASM_ARCH_MUX_H
#define __ASM_ARCH_MUX_H


enum omap34xx_index {
	/* 34xx I2C */
	K21_34XX_I2C1_SCL,
	J21_34XX_I2C1_SDA,
	AF15_34XX_I2C2_SCL,
	AE15_34XX_I2C2_SDA,
	AF14_34XX_I2C3_SCL,
	AG14_34XX_I2C3_SDA,
	AD26_34XX_I2C4_SCL,
	AE26_34XX_I2C4_SDA,

	/* PHY - HSUSB: 12-pin ULPI PHY: Port 1*/
	AE10_3430_USB1HS_PHY_CLK,
	AF10_3430_USB1HS_PHY_STP,
	AF9_3430_USB1HS_PHY_DIR,
	AG9_3430_USB1HS_PHY_NXT,
	AF11_3430_USB1HS_PHY_DATA0,
	AG12_3430_USB1HS_PHY_DATA1,
	AH12_3430_USB1HS_PHY_DATA2,
	AH14_3430_USB1HS_PHY_DATA3,
	AE11_3430_USB1HS_PHY_DATA4,
	AH9_3430_USB1HS_PHY_DATA5,
	AF13_3430_USB1HS_PHY_DATA6,
	AE13_3430_USB1HS_PHY_DATA7,

	/* PHY - HSUSB: 12-pin ULPI PHY: Port 2*/
	AE7_3430_USB2HS_PHY_CLK,
	AF7_3430_USB2HS_PHY_STP,
	AG7_3430_USB2HS_PHY_DIR,
	AH7_3430_USB2HS_PHY_NXT,
	AG8_3430_USB2HS_PHY_DATA0,
	AH8_3430_USB2HS_PHY_DATA1,
	AB2_3430_USB2HS_PHY_DATA2,
	V3_3430_USB2HS_PHY_DATA3,
	Y2_3430_USB2HS_PHY_DATA4,
	Y3_3430_USB2HS_PHY_DATA5,
	Y4_3430_USB2HS_PHY_DATA6,
	AA3_3430_USB2HS_PHY_DATA7,

	/* PHY FSUSB: FS Serial for Port 1 (multiple PHY modes supported) */
	AF10_3430_USB1FS_PHY_MM1_RXDP,
	AG9_3430_USB1FS_PHY_MM1_RXDM,
	W13_3430_USB1FS_PHY_MM1_RXRCV,
	W12_3430_USB1FS_PHY_MM1_TXSE0,
	W11_3430_USB1FS_PHY_MM1_TXDAT,
	Y11_3430_USB1FS_PHY_MM1_TXEN_N,

	/* PHY FSUSB: FS Serial for Port 2 (multiple PHY modes supported) */
	AF7_3430_USB2FS_PHY_MM2_RXDP,
	AH7_3430_USB2FS_PHY_MM2_RXDM,
	AB10_3430_USB2FS_PHY_MM2_RXRCV,
	AB9_3430_USB2FS_PHY_MM2_TXSE0,
	W3_3430_USB2FS_PHY_MM2_TXDAT,
	T4_3430_USB2FS_PHY_MM2_TXEN_N,

	/* PHY FSUSB: FS Serial for Port 3 (multiple PHY modes supported) */
	AH3_3430_USB3FS_PHY_MM3_RXDP,
	AE3_3430_USB3FS_PHY_MM3_RXDM,
	AD1_3430_USB3FS_PHY_MM3_RXRCV,
	AE1_3430_USB3FS_PHY_MM3_TXSE0,
	AD2_3430_USB3FS_PHY_MM3_TXDAT,
	AC1_3430_USB3FS_PHY_MM3_TXEN_N,

	/* 34xx GPIO
	 *  - normally these are bidirectional, no internal pullup/pulldown
	 *  - "_UP" suffix (GPIO3_UP) if internal pullup is configured
	 *  - "_DOWN" suffix (GPIO3_DOWN) with internal pulldown
	 *  - "_OUT" suffix (GPIO3_OUT) for output-only pins (unlike 24xx)
	 */
	AF26_34XX_GPIO0,
	AF21_34XX_GPIO8,
	AF22_34XX_GPIO9,
	AG25_34XX_GPIO10,
	AB10_34XX_GPIO28_OUT,
	AH8_34XX_GPIO29,
	N4_34XX_GPIO34,
	M4_34XX_GPIO35,
	L4_34XX_GPIO36,
	K4_34XX_GPIO37,
	T3_34XX_GPIO38,
	R3_34XX_GPIO39,
	N3_34XX_GPIO40,
	M3_34XX_GPIO41,
	K3_34XX_GPIO43_OUT,
	V8_34XX_GPIO53_OUT,
	U8_34XX_GPIO54_OUT,
	U8_34XX_GPIO54_DOWN,
	T8_34XX_GPIO55,
	T8_34XX_GPIO55_OUT,
	R8_34XX_GPIO56_OUT,
	P8_34XX_GPIO57_OFF_LOW,
	P8_34XX_GPIO57,
	N8_34XX_GPIO58_OUT,
	T4_34XX_GPIO59_DOWN,
	L8_34XX_GPIO63,
	L8_34XX_GPIO63_OUT,
	J8_3430_GPIO65,
	G25_34XX_GPIO86_OUT,
	AC27_34XX_GPIO92,
	A24_34XX_GPIO94,
	C25_34XX_GPIO96,
	AG17_34XX_GPIO99,
	AH17_34XX_GPIO100,
	B24_34XX_GPIO101,
	B24_34XX_GPIO101_OUT,
	B25_34XX_GPIO109,
	B26_34XX_GPIO111,
	AG4_34XX_GPIO134_OUT,
	AE4_34XX_GPIO136_OUT,
	AH3_34XX_GPIO137_OUT,
	AF3_34XX_GPIO138_OUT,
	AE3_34XX_GPIO139_DOWN,
	AF6_34XX_GPIO140_UP,
	AE6_34XX_GPIO141_DOWN,
	AF5_34XX_GPIO142,
	AE5_34XX_GPIO143,
	AA21_34XX_GPIO157_OUT,
	W1_34XX_GPIO49_OUT,
	W21_34XX_GPIO162,
	H18_34XX_GPIO163,
	H19_34XX_GPIO164_OUT,
	B23_34XX_GPIO167,
	J25_34XX_GPIO170,
	AC3_34XX_GPIO175,
	AB1_34XX_GPIO176_OUT,
	AB2_34XX_GPIO177,
	W7_34XX_GPIO178_DOWN,
	T3_34XX_GPIO_179,
	Y3_34XX_GPIO180,
	Y4_34XX_GPIO181,
	AE22_34XX_GPIO186,
	AE22_34XX_GPIO186_OUT,

	/* MMC1 */
	N28_3430_MMC1_CLK,
	M27_3430_MMC1_CMD,
	N27_3430_MMC1_DAT0,
	N26_3430_MMC1_DAT1,
	N25_3430_MMC1_DAT2,
	P28_3430_MMC1_DAT3,
	P27_3430_MMC1_DAT4,
	P26_3430_MMC1_DAT5,
	R27_3430_MMC1_DAT6,
	R25_3430_MMC1_DAT7,

	/* MMC2 */
	AE2_3430_MMC2_CLK,
	AG5_3430_MMC2_CMD,
	AH5_3430_MMC2_DAT0,
	AH4_3430_MMC2_DAT1,
	AG4_3430_MMC2_DAT2,
	AF4_3430_MMC2_DAT3,
	AE4_3430_MMC2_DAT4,
	AH3_3430_MMC2_DAT5,
	AF3_3430_MMC2_DAT6,
	AE3_3430_MMC2_DAT7,

	/* MMC3 */
	AF10_3430_MMC3_CLK,
	AC3_3430_MMC3_CMD,
	AE11_3430_MMC3_DAT0,
	AH9_3430_MMC3_DAT1,
	AF13_3430_MMC3_DAT2,
	AE13_3430_MMC3_DAT3,

	/* UART1 */
	AA8_34XX_UART1_TX,
	Y8_34XX_UART1_RX,
	AA9_34XX_UART1_RTS,
	W8_34XX_UART1_CTS,

	/* McSPI */
	AB1_34XX_McSPI1_CS2,

	/* DSI */
	AG22_34XX_DSI_DX0,
	AH22_34XX_DSI_DY0,
	AG23_34XX_DSI_DX1,
	AH23_34XX_DSI_DY1,
	AG24_34XX_DSI_DX2,
	AH24_34XX_DSI_DY2,

	H16_34XX_SDRC_CKE0,
	H17_34XX_SDRC_CKE1,

	/* UART2 */
	AA25_34XX_UART2_TX,
	AD25_34XX_UART2_RX,
	AB25_34XX_UART2_RTS,
	AB26_34XX_UART2_CTS,
	
	AB26_34XX_GPIO144,
	
	/* McBSP */
	P21_OMAP34XX_MCBSP2_FSX,
	N21_OMAP34XX_MCBSP2_CLKX,
	R21_OMAP34XX_MCBSP2_DR,
	M21_OMAP34XX_MCBSP2_DX,
	K26_OMAP34XX_MCBSP3_FSX,
	W21_OMAP34XX_MCBSP3_CLKX,
	U21_OMAP34XX_MCBSP3_DR,
	V21_OMAP34XX_MCBSP3_DX,

	/* HDQ */
	J25_34XX_HDQ_SIO,

	/* Camera */
	A24_34XX_CAM_HS,
	A23_34XX_CAM_VS,
	C25_34XX_CAM_XCLKA,
	C27_34XX_CAM_PCLK,
	C23_34XX_CAM_FLD,
	AG17_34XX_CAM_D0,
	AH17_34XX_CAM_D1,
	B24_34XX_CAM_D2,
	C24_34XX_CAM_D3,
	D24_34XX_CAM_D4,
	A25_34XX_CAM_D5,
	K28_34XX_CAM_D6,
	L28_34XX_CAM_D7,
	K27_34XX_CAM_D8,
	L27_34XX_CAM_D9,
	B25_34XX_CAM_D10,
	C26_34XX_CAM_D11,
	B26_34XX_CAM_XCLKB,
	B23_34XX_CAM_WEN,
	D25_34XX_CAM_STROBE,
	K8_34XX_GPMC_WAIT2,

	/* SYS_NIRQ T2 INT1 */
	AF26_34XX_SYS_NIRQ,

	AE7_3430_GPIO24,
	AF7_3430_GPIO25_OUT,
	V3_3430_GPT08,
	AA3_3430_GPIO178,
	Y2_3430_GPIO179,

	AH7_3430_GPIO27,
	AG8_3430_GPIO28,
	AF9_3430_GPIO22,
	B25_3430_GPIO109,
	B26_3430_GPIO111,
	B26_3430_SAFE_UP,
	B26_3430_SAFE_DOWN,
	AG18_3430_GPIO114_UP,
	W21_3430_GPIO162,
	AH18_3430_GPIO115,

	AA8_3430_UART1_TX,
	AA9_3430_UART1_RTS,
	W8_3430_UART1_CTS,
	Y8_3430_UART1_RX,

	AE2_3430_SAFE,
	AG5_3430_SAFE,
	AH5_3430_SAFE,
	AH4_3430_SAFE,
	AG4_3430_SAFE,
	AF4_3430_SAFE,

	W21_3430_SAFE_PULLUP,
	W21_3430_SAFE_PULLDOWN,

	AG9_3430_GPIO23,
	AG7_3430_GPIO26,
	K8_3430_GPIO64,
	P26_3430_GPIO127,
	K26_3430_GPIO161,
	U21_3430_GPIO159,

	AA3_3430_MCSPI2_CLK,
	Y2_3430_MCSPI2_SIMO,
	Y3_3430_MCSPI2_SOMI,
	Y4_3430_MCSPI2_CS0,

	C26_3430_GPIO110,
	R25_3430_GPIO129,
	R27_3430_GPIO128,
	V21_3430_GPIO158,
	N8_3430_GPIO58_IN,
	
	/* Alternative MMC3_CMD on ETK_CTL pad */
	AE10_3430_MMC3_CMD,
	
	D25_34XX_GPIO126,
	R8_34XX_GPIO56_TRISTATE,
	
	/* Alternative DSS_DATA0 - DSS_DATA5 */
	H26_3630_DSS_DATA0,
	H25_3630_DSS_DATA1,
	E28_3630_DSS_DATA2,
	J26_3630_DSS_DATA3,
	AC27_3630_DSS_DATA4,
	AC28_3630_DSS_DATA5,
	
	/* Alternative DSS_DATA0 - DSS_DATA5 in safe mode -> pins not used for A28 */
	H26_3630_SAFE,
	H25_3630_SAFE,
	E28_3630_SAFE,
	J26_3630_SAFE,
	AC27_3630_SAFE,
	AC28_3630_SAFE,

	/* native dss data lines */
	AG22_3630_DSS_DATA0,
	AH22_3630_DSS_DATA1,
	AG23_3630_DSS_DATA2,
	AH23_3630_DSS_DATA3,
	AG24_3630_DSS_DATA4,
	AH24_3630_DSS_DATA5,

	/* DSS functions on default pins */
	D26_3630_DSS_HSYNC,
	D27_3630_DSS_VSYNC,
	D28_3630_DSS_PCLK,
	E27_3630_DSS_ACBIAS,
	E26_3630_DSS_DATA6,
	F28_3630_DSS_DATA7,
	F27_3630_DSS_DATA8,
	G26_3630_DSS_DATA9,
	AD28_3630_DSS_DATA10,
	AD27_3630_DSS_DATA11,
	AB28_3630_DSS_DATA12,
	AB27_3630_DSS_DATA13,
	AA28_3630_DSS_DATA14,
	AA27_3630_DSS_DATA15,
	G25_3630_DSS_DATA16,
	H27_3630_DSS_DATA17,
	
	/* DSS functions on sysboot pins */
	AH26_3630_DSS_DATA18,
	AG26_3630_DSS_DATA19,
	AF18_3630_DSS_DATA20,
	AF19_3630_DSS_DATA21,
	AE21_3630_DSS_DATA22,
	AF21_3630_DSS_DATA23,
	
	N8_3630_GPT08,
	N8_3630_GPT08_OFF_HIGH,
	AD25_3630_GPT08,
	AF11_3630_GPIO14,
	AH14_3630_GPIO21,
	T21_3630_GPIO160,
	Y21_3630_GPIO156,
	AG12_3630_GPIO15,
	AH12_3630_GPIO16,

	W13_3611_CLKOUT2,
	AE22_3430_CLKOUT2,

	N28_3630_GPIO120,
	M27_3430_GPIO121,
 	N27_3630_GPIO122,
	N26_3630_GPIO123,
	N25_3630_GPIO124,
	P28_3630_GPIO125,

	AF6_OMAP34XX_MCBSP3_DX,
	AE6_OMAP34XX_MCBSP3_DR,
	AF5_OMAP34XX_MCBSP3_CLX,
	AE5_OMAP34XX_MCBSP3_FSX,
	
	AD2_OMAP34XX_MCBSP4_DX,
	AD1_OMAP34XX_MCBSP4_DR,
	AE1_OMAP34XX_MCBSP4_CLX,
	AC1_OMAP34XX_MCBSP4_FSX,

	/* 3611 GPIO */
	N20_3611_GPIO157,

	V1_3611_GPIO49,
	D4_3611_GPT08,
	P4_3611_GPIO24,
	L2_3611_GPIO51,
	J22_3611_GPIO111,
	W6_3611_GPIO27,
	Y6_3611_GPIO28,
	T4_3611_GPIO22,
	H20_3611_GPIO96,
	W16_3611_GPIO114,
	U21_3611_GPIO156,
	Y16_3611_GPIO115,
	K2_3611_GPIO50,
	P3_3611_UART2_TX,
	R3_3611_UART2_RX,
	T1_3611_GPIO47,
	AA5_3611_GPIO25,
	AB5_3611_GPIO26,

	U3_3611_MCBSP3_DX,
	T3_3611_MCBSP3_DR,
	P3_3611_MCBSP3_CLK,
	R3_3611_MCBSP3_FSX,

	AA25_3630_GPIO146,
	AB25_3630_GPIO145,

	AG8_3430_USB2FS_RCV,
	AH8_3430_USB2FS_VM,
	AB2_3430_USB2FS_VP,
	V3_3430_USB2FS_EN,
	H20_3430_UART3_RX_IRRX,
	
	K26_OMAP34XX_GPIO161_OFF_IPU,
	Y3_3611_UART1_RX,
	AA2_3611_UART1_CTS,
	G25_3630_RFBI_TE,
	AB26_3630_GPT09,
	AB25_3630_GPT10,
	AD25_3630_GPIO147,

};

struct omap_mux_cfg {
	struct list_head	list;
	struct pin_config	*pins;
	unsigned long		size;
	unsigned int		legacy;
	int			(*cfg_reg)(const struct pin_config *cfg);
};


#endif
