{"vcs1":{"timestamp_begin":1681298800.591337097, "rt":1.01, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681298801.633665643, "rt":1.08, "ut":0.21, "st":0.16}}
{"link":{"timestamp_begin":1681298802.739212464, "rt":1.15, "ut":0.06, "st":0.76}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681298800.301911998}
{"VCS_COMP_START_TIME": 1681298800.301911998}
{"VCS_COMP_END_TIME": 1681298804.542238910}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222680}}
