<stg><name>top</name>


<trans_list>

<trans id="233" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="13" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="18" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="27" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="29" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="31" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_IN, void @empty_12, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_IN

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_OUT, void @empty_12, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_OUT

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:6 %real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="real_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:7 %imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="imag_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:8 %mat_A_M_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mat_A_M_real_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:9 %mat_A_M_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mat_A_M_imag_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:10 %mat_B_M_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mat_B_M_real_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:11 %mat_B_M_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mat_B_M_imag_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %i = phi i14 %add_ln6, void %.split18, i14 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1 %add_ln6 = add i14 %i, i14 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3 %icmp_ln6 = icmp_eq  i14 %i, i14 12520

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln6 = br i1 %icmp_ln6, void %.split18, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="14">
<![CDATA[
.split18:0 %i_cast = zext i14 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:2 %real_V_addr = getelementptr i32 %real_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="real_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:3 %data_IN_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %data_IN

]]></Node>
<StgValue><ssdm name="data_IN_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split18:4 %store_ln7 = store i32 %data_IN_read, i14 %real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.split18:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5:0 %i_1 = phi i14 %add_ln10, void %.split16, i14 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:1 %add_ln10 = add i14 %i_1, i14 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:3 %icmp_ln10 = icmp_eq  i14 %i_1, i14 12520

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4 %empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5 %br_ln10 = br i1 %icmp_ln10, void %.split16, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="14">
<![CDATA[
.split16:0 %i_1_cast = zext i14 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:2 %imag_V_addr = getelementptr i32 %imag_V, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="imag_V_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:3 %data_IN_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %data_IN

]]></Node>
<StgValue><ssdm name="data_IN_read_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split16:4 %store_ln11 = store i32 %data_IN_read_1, i14 %imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.split16:5 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader:0 %br_ln37 = br void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader:0 %indvar_flatten = phi i14 %add_ln37_1, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i14 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader:1 %i_2 = phi i9 %select_ln37_1, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i9 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader:2 %j = phi i6 %add_ln38, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i6 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader:3 %add_ln37_1 = add i14 %indvar_flatten, i14 1

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader:5 %icmp_ln37 = icmp_eq  i14 %indvar_flatten, i14 12520

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader:6 %br_ln37 = br i1 %icmp_ln37, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:0 %add_ln37 = add i9 %i_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:3 %icmp_ln38 = icmp_eq  i6 %j, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:4 %select_ln37 = select i1 %icmp_ln38, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:5 %select_ln37_1 = select i1 %icmp_ln38, i9 %add_ln37, i9 %i_2

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:28 %add_ln38 = add i6 %select_ln37, i6 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:6 %tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln37_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:7 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln37_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="12">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:8 %zext_ln40_1 = zext i12 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:9 %add_ln40 = add i14 %tmp, i14 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="6">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:11 %zext_ln40_2 = zext i6 %select_ln37

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:12 %add_ln40_1 = add i14 %add_ln40, i14 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="6">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:16 %j_cast = zext i6 %select_ln37

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:18 %add_ln39_1 = add i12 %tmp_1, i12 %j_cast

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="12">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:19 %zext_ln39 = zext i12 %add_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:20 %add_ln39 = add i14 %zext_ln39, i14 %tmp

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:21 %zext_ln40 = zext i14 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:22 %p_r_V = getelementptr i32 %real_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="p_r_V"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:23 %p_i_V = getelementptr i32 %imag_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="p_i_V"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:24 %p_r_V_load = load i14 %p_r_V

]]></Node>
<StgValue><ssdm name="p_r_V_load"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:25 %p_i_V_load = load i14 %p_i_V

]]></Node>
<StgValue><ssdm name="p_i_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_1_VITIS_LOOP_38_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:2 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:13 %zext_ln40_3 = zext i14 %add_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:14 %mat_A_M_real_V_addr = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="mat_A_M_real_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:15 %mat_A_M_imag_V_addr = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="mat_A_M_imag_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:17 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:24 %p_r_V_load = load i14 %p_r_V

]]></Node>
<StgValue><ssdm name="p_r_V_load"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:25 %p_i_V_load = load i14 %p_i_V

]]></Node>
<StgValue><ssdm name="p_i_V_load"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:26 %store_ln40 = store i32 %p_r_V_load, i14 %mat_A_M_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:27 %store_ln40 = store i32 %p_i_V_load, i14 %mat_A_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:29 %br_ln0 = br void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10">
<![CDATA[
_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit:0 %call_ln146 = call void @matmul, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i10 %pulseCanceler_coeff_M_real_V

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10">
<![CDATA[
_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit:0 %call_ln146 = call void @matmul, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i10 %pulseCanceler_coeff_M_real_V

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="9" op_6_bw="9" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit:1 %call_ln147 = call void @matchedFilter, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i9 %matchedFilter_coeff_M_real_V, i9 %matchedFilter_coeff_M_imag_V

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="9" op_6_bw="9" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit:1 %call_ln147 = call void @matchedFilter, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i9 %matchedFilter_coeff_M_real_V, i9 %matchedFilter_coeff_M_imag_V

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit:2 %br_ln108 = br void

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten7 = phi i14 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i14 %add_ln108_1, void %.split10

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1 %i_3 = phi i9 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i9 %select_ln108_1, void %.split10

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %j_1 = phi i6 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i6 %add_ln109, void %.split10

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3 %add_ln108_1 = add i14 %indvar_flatten7, i14 1

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %icmp_ln108 = icmp_eq  i14 %indvar_flatten7, i14 12207

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln108 = br i1 %icmp_ln108, void %.split10, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:0 %add_ln108 = add i9 %i_3, i9 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:3 %icmp_ln109 = icmp_eq  i6 %j_1, i6 39

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:4 %select_ln108 = select i1 %icmp_ln109, i6 0, i6 %j_1

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split10:5 %select_ln108_1 = select i1 %icmp_ln109, i9 %add_ln108, i9 %i_3

]]></Node>
<StgValue><ssdm name="select_ln108_1"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:33 %add_ln109 = add i6 %select_ln108, i6 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.split10:6 %tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln108_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.split10:7 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln108_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="12">
<![CDATA[
.split10:8 %zext_ln110 = zext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split10:9 %add_ln110 = add i14 %tmp_2, i14 %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="6">
<![CDATA[
.split10:11 %j_1_cast = zext i6 %select_ln108

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="6">
<![CDATA[
.split10:12 %zext_ln110_1 = zext i6 %select_ln108

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split10:13 %add_ln110_1 = add i14 %add_ln110, i14 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="14">
<![CDATA[
.split10:14 %zext_ln110_2 = zext i14 %add_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:15 %p_x_M_real_V = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln110_2

]]></Node>
<StgValue><ssdm name="p_x_M_real_V"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:16 %p_x_M_imag_V = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln110_2

]]></Node>
<StgValue><ssdm name="p_x_M_imag_V"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="14">
<![CDATA[
.split10:20 %p_r_M_real_V_1 = load i14 %p_x_M_real_V

]]></Node>
<StgValue><ssdm name="p_r_M_real_V_1"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="14">
<![CDATA[
.split10:21 %p_r_M_imag_V_2 = load i14 %p_x_M_imag_V

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V_2"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:22 %hamming_coeff_M_real_V_addr = getelementptr i9 %hamming_coeff_M_real_V, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="hamming_coeff_M_real_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="6">
<![CDATA[
.split10:23 %hamming_coeff_M_real_V_load = load i6 %hamming_coeff_M_real_V_addr

]]></Node>
<StgValue><ssdm name="hamming_coeff_M_real_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="142" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="14">
<![CDATA[
.split10:20 %p_r_M_real_V_1 = load i14 %p_x_M_real_V

]]></Node>
<StgValue><ssdm name="p_r_M_real_V_1"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="14">
<![CDATA[
.split10:21 %p_r_M_imag_V_2 = load i14 %p_x_M_imag_V

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V_2"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="6">
<![CDATA[
.split10:23 %hamming_coeff_M_real_V_load = load i6 %hamming_coeff_M_real_V_addr

]]></Node>
<StgValue><ssdm name="hamming_coeff_M_real_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="9">
<![CDATA[
.split10:24 %zext_ln1118 = zext i9 %hamming_coeff_M_real_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="32">
<![CDATA[
.split10:25 %sext_ln1118 = sext i32 %p_r_M_real_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split10:26 %mul_ln1115 = mul i40 %zext_ln1118, i40 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1115"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="32">
<![CDATA[
.split10:28 %sext_ln1118_1 = sext i32 %p_r_M_imag_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split10:29 %mul_ln1115_1 = mul i40 %zext_ln1118, i40 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1115_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split10:26 %mul_ln1115 = mul i40 %zext_ln1118, i40 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1115"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:27 %p_r_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1115, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="p_r_V_2"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split10:29 %mul_ln1115_1 = mul i40 %zext_ln1118, i40 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1115_1"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:30 %p_r_M_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1115_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_108_1_VITIS_LOOP_109_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:2 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12207, i64 12207, i64 12207

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:17 %mat_B_M_real_V_addr = getelementptr i32 %mat_B_M_real_V, i64 0, i64 %zext_ln110_2

]]></Node>
<StgValue><ssdm name="mat_B_M_real_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:18 %mat_B_M_imag_V_addr = getelementptr i32 %mat_B_M_imag_V, i64 0, i64 %zext_ln110_2

]]></Node>
<StgValue><ssdm name="mat_B_M_imag_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:19 %specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split10:31 %store_ln110 = store i32 %p_r_V_2, i14 %mat_B_M_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split10:32 %store_ln110 = store i32 %p_r_M_imag_V, i14 %mat_B_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.split10:34 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="163" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10" op_6_bw="10" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit:0 %call_ln149 = call void @fft, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i10 %fft_coeff_M_real_V, i10 %fft_coeff_M_imag_V

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="164" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="10" op_6_bw="10" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit:0 %call_ln149 = call void @fft, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i10 %fft_coeff_M_real_V, i10 %fft_coeff_M_imag_V

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit:1 %br_ln59 = br void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten15 = phi i14 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i14 %add_ln59_1, void %.split6

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1 %i_4 = phi i9 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i9 %select_ln59_1, void %.split6

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %j_2 = phi i6 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i6 %add_ln60, void %.split6

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3 %add_ln59_1 = add i14 %indvar_flatten15, i14 1

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %icmp_ln59 = icmp_eq  i14 %indvar_flatten15, i14 10016

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln59 = br i1 %icmp_ln59, void %.split6, void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:0 %add_ln59 = add i9 %i_4, i9 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split6:3 %icmp_ln60 = icmp_eq  i6 %j_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split6:4 %select_ln59 = select i1 %icmp_ln60, i6 0, i6 %j_2

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split6:5 %select_ln59_1 = select i1 %icmp_ln60, i9 %add_ln59, i9 %i_4

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split6:25 %add_ln60 = add i6 %select_ln59, i6 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.split6:6 %tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln59_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.split6:7 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln59_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="12">
<![CDATA[
.split6:8 %zext_ln62_1 = zext i12 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:9 %add_ln62 = add i14 %tmp_4, i14 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="6">
<![CDATA[
.split6:11 %zext_ln62_2 = zext i6 %select_ln59

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:12 %add_ln62_1 = add i14 %add_ln62, i14 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="14">
<![CDATA[
.split6:13 %zext_ln62_3 = zext i14 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:14 %mat_A_M_real_V_addr_2 = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln62_3

]]></Node>
<StgValue><ssdm name="mat_A_M_real_V_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:15 %mat_A_M_imag_V_addr_2 = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln62_3

]]></Node>
<StgValue><ssdm name="mat_A_M_imag_V_addr_2"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:17 %add_ln61 = add i14 %zext_ln62_2, i14 %tmp_4

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="14">
<![CDATA[
.split6:19 %mat_A_M_real_V_load = load i14 %mat_A_M_real_V_addr_2

]]></Node>
<StgValue><ssdm name="mat_A_M_real_V_load"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="14">
<![CDATA[
.split6:20 %mat_A_M_imag_V_load = load i14 %mat_A_M_imag_V_addr_2

]]></Node>
<StgValue><ssdm name="mat_A_M_imag_V_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_1_VITIS_LOOP_60_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6:2 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:16 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="14">
<![CDATA[
.split6:18 %zext_ln62 = zext i14 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="14">
<![CDATA[
.split6:19 %mat_A_M_real_V_load = load i14 %mat_A_M_real_V_addr_2

]]></Node>
<StgValue><ssdm name="mat_A_M_real_V_load"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="14">
<![CDATA[
.split6:20 %mat_A_M_imag_V_load = load i14 %mat_A_M_imag_V_addr_2

]]></Node>
<StgValue><ssdm name="mat_A_M_imag_V_load"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:21 %imag_V_addr_2 = getelementptr i32 %imag_V, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="imag_V_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split6:22 %store_ln63 = store i32 %mat_A_M_imag_V_load, i14 %imag_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:23 %real_V_addr_3 = getelementptr i32 %real_V, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="real_V_addr_3"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split6:24 %store_ln64 = store i32 %mat_A_M_real_V_load, i14 %real_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.split6:26 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit.preheader:0 %br_ln0 = br void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="203" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit:0 %i_5 = phi i14 %add_ln17, void %.split2, i14 0, void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit:1 %add_ln17 = add i14 %i_5, i14 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit:3 %icmp_ln17 = icmp_eq  i14 %i_5, i14 10016

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit:4 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit:5 %br_ln17 = br i1 %icmp_ln17, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="14">
<![CDATA[
.split2:0 %i_5_cast = zext i14 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:2 %real_V_addr_2 = getelementptr i32 %real_V, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="real_V_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="14">
<![CDATA[
.split2:3 %real_V_load = load i14 %real_V_addr_2

]]></Node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="212" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="14">
<![CDATA[
.split2:3 %real_V_load = load i14 %real_V_addr_2

]]></Node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:4 %write_ln18 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %real_V_load

]]></Node>
<StgValue><ssdm name="write_ln18"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="214" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:4 %write_ln18 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %real_V_load

]]></Node>
<StgValue><ssdm name="write_ln18"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.split2:5 %br_ln0 = br void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader:0 %i_6 = phi i14 %add_ln21, void %.split, i14 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:1 %add_ln21 = add i14 %i_6, i14 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="221" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3 %icmp_ln21 = icmp_eq  i14 %i_6, i14 10016

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln21 = br i1 %icmp_ln21, void %.split, void %_Z14realImag2ArrayP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="14">
<![CDATA[
.split:0 %i_6_cast = zext i14 %i_6

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %imag_V_addr_3 = getelementptr i32 %imag_V, i64 0, i64 %i_6_cast

]]></Node>
<StgValue><ssdm name="imag_V_addr_3"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="14">
<![CDATA[
.split:3 %imag_V_load = load i14 %imag_V_addr_3

]]></Node>
<StgValue><ssdm name="imag_V_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="227" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="14">
<![CDATA[
.split:3 %imag_V_load = load i14 %imag_V_addr_3

]]></Node>
<StgValue><ssdm name="imag_V_load"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:4 %write_ln22 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %imag_V_load

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="229" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="230" st_id="31" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:4 %write_ln22 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %imag_V_load

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="231" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="232" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0">
<![CDATA[
_Z14realImag2ArrayP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit:0 %ret_ln156 = ret

]]></Node>
<StgValue><ssdm name="ret_ln156"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
