
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test

# Written on Sat Aug  5 08:37:53 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                         Requested     Requested     Clock        Clock                    Clock
Level     Clock                                         Frequency     Period        Type         Group                    Load 
-------------------------------------------------------------------------------------------------------------------------------
0 -       ident_coreinst.comm_block_INST.tck            25.0 MHz      40.000        declared     identify_jtag_group1     380  
                                                                                                                               
0 -       ident_coreinst.comm_block_INST.ch_update      25.0 MHz      40.000        declared     identify_jtag_group1     13   
                                                                                                                               
0 -       ident_coreinst.comm_block_INST.dr2_tck        25.0 MHz      40.000        declared     identify_jtag_group1     8    
                                                                                                                               
0 -       ident_coreinst.comm_block_INST.hcr_update     25.0 MHz      40.000        declared     identify_jtag_group1     8    
                                                                                                                               
0 -       System                                        1.0 MHz       1000.000      system       system_clkgroup          0    
                                                                                                                               
0 -       led_stream|clk                                1.0 MHz       1000.000      inferred     Inferred_clkgroup_0      295  
===============================================================================================================================


Clock Load Summary
******************

                                              Clock     Source                                                              Clock Pin                                                                    Non-clock Pin     Non-clock Pin                                                       
Clock                                         Load      Pin                                                                 Seq Example                                                                  Seq Example       Comb Example                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.tck            380       ident_coreinst.comm_block_INST.jtagi.clkbuf.O(BUFG)                 ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[32:1].C                   -                 ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.un1_b7_jWS_3vW.I[0](inv)
                                                                                                                                                                                                                                                                                               
ident_coreinst.comm_block_INST.ch_update      13        ident_coreinst.comm_block_INST.jtagi.jtag_prim1.UPDATE(BSCANE2)     ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[0].C           -                 -                                                                   
                                                                                                                                                                                                                                                                                               
ident_coreinst.comm_block_INST.dr2_tck        8         ident_coreinst.comm_block_INST.jtagi.clkbuf2.O(BUFG)                ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7:0].C                -                 -                                                                   
                                                                                                                                                                                                                                                                                               
ident_coreinst.comm_block_INST.hcr_update     8         ident_coreinst.comm_block_INST.jtagi.jtag_prim2.UPDATE(BSCANE2)     ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0].C     -                 -                                                                   
                                                                                                                                                                                                                                                                                               
System                                        0         -                                                                   -                                                                            -                 -                                                                   
                                                                                                                                                                                                                                                                                               
led_stream|clk                                295       clk(port)                                                           led_on_number[2:0].C                                                         -                 -                                                                   
===============================================================================================================================================================================================================================================================================================
