#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x274fde0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x272c160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x2776070 .functor NOT 1, L_0x2778c70, C4<0>, C4<0>, C4<0>;
L_0x2778a00 .functor XOR 5, L_0x27788c0, L_0x2778960, C4<00000>, C4<00000>;
L_0x2778b60 .functor XOR 5, L_0x2778a00, L_0x2778ac0, C4<00000>, C4<00000>;
v0x27753f0_0 .net *"_ivl_10", 4 0, L_0x2778ac0;  1 drivers
v0x27754f0_0 .net *"_ivl_12", 4 0, L_0x2778b60;  1 drivers
v0x27755d0_0 .net *"_ivl_2", 4 0, L_0x2778820;  1 drivers
v0x2775690_0 .net *"_ivl_4", 4 0, L_0x27788c0;  1 drivers
v0x2775770_0 .net *"_ivl_6", 4 0, L_0x2778960;  1 drivers
v0x27758a0_0 .net *"_ivl_8", 4 0, L_0x2778a00;  1 drivers
v0x2775980_0 .var "clk", 0 0;
v0x2775a20_0 .var/2u "stats1", 159 0;
v0x2775ae0_0 .var/2u "strobe", 0 0;
v0x2775c30_0 .net "sum_dut", 4 0, L_0x2778640;  1 drivers
v0x2775cf0_0 .net "sum_ref", 4 0, L_0x27763e0;  1 drivers
v0x2775d90_0 .net "tb_match", 0 0, L_0x2778c70;  1 drivers
v0x2775e30_0 .net "tb_mismatch", 0 0, L_0x2776070;  1 drivers
v0x2775ef0_0 .net "x", 3 0, v0x2771840_0;  1 drivers
v0x2775fb0_0 .net "y", 3 0, v0x2771900_0;  1 drivers
L_0x2778820 .concat [ 5 0 0 0], L_0x27763e0;
L_0x27788c0 .concat [ 5 0 0 0], L_0x27763e0;
L_0x2778960 .concat [ 5 0 0 0], L_0x2778640;
L_0x2778ac0 .concat [ 5 0 0 0], L_0x27763e0;
L_0x2778c70 .cmp/eeq 5, L_0x2778820, L_0x2778b60;
S_0x2735d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x272c160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x273b950_0 .net *"_ivl_0", 4 0, L_0x2776100;  1 drivers
L_0x7f1131972018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27390e0_0 .net *"_ivl_3", 0 0, L_0x7f1131972018;  1 drivers
v0x2736840_0 .net *"_ivl_4", 4 0, L_0x2776260;  1 drivers
L_0x7f1131972060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27710f0_0 .net *"_ivl_7", 0 0, L_0x7f1131972060;  1 drivers
v0x27711d0_0 .net "sum", 4 0, L_0x27763e0;  alias, 1 drivers
v0x2771300_0 .net "x", 3 0, v0x2771840_0;  alias, 1 drivers
v0x27713e0_0 .net "y", 3 0, v0x2771900_0;  alias, 1 drivers
L_0x2776100 .concat [ 4 1 0 0], v0x2771840_0, L_0x7f1131972018;
L_0x2776260 .concat [ 4 1 0 0], v0x2771900_0, L_0x7f1131972060;
L_0x27763e0 .arith/sum 5, L_0x2776100, L_0x2776260;
S_0x2771540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x272c160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x2771760_0 .net "clk", 0 0, v0x2775980_0;  1 drivers
v0x2771840_0 .var "x", 3 0;
v0x2771900_0 .var "y", 3 0;
E_0x273f650/0 .event negedge, v0x2771760_0;
E_0x273f650/1 .event posedge, v0x2771760_0;
E_0x273f650 .event/or E_0x273f650/0, E_0x273f650/1;
S_0x27719e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x272c160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2774ba0_0 .net "c1", 0 0, L_0x2776a40;  1 drivers
v0x2774c60_0 .net "c2", 0 0, L_0x2777230;  1 drivers
v0x2774d70_0 .net "c3", 0 0, L_0x2777a10;  1 drivers
v0x2774e60_0 .net "sum", 4 0, L_0x2778640;  alias, 1 drivers
v0x2774f00_0 .net "x", 3 0, v0x2771840_0;  alias, 1 drivers
v0x2775060_0 .net "y", 3 0, v0x2771900_0;  alias, 1 drivers
L_0x2776b50 .part v0x2771840_0, 0, 1;
L_0x2776c80 .part v0x2771900_0, 0, 1;
L_0x2777340 .part v0x2771840_0, 1, 1;
L_0x2777470 .part v0x2771900_0, 1, 1;
L_0x2777b20 .part v0x2771840_0, 2, 1;
L_0x2777c50 .part v0x2771900_0, 2, 1;
L_0x2778310 .part v0x2771840_0, 3, 1;
L_0x2778440 .part v0x2771900_0, 3, 1;
LS_0x2778640_0_0 .concat8 [ 1 1 1 1], L_0x2776590, L_0x2776eb0, L_0x2777640, L_0x2777e30;
LS_0x2778640_0_4 .concat8 [ 1 0 0 0], L_0x2778200;
L_0x2778640 .concat8 [ 4 1 0 0], LS_0x2778640_0_0, LS_0x2778640_0_4;
S_0x2771bc0 .scope module, "FA0" "full_adder" 4 9, 4 15 0, S_0x27719e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2776480 .functor XOR 1, L_0x2776b50, L_0x2776c80, C4<0>, C4<0>;
L_0x7f11319720a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2776590 .functor XOR 1, L_0x2776480, L_0x7f11319720a8, C4<0>, C4<0>;
L_0x2776650 .functor AND 1, L_0x2776b50, L_0x2776c80, C4<1>, C4<1>;
L_0x2776790 .functor AND 1, L_0x2776b50, L_0x7f11319720a8, C4<1>, C4<1>;
L_0x2776880 .functor OR 1, L_0x2776650, L_0x2776790, C4<0>, C4<0>;
L_0x2776990 .functor AND 1, L_0x2776c80, L_0x7f11319720a8, C4<1>, C4<1>;
L_0x2776a40 .functor OR 1, L_0x2776880, L_0x2776990, C4<0>, C4<0>;
v0x2771e50_0 .net *"_ivl_0", 0 0, L_0x2776480;  1 drivers
v0x2771f50_0 .net *"_ivl_10", 0 0, L_0x2776990;  1 drivers
v0x2772030_0 .net *"_ivl_4", 0 0, L_0x2776650;  1 drivers
v0x2772120_0 .net *"_ivl_6", 0 0, L_0x2776790;  1 drivers
v0x2772200_0 .net *"_ivl_8", 0 0, L_0x2776880;  1 drivers
v0x2772330_0 .net "a", 0 0, L_0x2776b50;  1 drivers
v0x27723f0_0 .net "b", 0 0, L_0x2776c80;  1 drivers
v0x27724b0_0 .net "cin", 0 0, L_0x7f11319720a8;  1 drivers
v0x2772570_0 .net "cout", 0 0, L_0x2776a40;  alias, 1 drivers
v0x2772630_0 .net "sum", 0 0, L_0x2776590;  1 drivers
S_0x2772790 .scope module, "FA1" "full_adder" 4 10, 4 15 0, S_0x27719e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2776e40 .functor XOR 1, L_0x2777340, L_0x2777470, C4<0>, C4<0>;
L_0x2776eb0 .functor XOR 1, L_0x2776e40, L_0x2776a40, C4<0>, C4<0>;
L_0x2776fb0 .functor AND 1, L_0x2777340, L_0x2777470, C4<1>, C4<1>;
L_0x2777020 .functor AND 1, L_0x2777340, L_0x2776a40, C4<1>, C4<1>;
L_0x27770c0 .functor OR 1, L_0x2776fb0, L_0x2777020, C4<0>, C4<0>;
L_0x2777180 .functor AND 1, L_0x2777470, L_0x2776a40, C4<1>, C4<1>;
L_0x2777230 .functor OR 1, L_0x27770c0, L_0x2777180, C4<0>, C4<0>;
v0x27729f0_0 .net *"_ivl_0", 0 0, L_0x2776e40;  1 drivers
v0x2772ad0_0 .net *"_ivl_10", 0 0, L_0x2777180;  1 drivers
v0x2772bb0_0 .net *"_ivl_4", 0 0, L_0x2776fb0;  1 drivers
v0x2772ca0_0 .net *"_ivl_6", 0 0, L_0x2777020;  1 drivers
v0x2772d80_0 .net *"_ivl_8", 0 0, L_0x27770c0;  1 drivers
v0x2772eb0_0 .net "a", 0 0, L_0x2777340;  1 drivers
v0x2772f70_0 .net "b", 0 0, L_0x2777470;  1 drivers
v0x2773030_0 .net "cin", 0 0, L_0x2776a40;  alias, 1 drivers
v0x27730d0_0 .net "cout", 0 0, L_0x2777230;  alias, 1 drivers
v0x2773200_0 .net "sum", 0 0, L_0x2776eb0;  1 drivers
S_0x2773390 .scope module, "FA2" "full_adder" 4 11, 4 15 0, S_0x27719e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x27775d0 .functor XOR 1, L_0x2777b20, L_0x2777c50, C4<0>, C4<0>;
L_0x2777640 .functor XOR 1, L_0x27775d0, L_0x2777230, C4<0>, C4<0>;
L_0x2777740 .functor AND 1, L_0x2777b20, L_0x2777c50, C4<1>, C4<1>;
L_0x27777b0 .functor AND 1, L_0x2777b20, L_0x2777230, C4<1>, C4<1>;
L_0x2777850 .functor OR 1, L_0x2777740, L_0x27777b0, C4<0>, C4<0>;
L_0x2777960 .functor AND 1, L_0x2777c50, L_0x2777230, C4<1>, C4<1>;
L_0x2777a10 .functor OR 1, L_0x2777850, L_0x2777960, C4<0>, C4<0>;
v0x2773600_0 .net *"_ivl_0", 0 0, L_0x27775d0;  1 drivers
v0x27736e0_0 .net *"_ivl_10", 0 0, L_0x2777960;  1 drivers
v0x27737c0_0 .net *"_ivl_4", 0 0, L_0x2777740;  1 drivers
v0x27738b0_0 .net *"_ivl_6", 0 0, L_0x27777b0;  1 drivers
v0x2773990_0 .net *"_ivl_8", 0 0, L_0x2777850;  1 drivers
v0x2773ac0_0 .net "a", 0 0, L_0x2777b20;  1 drivers
v0x2773b80_0 .net "b", 0 0, L_0x2777c50;  1 drivers
v0x2773c40_0 .net "cin", 0 0, L_0x2777230;  alias, 1 drivers
v0x2773ce0_0 .net "cout", 0 0, L_0x2777a10;  alias, 1 drivers
v0x2773e10_0 .net "sum", 0 0, L_0x2777640;  1 drivers
S_0x2773fa0 .scope module, "FA3" "full_adder" 4 12, 4 15 0, S_0x27719e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2777dc0 .functor XOR 1, L_0x2778310, L_0x2778440, C4<0>, C4<0>;
L_0x2777e30 .functor XOR 1, L_0x2777dc0, L_0x2777a10, C4<0>, C4<0>;
L_0x2777f30 .functor AND 1, L_0x2778310, L_0x2778440, C4<1>, C4<1>;
L_0x2777fa0 .functor AND 1, L_0x2778310, L_0x2777a10, C4<1>, C4<1>;
L_0x2778040 .functor OR 1, L_0x2777f30, L_0x2777fa0, C4<0>, C4<0>;
L_0x2778150 .functor AND 1, L_0x2778440, L_0x2777a10, C4<1>, C4<1>;
L_0x2778200 .functor OR 1, L_0x2778040, L_0x2778150, C4<0>, C4<0>;
v0x27741e0_0 .net *"_ivl_0", 0 0, L_0x2777dc0;  1 drivers
v0x27742e0_0 .net *"_ivl_10", 0 0, L_0x2778150;  1 drivers
v0x27743c0_0 .net *"_ivl_4", 0 0, L_0x2777f30;  1 drivers
v0x27744b0_0 .net *"_ivl_6", 0 0, L_0x2777fa0;  1 drivers
v0x2774590_0 .net *"_ivl_8", 0 0, L_0x2778040;  1 drivers
v0x27746c0_0 .net "a", 0 0, L_0x2778310;  1 drivers
v0x2774780_0 .net "b", 0 0, L_0x2778440;  1 drivers
v0x2774840_0 .net "cin", 0 0, L_0x2777a10;  alias, 1 drivers
v0x27748e0_0 .net "cout", 0 0, L_0x2778200;  1 drivers
v0x2774a10_0 .net "sum", 0 0, L_0x2777e30;  1 drivers
S_0x27751f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x272c160;
 .timescale -12 -12;
E_0x273fb00 .event anyedge, v0x2775ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2775ae0_0;
    %nor/r;
    %assign/vec4 v0x2775ae0_0, 0;
    %wait E_0x273fb00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2771540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x273f650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2771900_0, 0;
    %assign/vec4 v0x2771840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x272c160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2775980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2775ae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x272c160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2775980_0;
    %inv;
    %store/vec4 v0x2775980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x272c160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2771760_0, v0x2775e30_0, v0x2775ef0_0, v0x2775fb0_0, v0x2775cf0_0, v0x2775c30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x272c160;
T_5 ;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x272c160;
T_6 ;
    %wait E_0x273f650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2775a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2775a20_0, 4, 32;
    %load/vec4 v0x2775d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2775a20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2775a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2775a20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2775cf0_0;
    %load/vec4 v0x2775cf0_0;
    %load/vec4 v0x2775c30_0;
    %xor;
    %load/vec4 v0x2775cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2775a20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x2775a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2775a20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4j/iter0/response18/top_module.sv";
