// Seed: 2852111728
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    input logic id_11,
    output id_12,
    output tri1 id_13,
    output logic id_14,
    output logic id_15,
    output id_16
);
  assign id_13[1] = 1;
  logic id_17;
  specify
    (id_18 => id_19) = 1;
    specparam id_20 = 1;
  endspecify
endmodule
