
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 16 2020 16:23:37 CET (Dec 16 2020 15:23:37 UTC)

// Verification Directory fv/pc_low 

module pc_low(clk, reset, pclc, i_pc, pcl_adl, pcl_db, adl_pcl, adl_in,
     adl_out, db_out);
  input clk, reset, i_pc, pcl_adl, pcl_db, adl_pcl;
  input [7:0] adl_in;
  output pclc;
  output [7:0] adl_out, db_out;
  wire clk, reset, i_pc, pcl_adl, pcl_db, adl_pcl;
  wire [7:0] adl_in;
  wire pclc;
  wire [7:0] adl_out, db_out;
  wire [7:0] to_register;
  wire [7:0] reg_out;
  wire l1_n_0, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16;
  MOAI22D0BWP7T g278(.A1 (n_16), .A2 (n_4), .B1 (n_16), .B2 (n_4), .ZN
       (to_register[7]));
  HA1D0BWP7T g279(.A (n_8), .B (n_15), .CO (n_16), .S (to_register[6]));
  HA1D0BWP7T g280(.A (n_9), .B (n_14), .CO (n_15), .S (to_register[5]));
  HA1D0BWP7T g281(.A (n_6), .B (n_13), .CO (n_14), .S (to_register[4]));
  HA1D0BWP7T g282(.A (n_2), .B (n_12), .CO (n_13), .S (to_register[3]));
  HA1D0BWP7T g283(.A (n_3), .B (n_11), .CO (n_12), .S (to_register[2]));
  HA1D0BWP7T g284(.A (n_1), .B (n_10), .CO (n_11), .S (to_register[1]));
  HA1D0BWP7T g285(.A (i_pc), .B (n_7), .CO (n_10), .S (to_register[0]));
  CKAN2D4BWP7T g286(.A1 (n_5), .A2 (i_pc), .Z (pclc));
  AO22D0BWP7T g287(.A1 (reg_out[5]), .A2 (n_0), .B1 (adl_in[5]), .B2
       (adl_pcl), .Z (n_9));
  AO22D0BWP7T g288(.A1 (reg_out[6]), .A2 (n_0), .B1 (adl_in[6]), .B2
       (adl_pcl), .Z (n_8));
  AO22D0BWP7T g289(.A1 (reg_out[0]), .A2 (n_0), .B1 (adl_in[0]), .B2
       (adl_pcl), .Z (n_7));
  AO22D0BWP7T g290(.A1 (reg_out[4]), .A2 (n_0), .B1 (adl_in[4]), .B2
       (adl_pcl), .Z (n_6));
  CKND1BWP7T g291(.I (n_4), .ZN (n_5));
  AO22D0BWP7T g292(.A1 (reg_out[2]), .A2 (n_0), .B1 (adl_in[2]), .B2
       (adl_pcl), .Z (n_3));
  AO22D0BWP7T g293(.A1 (reg_out[3]), .A2 (n_0), .B1 (adl_in[3]), .B2
       (adl_pcl), .Z (n_2));
  AOI22D0BWP7T g294(.A1 (reg_out[7]), .A2 (n_0), .B1 (adl_pcl), .B2
       (adl_in[7]), .ZN (n_4));
  AO22D0BWP7T g295(.A1 (reg_out[1]), .A2 (n_0), .B1 (adl_in[1]), .B2
       (adl_pcl), .Z (n_1));
  BUFTD4BWP7T g11(.I (reg_out[6]), .OE (pcl_adl), .Z (adl_out[6]));
  BUFTD4BWP7T g25(.I (reg_out[0]), .OE (pcl_db), .Z (db_out[0]));
  BUFTD4BWP7T g14(.I (reg_out[3]), .OE (pcl_adl), .Z (adl_out[3]));
  BUFTD4BWP7T g24(.I (reg_out[1]), .OE (pcl_db), .Z (db_out[1]));
  BUFTD4BWP7T g10(.I (reg_out[7]), .OE (pcl_adl), .Z (adl_out[7]));
  BUFTD4BWP7T g16(.I (reg_out[1]), .OE (pcl_adl), .Z (adl_out[1]));
  BUFTD4BWP7T g15(.I (reg_out[2]), .OE (pcl_adl), .Z (adl_out[2]));
  BUFTD4BWP7T g17(.I (reg_out[0]), .OE (pcl_adl), .Z (adl_out[0]));
  BUFTD4BWP7T g20(.I (reg_out[5]), .OE (pcl_db), .Z (db_out[5]));
  BUFTD4BWP7T g18(.I (reg_out[7]), .OE (pcl_db), .Z (db_out[7]));
  BUFTD4BWP7T g19(.I (reg_out[6]), .OE (pcl_db), .Z (db_out[6]));
  BUFTD4BWP7T g13(.I (reg_out[4]), .OE (pcl_adl), .Z (adl_out[4]));
  BUFTD4BWP7T g12(.I (reg_out[5]), .OE (pcl_adl), .Z (adl_out[5]));
  BUFTD4BWP7T g21(.I (reg_out[4]), .OE (pcl_db), .Z (db_out[4]));
  BUFTD4BWP7T g22(.I (reg_out[3]), .OE (pcl_db), .Z (db_out[3]));
  BUFTD4BWP7T g23(.I (reg_out[2]), .OE (pcl_db), .Z (db_out[2]));
  INVD1BWP7T g296(.I (adl_pcl), .ZN (n_0));
  EDFKCNQD1BWP7T \l1_q_reg[3] (.CP (clk), .CN (l1_n_0), .D
       (to_register[3]), .E (l1_n_0), .Q (reg_out[3]));
  EDFKCNQD1BWP7T \l1_q_reg[2] (.CP (clk), .CN (l1_n_0), .D
       (to_register[2]), .E (l1_n_0), .Q (reg_out[2]));
  EDFKCNQD1BWP7T \l1_q_reg[0] (.CP (clk), .CN (l1_n_0), .D
       (to_register[0]), .E (l1_n_0), .Q (reg_out[0]));
  EDFKCNQD1BWP7T \l1_q_reg[4] (.CP (clk), .CN (l1_n_0), .D
       (to_register[4]), .E (l1_n_0), .Q (reg_out[4]));
  EDFKCNQD1BWP7T \l1_q_reg[6] (.CP (clk), .CN (l1_n_0), .D
       (to_register[6]), .E (l1_n_0), .Q (reg_out[6]));
  EDFKCNQD1BWP7T \l1_q_reg[5] (.CP (clk), .CN (l1_n_0), .D
       (to_register[5]), .E (l1_n_0), .Q (reg_out[5]));
  EDFKCNQD1BWP7T \l1_q_reg[1] (.CP (clk), .CN (l1_n_0), .D
       (to_register[1]), .E (l1_n_0), .Q (reg_out[1]));
  EDFKCNQD1BWP7T \l1_q_reg[7] (.CP (clk), .CN (l1_n_0), .D
       (to_register[7]), .E (l1_n_0), .Q (reg_out[7]));
  INVD1BWP7T l1_g39(.I (reset), .ZN (l1_n_0));
endmodule

