---
title: "verilog-endcomment-reason-re"
layout: doc
---
<strong>verilog-endcomment-reason-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
"\\(\\<begin\\>\\)\\|\\(\\<else\\>\\)\\|\\(\\<end\\>\\s-+\\<else\\>\\)\\|\\(\\<always_comb\\>\\([ 	]*@\\)?\\)\\|\\(\\<always_ff\\>\\([ 	]*@\\)?\\)\\|\\(\\<always_latch\\>\\([ 	]*@\\)?\\)\\|\\(\\<fork\\>\\)\\|\\(\\<always\\>\\([ 	]*@\\)?\\)\\|\\(\\<if\\>\\)\\|\\(\\<[a-zA-Z_][a-zA-Z_0-9.]*\\>\\s-*:\\s-*\\)?\\(\\(assert\\|assume\\|cover\\)\\>\\s-+\\<property\\>\\)\\|\\(assert\\)\\|\\(\\(\\<[a-zA-Z_][a-zA-Z_0-9.]*\\>\\s-*:\\s-*\\)?\\<assert\\>\\)\\|\\(\\<clocking\\>\\)\\|\\(\\<task\\>\\)\\|\\(\\<function\\>\\)\\|\\(\\<initial\\>\\)\\|\\(\\<interface\\>\\)\\|\\(\\<package\\>\\)\\|\\(\\<final\\>\\)\\|\\(@\\)\\|\\(\\<while\\>\\)\\|\\(\\<do\\>\\)\\|\\(\\<for\\(ever\\|each\\)?\\>\\)\\|\\(\\<repeat\\>\\)\\|\\(\\<wait\\>\\)\\|#"</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Not documented as a variable.
