<html><head><title>Icestorm: LDR (post-index, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDR (post-index, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldr d0, [x6], #8</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>1229</td><td>2076</td><td>1046</td><td>1030</td><td>1052</td><td>1000</td><td>17977</td><td>16963</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1039</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18065</td><td>16815</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1033</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18189</td><td>17141</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1037</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18305</td><td>16815</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1038</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18413</td><td>16819</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1050</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>17949</td><td>16903</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1037</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18121</td><td>17166</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1033</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18169</td><td>16814</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1033</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18473</td><td>16813</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1065</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>17997</td><td>16814</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldr d0, [x6], #8
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0061</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50209</td><td>101332</td><td>70163</td><td>50107</td><td>10051</td><td>10005</td><td>40245</td><td>10045</td><td>10003</td><td>2660361</td><td>766993</td><td>794534</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100076</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2659987</td><td>766884</td><td>794422</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100067</td><td>70103</td><td>50101</td><td>10002</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660042</td><td>766932</td><td>794467</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100067</td><td>70103</td><td>50101</td><td>10002</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660042</td><td>766932</td><td>794467</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100067</td><td>70103</td><td>50101</td><td>10002</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660042</td><td>766932</td><td>794467</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100067</td><td>70103</td><td>50101</td><td>10002</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660042</td><td>766932</td><td>794467</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100067</td><td>70103</td><td>50101</td><td>10002</td><td>10000</td><td>40104</td><td>10003</td><td>10012</td><td>2661603</td><td>767333</td><td>794923</td><td>60158</td><td>30239</td><td>10012</td><td>10013</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100067</td><td>70103</td><td>50101</td><td>10002</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660042</td><td>766932</td><td>794467</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60276</td><td>10013</td><td>10013</td><td>50008</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100076</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660096</td><td>766950</td><td>794485</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>100067</td><td>70103</td><td>50101</td><td>10002</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660042</td><td>766932</td><td>794467</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0074</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50030</td><td>101216</td><td>70082</td><td>50023</td><td>10053</td><td>10006</td><td>40185</td><td>10052</td><td>10003</td><td>2660105</td><td>767412</td><td>794952</td><td>60020</td><td>30029</td><td>10004</td><td>10003</td><td>60038</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100066</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10008</td><td>2661316</td><td>767721</td><td>795274</td><td>60058</td><td>30049</td><td>10009</td><td>10010</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100073</td><td>70013</td><td>50011</td><td>10002</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660376</td><td>767495</td><td>795012</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>49573</td><td>15305</td><td>6540</td><td>37566</td><td>10306</td><td>39</td><td>32005</td></tr><tr><td>50024</td><td>100145</td><td>70015</td><td>50011</td><td>10004</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2659917</td><td>767342</td><td>794869</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60098</td><td>10014</td><td>10014</td><td>50008</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100072</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2659890</td><td>767333</td><td>794860</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100059</td><td>70013</td><td>50011</td><td>10002</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2659890</td><td>767333</td><td>794860</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50025</td><td>100180</td><td>70026</td><td>50018</td><td>10007</td><td>10001</td><td>40045</td><td>10011</td><td>10011</td><td>2662336</td><td>768025</td><td>795586</td><td>60068</td><td>30058</td><td>10013</td><td>10013</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100059</td><td>70013</td><td>50011</td><td>10002</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2659890</td><td>767333</td><td>794860</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100065</td><td>70013</td><td>50011</td><td>10002</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660106</td><td>767405</td><td>794931</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50025</td><td>100134</td><td>70026</td><td>50018</td><td>10007</td><td>10001</td><td>40045</td><td>10011</td><td>10000</td><td>2659971</td><td>767360</td><td>794887</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>0</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldr d0, [x6], #8
  ldr d0, [x7], #8
  ldr d0, [x8], #8
  ldr d0, [x9], #8
  ldr d0, [x10], #8
  ldr d0, [x11], #8
  ldr d0, [x12], #8
  ldr d0, [x13], #8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5402</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80209</td><td>44979</td><td>160525</td><td>80375</td><td>80150</td><td>80375</td><td>80007</td><td>240330</td><td>696577</td><td>160117</td><td>200</td><td>80014</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43216</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80007</td><td>240336</td><td>696414</td><td>160119</td><td>200</td><td>80016</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43217</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80006</td><td>240336</td><td>697096</td><td>160118</td><td>200</td><td>80016</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43219</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80055</td><td>240492</td><td>692908</td><td>160219</td><td>200</td><td>80072</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43217</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80006</td><td>240336</td><td>697060</td><td>160118</td><td>200</td><td>80016</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43217</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80006</td><td>240336</td><td>697060</td><td>160118</td><td>200</td><td>80016</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43215</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80006</td><td>240336</td><td>697060</td><td>160118</td><td>200</td><td>80016</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43218</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80006</td><td>240336</td><td>697132</td><td>160118</td><td>200</td><td>80016</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43222</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80006</td><td>240336</td><td>697150</td><td>160118</td><td>200</td><td>80016</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43217</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80006</td><td>240336</td><td>697096</td><td>160118</td><td>200</td><td>80016</td><td>200</td><td>80016</td><td>80009</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5402</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80029</td><td>44188</td><td>160429</td><td>80279</td><td>80150</td><td>80282</td><td>80011</td><td>240066</td><td>697320</td><td>160033</td><td>20</td><td>80016</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43229</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697110</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43219</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697110</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43219</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697110</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43219</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697110</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43228</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697110</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43219</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80058</td><td>240222</td><td>692677</td><td>160132</td><td>20</td><td>80072</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43221</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697110</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43219</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697127</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43220</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697110</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>