
001Task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003914  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080039d4  080039d4  000139d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a84  08003a84  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08003a84  08003a84  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a84  08003a84  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a84  08003a84  00013a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a88  08003a88  00013a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003a8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e04  20000014  08003aa0  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e18  08003aa0  00021e18  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a72  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002967  00000000  00000000  00032aae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe0  00000000  00000000  00035418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000eb8  00000000  00000000  000363f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ba4  00000000  00000000  000372b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011198  00000000  00000000  00050e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3f72  00000000  00000000  00061fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00105f5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003890  00000000  00000000  00105fb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080039bc 	.word	0x080039bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	080039bc 	.word	0x080039bc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b086      	sub	sp, #24
 8000224:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 f9f3 	bl	8000610 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f82b 	bl	8000284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f871 	bl	8000314 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  status = xTaskCreate(Taskfunc1,"Task-1",200,NULL,2,&task1_handle);
 8000232:	4910      	ldr	r1, [pc, #64]	; (8000274 <main+0x54>)
 8000234:	4810      	ldr	r0, [pc, #64]	; (8000278 <main+0x58>)
 8000236:	2308      	movs	r3, #8
 8000238:	18fb      	adds	r3, r7, r3
 800023a:	9301      	str	r3, [sp, #4]
 800023c:	2302      	movs	r3, #2
 800023e:	9300      	str	r3, [sp, #0]
 8000240:	2300      	movs	r3, #0
 8000242:	22c8      	movs	r2, #200	; 0xc8
 8000244:	f001 ff99 	bl	800217a <xTaskCreate>
 8000248:	0003      	movs	r3, r0
 800024a:	60fb      	str	r3, [r7, #12]
  configASSERT(status = pdPASS);
 800024c:	2301      	movs	r3, #1
 800024e:	60fb      	str	r3, [r7, #12]

  status = xTaskCreate(Taskfunc2,"Task-2",200,NULL,2,&task2_handle);
 8000250:	490a      	ldr	r1, [pc, #40]	; (800027c <main+0x5c>)
 8000252:	480b      	ldr	r0, [pc, #44]	; (8000280 <main+0x60>)
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	9301      	str	r3, [sp, #4]
 8000258:	2302      	movs	r3, #2
 800025a:	9300      	str	r3, [sp, #0]
 800025c:	2300      	movs	r3, #0
 800025e:	22c8      	movs	r2, #200	; 0xc8
 8000260:	f001 ff8b 	bl	800217a <xTaskCreate>
 8000264:	0003      	movs	r3, r0
 8000266:	60fb      	str	r3, [r7, #12]
  configASSERT(status = pdPASS);
 8000268:	2301      	movs	r3, #1
 800026a:	60fb      	str	r3, [r7, #12]

  vTaskStartScheduler();
 800026c:	f002 f8da 	bl	8002424 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000270:	e7fe      	b.n	8000270 <main+0x50>
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	080039d4 	.word	0x080039d4
 8000278:	08000409 	.word	0x08000409
 800027c:	080039dc 	.word	0x080039dc
 8000280:	0800042f 	.word	0x0800042f

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b590      	push	{r4, r7, lr}
 8000286:	b093      	sub	sp, #76	; 0x4c
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	2410      	movs	r4, #16
 800028c:	193b      	adds	r3, r7, r4
 800028e:	0018      	movs	r0, r3
 8000290:	2338      	movs	r3, #56	; 0x38
 8000292:	001a      	movs	r2, r3
 8000294:	2100      	movs	r1, #0
 8000296:	f003 fb88 	bl	80039aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029a:	003b      	movs	r3, r7
 800029c:	0018      	movs	r0, r3
 800029e:	2310      	movs	r3, #16
 80002a0:	001a      	movs	r2, r3
 80002a2:	2100      	movs	r1, #0
 80002a4:	f003 fb81 	bl	80039aa <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	009b      	lsls	r3, r3, #2
 80002ac:	0018      	movs	r0, r3
 80002ae:	f000 fc31 	bl	8000b14 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b2:	193b      	adds	r3, r7, r4
 80002b4:	2202      	movs	r2, #2
 80002b6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b8:	193b      	adds	r3, r7, r4
 80002ba:	2280      	movs	r2, #128	; 0x80
 80002bc:	0052      	lsls	r2, r2, #1
 80002be:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002c0:	193b      	adds	r3, r7, r4
 80002c2:	2200      	movs	r2, #0
 80002c4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c6:	193b      	adds	r3, r7, r4
 80002c8:	2240      	movs	r2, #64	; 0x40
 80002ca:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002cc:	193b      	adds	r3, r7, r4
 80002ce:	2200      	movs	r2, #0
 80002d0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d2:	193b      	adds	r3, r7, r4
 80002d4:	0018      	movs	r0, r3
 80002d6:	f000 fc69 	bl	8000bac <HAL_RCC_OscConfig>
 80002da:	1e03      	subs	r3, r0, #0
 80002dc:	d001      	beq.n	80002e2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002de:	f000 f8cb 	bl	8000478 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e2:	003b      	movs	r3, r7
 80002e4:	2207      	movs	r2, #7
 80002e6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002e8:	003b      	movs	r3, r7
 80002ea:	2200      	movs	r2, #0
 80002ec:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ee:	003b      	movs	r3, r7
 80002f0:	2200      	movs	r2, #0
 80002f2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f4:	003b      	movs	r3, r7
 80002f6:	2200      	movs	r2, #0
 80002f8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002fa:	003b      	movs	r3, r7
 80002fc:	2100      	movs	r1, #0
 80002fe:	0018      	movs	r0, r3
 8000300:	f000 ff6e 	bl	80011e0 <HAL_RCC_ClockConfig>
 8000304:	1e03      	subs	r3, r0, #0
 8000306:	d001      	beq.n	800030c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000308:	f000 f8b6 	bl	8000478 <Error_Handler>
  }
}
 800030c:	46c0      	nop			; (mov r8, r8)
 800030e:	46bd      	mov	sp, r7
 8000310:	b013      	add	sp, #76	; 0x4c
 8000312:	bd90      	pop	{r4, r7, pc}

08000314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000314:	b590      	push	{r4, r7, lr}
 8000316:	b089      	sub	sp, #36	; 0x24
 8000318:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800031a:	240c      	movs	r4, #12
 800031c:	193b      	adds	r3, r7, r4
 800031e:	0018      	movs	r0, r3
 8000320:	2314      	movs	r3, #20
 8000322:	001a      	movs	r2, r3
 8000324:	2100      	movs	r1, #0
 8000326:	f003 fb40 	bl	80039aa <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800032a:	4b36      	ldr	r3, [pc, #216]	; (8000404 <MX_GPIO_Init+0xf0>)
 800032c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800032e:	4b35      	ldr	r3, [pc, #212]	; (8000404 <MX_GPIO_Init+0xf0>)
 8000330:	2104      	movs	r1, #4
 8000332:	430a      	orrs	r2, r1
 8000334:	635a      	str	r2, [r3, #52]	; 0x34
 8000336:	4b33      	ldr	r3, [pc, #204]	; (8000404 <MX_GPIO_Init+0xf0>)
 8000338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800033a:	2204      	movs	r2, #4
 800033c:	4013      	ands	r3, r2
 800033e:	60bb      	str	r3, [r7, #8]
 8000340:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000342:	4b30      	ldr	r3, [pc, #192]	; (8000404 <MX_GPIO_Init+0xf0>)
 8000344:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000346:	4b2f      	ldr	r3, [pc, #188]	; (8000404 <MX_GPIO_Init+0xf0>)
 8000348:	2120      	movs	r1, #32
 800034a:	430a      	orrs	r2, r1
 800034c:	635a      	str	r2, [r3, #52]	; 0x34
 800034e:	4b2d      	ldr	r3, [pc, #180]	; (8000404 <MX_GPIO_Init+0xf0>)
 8000350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000352:	2220      	movs	r2, #32
 8000354:	4013      	ands	r3, r2
 8000356:	607b      	str	r3, [r7, #4]
 8000358:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800035a:	4b2a      	ldr	r3, [pc, #168]	; (8000404 <MX_GPIO_Init+0xf0>)
 800035c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800035e:	4b29      	ldr	r3, [pc, #164]	; (8000404 <MX_GPIO_Init+0xf0>)
 8000360:	2101      	movs	r1, #1
 8000362:	430a      	orrs	r2, r1
 8000364:	635a      	str	r2, [r3, #52]	; 0x34
 8000366:	4b27      	ldr	r3, [pc, #156]	; (8000404 <MX_GPIO_Init+0xf0>)
 8000368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800036a:	2201      	movs	r2, #1
 800036c:	4013      	ands	r3, r2
 800036e:	603b      	str	r3, [r7, #0]
 8000370:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|EX_LED_Pin, GPIO_PIN_RESET);
 8000372:	23a0      	movs	r3, #160	; 0xa0
 8000374:	05db      	lsls	r3, r3, #23
 8000376:	2200      	movs	r2, #0
 8000378:	2160      	movs	r1, #96	; 0x60
 800037a:	0018      	movs	r0, r3
 800037c:	f000 fbac 	bl	8000ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USART2_TX_Pin USART2_RX_Pin */
  GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000380:	193b      	adds	r3, r7, r4
 8000382:	220c      	movs	r2, #12
 8000384:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000386:	193b      	adds	r3, r7, r4
 8000388:	2202      	movs	r2, #2
 800038a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038c:	193b      	adds	r3, r7, r4
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000392:	193b      	adds	r3, r7, r4
 8000394:	2200      	movs	r2, #0
 8000396:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000398:	193b      	adds	r3, r7, r4
 800039a:	2201      	movs	r2, #1
 800039c:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039e:	193a      	adds	r2, r7, r4
 80003a0:	23a0      	movs	r3, #160	; 0xa0
 80003a2:	05db      	lsls	r3, r3, #23
 80003a4:	0011      	movs	r1, r2
 80003a6:	0018      	movs	r0, r3
 80003a8:	f000 fa32 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80003ac:	193b      	adds	r3, r7, r4
 80003ae:	2220      	movs	r2, #32
 80003b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b2:	193b      	adds	r3, r7, r4
 80003b4:	2201      	movs	r2, #1
 80003b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b8:	193b      	adds	r3, r7, r4
 80003ba:	2200      	movs	r2, #0
 80003bc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003be:	193b      	adds	r3, r7, r4
 80003c0:	2202      	movs	r2, #2
 80003c2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80003c4:	193a      	adds	r2, r7, r4
 80003c6:	23a0      	movs	r3, #160	; 0xa0
 80003c8:	05db      	lsls	r3, r3, #23
 80003ca:	0011      	movs	r1, r2
 80003cc:	0018      	movs	r0, r3
 80003ce:	f000 fa1f 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pin : EX_LED_Pin */
  GPIO_InitStruct.Pin = EX_LED_Pin;
 80003d2:	0021      	movs	r1, r4
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	2240      	movs	r2, #64	; 0x40
 80003d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003da:	187b      	adds	r3, r7, r1
 80003dc:	2201      	movs	r2, #1
 80003de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e0:	187b      	adds	r3, r7, r1
 80003e2:	2200      	movs	r2, #0
 80003e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	2200      	movs	r2, #0
 80003ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EX_LED_GPIO_Port, &GPIO_InitStruct);
 80003ec:	187a      	adds	r2, r7, r1
 80003ee:	23a0      	movs	r3, #160	; 0xa0
 80003f0:	05db      	lsls	r3, r3, #23
 80003f2:	0011      	movs	r1, r2
 80003f4:	0018      	movs	r0, r3
 80003f6:	f000 fa0b 	bl	8000810 <HAL_GPIO_Init>

}
 80003fa:	46c0      	nop			; (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	b009      	add	sp, #36	; 0x24
 8000400:	bd90      	pop	{r4, r7, pc}
 8000402:	46c0      	nop			; (mov r8, r8)
 8000404:	40021000 	.word	0x40021000

08000408 <Taskfunc1>:

/* USER CODE BEGIN 4 */
static void Taskfunc1(void *parameters)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//HAL_GPIO_TogglePin(EX_LED_GPIO_Port, EX_LED_Pin);
		HAL_GPIO_WritePin(EX_LED_GPIO_Port, EX_LED_Pin, 1);
 8000410:	23a0      	movs	r3, #160	; 0xa0
 8000412:	05db      	lsls	r3, r3, #23
 8000414:	2201      	movs	r2, #1
 8000416:	2140      	movs	r1, #64	; 0x40
 8000418:	0018      	movs	r0, r3
 800041a:	f000 fb5d 	bl	8000ad8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 800041e:	23a0      	movs	r3, #160	; 0xa0
 8000420:	05db      	lsls	r3, r3, #23
 8000422:	2200      	movs	r2, #0
 8000424:	2120      	movs	r1, #32
 8000426:	0018      	movs	r0, r3
 8000428:	f000 fb56 	bl	8000ad8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EX_LED_GPIO_Port, EX_LED_Pin, 1);
 800042c:	e7f0      	b.n	8000410 <Taskfunc1+0x8>

0800042e <Taskfunc2>:

	}
}

static void Taskfunc2(void *parameters)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	b082      	sub	sp, #8
 8000432:	af00      	add	r7, sp, #0
 8000434:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_WritePin(EX_LED_GPIO_Port, EX_LED_Pin, 0);
 8000436:	23a0      	movs	r3, #160	; 0xa0
 8000438:	05db      	lsls	r3, r3, #23
 800043a:	2200      	movs	r2, #0
 800043c:	2140      	movs	r1, #64	; 0x40
 800043e:	0018      	movs	r0, r3
 8000440:	f000 fb4a 	bl	8000ad8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 1);
 8000444:	23a0      	movs	r3, #160	; 0xa0
 8000446:	05db      	lsls	r3, r3, #23
 8000448:	2201      	movs	r2, #1
 800044a:	2120      	movs	r1, #32
 800044c:	0018      	movs	r0, r3
 800044e:	f000 fb43 	bl	8000ad8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EX_LED_GPIO_Port, EX_LED_Pin, 0);
 8000452:	e7f0      	b.n	8000436 <Taskfunc2+0x8>

08000454 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a04      	ldr	r2, [pc, #16]	; (8000474 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d101      	bne.n	800046a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000466:	f000 f8f3 	bl	8000650 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	46bd      	mov	sp, r7
 800046e:	b002      	add	sp, #8
 8000470:	bd80      	pop	{r7, pc}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	40001000 	.word	0x40001000

08000478 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800047c:	b672      	cpsid	i
}
 800047e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000480:	e7fe      	b.n	8000480 <Error_Handler+0x8>
	...

08000484 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800048a:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <HAL_MspInit+0x4c>)
 800048c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800048e:	4b10      	ldr	r3, [pc, #64]	; (80004d0 <HAL_MspInit+0x4c>)
 8000490:	2101      	movs	r1, #1
 8000492:	430a      	orrs	r2, r1
 8000494:	641a      	str	r2, [r3, #64]	; 0x40
 8000496:	4b0e      	ldr	r3, [pc, #56]	; (80004d0 <HAL_MspInit+0x4c>)
 8000498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800049a:	2201      	movs	r2, #1
 800049c:	4013      	ands	r3, r2
 800049e:	607b      	str	r3, [r7, #4]
 80004a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004a2:	4b0b      	ldr	r3, [pc, #44]	; (80004d0 <HAL_MspInit+0x4c>)
 80004a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004a6:	4b0a      	ldr	r3, [pc, #40]	; (80004d0 <HAL_MspInit+0x4c>)
 80004a8:	2180      	movs	r1, #128	; 0x80
 80004aa:	0549      	lsls	r1, r1, #21
 80004ac:	430a      	orrs	r2, r1
 80004ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80004b0:	4b07      	ldr	r3, [pc, #28]	; (80004d0 <HAL_MspInit+0x4c>)
 80004b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004b4:	2380      	movs	r3, #128	; 0x80
 80004b6:	055b      	lsls	r3, r3, #21
 80004b8:	4013      	ands	r3, r2
 80004ba:	603b      	str	r3, [r7, #0]
 80004bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80004be:	23c0      	movs	r3, #192	; 0xc0
 80004c0:	00db      	lsls	r3, r3, #3
 80004c2:	0018      	movs	r0, r3
 80004c4:	f000 f8e0 	bl	8000688 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004c8:	46c0      	nop			; (mov r8, r8)
 80004ca:	46bd      	mov	sp, r7
 80004cc:	b002      	add	sp, #8
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	40021000 	.word	0x40021000

080004d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b08a      	sub	sp, #40	; 0x28
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority ,0);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2200      	movs	r2, #0
 80004e8:	0019      	movs	r1, r3
 80004ea:	2011      	movs	r0, #17
 80004ec:	f000 f96a 	bl	80007c4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 80004f0:	2011      	movs	r0, #17
 80004f2:	f000 f97c 	bl	80007ee <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80004f6:	4b20      	ldr	r3, [pc, #128]	; (8000578 <HAL_InitTick+0xa4>)
 80004f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004fa:	4b1f      	ldr	r3, [pc, #124]	; (8000578 <HAL_InitTick+0xa4>)
 80004fc:	2110      	movs	r1, #16
 80004fe:	430a      	orrs	r2, r1
 8000500:	63da      	str	r2, [r3, #60]	; 0x3c
 8000502:	4b1d      	ldr	r3, [pc, #116]	; (8000578 <HAL_InitTick+0xa4>)
 8000504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000506:	2210      	movs	r2, #16
 8000508:	4013      	ands	r3, r2
 800050a:	60bb      	str	r3, [r7, #8]
 800050c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800050e:	230c      	movs	r3, #12
 8000510:	18fa      	adds	r2, r7, r3
 8000512:	2310      	movs	r3, #16
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	0011      	movs	r1, r2
 8000518:	0018      	movs	r0, r3
 800051a:	f001 f80b 	bl	8001534 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800051e:	f000 fff3 	bl	8001508 <HAL_RCC_GetPCLK1Freq>
 8000522:	0003      	movs	r3, r0
 8000524:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000528:	4914      	ldr	r1, [pc, #80]	; (800057c <HAL_InitTick+0xa8>)
 800052a:	0018      	movs	r0, r3
 800052c:	f7ff fdec 	bl	8000108 <__udivsi3>
 8000530:	0003      	movs	r3, r0
 8000532:	3b01      	subs	r3, #1
 8000534:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000536:	4b12      	ldr	r3, [pc, #72]	; (8000580 <HAL_InitTick+0xac>)
 8000538:	4a12      	ldr	r2, [pc, #72]	; (8000584 <HAL_InitTick+0xb0>)
 800053a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800053c:	4b10      	ldr	r3, [pc, #64]	; (8000580 <HAL_InitTick+0xac>)
 800053e:	4a12      	ldr	r2, [pc, #72]	; (8000588 <HAL_InitTick+0xb4>)
 8000540:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000542:	4b0f      	ldr	r3, [pc, #60]	; (8000580 <HAL_InitTick+0xac>)
 8000544:	6a3a      	ldr	r2, [r7, #32]
 8000546:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8000548:	4b0d      	ldr	r3, [pc, #52]	; (8000580 <HAL_InitTick+0xac>)
 800054a:	2200      	movs	r2, #0
 800054c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800054e:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <HAL_InitTick+0xac>)
 8000550:	2200      	movs	r2, #0
 8000552:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000554:	4b0a      	ldr	r3, [pc, #40]	; (8000580 <HAL_InitTick+0xac>)
 8000556:	0018      	movs	r0, r3
 8000558:	f001 f816 	bl	8001588 <HAL_TIM_Base_Init>
 800055c:	1e03      	subs	r3, r0, #0
 800055e:	d105      	bne.n	800056c <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000560:	4b07      	ldr	r3, [pc, #28]	; (8000580 <HAL_InitTick+0xac>)
 8000562:	0018      	movs	r0, r3
 8000564:	f001 f870 	bl	8001648 <HAL_TIM_Base_Start_IT>
 8000568:	0003      	movs	r3, r0
 800056a:	e000      	b.n	800056e <HAL_InitTick+0x9a>
  }

  /* Return function status */
  return HAL_ERROR;
 800056c:	2301      	movs	r3, #1
}
 800056e:	0018      	movs	r0, r3
 8000570:	46bd      	mov	sp, r7
 8000572:	b00a      	add	sp, #40	; 0x28
 8000574:	bd80      	pop	{r7, pc}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	40021000 	.word	0x40021000
 800057c:	000f4240 	.word	0x000f4240
 8000580:	20001d88 	.word	0x20001d88
 8000584:	40001000 	.word	0x40001000
 8000588:	000003e7 	.word	0x000003e7

0800058c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000590:	e7fe      	b.n	8000590 <NMI_Handler+0x4>

08000592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000592:	b580      	push	{r7, lr}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000596:	e7fe      	b.n	8000596 <HardFault_Handler+0x4>

08000598 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 800059e:	0018      	movs	r0, r3
 80005a0:	f001 f8ae 	bl	8001700 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	20001d88 	.word	0x20001d88

080005b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005b4:	46c0      	nop			; (mov r8, r8)
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
	...

080005bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005bc:	480d      	ldr	r0, [pc, #52]	; (80005f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80005c0:	f7ff fff6 	bl	80005b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005c4:	480c      	ldr	r0, [pc, #48]	; (80005f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80005c6:	490d      	ldr	r1, [pc, #52]	; (80005fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80005c8:	4a0d      	ldr	r2, [pc, #52]	; (8000600 <LoopForever+0xe>)
  movs r3, #0
 80005ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005cc:	e002      	b.n	80005d4 <LoopCopyDataInit>

080005ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005d2:	3304      	adds	r3, #4

080005d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005d8:	d3f9      	bcc.n	80005ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005da:	4a0a      	ldr	r2, [pc, #40]	; (8000604 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005dc:	4c0a      	ldr	r4, [pc, #40]	; (8000608 <LoopForever+0x16>)
  movs r3, #0
 80005de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e0:	e001      	b.n	80005e6 <LoopFillZerobss>

080005e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005e4:	3204      	adds	r2, #4

080005e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005e8:	d3fb      	bcc.n	80005e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80005ea:	f003 f9b1 	bl	8003950 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80005ee:	f7ff fe17 	bl	8000220 <main>

080005f2 <LoopForever>:

LoopForever:
  b LoopForever
 80005f2:	e7fe      	b.n	80005f2 <LoopForever>
  ldr   r0, =_estack
 80005f4:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80005f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005fc:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000600:	08003a8c 	.word	0x08003a8c
  ldr r2, =_sbss
 8000604:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000608:	20001e18 	.word	0x20001e18

0800060c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800060c:	e7fe      	b.n	800060c <ADC1_COMP_IRQHandler>
	...

08000610 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000616:	1dfb      	adds	r3, r7, #7
 8000618:	2200      	movs	r2, #0
 800061a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800061c:	4b0b      	ldr	r3, [pc, #44]	; (800064c <HAL_Init+0x3c>)
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	4b0a      	ldr	r3, [pc, #40]	; (800064c <HAL_Init+0x3c>)
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	0049      	lsls	r1, r1, #1
 8000626:	430a      	orrs	r2, r1
 8000628:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800062a:	2003      	movs	r0, #3
 800062c:	f7ff ff52 	bl	80004d4 <HAL_InitTick>
 8000630:	1e03      	subs	r3, r0, #0
 8000632:	d003      	beq.n	800063c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000634:	1dfb      	adds	r3, r7, #7
 8000636:	2201      	movs	r2, #1
 8000638:	701a      	strb	r2, [r3, #0]
 800063a:	e001      	b.n	8000640 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800063c:	f7ff ff22 	bl	8000484 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000640:	1dfb      	adds	r3, r7, #7
 8000642:	781b      	ldrb	r3, [r3, #0]
}
 8000644:	0018      	movs	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	b002      	add	sp, #8
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40022000 	.word	0x40022000

08000650 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000654:	4b05      	ldr	r3, [pc, #20]	; (800066c <HAL_IncTick+0x1c>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	001a      	movs	r2, r3
 800065a:	4b05      	ldr	r3, [pc, #20]	; (8000670 <HAL_IncTick+0x20>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	18d2      	adds	r2, r2, r3
 8000660:	4b03      	ldr	r3, [pc, #12]	; (8000670 <HAL_IncTick+0x20>)
 8000662:	601a      	str	r2, [r3, #0]
}
 8000664:	46c0      	nop			; (mov r8, r8)
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	20000008 	.word	0x20000008
 8000670:	20001dd4 	.word	0x20001dd4

08000674 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  return uwTick;
 8000678:	4b02      	ldr	r3, [pc, #8]	; (8000684 <HAL_GetTick+0x10>)
 800067a:	681b      	ldr	r3, [r3, #0]
}
 800067c:	0018      	movs	r0, r3
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	20001dd4 	.word	0x20001dd4

08000688 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000690:	4b06      	ldr	r3, [pc, #24]	; (80006ac <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a06      	ldr	r2, [pc, #24]	; (80006b0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000696:	4013      	ands	r3, r2
 8000698:	0019      	movs	r1, r3
 800069a:	4b04      	ldr	r3, [pc, #16]	; (80006ac <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800069c:	687a      	ldr	r2, [r7, #4]
 800069e:	430a      	orrs	r2, r1
 80006a0:	601a      	str	r2, [r3, #0]
}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b002      	add	sp, #8
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	40010000 	.word	0x40010000
 80006b0:	fffff9ff 	.word	0xfffff9ff

080006b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	0002      	movs	r2, r0
 80006bc:	1dfb      	adds	r3, r7, #7
 80006be:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006c0:	1dfb      	adds	r3, r7, #7
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b7f      	cmp	r3, #127	; 0x7f
 80006c6:	d809      	bhi.n	80006dc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006c8:	1dfb      	adds	r3, r7, #7
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	001a      	movs	r2, r3
 80006ce:	231f      	movs	r3, #31
 80006d0:	401a      	ands	r2, r3
 80006d2:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <__NVIC_EnableIRQ+0x30>)
 80006d4:	2101      	movs	r1, #1
 80006d6:	4091      	lsls	r1, r2
 80006d8:	000a      	movs	r2, r1
 80006da:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80006dc:	46c0      	nop			; (mov r8, r8)
 80006de:	46bd      	mov	sp, r7
 80006e0:	b002      	add	sp, #8
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	e000e100 	.word	0xe000e100

080006e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e8:	b590      	push	{r4, r7, lr}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	0002      	movs	r2, r0
 80006f0:	6039      	str	r1, [r7, #0]
 80006f2:	1dfb      	adds	r3, r7, #7
 80006f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006f6:	1dfb      	adds	r3, r7, #7
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2b7f      	cmp	r3, #127	; 0x7f
 80006fc:	d828      	bhi.n	8000750 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006fe:	4a2f      	ldr	r2, [pc, #188]	; (80007bc <__NVIC_SetPriority+0xd4>)
 8000700:	1dfb      	adds	r3, r7, #7
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	b25b      	sxtb	r3, r3
 8000706:	089b      	lsrs	r3, r3, #2
 8000708:	33c0      	adds	r3, #192	; 0xc0
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	589b      	ldr	r3, [r3, r2]
 800070e:	1dfa      	adds	r2, r7, #7
 8000710:	7812      	ldrb	r2, [r2, #0]
 8000712:	0011      	movs	r1, r2
 8000714:	2203      	movs	r2, #3
 8000716:	400a      	ands	r2, r1
 8000718:	00d2      	lsls	r2, r2, #3
 800071a:	21ff      	movs	r1, #255	; 0xff
 800071c:	4091      	lsls	r1, r2
 800071e:	000a      	movs	r2, r1
 8000720:	43d2      	mvns	r2, r2
 8000722:	401a      	ands	r2, r3
 8000724:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	019b      	lsls	r3, r3, #6
 800072a:	22ff      	movs	r2, #255	; 0xff
 800072c:	401a      	ands	r2, r3
 800072e:	1dfb      	adds	r3, r7, #7
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	0018      	movs	r0, r3
 8000734:	2303      	movs	r3, #3
 8000736:	4003      	ands	r3, r0
 8000738:	00db      	lsls	r3, r3, #3
 800073a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800073c:	481f      	ldr	r0, [pc, #124]	; (80007bc <__NVIC_SetPriority+0xd4>)
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	b25b      	sxtb	r3, r3
 8000744:	089b      	lsrs	r3, r3, #2
 8000746:	430a      	orrs	r2, r1
 8000748:	33c0      	adds	r3, #192	; 0xc0
 800074a:	009b      	lsls	r3, r3, #2
 800074c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800074e:	e031      	b.n	80007b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000750:	4a1b      	ldr	r2, [pc, #108]	; (80007c0 <__NVIC_SetPriority+0xd8>)
 8000752:	1dfb      	adds	r3, r7, #7
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	0019      	movs	r1, r3
 8000758:	230f      	movs	r3, #15
 800075a:	400b      	ands	r3, r1
 800075c:	3b08      	subs	r3, #8
 800075e:	089b      	lsrs	r3, r3, #2
 8000760:	3306      	adds	r3, #6
 8000762:	009b      	lsls	r3, r3, #2
 8000764:	18d3      	adds	r3, r2, r3
 8000766:	3304      	adds	r3, #4
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	1dfa      	adds	r2, r7, #7
 800076c:	7812      	ldrb	r2, [r2, #0]
 800076e:	0011      	movs	r1, r2
 8000770:	2203      	movs	r2, #3
 8000772:	400a      	ands	r2, r1
 8000774:	00d2      	lsls	r2, r2, #3
 8000776:	21ff      	movs	r1, #255	; 0xff
 8000778:	4091      	lsls	r1, r2
 800077a:	000a      	movs	r2, r1
 800077c:	43d2      	mvns	r2, r2
 800077e:	401a      	ands	r2, r3
 8000780:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	019b      	lsls	r3, r3, #6
 8000786:	22ff      	movs	r2, #255	; 0xff
 8000788:	401a      	ands	r2, r3
 800078a:	1dfb      	adds	r3, r7, #7
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	0018      	movs	r0, r3
 8000790:	2303      	movs	r3, #3
 8000792:	4003      	ands	r3, r0
 8000794:	00db      	lsls	r3, r3, #3
 8000796:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000798:	4809      	ldr	r0, [pc, #36]	; (80007c0 <__NVIC_SetPriority+0xd8>)
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	001c      	movs	r4, r3
 80007a0:	230f      	movs	r3, #15
 80007a2:	4023      	ands	r3, r4
 80007a4:	3b08      	subs	r3, #8
 80007a6:	089b      	lsrs	r3, r3, #2
 80007a8:	430a      	orrs	r2, r1
 80007aa:	3306      	adds	r3, #6
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	18c3      	adds	r3, r0, r3
 80007b0:	3304      	adds	r3, #4
 80007b2:	601a      	str	r2, [r3, #0]
}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b003      	add	sp, #12
 80007ba:	bd90      	pop	{r4, r7, pc}
 80007bc:	e000e100 	.word	0xe000e100
 80007c0:	e000ed00 	.word	0xe000ed00

080007c4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60b9      	str	r1, [r7, #8]
 80007cc:	607a      	str	r2, [r7, #4]
 80007ce:	210f      	movs	r1, #15
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	1c02      	adds	r2, r0, #0
 80007d4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80007d6:	68ba      	ldr	r2, [r7, #8]
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b25b      	sxtb	r3, r3
 80007de:	0011      	movs	r1, r2
 80007e0:	0018      	movs	r0, r3
 80007e2:	f7ff ff81 	bl	80006e8 <__NVIC_SetPriority>
}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b004      	add	sp, #16
 80007ec:	bd80      	pop	{r7, pc}

080007ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b082      	sub	sp, #8
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	0002      	movs	r2, r0
 80007f6:	1dfb      	adds	r3, r7, #7
 80007f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007fa:	1dfb      	adds	r3, r7, #7
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	b25b      	sxtb	r3, r3
 8000800:	0018      	movs	r0, r3
 8000802:	f7ff ff57 	bl	80006b4 <__NVIC_EnableIRQ>
}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	b002      	add	sp, #8
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b086      	sub	sp, #24
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800081e:	e147      	b.n	8000ab0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2101      	movs	r1, #1
 8000826:	697a      	ldr	r2, [r7, #20]
 8000828:	4091      	lsls	r1, r2
 800082a:	000a      	movs	r2, r1
 800082c:	4013      	ands	r3, r2
 800082e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d100      	bne.n	8000838 <HAL_GPIO_Init+0x28>
 8000836:	e138      	b.n	8000aaa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	2203      	movs	r2, #3
 800083e:	4013      	ands	r3, r2
 8000840:	2b01      	cmp	r3, #1
 8000842:	d005      	beq.n	8000850 <HAL_GPIO_Init+0x40>
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	2203      	movs	r2, #3
 800084a:	4013      	ands	r3, r2
 800084c:	2b02      	cmp	r3, #2
 800084e:	d130      	bne.n	80008b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	2203      	movs	r2, #3
 800085c:	409a      	lsls	r2, r3
 800085e:	0013      	movs	r3, r2
 8000860:	43da      	mvns	r2, r3
 8000862:	693b      	ldr	r3, [r7, #16]
 8000864:	4013      	ands	r3, r2
 8000866:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	68da      	ldr	r2, [r3, #12]
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	409a      	lsls	r2, r3
 8000872:	0013      	movs	r3, r2
 8000874:	693a      	ldr	r2, [r7, #16]
 8000876:	4313      	orrs	r3, r2
 8000878:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	693a      	ldr	r2, [r7, #16]
 800087e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000886:	2201      	movs	r2, #1
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	409a      	lsls	r2, r3
 800088c:	0013      	movs	r3, r2
 800088e:	43da      	mvns	r2, r3
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	4013      	ands	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	091b      	lsrs	r3, r3, #4
 800089c:	2201      	movs	r2, #1
 800089e:	401a      	ands	r2, r3
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	409a      	lsls	r2, r3
 80008a4:	0013      	movs	r3, r2
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	2203      	movs	r2, #3
 80008b8:	4013      	ands	r3, r2
 80008ba:	2b03      	cmp	r3, #3
 80008bc:	d017      	beq.n	80008ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	68db      	ldr	r3, [r3, #12]
 80008c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	2203      	movs	r2, #3
 80008ca:	409a      	lsls	r2, r3
 80008cc:	0013      	movs	r3, r2
 80008ce:	43da      	mvns	r2, r3
 80008d0:	693b      	ldr	r3, [r7, #16]
 80008d2:	4013      	ands	r3, r2
 80008d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	689a      	ldr	r2, [r3, #8]
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	409a      	lsls	r2, r3
 80008e0:	0013      	movs	r3, r2
 80008e2:	693a      	ldr	r2, [r7, #16]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	693a      	ldr	r2, [r7, #16]
 80008ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	2203      	movs	r2, #3
 80008f4:	4013      	ands	r3, r2
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d123      	bne.n	8000942 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	08da      	lsrs	r2, r3, #3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	3208      	adds	r2, #8
 8000902:	0092      	lsls	r2, r2, #2
 8000904:	58d3      	ldr	r3, [r2, r3]
 8000906:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	2207      	movs	r2, #7
 800090c:	4013      	ands	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	220f      	movs	r2, #15
 8000912:	409a      	lsls	r2, r3
 8000914:	0013      	movs	r3, r2
 8000916:	43da      	mvns	r2, r3
 8000918:	693b      	ldr	r3, [r7, #16]
 800091a:	4013      	ands	r3, r2
 800091c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	691a      	ldr	r2, [r3, #16]
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	2107      	movs	r1, #7
 8000926:	400b      	ands	r3, r1
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	409a      	lsls	r2, r3
 800092c:	0013      	movs	r3, r2
 800092e:	693a      	ldr	r2, [r7, #16]
 8000930:	4313      	orrs	r3, r2
 8000932:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	08da      	lsrs	r2, r3, #3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	3208      	adds	r2, #8
 800093c:	0092      	lsls	r2, r2, #2
 800093e:	6939      	ldr	r1, [r7, #16]
 8000940:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	005b      	lsls	r3, r3, #1
 800094c:	2203      	movs	r2, #3
 800094e:	409a      	lsls	r2, r3
 8000950:	0013      	movs	r3, r2
 8000952:	43da      	mvns	r2, r3
 8000954:	693b      	ldr	r3, [r7, #16]
 8000956:	4013      	ands	r3, r2
 8000958:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	2203      	movs	r2, #3
 8000960:	401a      	ands	r2, r3
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	409a      	lsls	r2, r3
 8000968:	0013      	movs	r3, r2
 800096a:	693a      	ldr	r2, [r7, #16]
 800096c:	4313      	orrs	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	685a      	ldr	r2, [r3, #4]
 800097a:	23c0      	movs	r3, #192	; 0xc0
 800097c:	029b      	lsls	r3, r3, #10
 800097e:	4013      	ands	r3, r2
 8000980:	d100      	bne.n	8000984 <HAL_GPIO_Init+0x174>
 8000982:	e092      	b.n	8000aaa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000984:	4a50      	ldr	r2, [pc, #320]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	089b      	lsrs	r3, r3, #2
 800098a:	3318      	adds	r3, #24
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	589b      	ldr	r3, [r3, r2]
 8000990:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	2203      	movs	r2, #3
 8000996:	4013      	ands	r3, r2
 8000998:	00db      	lsls	r3, r3, #3
 800099a:	220f      	movs	r2, #15
 800099c:	409a      	lsls	r2, r3
 800099e:	0013      	movs	r3, r2
 80009a0:	43da      	mvns	r2, r3
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	4013      	ands	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80009a8:	687a      	ldr	r2, [r7, #4]
 80009aa:	23a0      	movs	r3, #160	; 0xa0
 80009ac:	05db      	lsls	r3, r3, #23
 80009ae:	429a      	cmp	r2, r3
 80009b0:	d013      	beq.n	80009da <HAL_GPIO_Init+0x1ca>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4a45      	ldr	r2, [pc, #276]	; (8000acc <HAL_GPIO_Init+0x2bc>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d00d      	beq.n	80009d6 <HAL_GPIO_Init+0x1c6>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a44      	ldr	r2, [pc, #272]	; (8000ad0 <HAL_GPIO_Init+0x2c0>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d007      	beq.n	80009d2 <HAL_GPIO_Init+0x1c2>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4a43      	ldr	r2, [pc, #268]	; (8000ad4 <HAL_GPIO_Init+0x2c4>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d101      	bne.n	80009ce <HAL_GPIO_Init+0x1be>
 80009ca:	2303      	movs	r3, #3
 80009cc:	e006      	b.n	80009dc <HAL_GPIO_Init+0x1cc>
 80009ce:	2305      	movs	r3, #5
 80009d0:	e004      	b.n	80009dc <HAL_GPIO_Init+0x1cc>
 80009d2:	2302      	movs	r3, #2
 80009d4:	e002      	b.n	80009dc <HAL_GPIO_Init+0x1cc>
 80009d6:	2301      	movs	r3, #1
 80009d8:	e000      	b.n	80009dc <HAL_GPIO_Init+0x1cc>
 80009da:	2300      	movs	r3, #0
 80009dc:	697a      	ldr	r2, [r7, #20]
 80009de:	2103      	movs	r1, #3
 80009e0:	400a      	ands	r2, r1
 80009e2:	00d2      	lsls	r2, r2, #3
 80009e4:	4093      	lsls	r3, r2
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80009ec:	4936      	ldr	r1, [pc, #216]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	089b      	lsrs	r3, r3, #2
 80009f2:	3318      	adds	r3, #24
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80009fa:	4b33      	ldr	r3, [pc, #204]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	43da      	mvns	r2, r3
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685a      	ldr	r2, [r3, #4]
 8000a0e:	2380      	movs	r3, #128	; 0x80
 8000a10:	035b      	lsls	r3, r3, #13
 8000a12:	4013      	ands	r3, r2
 8000a14:	d003      	beq.n	8000a1e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a1e:	4b2a      	ldr	r3, [pc, #168]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000a24:	4b28      	ldr	r3, [pc, #160]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	43da      	mvns	r2, r3
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	4013      	ands	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685a      	ldr	r2, [r3, #4]
 8000a38:	2380      	movs	r3, #128	; 0x80
 8000a3a:	039b      	lsls	r3, r3, #14
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	d003      	beq.n	8000a48 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a48:	4b1f      	ldr	r3, [pc, #124]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000a4e:	4a1e      	ldr	r2, [pc, #120]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 8000a50:	2384      	movs	r3, #132	; 0x84
 8000a52:	58d3      	ldr	r3, [r2, r3]
 8000a54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	43da      	mvns	r2, r3
 8000a5a:	693b      	ldr	r3, [r7, #16]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	685a      	ldr	r2, [r3, #4]
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	029b      	lsls	r3, r3, #10
 8000a68:	4013      	ands	r3, r2
 8000a6a:	d003      	beq.n	8000a74 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a74:	4914      	ldr	r1, [pc, #80]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 8000a76:	2284      	movs	r2, #132	; 0x84
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000a7c:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	58d3      	ldr	r3, [r2, r3]
 8000a82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	43da      	mvns	r2, r3
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685a      	ldr	r2, [r3, #4]
 8000a92:	2380      	movs	r3, #128	; 0x80
 8000a94:	025b      	lsls	r3, r3, #9
 8000a96:	4013      	ands	r3, r2
 8000a98:	d003      	beq.n	8000aa2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000aa2:	4909      	ldr	r1, [pc, #36]	; (8000ac8 <HAL_GPIO_Init+0x2b8>)
 8000aa4:	2280      	movs	r2, #128	; 0x80
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	3301      	adds	r3, #1
 8000aae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	40da      	lsrs	r2, r3
 8000ab8:	1e13      	subs	r3, r2, #0
 8000aba:	d000      	beq.n	8000abe <HAL_GPIO_Init+0x2ae>
 8000abc:	e6b0      	b.n	8000820 <HAL_GPIO_Init+0x10>
  }
}
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	46c0      	nop			; (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	b006      	add	sp, #24
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40021800 	.word	0x40021800
 8000acc:	50000400 	.word	0x50000400
 8000ad0:	50000800 	.word	0x50000800
 8000ad4:	50000c00 	.word	0x50000c00

08000ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	0008      	movs	r0, r1
 8000ae2:	0011      	movs	r1, r2
 8000ae4:	1cbb      	adds	r3, r7, #2
 8000ae6:	1c02      	adds	r2, r0, #0
 8000ae8:	801a      	strh	r2, [r3, #0]
 8000aea:	1c7b      	adds	r3, r7, #1
 8000aec:	1c0a      	adds	r2, r1, #0
 8000aee:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000af0:	1c7b      	adds	r3, r7, #1
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d004      	beq.n	8000b02 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000af8:	1cbb      	adds	r3, r7, #2
 8000afa:	881a      	ldrh	r2, [r3, #0]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b00:	e003      	b.n	8000b0a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b02:	1cbb      	adds	r3, r7, #2
 8000b04:	881a      	ldrh	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	b002      	add	sp, #8
 8000b10:	bd80      	pop	{r7, pc}
	...

08000b14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000b1c:	4b19      	ldr	r3, [pc, #100]	; (8000b84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a19      	ldr	r2, [pc, #100]	; (8000b88 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000b22:	4013      	ands	r3, r2
 8000b24:	0019      	movs	r1, r3
 8000b26:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	2380      	movs	r3, #128	; 0x80
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d11f      	bne.n	8000b78 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000b38:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	0013      	movs	r3, r2
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	189b      	adds	r3, r3, r2
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	4912      	ldr	r1, [pc, #72]	; (8000b90 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000b46:	0018      	movs	r0, r3
 8000b48:	f7ff fade 	bl	8000108 <__udivsi3>
 8000b4c:	0003      	movs	r3, r0
 8000b4e:	3301      	adds	r3, #1
 8000b50:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b52:	e008      	b.n	8000b66 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d003      	beq.n	8000b62 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	3b01      	subs	r3, #1
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	e001      	b.n	8000b66 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000b62:	2303      	movs	r3, #3
 8000b64:	e009      	b.n	8000b7a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b66:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000b68:	695a      	ldr	r2, [r3, #20]
 8000b6a:	2380      	movs	r3, #128	; 0x80
 8000b6c:	00db      	lsls	r3, r3, #3
 8000b6e:	401a      	ands	r2, r3
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	00db      	lsls	r3, r3, #3
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d0ed      	beq.n	8000b54 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000b78:	2300      	movs	r3, #0
}
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b004      	add	sp, #16
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	40007000 	.word	0x40007000
 8000b88:	fffff9ff 	.word	0xfffff9ff
 8000b8c:	20000000 	.word	0x20000000
 8000b90:	000f4240 	.word	0x000f4240

08000b94 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000b98:	4b03      	ldr	r3, [pc, #12]	; (8000ba8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000b9a:	689a      	ldr	r2, [r3, #8]
 8000b9c:	23e0      	movs	r3, #224	; 0xe0
 8000b9e:	01db      	lsls	r3, r3, #7
 8000ba0:	4013      	ands	r3, r2
}
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	40021000 	.word	0x40021000

08000bac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b088      	sub	sp, #32
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d101      	bne.n	8000bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e2fe      	b.n	80011bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	d100      	bne.n	8000bca <HAL_RCC_OscConfig+0x1e>
 8000bc8:	e07c      	b.n	8000cc4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bca:	4bc3      	ldr	r3, [pc, #780]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	2238      	movs	r2, #56	; 0x38
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bd4:	4bc0      	ldr	r3, [pc, #768]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	2203      	movs	r2, #3
 8000bda:	4013      	ands	r3, r2
 8000bdc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	2b10      	cmp	r3, #16
 8000be2:	d102      	bne.n	8000bea <HAL_RCC_OscConfig+0x3e>
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	2b03      	cmp	r3, #3
 8000be8:	d002      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	2b08      	cmp	r3, #8
 8000bee:	d10b      	bne.n	8000c08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf0:	4bb9      	ldr	r3, [pc, #740]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	2380      	movs	r3, #128	; 0x80
 8000bf6:	029b      	lsls	r3, r3, #10
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	d062      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x116>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d15e      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000c04:	2301      	movs	r3, #1
 8000c06:	e2d9      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	685a      	ldr	r2, [r3, #4]
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	025b      	lsls	r3, r3, #9
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d107      	bne.n	8000c24 <HAL_RCC_OscConfig+0x78>
 8000c14:	4bb0      	ldr	r3, [pc, #704]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	4baf      	ldr	r3, [pc, #700]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c1a:	2180      	movs	r1, #128	; 0x80
 8000c1c:	0249      	lsls	r1, r1, #9
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	e020      	b.n	8000c66 <HAL_RCC_OscConfig+0xba>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	685a      	ldr	r2, [r3, #4]
 8000c28:	23a0      	movs	r3, #160	; 0xa0
 8000c2a:	02db      	lsls	r3, r3, #11
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d10e      	bne.n	8000c4e <HAL_RCC_OscConfig+0xa2>
 8000c30:	4ba9      	ldr	r3, [pc, #676]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	4ba8      	ldr	r3, [pc, #672]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c36:	2180      	movs	r1, #128	; 0x80
 8000c38:	02c9      	lsls	r1, r1, #11
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	4ba6      	ldr	r3, [pc, #664]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	4ba5      	ldr	r3, [pc, #660]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c44:	2180      	movs	r1, #128	; 0x80
 8000c46:	0249      	lsls	r1, r1, #9
 8000c48:	430a      	orrs	r2, r1
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	e00b      	b.n	8000c66 <HAL_RCC_OscConfig+0xba>
 8000c4e:	4ba2      	ldr	r3, [pc, #648]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	4ba1      	ldr	r3, [pc, #644]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c54:	49a1      	ldr	r1, [pc, #644]	; (8000edc <HAL_RCC_OscConfig+0x330>)
 8000c56:	400a      	ands	r2, r1
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	4b9f      	ldr	r3, [pc, #636]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	4b9e      	ldr	r3, [pc, #632]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c60:	499f      	ldr	r1, [pc, #636]	; (8000ee0 <HAL_RCC_OscConfig+0x334>)
 8000c62:	400a      	ands	r2, r1
 8000c64:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d014      	beq.n	8000c98 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c6e:	f7ff fd01 	bl	8000674 <HAL_GetTick>
 8000c72:	0003      	movs	r3, r0
 8000c74:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c76:	e008      	b.n	8000c8a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c78:	f7ff fcfc 	bl	8000674 <HAL_GetTick>
 8000c7c:	0002      	movs	r2, r0
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	2b64      	cmp	r3, #100	; 0x64
 8000c84:	d901      	bls.n	8000c8a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000c86:	2303      	movs	r3, #3
 8000c88:	e298      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c8a:	4b93      	ldr	r3, [pc, #588]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	2380      	movs	r3, #128	; 0x80
 8000c90:	029b      	lsls	r3, r3, #10
 8000c92:	4013      	ands	r3, r2
 8000c94:	d0f0      	beq.n	8000c78 <HAL_RCC_OscConfig+0xcc>
 8000c96:	e015      	b.n	8000cc4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c98:	f7ff fcec 	bl	8000674 <HAL_GetTick>
 8000c9c:	0003      	movs	r3, r0
 8000c9e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ca0:	e008      	b.n	8000cb4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ca2:	f7ff fce7 	bl	8000674 <HAL_GetTick>
 8000ca6:	0002      	movs	r2, r0
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	2b64      	cmp	r3, #100	; 0x64
 8000cae:	d901      	bls.n	8000cb4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e283      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cb4:	4b88      	ldr	r3, [pc, #544]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	2380      	movs	r3, #128	; 0x80
 8000cba:	029b      	lsls	r3, r3, #10
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	d1f0      	bne.n	8000ca2 <HAL_RCC_OscConfig+0xf6>
 8000cc0:	e000      	b.n	8000cc4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2202      	movs	r2, #2
 8000cca:	4013      	ands	r3, r2
 8000ccc:	d100      	bne.n	8000cd0 <HAL_RCC_OscConfig+0x124>
 8000cce:	e099      	b.n	8000e04 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000cd0:	4b81      	ldr	r3, [pc, #516]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	2238      	movs	r2, #56	; 0x38
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000cda:	4b7f      	ldr	r3, [pc, #508]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	2203      	movs	r2, #3
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	2b10      	cmp	r3, #16
 8000ce8:	d102      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x144>
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	2b02      	cmp	r3, #2
 8000cee:	d002      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d135      	bne.n	8000d62 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000cf6:	4b78      	ldr	r3, [pc, #480]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	00db      	lsls	r3, r3, #3
 8000cfe:	4013      	ands	r3, r2
 8000d00:	d005      	beq.n	8000d0e <HAL_RCC_OscConfig+0x162>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	68db      	ldr	r3, [r3, #12]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d101      	bne.n	8000d0e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e256      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d0e:	4b72      	ldr	r3, [pc, #456]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	4a74      	ldr	r2, [pc, #464]	; (8000ee4 <HAL_RCC_OscConfig+0x338>)
 8000d14:	4013      	ands	r3, r2
 8000d16:	0019      	movs	r1, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	695b      	ldr	r3, [r3, #20]
 8000d1c:	021a      	lsls	r2, r3, #8
 8000d1e:	4b6e      	ldr	r3, [pc, #440]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d20:	430a      	orrs	r2, r1
 8000d22:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d112      	bne.n	8000d50 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000d2a:	4b6b      	ldr	r3, [pc, #428]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a6e      	ldr	r2, [pc, #440]	; (8000ee8 <HAL_RCC_OscConfig+0x33c>)
 8000d30:	4013      	ands	r3, r2
 8000d32:	0019      	movs	r1, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	691a      	ldr	r2, [r3, #16]
 8000d38:	4b67      	ldr	r3, [pc, #412]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000d3e:	4b66      	ldr	r3, [pc, #408]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	0adb      	lsrs	r3, r3, #11
 8000d44:	2207      	movs	r2, #7
 8000d46:	4013      	ands	r3, r2
 8000d48:	4a68      	ldr	r2, [pc, #416]	; (8000eec <HAL_RCC_OscConfig+0x340>)
 8000d4a:	40da      	lsrs	r2, r3
 8000d4c:	4b68      	ldr	r3, [pc, #416]	; (8000ef0 <HAL_RCC_OscConfig+0x344>)
 8000d4e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000d50:	4b68      	ldr	r3, [pc, #416]	; (8000ef4 <HAL_RCC_OscConfig+0x348>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	0018      	movs	r0, r3
 8000d56:	f7ff fbbd 	bl	80004d4 <HAL_InitTick>
 8000d5a:	1e03      	subs	r3, r0, #0
 8000d5c:	d051      	beq.n	8000e02 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	e22c      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d030      	beq.n	8000dcc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000d6a:	4b5b      	ldr	r3, [pc, #364]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a5e      	ldr	r2, [pc, #376]	; (8000ee8 <HAL_RCC_OscConfig+0x33c>)
 8000d70:	4013      	ands	r3, r2
 8000d72:	0019      	movs	r1, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	691a      	ldr	r2, [r3, #16]
 8000d78:	4b57      	ldr	r3, [pc, #348]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000d7e:	4b56      	ldr	r3, [pc, #344]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	4b55      	ldr	r3, [pc, #340]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000d84:	2180      	movs	r1, #128	; 0x80
 8000d86:	0049      	lsls	r1, r1, #1
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d8c:	f7ff fc72 	bl	8000674 <HAL_GetTick>
 8000d90:	0003      	movs	r3, r0
 8000d92:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d94:	e008      	b.n	8000da8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d96:	f7ff fc6d 	bl	8000674 <HAL_GetTick>
 8000d9a:	0002      	movs	r2, r0
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d901      	bls.n	8000da8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000da4:	2303      	movs	r3, #3
 8000da6:	e209      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000da8:	4b4b      	ldr	r3, [pc, #300]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	4013      	ands	r3, r2
 8000db2:	d0f0      	beq.n	8000d96 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000db4:	4b48      	ldr	r3, [pc, #288]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	4a4a      	ldr	r2, [pc, #296]	; (8000ee4 <HAL_RCC_OscConfig+0x338>)
 8000dba:	4013      	ands	r3, r2
 8000dbc:	0019      	movs	r1, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	021a      	lsls	r2, r3, #8
 8000dc4:	4b44      	ldr	r3, [pc, #272]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	e01b      	b.n	8000e04 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000dcc:	4b42      	ldr	r3, [pc, #264]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b41      	ldr	r3, [pc, #260]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000dd2:	4949      	ldr	r1, [pc, #292]	; (8000ef8 <HAL_RCC_OscConfig+0x34c>)
 8000dd4:	400a      	ands	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dd8:	f7ff fc4c 	bl	8000674 <HAL_GetTick>
 8000ddc:	0003      	movs	r3, r0
 8000dde:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000de0:	e008      	b.n	8000df4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000de2:	f7ff fc47 	bl	8000674 <HAL_GetTick>
 8000de6:	0002      	movs	r2, r0
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d901      	bls.n	8000df4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000df0:	2303      	movs	r3, #3
 8000df2:	e1e3      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000df4:	4b38      	ldr	r3, [pc, #224]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	2380      	movs	r3, #128	; 0x80
 8000dfa:	00db      	lsls	r3, r3, #3
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	d1f0      	bne.n	8000de2 <HAL_RCC_OscConfig+0x236>
 8000e00:	e000      	b.n	8000e04 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e02:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2208      	movs	r2, #8
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	d047      	beq.n	8000e9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000e0e:	4b32      	ldr	r3, [pc, #200]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	2238      	movs	r2, #56	; 0x38
 8000e14:	4013      	ands	r3, r2
 8000e16:	2b18      	cmp	r3, #24
 8000e18:	d10a      	bne.n	8000e30 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000e1a:	4b2f      	ldr	r3, [pc, #188]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000e1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e1e:	2202      	movs	r2, #2
 8000e20:	4013      	ands	r3, r2
 8000e22:	d03c      	beq.n	8000e9e <HAL_RCC_OscConfig+0x2f2>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d138      	bne.n	8000e9e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e1c5      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d019      	beq.n	8000e6c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000e38:	4b27      	ldr	r3, [pc, #156]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000e3a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e3c:	4b26      	ldr	r3, [pc, #152]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000e3e:	2101      	movs	r1, #1
 8000e40:	430a      	orrs	r2, r1
 8000e42:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e44:	f7ff fc16 	bl	8000674 <HAL_GetTick>
 8000e48:	0003      	movs	r3, r0
 8000e4a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e4c:	e008      	b.n	8000e60 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e4e:	f7ff fc11 	bl	8000674 <HAL_GetTick>
 8000e52:	0002      	movs	r2, r0
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d901      	bls.n	8000e60 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	e1ad      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e60:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000e62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e64:	2202      	movs	r2, #2
 8000e66:	4013      	ands	r3, r2
 8000e68:	d0f1      	beq.n	8000e4e <HAL_RCC_OscConfig+0x2a2>
 8000e6a:	e018      	b.n	8000e9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000e6e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e70:	4b19      	ldr	r3, [pc, #100]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000e72:	2101      	movs	r1, #1
 8000e74:	438a      	bics	r2, r1
 8000e76:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e78:	f7ff fbfc 	bl	8000674 <HAL_GetTick>
 8000e7c:	0003      	movs	r3, r0
 8000e7e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e80:	e008      	b.n	8000e94 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e82:	f7ff fbf7 	bl	8000674 <HAL_GetTick>
 8000e86:	0002      	movs	r2, r0
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e193      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e94:	4b10      	ldr	r3, [pc, #64]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000e96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e98:	2202      	movs	r2, #2
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	d1f1      	bne.n	8000e82 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2204      	movs	r2, #4
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d100      	bne.n	8000eaa <HAL_RCC_OscConfig+0x2fe>
 8000ea8:	e0c6      	b.n	8001038 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000eaa:	231f      	movs	r3, #31
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	2200      	movs	r2, #0
 8000eb0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000eb2:	4b09      	ldr	r3, [pc, #36]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	2238      	movs	r2, #56	; 0x38
 8000eb8:	4013      	ands	r3, r2
 8000eba:	2b20      	cmp	r3, #32
 8000ebc:	d11e      	bne.n	8000efc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000ebe:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <HAL_RCC_OscConfig+0x32c>)
 8000ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ec2:	2202      	movs	r2, #2
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	d100      	bne.n	8000eca <HAL_RCC_OscConfig+0x31e>
 8000ec8:	e0b6      	b.n	8001038 <HAL_RCC_OscConfig+0x48c>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d000      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x328>
 8000ed2:	e0b1      	b.n	8001038 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e171      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	fffeffff 	.word	0xfffeffff
 8000ee0:	fffbffff 	.word	0xfffbffff
 8000ee4:	ffff80ff 	.word	0xffff80ff
 8000ee8:	ffffc7ff 	.word	0xffffc7ff
 8000eec:	00f42400 	.word	0x00f42400
 8000ef0:	20000000 	.word	0x20000000
 8000ef4:	20000004 	.word	0x20000004
 8000ef8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000efc:	4bb1      	ldr	r3, [pc, #708]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000efe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f00:	2380      	movs	r3, #128	; 0x80
 8000f02:	055b      	lsls	r3, r3, #21
 8000f04:	4013      	ands	r3, r2
 8000f06:	d101      	bne.n	8000f0c <HAL_RCC_OscConfig+0x360>
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e000      	b.n	8000f0e <HAL_RCC_OscConfig+0x362>
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d011      	beq.n	8000f36 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000f12:	4bac      	ldr	r3, [pc, #688]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000f14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f16:	4bab      	ldr	r3, [pc, #684]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	0549      	lsls	r1, r1, #21
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f20:	4ba8      	ldr	r3, [pc, #672]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000f22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f24:	2380      	movs	r3, #128	; 0x80
 8000f26:	055b      	lsls	r3, r3, #21
 8000f28:	4013      	ands	r3, r2
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000f2e:	231f      	movs	r3, #31
 8000f30:	18fb      	adds	r3, r7, r3
 8000f32:	2201      	movs	r2, #1
 8000f34:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f36:	4ba4      	ldr	r3, [pc, #656]	; (80011c8 <HAL_RCC_OscConfig+0x61c>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	2380      	movs	r3, #128	; 0x80
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	4013      	ands	r3, r2
 8000f40:	d11a      	bne.n	8000f78 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000f42:	4ba1      	ldr	r3, [pc, #644]	; (80011c8 <HAL_RCC_OscConfig+0x61c>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	4ba0      	ldr	r3, [pc, #640]	; (80011c8 <HAL_RCC_OscConfig+0x61c>)
 8000f48:	2180      	movs	r1, #128	; 0x80
 8000f4a:	0049      	lsls	r1, r1, #1
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000f50:	f7ff fb90 	bl	8000674 <HAL_GetTick>
 8000f54:	0003      	movs	r3, r0
 8000f56:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f58:	e008      	b.n	8000f6c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f5a:	f7ff fb8b 	bl	8000674 <HAL_GetTick>
 8000f5e:	0002      	movs	r2, r0
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e127      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f6c:	4b96      	ldr	r3, [pc, #600]	; (80011c8 <HAL_RCC_OscConfig+0x61c>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	4013      	ands	r3, r2
 8000f76:	d0f0      	beq.n	8000f5a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d106      	bne.n	8000f8e <HAL_RCC_OscConfig+0x3e2>
 8000f80:	4b90      	ldr	r3, [pc, #576]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000f82:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f84:	4b8f      	ldr	r3, [pc, #572]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000f86:	2101      	movs	r1, #1
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f8c:	e01c      	b.n	8000fc8 <HAL_RCC_OscConfig+0x41c>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	2b05      	cmp	r3, #5
 8000f94:	d10c      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x404>
 8000f96:	4b8b      	ldr	r3, [pc, #556]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000f98:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f9a:	4b8a      	ldr	r3, [pc, #552]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000f9c:	2104      	movs	r1, #4
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	65da      	str	r2, [r3, #92]	; 0x5c
 8000fa2:	4b88      	ldr	r3, [pc, #544]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000fa4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000fa6:	4b87      	ldr	r3, [pc, #540]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000fa8:	2101      	movs	r1, #1
 8000faa:	430a      	orrs	r2, r1
 8000fac:	65da      	str	r2, [r3, #92]	; 0x5c
 8000fae:	e00b      	b.n	8000fc8 <HAL_RCC_OscConfig+0x41c>
 8000fb0:	4b84      	ldr	r3, [pc, #528]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000fb2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000fb4:	4b83      	ldr	r3, [pc, #524]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	438a      	bics	r2, r1
 8000fba:	65da      	str	r2, [r3, #92]	; 0x5c
 8000fbc:	4b81      	ldr	r3, [pc, #516]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000fbe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000fc0:	4b80      	ldr	r3, [pc, #512]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	438a      	bics	r2, r1
 8000fc6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d014      	beq.n	8000ffa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fb50 	bl	8000674 <HAL_GetTick>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fd8:	e009      	b.n	8000fee <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fda:	f7ff fb4b 	bl	8000674 <HAL_GetTick>
 8000fde:	0002      	movs	r2, r0
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	4a79      	ldr	r2, [pc, #484]	; (80011cc <HAL_RCC_OscConfig+0x620>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d901      	bls.n	8000fee <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e0e6      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fee:	4b75      	ldr	r3, [pc, #468]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8000ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	d0f0      	beq.n	8000fda <HAL_RCC_OscConfig+0x42e>
 8000ff8:	e013      	b.n	8001022 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ffa:	f7ff fb3b 	bl	8000674 <HAL_GetTick>
 8000ffe:	0003      	movs	r3, r0
 8001000:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001002:	e009      	b.n	8001018 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001004:	f7ff fb36 	bl	8000674 <HAL_GetTick>
 8001008:	0002      	movs	r2, r0
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	4a6f      	ldr	r2, [pc, #444]	; (80011cc <HAL_RCC_OscConfig+0x620>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e0d1      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001018:	4b6a      	ldr	r3, [pc, #424]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 800101a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800101c:	2202      	movs	r2, #2
 800101e:	4013      	ands	r3, r2
 8001020:	d1f0      	bne.n	8001004 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001022:	231f      	movs	r3, #31
 8001024:	18fb      	adds	r3, r7, r3
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d105      	bne.n	8001038 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800102c:	4b65      	ldr	r3, [pc, #404]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 800102e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001030:	4b64      	ldr	r3, [pc, #400]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8001032:	4967      	ldr	r1, [pc, #412]	; (80011d0 <HAL_RCC_OscConfig+0x624>)
 8001034:	400a      	ands	r2, r1
 8001036:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69db      	ldr	r3, [r3, #28]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d100      	bne.n	8001042 <HAL_RCC_OscConfig+0x496>
 8001040:	e0bb      	b.n	80011ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001042:	4b60      	ldr	r3, [pc, #384]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	2238      	movs	r2, #56	; 0x38
 8001048:	4013      	ands	r3, r2
 800104a:	2b10      	cmp	r3, #16
 800104c:	d100      	bne.n	8001050 <HAL_RCC_OscConfig+0x4a4>
 800104e:	e07b      	b.n	8001148 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	69db      	ldr	r3, [r3, #28]
 8001054:	2b02      	cmp	r3, #2
 8001056:	d156      	bne.n	8001106 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001058:	4b5a      	ldr	r3, [pc, #360]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	4b59      	ldr	r3, [pc, #356]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 800105e:	495d      	ldr	r1, [pc, #372]	; (80011d4 <HAL_RCC_OscConfig+0x628>)
 8001060:	400a      	ands	r2, r1
 8001062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001064:	f7ff fb06 	bl	8000674 <HAL_GetTick>
 8001068:	0003      	movs	r3, r0
 800106a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800106c:	e008      	b.n	8001080 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800106e:	f7ff fb01 	bl	8000674 <HAL_GetTick>
 8001072:	0002      	movs	r2, r0
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	2b02      	cmp	r3, #2
 800107a:	d901      	bls.n	8001080 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800107c:	2303      	movs	r3, #3
 800107e:	e09d      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001080:	4b50      	ldr	r3, [pc, #320]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	2380      	movs	r3, #128	; 0x80
 8001086:	049b      	lsls	r3, r3, #18
 8001088:	4013      	ands	r3, r2
 800108a:	d1f0      	bne.n	800106e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800108c:	4b4d      	ldr	r3, [pc, #308]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	4a51      	ldr	r2, [pc, #324]	; (80011d8 <HAL_RCC_OscConfig+0x62c>)
 8001092:	4013      	ands	r3, r2
 8001094:	0019      	movs	r1, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6a1a      	ldr	r2, [r3, #32]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800109e:	431a      	orrs	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010a4:	021b      	lsls	r3, r3, #8
 80010a6:	431a      	orrs	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ac:	431a      	orrs	r2, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	431a      	orrs	r2, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010b8:	431a      	orrs	r2, r3
 80010ba:	4b42      	ldr	r3, [pc, #264]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 80010bc:	430a      	orrs	r2, r1
 80010be:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010c0:	4b40      	ldr	r3, [pc, #256]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4b3f      	ldr	r3, [pc, #252]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 80010c6:	2180      	movs	r1, #128	; 0x80
 80010c8:	0449      	lsls	r1, r1, #17
 80010ca:	430a      	orrs	r2, r1
 80010cc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80010ce:	4b3d      	ldr	r3, [pc, #244]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 80010d0:	68da      	ldr	r2, [r3, #12]
 80010d2:	4b3c      	ldr	r3, [pc, #240]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 80010d4:	2180      	movs	r1, #128	; 0x80
 80010d6:	0549      	lsls	r1, r1, #21
 80010d8:	430a      	orrs	r2, r1
 80010da:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010dc:	f7ff faca 	bl	8000674 <HAL_GetTick>
 80010e0:	0003      	movs	r3, r0
 80010e2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010e4:	e008      	b.n	80010f8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010e6:	f7ff fac5 	bl	8000674 <HAL_GetTick>
 80010ea:	0002      	movs	r2, r0
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e061      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010f8:	4b32      	ldr	r3, [pc, #200]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	2380      	movs	r3, #128	; 0x80
 80010fe:	049b      	lsls	r3, r3, #18
 8001100:	4013      	ands	r3, r2
 8001102:	d0f0      	beq.n	80010e6 <HAL_RCC_OscConfig+0x53a>
 8001104:	e059      	b.n	80011ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001106:	4b2f      	ldr	r3, [pc, #188]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	4b2e      	ldr	r3, [pc, #184]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 800110c:	4931      	ldr	r1, [pc, #196]	; (80011d4 <HAL_RCC_OscConfig+0x628>)
 800110e:	400a      	ands	r2, r1
 8001110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001112:	f7ff faaf 	bl	8000674 <HAL_GetTick>
 8001116:	0003      	movs	r3, r0
 8001118:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800111a:	e008      	b.n	800112e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800111c:	f7ff faaa 	bl	8000674 <HAL_GetTick>
 8001120:	0002      	movs	r2, r0
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	2b02      	cmp	r3, #2
 8001128:	d901      	bls.n	800112e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e046      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800112e:	4b25      	ldr	r3, [pc, #148]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	2380      	movs	r3, #128	; 0x80
 8001134:	049b      	lsls	r3, r3, #18
 8001136:	4013      	ands	r3, r2
 8001138:	d1f0      	bne.n	800111c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800113a:	4b22      	ldr	r3, [pc, #136]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 800113c:	68da      	ldr	r2, [r3, #12]
 800113e:	4b21      	ldr	r3, [pc, #132]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8001140:	4926      	ldr	r1, [pc, #152]	; (80011dc <HAL_RCC_OscConfig+0x630>)
 8001142:	400a      	ands	r2, r1
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	e038      	b.n	80011ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	69db      	ldr	r3, [r3, #28]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d101      	bne.n	8001154 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	e033      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001154:	4b1b      	ldr	r3, [pc, #108]	; (80011c4 <HAL_RCC_OscConfig+0x618>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	2203      	movs	r2, #3
 800115e:	401a      	ands	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6a1b      	ldr	r3, [r3, #32]
 8001164:	429a      	cmp	r2, r3
 8001166:	d126      	bne.n	80011b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	2270      	movs	r2, #112	; 0x70
 800116c:	401a      	ands	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001172:	429a      	cmp	r2, r3
 8001174:	d11f      	bne.n	80011b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	23fe      	movs	r3, #254	; 0xfe
 800117a:	01db      	lsls	r3, r3, #7
 800117c:	401a      	ands	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001182:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001184:	429a      	cmp	r2, r3
 8001186:	d116      	bne.n	80011b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	23f8      	movs	r3, #248	; 0xf8
 800118c:	039b      	lsls	r3, r3, #14
 800118e:	401a      	ands	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001194:	429a      	cmp	r2, r3
 8001196:	d10e      	bne.n	80011b6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	23e0      	movs	r3, #224	; 0xe0
 800119c:	051b      	lsls	r3, r3, #20
 800119e:	401a      	ands	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d106      	bne.n	80011b6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	0f5b      	lsrs	r3, r3, #29
 80011ac:	075a      	lsls	r2, r3, #29
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d001      	beq.n	80011ba <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e000      	b.n	80011bc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	0018      	movs	r0, r3
 80011be:	46bd      	mov	sp, r7
 80011c0:	b008      	add	sp, #32
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40007000 	.word	0x40007000
 80011cc:	00001388 	.word	0x00001388
 80011d0:	efffffff 	.word	0xefffffff
 80011d4:	feffffff 	.word	0xfeffffff
 80011d8:	11c1808c 	.word	0x11c1808c
 80011dc:	eefefffc 	.word	0xeefefffc

080011e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d101      	bne.n	80011f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e0e9      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011f4:	4b76      	ldr	r3, [pc, #472]	; (80013d0 <HAL_RCC_ClockConfig+0x1f0>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2207      	movs	r2, #7
 80011fa:	4013      	ands	r3, r2
 80011fc:	683a      	ldr	r2, [r7, #0]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d91e      	bls.n	8001240 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001202:	4b73      	ldr	r3, [pc, #460]	; (80013d0 <HAL_RCC_ClockConfig+0x1f0>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2207      	movs	r2, #7
 8001208:	4393      	bics	r3, r2
 800120a:	0019      	movs	r1, r3
 800120c:	4b70      	ldr	r3, [pc, #448]	; (80013d0 <HAL_RCC_ClockConfig+0x1f0>)
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	430a      	orrs	r2, r1
 8001212:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001214:	f7ff fa2e 	bl	8000674 <HAL_GetTick>
 8001218:	0003      	movs	r3, r0
 800121a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800121c:	e009      	b.n	8001232 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800121e:	f7ff fa29 	bl	8000674 <HAL_GetTick>
 8001222:	0002      	movs	r2, r0
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	4a6a      	ldr	r2, [pc, #424]	; (80013d4 <HAL_RCC_ClockConfig+0x1f4>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d901      	bls.n	8001232 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e0ca      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001232:	4b67      	ldr	r3, [pc, #412]	; (80013d0 <HAL_RCC_ClockConfig+0x1f0>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2207      	movs	r2, #7
 8001238:	4013      	ands	r3, r2
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	d1ee      	bne.n	800121e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2202      	movs	r2, #2
 8001246:	4013      	ands	r3, r2
 8001248:	d015      	beq.n	8001276 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2204      	movs	r2, #4
 8001250:	4013      	ands	r3, r2
 8001252:	d006      	beq.n	8001262 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001254:	4b60      	ldr	r3, [pc, #384]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 8001256:	689a      	ldr	r2, [r3, #8]
 8001258:	4b5f      	ldr	r3, [pc, #380]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 800125a:	21e0      	movs	r1, #224	; 0xe0
 800125c:	01c9      	lsls	r1, r1, #7
 800125e:	430a      	orrs	r2, r1
 8001260:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001262:	4b5d      	ldr	r3, [pc, #372]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	4a5d      	ldr	r2, [pc, #372]	; (80013dc <HAL_RCC_ClockConfig+0x1fc>)
 8001268:	4013      	ands	r3, r2
 800126a:	0019      	movs	r1, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689a      	ldr	r2, [r3, #8]
 8001270:	4b59      	ldr	r3, [pc, #356]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 8001272:	430a      	orrs	r2, r1
 8001274:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2201      	movs	r2, #1
 800127c:	4013      	ands	r3, r2
 800127e:	d057      	beq.n	8001330 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d107      	bne.n	8001298 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001288:	4b53      	ldr	r3, [pc, #332]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	2380      	movs	r3, #128	; 0x80
 800128e:	029b      	lsls	r3, r3, #10
 8001290:	4013      	ands	r3, r2
 8001292:	d12b      	bne.n	80012ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e097      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	2b02      	cmp	r3, #2
 800129e:	d107      	bne.n	80012b0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012a0:	4b4d      	ldr	r3, [pc, #308]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	049b      	lsls	r3, r3, #18
 80012a8:	4013      	ands	r3, r2
 80012aa:	d11f      	bne.n	80012ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e08b      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d107      	bne.n	80012c8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012b8:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	2380      	movs	r3, #128	; 0x80
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	4013      	ands	r3, r2
 80012c2:	d113      	bne.n	80012ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e07f      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	2b03      	cmp	r3, #3
 80012ce:	d106      	bne.n	80012de <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012d0:	4b41      	ldr	r3, [pc, #260]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 80012d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012d4:	2202      	movs	r2, #2
 80012d6:	4013      	ands	r3, r2
 80012d8:	d108      	bne.n	80012ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e074      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012de:	4b3e      	ldr	r3, [pc, #248]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 80012e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012e2:	2202      	movs	r2, #2
 80012e4:	4013      	ands	r3, r2
 80012e6:	d101      	bne.n	80012ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e06d      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80012ec:	4b3a      	ldr	r3, [pc, #232]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	2207      	movs	r2, #7
 80012f2:	4393      	bics	r3, r2
 80012f4:	0019      	movs	r1, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 80012fc:	430a      	orrs	r2, r1
 80012fe:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001300:	f7ff f9b8 	bl	8000674 <HAL_GetTick>
 8001304:	0003      	movs	r3, r0
 8001306:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001308:	e009      	b.n	800131e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800130a:	f7ff f9b3 	bl	8000674 <HAL_GetTick>
 800130e:	0002      	movs	r2, r0
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	4a2f      	ldr	r2, [pc, #188]	; (80013d4 <HAL_RCC_ClockConfig+0x1f4>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d901      	bls.n	800131e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e054      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800131e:	4b2e      	ldr	r3, [pc, #184]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	2238      	movs	r2, #56	; 0x38
 8001324:	401a      	ands	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	00db      	lsls	r3, r3, #3
 800132c:	429a      	cmp	r2, r3
 800132e:	d1ec      	bne.n	800130a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001330:	4b27      	ldr	r3, [pc, #156]	; (80013d0 <HAL_RCC_ClockConfig+0x1f0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2207      	movs	r2, #7
 8001336:	4013      	ands	r3, r2
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	429a      	cmp	r2, r3
 800133c:	d21e      	bcs.n	800137c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800133e:	4b24      	ldr	r3, [pc, #144]	; (80013d0 <HAL_RCC_ClockConfig+0x1f0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2207      	movs	r2, #7
 8001344:	4393      	bics	r3, r2
 8001346:	0019      	movs	r1, r3
 8001348:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <HAL_RCC_ClockConfig+0x1f0>)
 800134a:	683a      	ldr	r2, [r7, #0]
 800134c:	430a      	orrs	r2, r1
 800134e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001350:	f7ff f990 	bl	8000674 <HAL_GetTick>
 8001354:	0003      	movs	r3, r0
 8001356:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001358:	e009      	b.n	800136e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800135a:	f7ff f98b 	bl	8000674 <HAL_GetTick>
 800135e:	0002      	movs	r2, r0
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	4a1b      	ldr	r2, [pc, #108]	; (80013d4 <HAL_RCC_ClockConfig+0x1f4>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d901      	bls.n	800136e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e02c      	b.n	80013c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800136e:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <HAL_RCC_ClockConfig+0x1f0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2207      	movs	r2, #7
 8001374:	4013      	ands	r3, r2
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	429a      	cmp	r2, r3
 800137a:	d1ee      	bne.n	800135a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2204      	movs	r2, #4
 8001382:	4013      	ands	r3, r2
 8001384:	d009      	beq.n	800139a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	4a15      	ldr	r2, [pc, #84]	; (80013e0 <HAL_RCC_ClockConfig+0x200>)
 800138c:	4013      	ands	r3, r2
 800138e:	0019      	movs	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	68da      	ldr	r2, [r3, #12]
 8001394:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 8001396:	430a      	orrs	r2, r1
 8001398:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800139a:	f000 f829 	bl	80013f0 <HAL_RCC_GetSysClockFreq>
 800139e:	0001      	movs	r1, r0
 80013a0:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <HAL_RCC_ClockConfig+0x1f8>)
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	0a1b      	lsrs	r3, r3, #8
 80013a6:	220f      	movs	r2, #15
 80013a8:	401a      	ands	r2, r3
 80013aa:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <HAL_RCC_ClockConfig+0x204>)
 80013ac:	0092      	lsls	r2, r2, #2
 80013ae:	58d3      	ldr	r3, [r2, r3]
 80013b0:	221f      	movs	r2, #31
 80013b2:	4013      	ands	r3, r2
 80013b4:	000a      	movs	r2, r1
 80013b6:	40da      	lsrs	r2, r3
 80013b8:	4b0b      	ldr	r3, [pc, #44]	; (80013e8 <HAL_RCC_ClockConfig+0x208>)
 80013ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80013bc:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <HAL_RCC_ClockConfig+0x20c>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7ff f887 	bl	80004d4 <HAL_InitTick>
 80013c6:	0003      	movs	r3, r0
}
 80013c8:	0018      	movs	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	b004      	add	sp, #16
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40022000 	.word	0x40022000
 80013d4:	00001388 	.word	0x00001388
 80013d8:	40021000 	.word	0x40021000
 80013dc:	fffff0ff 	.word	0xfffff0ff
 80013e0:	ffff8fff 	.word	0xffff8fff
 80013e4:	080039fc 	.word	0x080039fc
 80013e8:	20000000 	.word	0x20000000
 80013ec:	20000004 	.word	0x20000004

080013f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013f6:	4b3c      	ldr	r3, [pc, #240]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	2238      	movs	r2, #56	; 0x38
 80013fc:	4013      	ands	r3, r2
 80013fe:	d10f      	bne.n	8001420 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001400:	4b39      	ldr	r3, [pc, #228]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	0adb      	lsrs	r3, r3, #11
 8001406:	2207      	movs	r2, #7
 8001408:	4013      	ands	r3, r2
 800140a:	2201      	movs	r2, #1
 800140c:	409a      	lsls	r2, r3
 800140e:	0013      	movs	r3, r2
 8001410:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001412:	6839      	ldr	r1, [r7, #0]
 8001414:	4835      	ldr	r0, [pc, #212]	; (80014ec <HAL_RCC_GetSysClockFreq+0xfc>)
 8001416:	f7fe fe77 	bl	8000108 <__udivsi3>
 800141a:	0003      	movs	r3, r0
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	e05d      	b.n	80014dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001420:	4b31      	ldr	r3, [pc, #196]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	2238      	movs	r2, #56	; 0x38
 8001426:	4013      	ands	r3, r2
 8001428:	2b08      	cmp	r3, #8
 800142a:	d102      	bne.n	8001432 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800142c:	4b30      	ldr	r3, [pc, #192]	; (80014f0 <HAL_RCC_GetSysClockFreq+0x100>)
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	e054      	b.n	80014dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001432:	4b2d      	ldr	r3, [pc, #180]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	2238      	movs	r2, #56	; 0x38
 8001438:	4013      	ands	r3, r2
 800143a:	2b10      	cmp	r3, #16
 800143c:	d138      	bne.n	80014b0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800143e:	4b2a      	ldr	r3, [pc, #168]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	2203      	movs	r2, #3
 8001444:	4013      	ands	r3, r2
 8001446:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001448:	4b27      	ldr	r3, [pc, #156]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	091b      	lsrs	r3, r3, #4
 800144e:	2207      	movs	r2, #7
 8001450:	4013      	ands	r3, r2
 8001452:	3301      	adds	r3, #1
 8001454:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2b03      	cmp	r3, #3
 800145a:	d10d      	bne.n	8001478 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800145c:	68b9      	ldr	r1, [r7, #8]
 800145e:	4824      	ldr	r0, [pc, #144]	; (80014f0 <HAL_RCC_GetSysClockFreq+0x100>)
 8001460:	f7fe fe52 	bl	8000108 <__udivsi3>
 8001464:	0003      	movs	r3, r0
 8001466:	0019      	movs	r1, r3
 8001468:	4b1f      	ldr	r3, [pc, #124]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	0a1b      	lsrs	r3, r3, #8
 800146e:	227f      	movs	r2, #127	; 0x7f
 8001470:	4013      	ands	r3, r2
 8001472:	434b      	muls	r3, r1
 8001474:	617b      	str	r3, [r7, #20]
        break;
 8001476:	e00d      	b.n	8001494 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001478:	68b9      	ldr	r1, [r7, #8]
 800147a:	481c      	ldr	r0, [pc, #112]	; (80014ec <HAL_RCC_GetSysClockFreq+0xfc>)
 800147c:	f7fe fe44 	bl	8000108 <__udivsi3>
 8001480:	0003      	movs	r3, r0
 8001482:	0019      	movs	r1, r3
 8001484:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	0a1b      	lsrs	r3, r3, #8
 800148a:	227f      	movs	r2, #127	; 0x7f
 800148c:	4013      	ands	r3, r2
 800148e:	434b      	muls	r3, r1
 8001490:	617b      	str	r3, [r7, #20]
        break;
 8001492:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001494:	4b14      	ldr	r3, [pc, #80]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	0f5b      	lsrs	r3, r3, #29
 800149a:	2207      	movs	r2, #7
 800149c:	4013      	ands	r3, r2
 800149e:	3301      	adds	r3, #1
 80014a0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	6978      	ldr	r0, [r7, #20]
 80014a6:	f7fe fe2f 	bl	8000108 <__udivsi3>
 80014aa:	0003      	movs	r3, r0
 80014ac:	613b      	str	r3, [r7, #16]
 80014ae:	e015      	b.n	80014dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80014b0:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	2238      	movs	r2, #56	; 0x38
 80014b6:	4013      	ands	r3, r2
 80014b8:	2b20      	cmp	r3, #32
 80014ba:	d103      	bne.n	80014c4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80014bc:	2380      	movs	r3, #128	; 0x80
 80014be:	021b      	lsls	r3, r3, #8
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	e00b      	b.n	80014dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80014c4:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	2238      	movs	r2, #56	; 0x38
 80014ca:	4013      	ands	r3, r2
 80014cc:	2b18      	cmp	r3, #24
 80014ce:	d103      	bne.n	80014d8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80014d0:	23fa      	movs	r3, #250	; 0xfa
 80014d2:	01db      	lsls	r3, r3, #7
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	e001      	b.n	80014dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80014d8:	2300      	movs	r3, #0
 80014da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80014dc:	693b      	ldr	r3, [r7, #16]
}
 80014de:	0018      	movs	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b006      	add	sp, #24
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	46c0      	nop			; (mov r8, r8)
 80014e8:	40021000 	.word	0x40021000
 80014ec:	00f42400 	.word	0x00f42400
 80014f0:	007a1200 	.word	0x007a1200

080014f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014f8:	4b02      	ldr	r3, [pc, #8]	; (8001504 <HAL_RCC_GetHCLKFreq+0x10>)
 80014fa:	681b      	ldr	r3, [r3, #0]
}
 80014fc:	0018      	movs	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	46c0      	nop			; (mov r8, r8)
 8001504:	20000000 	.word	0x20000000

08001508 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001508:	b5b0      	push	{r4, r5, r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800150c:	f7ff fff2 	bl	80014f4 <HAL_RCC_GetHCLKFreq>
 8001510:	0004      	movs	r4, r0
 8001512:	f7ff fb3f 	bl	8000b94 <LL_RCC_GetAPB1Prescaler>
 8001516:	0003      	movs	r3, r0
 8001518:	0b1a      	lsrs	r2, r3, #12
 800151a:	4b05      	ldr	r3, [pc, #20]	; (8001530 <HAL_RCC_GetPCLK1Freq+0x28>)
 800151c:	0092      	lsls	r2, r2, #2
 800151e:	58d3      	ldr	r3, [r2, r3]
 8001520:	221f      	movs	r2, #31
 8001522:	4013      	ands	r3, r2
 8001524:	40dc      	lsrs	r4, r3
 8001526:	0023      	movs	r3, r4
}
 8001528:	0018      	movs	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	bdb0      	pop	{r4, r5, r7, pc}
 800152e:	46c0      	nop			; (mov r8, r8)
 8001530:	08003a3c 	.word	0x08003a3c

08001534 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2207      	movs	r2, #7
 8001542:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001544:	4b0e      	ldr	r3, [pc, #56]	; (8001580 <HAL_RCC_GetClockConfig+0x4c>)
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	2207      	movs	r2, #7
 800154a:	401a      	ands	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001550:	4b0b      	ldr	r3, [pc, #44]	; (8001580 <HAL_RCC_GetClockConfig+0x4c>)
 8001552:	689a      	ldr	r2, [r3, #8]
 8001554:	23f0      	movs	r3, #240	; 0xf0
 8001556:	011b      	lsls	r3, r3, #4
 8001558:	401a      	ands	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800155e:	4b08      	ldr	r3, [pc, #32]	; (8001580 <HAL_RCC_GetClockConfig+0x4c>)
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	23e0      	movs	r3, #224	; 0xe0
 8001564:	01db      	lsls	r3, r3, #7
 8001566:	401a      	ands	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800156c:	4b05      	ldr	r3, [pc, #20]	; (8001584 <HAL_RCC_GetClockConfig+0x50>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2207      	movs	r2, #7
 8001572:	401a      	ands	r2, r3
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	601a      	str	r2, [r3, #0]
}
 8001578:	46c0      	nop			; (mov r8, r8)
 800157a:	46bd      	mov	sp, r7
 800157c:	b002      	add	sp, #8
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40021000 	.word	0x40021000
 8001584:	40022000 	.word	0x40022000

08001588 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d101      	bne.n	800159a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e04a      	b.n	8001630 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	223d      	movs	r2, #61	; 0x3d
 800159e:	5c9b      	ldrb	r3, [r3, r2]
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d107      	bne.n	80015b6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	223c      	movs	r2, #60	; 0x3c
 80015aa:	2100      	movs	r1, #0
 80015ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	0018      	movs	r0, r3
 80015b2:	f000 f841 	bl	8001638 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	223d      	movs	r2, #61	; 0x3d
 80015ba:	2102      	movs	r1, #2
 80015bc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	3304      	adds	r3, #4
 80015c6:	0019      	movs	r1, r3
 80015c8:	0010      	movs	r0, r2
 80015ca:	f000 f9eb 	bl	80019a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2248      	movs	r2, #72	; 0x48
 80015d2:	2101      	movs	r1, #1
 80015d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	223e      	movs	r2, #62	; 0x3e
 80015da:	2101      	movs	r1, #1
 80015dc:	5499      	strb	r1, [r3, r2]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	223f      	movs	r2, #63	; 0x3f
 80015e2:	2101      	movs	r1, #1
 80015e4:	5499      	strb	r1, [r3, r2]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2240      	movs	r2, #64	; 0x40
 80015ea:	2101      	movs	r1, #1
 80015ec:	5499      	strb	r1, [r3, r2]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2241      	movs	r2, #65	; 0x41
 80015f2:	2101      	movs	r1, #1
 80015f4:	5499      	strb	r1, [r3, r2]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2242      	movs	r2, #66	; 0x42
 80015fa:	2101      	movs	r1, #1
 80015fc:	5499      	strb	r1, [r3, r2]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2243      	movs	r2, #67	; 0x43
 8001602:	2101      	movs	r1, #1
 8001604:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2244      	movs	r2, #68	; 0x44
 800160a:	2101      	movs	r1, #1
 800160c:	5499      	strb	r1, [r3, r2]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2245      	movs	r2, #69	; 0x45
 8001612:	2101      	movs	r1, #1
 8001614:	5499      	strb	r1, [r3, r2]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2246      	movs	r2, #70	; 0x46
 800161a:	2101      	movs	r1, #1
 800161c:	5499      	strb	r1, [r3, r2]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2247      	movs	r2, #71	; 0x47
 8001622:	2101      	movs	r1, #1
 8001624:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	223d      	movs	r2, #61	; 0x3d
 800162a:	2101      	movs	r1, #1
 800162c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	0018      	movs	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	b002      	add	sp, #8
 8001636:	bd80      	pop	{r7, pc}

08001638 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001640:	46c0      	nop			; (mov r8, r8)
 8001642:	46bd      	mov	sp, r7
 8001644:	b002      	add	sp, #8
 8001646:	bd80      	pop	{r7, pc}

08001648 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	223d      	movs	r2, #61	; 0x3d
 8001654:	5c9b      	ldrb	r3, [r3, r2]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b01      	cmp	r3, #1
 800165a:	d001      	beq.n	8001660 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e042      	b.n	80016e6 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	223d      	movs	r2, #61	; 0x3d
 8001664:	2102      	movs	r1, #2
 8001666:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2101      	movs	r1, #1
 8001674:	430a      	orrs	r2, r1
 8001676:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a1c      	ldr	r2, [pc, #112]	; (80016f0 <HAL_TIM_Base_Start_IT+0xa8>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d00f      	beq.n	80016a2 <HAL_TIM_Base_Start_IT+0x5a>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	2380      	movs	r3, #128	; 0x80
 8001688:	05db      	lsls	r3, r3, #23
 800168a:	429a      	cmp	r2, r3
 800168c:	d009      	beq.n	80016a2 <HAL_TIM_Base_Start_IT+0x5a>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a18      	ldr	r2, [pc, #96]	; (80016f4 <HAL_TIM_Base_Start_IT+0xac>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d004      	beq.n	80016a2 <HAL_TIM_Base_Start_IT+0x5a>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a16      	ldr	r2, [pc, #88]	; (80016f8 <HAL_TIM_Base_Start_IT+0xb0>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d116      	bne.n	80016d0 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	4a14      	ldr	r2, [pc, #80]	; (80016fc <HAL_TIM_Base_Start_IT+0xb4>)
 80016aa:	4013      	ands	r3, r2
 80016ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b06      	cmp	r3, #6
 80016b2:	d016      	beq.n	80016e2 <HAL_TIM_Base_Start_IT+0x9a>
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	2380      	movs	r3, #128	; 0x80
 80016b8:	025b      	lsls	r3, r3, #9
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d011      	beq.n	80016e2 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2101      	movs	r1, #1
 80016ca:	430a      	orrs	r2, r1
 80016cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016ce:	e008      	b.n	80016e2 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2101      	movs	r1, #1
 80016dc:	430a      	orrs	r2, r1
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	e000      	b.n	80016e4 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016e2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	0018      	movs	r0, r3
 80016e8:	46bd      	mov	sp, r7
 80016ea:	b004      	add	sp, #16
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	40012c00 	.word	0x40012c00
 80016f4:	40000400 	.word	0x40000400
 80016f8:	40014000 	.word	0x40014000
 80016fc:	00010007 	.word	0x00010007

08001700 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	691b      	ldr	r3, [r3, #16]
 800170e:	2202      	movs	r2, #2
 8001710:	4013      	ands	r3, r2
 8001712:	2b02      	cmp	r3, #2
 8001714:	d124      	bne.n	8001760 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	2202      	movs	r2, #2
 800171e:	4013      	ands	r3, r2
 8001720:	2b02      	cmp	r3, #2
 8001722:	d11d      	bne.n	8001760 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2203      	movs	r2, #3
 800172a:	4252      	negs	r2, r2
 800172c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	2203      	movs	r2, #3
 800173c:	4013      	ands	r3, r2
 800173e:	d004      	beq.n	800174a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	0018      	movs	r0, r3
 8001744:	f000 f916 	bl	8001974 <HAL_TIM_IC_CaptureCallback>
 8001748:	e007      	b.n	800175a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	0018      	movs	r0, r3
 800174e:	f000 f909 	bl	8001964 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	0018      	movs	r0, r3
 8001756:	f000 f915 	bl	8001984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	2204      	movs	r2, #4
 8001768:	4013      	ands	r3, r2
 800176a:	2b04      	cmp	r3, #4
 800176c:	d125      	bne.n	80017ba <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	2204      	movs	r2, #4
 8001776:	4013      	ands	r3, r2
 8001778:	2b04      	cmp	r3, #4
 800177a:	d11e      	bne.n	80017ba <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2205      	movs	r2, #5
 8001782:	4252      	negs	r2, r2
 8001784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2202      	movs	r2, #2
 800178a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	699a      	ldr	r2, [r3, #24]
 8001792:	23c0      	movs	r3, #192	; 0xc0
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4013      	ands	r3, r2
 8001798:	d004      	beq.n	80017a4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	0018      	movs	r0, r3
 800179e:	f000 f8e9 	bl	8001974 <HAL_TIM_IC_CaptureCallback>
 80017a2:	e007      	b.n	80017b4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	0018      	movs	r0, r3
 80017a8:	f000 f8dc 	bl	8001964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	0018      	movs	r0, r3
 80017b0:	f000 f8e8 	bl	8001984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	2208      	movs	r2, #8
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b08      	cmp	r3, #8
 80017c6:	d124      	bne.n	8001812 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	2208      	movs	r2, #8
 80017d0:	4013      	ands	r3, r2
 80017d2:	2b08      	cmp	r3, #8
 80017d4:	d11d      	bne.n	8001812 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2209      	movs	r2, #9
 80017dc:	4252      	negs	r2, r2
 80017de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2204      	movs	r2, #4
 80017e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	69db      	ldr	r3, [r3, #28]
 80017ec:	2203      	movs	r2, #3
 80017ee:	4013      	ands	r3, r2
 80017f0:	d004      	beq.n	80017fc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	0018      	movs	r0, r3
 80017f6:	f000 f8bd 	bl	8001974 <HAL_TIM_IC_CaptureCallback>
 80017fa:	e007      	b.n	800180c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	0018      	movs	r0, r3
 8001800:	f000 f8b0 	bl	8001964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	0018      	movs	r0, r3
 8001808:	f000 f8bc 	bl	8001984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	691b      	ldr	r3, [r3, #16]
 8001818:	2210      	movs	r2, #16
 800181a:	4013      	ands	r3, r2
 800181c:	2b10      	cmp	r3, #16
 800181e:	d125      	bne.n	800186c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	2210      	movs	r2, #16
 8001828:	4013      	ands	r3, r2
 800182a:	2b10      	cmp	r3, #16
 800182c:	d11e      	bne.n	800186c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2211      	movs	r2, #17
 8001834:	4252      	negs	r2, r2
 8001836:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2208      	movs	r2, #8
 800183c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	69da      	ldr	r2, [r3, #28]
 8001844:	23c0      	movs	r3, #192	; 0xc0
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4013      	ands	r3, r2
 800184a:	d004      	beq.n	8001856 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	0018      	movs	r0, r3
 8001850:	f000 f890 	bl	8001974 <HAL_TIM_IC_CaptureCallback>
 8001854:	e007      	b.n	8001866 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	0018      	movs	r0, r3
 800185a:	f000 f883 	bl	8001964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	0018      	movs	r0, r3
 8001862:	f000 f88f 	bl	8001984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	691b      	ldr	r3, [r3, #16]
 8001872:	2201      	movs	r2, #1
 8001874:	4013      	ands	r3, r2
 8001876:	2b01      	cmp	r3, #1
 8001878:	d10f      	bne.n	800189a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	2201      	movs	r2, #1
 8001882:	4013      	ands	r3, r2
 8001884:	2b01      	cmp	r3, #1
 8001886:	d108      	bne.n	800189a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2202      	movs	r2, #2
 800188e:	4252      	negs	r2, r2
 8001890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	0018      	movs	r0, r3
 8001896:	f7fe fddd 	bl	8000454 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	691b      	ldr	r3, [r3, #16]
 80018a0:	2280      	movs	r2, #128	; 0x80
 80018a2:	4013      	ands	r3, r2
 80018a4:	2b80      	cmp	r3, #128	; 0x80
 80018a6:	d10f      	bne.n	80018c8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	2280      	movs	r2, #128	; 0x80
 80018b0:	4013      	ands	r3, r2
 80018b2:	2b80      	cmp	r3, #128	; 0x80
 80018b4:	d108      	bne.n	80018c8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2281      	movs	r2, #129	; 0x81
 80018bc:	4252      	negs	r2, r2
 80018be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	0018      	movs	r0, r3
 80018c4:	f000 f8f6 	bl	8001ab4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	691a      	ldr	r2, [r3, #16]
 80018ce:	2380      	movs	r3, #128	; 0x80
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	401a      	ands	r2, r3
 80018d4:	2380      	movs	r3, #128	; 0x80
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	429a      	cmp	r2, r3
 80018da:	d10e      	bne.n	80018fa <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	2280      	movs	r2, #128	; 0x80
 80018e4:	4013      	ands	r3, r2
 80018e6:	2b80      	cmp	r3, #128	; 0x80
 80018e8:	d107      	bne.n	80018fa <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a1c      	ldr	r2, [pc, #112]	; (8001960 <HAL_TIM_IRQHandler+0x260>)
 80018f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	0018      	movs	r0, r3
 80018f6:	f000 f8e5 	bl	8001ac4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	2240      	movs	r2, #64	; 0x40
 8001902:	4013      	ands	r3, r2
 8001904:	2b40      	cmp	r3, #64	; 0x40
 8001906:	d10f      	bne.n	8001928 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	2240      	movs	r2, #64	; 0x40
 8001910:	4013      	ands	r3, r2
 8001912:	2b40      	cmp	r3, #64	; 0x40
 8001914:	d108      	bne.n	8001928 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2241      	movs	r2, #65	; 0x41
 800191c:	4252      	negs	r2, r2
 800191e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	0018      	movs	r0, r3
 8001924:	f000 f836 	bl	8001994 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	2220      	movs	r2, #32
 8001930:	4013      	ands	r3, r2
 8001932:	2b20      	cmp	r3, #32
 8001934:	d10f      	bne.n	8001956 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	2220      	movs	r2, #32
 800193e:	4013      	ands	r3, r2
 8001940:	2b20      	cmp	r3, #32
 8001942:	d108      	bne.n	8001956 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2221      	movs	r2, #33	; 0x21
 800194a:	4252      	negs	r2, r2
 800194c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	0018      	movs	r0, r3
 8001952:	f000 f8a7 	bl	8001aa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	46bd      	mov	sp, r7
 800195a:	b002      	add	sp, #8
 800195c:	bd80      	pop	{r7, pc}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	fffffeff 	.word	0xfffffeff

08001964 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800196c:	46c0      	nop			; (mov r8, r8)
 800196e:	46bd      	mov	sp, r7
 8001970:	b002      	add	sp, #8
 8001972:	bd80      	pop	{r7, pc}

08001974 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800197c:	46c0      	nop			; (mov r8, r8)
 800197e:	46bd      	mov	sp, r7
 8001980:	b002      	add	sp, #8
 8001982:	bd80      	pop	{r7, pc}

08001984 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800198c:	46c0      	nop			; (mov r8, r8)
 800198e:	46bd      	mov	sp, r7
 8001990:	b002      	add	sp, #8
 8001992:	bd80      	pop	{r7, pc}

08001994 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800199c:	46c0      	nop			; (mov r8, r8)
 800199e:	46bd      	mov	sp, r7
 80019a0:	b002      	add	sp, #8
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a34      	ldr	r2, [pc, #208]	; (8001a88 <TIM_Base_SetConfig+0xe4>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d008      	beq.n	80019ce <TIM_Base_SetConfig+0x2a>
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	2380      	movs	r3, #128	; 0x80
 80019c0:	05db      	lsls	r3, r3, #23
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d003      	beq.n	80019ce <TIM_Base_SetConfig+0x2a>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a30      	ldr	r2, [pc, #192]	; (8001a8c <TIM_Base_SetConfig+0xe8>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d108      	bne.n	80019e0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2270      	movs	r2, #112	; 0x70
 80019d2:	4393      	bics	r3, r2
 80019d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	4313      	orrs	r3, r2
 80019de:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a29      	ldr	r2, [pc, #164]	; (8001a88 <TIM_Base_SetConfig+0xe4>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d018      	beq.n	8001a1a <TIM_Base_SetConfig+0x76>
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	05db      	lsls	r3, r3, #23
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d013      	beq.n	8001a1a <TIM_Base_SetConfig+0x76>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a25      	ldr	r2, [pc, #148]	; (8001a8c <TIM_Base_SetConfig+0xe8>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d00f      	beq.n	8001a1a <TIM_Base_SetConfig+0x76>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a24      	ldr	r2, [pc, #144]	; (8001a90 <TIM_Base_SetConfig+0xec>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d00b      	beq.n	8001a1a <TIM_Base_SetConfig+0x76>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a23      	ldr	r2, [pc, #140]	; (8001a94 <TIM_Base_SetConfig+0xf0>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d007      	beq.n	8001a1a <TIM_Base_SetConfig+0x76>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a22      	ldr	r2, [pc, #136]	; (8001a98 <TIM_Base_SetConfig+0xf4>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d003      	beq.n	8001a1a <TIM_Base_SetConfig+0x76>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a21      	ldr	r2, [pc, #132]	; (8001a9c <TIM_Base_SetConfig+0xf8>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d108      	bne.n	8001a2c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	4a20      	ldr	r2, [pc, #128]	; (8001aa0 <TIM_Base_SetConfig+0xfc>)
 8001a1e:	4013      	ands	r3, r2
 8001a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2280      	movs	r2, #128	; 0x80
 8001a30:	4393      	bics	r3, r2
 8001a32:	001a      	movs	r2, r3
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	695b      	ldr	r3, [r3, #20]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a0c      	ldr	r2, [pc, #48]	; (8001a88 <TIM_Base_SetConfig+0xe4>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d00b      	beq.n	8001a72 <TIM_Base_SetConfig+0xce>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a0d      	ldr	r2, [pc, #52]	; (8001a94 <TIM_Base_SetConfig+0xf0>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d007      	beq.n	8001a72 <TIM_Base_SetConfig+0xce>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a0c      	ldr	r2, [pc, #48]	; (8001a98 <TIM_Base_SetConfig+0xf4>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d003      	beq.n	8001a72 <TIM_Base_SetConfig+0xce>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a0b      	ldr	r2, [pc, #44]	; (8001a9c <TIM_Base_SetConfig+0xf8>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d103      	bne.n	8001a7a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	691a      	ldr	r2, [r3, #16]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	615a      	str	r2, [r3, #20]
}
 8001a80:	46c0      	nop			; (mov r8, r8)
 8001a82:	46bd      	mov	sp, r7
 8001a84:	b004      	add	sp, #16
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40012c00 	.word	0x40012c00
 8001a8c:	40000400 	.word	0x40000400
 8001a90:	40002000 	.word	0x40002000
 8001a94:	40014000 	.word	0x40014000
 8001a98:	40014400 	.word	0x40014400
 8001a9c:	40014800 	.word	0x40014800
 8001aa0:	fffffcff 	.word	0xfffffcff

08001aa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001aac:	46c0      	nop			; (mov r8, r8)
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b002      	add	sp, #8
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001abc:	46c0      	nop			; (mov r8, r8)
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	b002      	add	sp, #8
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001acc:	46c0      	nop			; (mov r8, r8)
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	b002      	add	sp, #8
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3308      	adds	r3, #8
 8001ae0:	001a      	movs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4252      	negs	r2, r2
 8001aec:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3308      	adds	r3, #8
 8001af2:	001a      	movs	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3308      	adds	r3, #8
 8001afc:	001a      	movs	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001b08:	46c0      	nop			; (mov r8, r8)
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	b002      	add	sp, #8
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001b1e:	46c0      	nop			; (mov r8, r8)
 8001b20:	46bd      	mov	sp, r7
 8001b22:	b002      	add	sp, #8
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b084      	sub	sp, #16
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	d103      	bne.n	8001b44 <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	e00c      	b.n	8001b5e <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3308      	adds	r3, #8
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	e002      	b.n	8001b52 <vListInsert+0x2c>
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d2f6      	bcs.n	8001b4c <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	683a      	ldr	r2, [r7, #0]
 8001b6c:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	68fa      	ldr	r2, [r7, #12]
 8001b72:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	1c5a      	adds	r2, r3, #1
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	601a      	str	r2, [r3, #0]
}
 8001b8a:	46c0      	nop			; (mov r8, r8)
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b004      	add	sp, #16
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b084      	sub	sp, #16
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6892      	ldr	r2, [r2, #8]
 8001ba8:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6852      	ldr	r2, [r2, #4]
 8001bb2:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d103      	bne.n	8001bc6 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	1e5a      	subs	r2, r3, #1
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
}
 8001bda:	0018      	movs	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b004      	add	sp, #16
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001be2:	b5b0      	push	{r4, r5, r7, lr}
 8001be4:	b084      	sub	sp, #16
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
 8001bea:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001bec:	2301      	movs	r3, #1
 8001bee:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <xQueueGenericReset+0x1c>
 8001bfa:	b672      	cpsid	i
 8001bfc:	e7fe      	b.n	8001bfc <xQueueGenericReset+0x1a>

    if( ( pxQueue != NULL ) &&
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d066      	beq.n	8001cd2 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d062      	beq.n	8001cd2 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c14:	2400      	movs	r4, #0
 8001c16:	0c15      	lsrs	r5, r2, #16
 8001c18:	0c19      	lsrs	r1, r3, #16
 8001c1a:	b2a8      	uxth	r0, r5
 8001c1c:	2800      	cmp	r0, #0
 8001c1e:	d104      	bne.n	8001c2a <xQueueGenericReset+0x48>
 8001c20:	b288      	uxth	r0, r1
 8001c22:	2800      	cmp	r0, #0
 8001c24:	d013      	beq.n	8001c4e <xQueueGenericReset+0x6c>
 8001c26:	1c10      	adds	r0, r2, #0
 8001c28:	e004      	b.n	8001c34 <xQueueGenericReset+0x52>
 8001c2a:	b289      	uxth	r1, r1
 8001c2c:	2900      	cmp	r1, #0
 8001c2e:	d10d      	bne.n	8001c4c <xQueueGenericReset+0x6a>
 8001c30:	1c29      	adds	r1, r5, #0
 8001c32:	1c18      	adds	r0, r3, #0
 8001c34:	b292      	uxth	r2, r2
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	435a      	muls	r2, r3
 8001c3a:	b283      	uxth	r3, r0
 8001c3c:	b289      	uxth	r1, r1
 8001c3e:	434b      	muls	r3, r1
 8001c40:	0c12      	lsrs	r2, r2, #16
 8001c42:	189b      	adds	r3, r3, r2
 8001c44:	141b      	asrs	r3, r3, #16
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d000      	beq.n	8001c4e <xQueueGenericReset+0x6c>
 8001c4c:	2401      	movs	r4, #1
 8001c4e:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 8001c50:	d13f      	bne.n	8001cd2 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8001c52:	f001 fc45 	bl	80034e0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	434b      	muls	r3, r1
 8001c64:	18d2      	adds	r2, r2, r3
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c80:	1e59      	subs	r1, r3, #1
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	434b      	muls	r3, r1
 8001c88:	18d2      	adds	r2, r2, r3
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	2244      	movs	r2, #68	; 0x44
 8001c92:	21ff      	movs	r1, #255	; 0xff
 8001c94:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	2245      	movs	r2, #69	; 0x45
 8001c9a:	21ff      	movs	r1, #255	; 0xff
 8001c9c:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d109      	bne.n	8001cb8 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	691b      	ldr	r3, [r3, #16]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d00f      	beq.n	8001ccc <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	3310      	adds	r3, #16
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f000 fe8b 	bl	80029cc <xTaskRemoveFromEventList>
 8001cb6:	e009      	b.n	8001ccc <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	3310      	adds	r3, #16
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f7ff ff09 	bl	8001ad4 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	3324      	adds	r3, #36	; 0x24
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f7ff ff04 	bl	8001ad4 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8001ccc:	f001 fc1a 	bl	8003504 <vPortExitCritical>
 8001cd0:	e001      	b.n	8001cd6 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <xQueueGenericReset+0xfe>
 8001cdc:	b672      	cpsid	i
 8001cde:	e7fe      	b.n	8001cde <xQueueGenericReset+0xfc>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
}
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	b004      	add	sp, #16
 8001ce8:	bdb0      	pop	{r4, r5, r7, pc}

08001cea <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001cea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cec:	b08b      	sub	sp, #44	; 0x2c
 8001cee:	af02      	add	r7, sp, #8
 8001cf0:	60f8      	str	r0, [r7, #12]
 8001cf2:	60b9      	str	r1, [r7, #8]
 8001cf4:	1dfb      	adds	r3, r7, #7
 8001cf6:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d047      	beq.n	8001d92 <xQueueGenericCreate+0xa8>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001d02:	2000      	movs	r0, #0
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	0c19      	lsrs	r1, r3, #16
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	1c1e      	adds	r6, r3, #0
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	0c1b      	lsrs	r3, r3, #16
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	1c15      	adds	r5, r2, #0
 8001d14:	b28a      	uxth	r2, r1
 8001d16:	2a00      	cmp	r2, #0
 8001d18:	d105      	bne.n	8001d26 <xQueueGenericCreate+0x3c>
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	2a00      	cmp	r2, #0
 8001d1e:	d013      	beq.n	8001d48 <xQueueGenericCreate+0x5e>
 8001d20:	1c19      	adds	r1, r3, #0
 8001d22:	1c34      	adds	r4, r6, #0
 8001d24:	e003      	b.n	8001d2e <xQueueGenericCreate+0x44>
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d10c      	bne.n	8001d46 <xQueueGenericCreate+0x5c>
 8001d2c:	1c2c      	adds	r4, r5, #0
 8001d2e:	b2b3      	uxth	r3, r6
 8001d30:	b2aa      	uxth	r2, r5
 8001d32:	435a      	muls	r2, r3
 8001d34:	b2a3      	uxth	r3, r4
 8001d36:	b289      	uxth	r1, r1
 8001d38:	434b      	muls	r3, r1
 8001d3a:	0c12      	lsrs	r2, r2, #16
 8001d3c:	189b      	adds	r3, r3, r2
 8001d3e:	141b      	asrs	r3, r3, #16
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d000      	beq.n	8001d48 <xQueueGenericCreate+0x5e>
 8001d46:	2001      	movs	r0, #1
 8001d48:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001d4a:	d122      	bne.n	8001d92 <xQueueGenericCreate+0xa8>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001d52:	3351      	adds	r3, #81	; 0x51
 8001d54:	d81d      	bhi.n	8001d92 <xQueueGenericCreate+0xa8>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	68ba      	ldr	r2, [r7, #8]
 8001d5a:	4353      	muls	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	3350      	adds	r3, #80	; 0x50
 8001d62:	0018      	movs	r0, r3
 8001d64:	f001 fc4e 	bl	8003604 <pvPortMalloc>
 8001d68:	0003      	movs	r3, r0
 8001d6a:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d014      	beq.n	8001d9c <xQueueGenericCreate+0xb2>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	3350      	adds	r3, #80	; 0x50
 8001d7a:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d7c:	1dfb      	adds	r3, r7, #7
 8001d7e:	781c      	ldrb	r4, [r3, #0]
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	68b9      	ldr	r1, [r7, #8]
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	0023      	movs	r3, r4
 8001d8c:	f000 f80b 	bl	8001da6 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001d90:	e004      	b.n	8001d9c <xQueueGenericCreate+0xb2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <xQueueGenericCreate+0xb2>
 8001d98:	b672      	cpsid	i
 8001d9a:	e7fe      	b.n	8001d9a <xQueueGenericCreate+0xb0>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8001d9c:	69fb      	ldr	r3, [r7, #28]
    }
 8001d9e:	0018      	movs	r0, r3
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b009      	add	sp, #36	; 0x24
 8001da4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001da6 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b084      	sub	sp, #16
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	60f8      	str	r0, [r7, #12]
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
 8001db2:	001a      	movs	r2, r3
 8001db4:	1cfb      	adds	r3, r7, #3
 8001db6:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d103      	bne.n	8001dc6 <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	e002      	b.n	8001dcc <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	68ba      	ldr	r2, [r7, #8]
 8001dd6:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	2101      	movs	r1, #1
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f7ff ff00 	bl	8001be2 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	1cfa      	adds	r2, r7, #3
 8001de6:	214c      	movs	r1, #76	; 0x4c
 8001de8:	7812      	ldrb	r2, [r2, #0]
 8001dea:	545a      	strb	r2, [r3, r1]
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001dec:	46c0      	nop			; (mov r8, r8)
 8001dee:	46bd      	mov	sp, r7
 8001df0:	b004      	add	sp, #16
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b08a      	sub	sp, #40	; 0x28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001e00:	2300      	movs	r3, #0
 8001e02:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001e08:	6a3b      	ldr	r3, [r7, #32]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <xQueueReceive+0x1e>
 8001e0e:	b672      	cpsid	i
 8001e10:	e7fe      	b.n	8001e10 <xQueueReceive+0x1c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d103      	bne.n	8001e20 <xQueueReceive+0x2c>
 8001e18:	6a3b      	ldr	r3, [r7, #32]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d101      	bne.n	8001e24 <xQueueReceive+0x30>
 8001e20:	2301      	movs	r3, #1
 8001e22:	e000      	b.n	8001e26 <xQueueReceive+0x32>
 8001e24:	2300      	movs	r3, #0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d101      	bne.n	8001e2e <xQueueReceive+0x3a>
 8001e2a:	b672      	cpsid	i
 8001e2c:	e7fe      	b.n	8001e2c <xQueueReceive+0x38>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001e2e:	f000 ffb1 	bl	8002d94 <xTaskGetSchedulerState>
 8001e32:	1e03      	subs	r3, r0, #0
 8001e34:	d102      	bne.n	8001e3c <xQueueReceive+0x48>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <xQueueReceive+0x4c>
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e000      	b.n	8001e42 <xQueueReceive+0x4e>
 8001e40:	2300      	movs	r3, #0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <xQueueReceive+0x56>
 8001e46:	b672      	cpsid	i
 8001e48:	e7fe      	b.n	8001e48 <xQueueReceive+0x54>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001e4a:	f001 fb49 	bl	80034e0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001e4e:	6a3b      	ldr	r3, [r7, #32]
 8001e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e52:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d016      	beq.n	8001e88 <xQueueReceive+0x94>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	0011      	movs	r1, r2
 8001e60:	0018      	movs	r0, r3
 8001e62:	f000 f878 	bl	8001f56 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	1e5a      	subs	r2, r3, #1
 8001e6a:	6a3b      	ldr	r3, [r7, #32]
 8001e6c:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e6e:	6a3b      	ldr	r3, [r7, #32]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d004      	beq.n	8001e80 <xQueueReceive+0x8c>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e76:	6a3b      	ldr	r3, [r7, #32]
 8001e78:	3310      	adds	r3, #16
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	f000 fda6 	bl	80029cc <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001e80:	f001 fb40 	bl	8003504 <vPortExitCritical>
                return pdPASS;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e062      	b.n	8001f4e <xQueueReceive+0x15a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d103      	bne.n	8001e96 <xQueueReceive+0xa2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001e8e:	f001 fb39 	bl	8003504 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001e92:	2300      	movs	r3, #0
 8001e94:	e05b      	b.n	8001f4e <xQueueReceive+0x15a>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d106      	bne.n	8001eaa <xQueueReceive+0xb6>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001e9c:	2314      	movs	r3, #20
 8001e9e:	18fb      	adds	r3, r7, r3
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f000 fe5d 	bl	8002b60 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001eaa:	f001 fb2b 	bl	8003504 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001eae:	f000 faf9 	bl	80024a4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001eb2:	f001 fb15 	bl	80034e0 <vPortEnterCritical>
 8001eb6:	6a3b      	ldr	r3, [r7, #32]
 8001eb8:	2244      	movs	r2, #68	; 0x44
 8001eba:	5c9b      	ldrb	r3, [r3, r2]
 8001ebc:	b25b      	sxtb	r3, r3
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	d103      	bne.n	8001eca <xQueueReceive+0xd6>
 8001ec2:	6a3b      	ldr	r3, [r7, #32]
 8001ec4:	2244      	movs	r2, #68	; 0x44
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	5499      	strb	r1, [r3, r2]
 8001eca:	6a3b      	ldr	r3, [r7, #32]
 8001ecc:	2245      	movs	r2, #69	; 0x45
 8001ece:	5c9b      	ldrb	r3, [r3, r2]
 8001ed0:	b25b      	sxtb	r3, r3
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	d103      	bne.n	8001ede <xQueueReceive+0xea>
 8001ed6:	6a3b      	ldr	r3, [r7, #32]
 8001ed8:	2245      	movs	r2, #69	; 0x45
 8001eda:	2100      	movs	r1, #0
 8001edc:	5499      	strb	r1, [r3, r2]
 8001ede:	f001 fb11 	bl	8003504 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001ee2:	1d3a      	adds	r2, r7, #4
 8001ee4:	2314      	movs	r3, #20
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	0011      	movs	r1, r2
 8001eea:	0018      	movs	r0, r3
 8001eec:	f000 fe4c 	bl	8002b88 <xTaskCheckForTimeOut>
 8001ef0:	1e03      	subs	r3, r0, #0
 8001ef2:	d11e      	bne.n	8001f32 <xQueueReceive+0x13e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001ef4:	6a3b      	ldr	r3, [r7, #32]
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	f000 f8b1 	bl	800205e <prvIsQueueEmpty>
 8001efc:	1e03      	subs	r3, r0, #0
 8001efe:	d011      	beq.n	8001f24 <xQueueReceive+0x130>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001f00:	6a3b      	ldr	r3, [r7, #32]
 8001f02:	3324      	adds	r3, #36	; 0x24
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	0011      	movs	r1, r2
 8001f08:	0018      	movs	r0, r3
 8001f0a:	f000 fd03 	bl	8002914 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001f0e:	6a3b      	ldr	r3, [r7, #32]
 8001f10:	0018      	movs	r0, r3
 8001f12:	f000 f846 	bl	8001fa2 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001f16:	f000 fad1 	bl	80024bc <xTaskResumeAll>
 8001f1a:	1e03      	subs	r3, r0, #0
 8001f1c:	d195      	bne.n	8001e4a <xQueueReceive+0x56>
                {
                    portYIELD_WITHIN_API();
 8001f1e:	f001 facf 	bl	80034c0 <vPortYield>
 8001f22:	e792      	b.n	8001e4a <xQueueReceive+0x56>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001f24:	6a3b      	ldr	r3, [r7, #32]
 8001f26:	0018      	movs	r0, r3
 8001f28:	f000 f83b 	bl	8001fa2 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001f2c:	f000 fac6 	bl	80024bc <xTaskResumeAll>
 8001f30:	e78b      	b.n	8001e4a <xQueueReceive+0x56>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001f32:	6a3b      	ldr	r3, [r7, #32]
 8001f34:	0018      	movs	r0, r3
 8001f36:	f000 f834 	bl	8001fa2 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001f3a:	f000 fabf 	bl	80024bc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	0018      	movs	r0, r3
 8001f42:	f000 f88c 	bl	800205e <prvIsQueueEmpty>
 8001f46:	1e03      	subs	r3, r0, #0
 8001f48:	d100      	bne.n	8001f4c <xQueueReceive+0x158>
 8001f4a:	e77e      	b.n	8001e4a <xQueueReceive+0x56>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001f4c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001f4e:	0018      	movs	r0, r3
 8001f50:	46bd      	mov	sp, r7
 8001f52:	b00a      	add	sp, #40	; 0x28
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b082      	sub	sp, #8
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d018      	beq.n	8001f9a <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68da      	ldr	r2, [r3, #12]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f70:	18d2      	adds	r2, r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68da      	ldr	r2, [r3, #12]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d303      	bcc.n	8001f8a <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68d9      	ldr	r1, [r3, #12]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	0018      	movs	r0, r3
 8001f96:	f001 fcff 	bl	8003998 <memcpy>
    }
}
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	b002      	add	sp, #8
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b084      	sub	sp, #16
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001faa:	f001 fa99 	bl	80034e0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001fae:	230f      	movs	r3, #15
 8001fb0:	18fb      	adds	r3, r7, r3
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	2145      	movs	r1, #69	; 0x45
 8001fb6:	5c52      	ldrb	r2, [r2, r1]
 8001fb8:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001fba:	e013      	b.n	8001fe4 <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d016      	beq.n	8001ff2 <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	3324      	adds	r3, #36	; 0x24
 8001fc8:	0018      	movs	r0, r3
 8001fca:	f000 fcff 	bl	80029cc <xTaskRemoveFromEventList>
 8001fce:	1e03      	subs	r3, r0, #0
 8001fd0:	d001      	beq.n	8001fd6 <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8001fd2:	f000 fe2d 	bl	8002c30 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001fd6:	210f      	movs	r1, #15
 8001fd8:	187b      	adds	r3, r7, r1
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	187b      	adds	r3, r7, r1
 8001fe2:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001fe4:	230f      	movs	r3, #15
 8001fe6:	18fb      	adds	r3, r7, r3
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	b25b      	sxtb	r3, r3
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	dce5      	bgt.n	8001fbc <prvUnlockQueue+0x1a>
 8001ff0:	e000      	b.n	8001ff4 <prvUnlockQueue+0x52>
                    break;
 8001ff2:	46c0      	nop			; (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2245      	movs	r2, #69	; 0x45
 8001ff8:	21ff      	movs	r1, #255	; 0xff
 8001ffa:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8001ffc:	f001 fa82 	bl	8003504 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002000:	f001 fa6e 	bl	80034e0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002004:	230e      	movs	r3, #14
 8002006:	18fb      	adds	r3, r7, r3
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	2144      	movs	r1, #68	; 0x44
 800200c:	5c52      	ldrb	r2, [r2, r1]
 800200e:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002010:	e013      	b.n	800203a <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d016      	beq.n	8002048 <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	3310      	adds	r3, #16
 800201e:	0018      	movs	r0, r3
 8002020:	f000 fcd4 	bl	80029cc <xTaskRemoveFromEventList>
 8002024:	1e03      	subs	r3, r0, #0
 8002026:	d001      	beq.n	800202c <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 8002028:	f000 fe02 	bl	8002c30 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800202c:	210e      	movs	r1, #14
 800202e:	187b      	adds	r3, r7, r1
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	3b01      	subs	r3, #1
 8002034:	b2da      	uxtb	r2, r3
 8002036:	187b      	adds	r3, r7, r1
 8002038:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800203a:	230e      	movs	r3, #14
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	b25b      	sxtb	r3, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	dce5      	bgt.n	8002012 <prvUnlockQueue+0x70>
 8002046:	e000      	b.n	800204a <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 8002048:	46c0      	nop			; (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2244      	movs	r2, #68	; 0x44
 800204e:	21ff      	movs	r1, #255	; 0xff
 8002050:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8002052:	f001 fa57 	bl	8003504 <vPortExitCritical>
}
 8002056:	46c0      	nop			; (mov r8, r8)
 8002058:	46bd      	mov	sp, r7
 800205a:	b004      	add	sp, #16
 800205c:	bd80      	pop	{r7, pc}

0800205e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b084      	sub	sp, #16
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002066:	f001 fa3b 	bl	80034e0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800206e:	2b00      	cmp	r3, #0
 8002070:	d102      	bne.n	8002078 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002072:	2301      	movs	r3, #1
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	e001      	b.n	800207c <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800207c:	f001 fa42 	bl	8003504 <vPortExitCritical>

    return xReturn;
 8002080:	68fb      	ldr	r3, [r7, #12]
}
 8002082:	0018      	movs	r0, r3
 8002084:	46bd      	mov	sp, r7
 8002086:	b004      	add	sp, #16
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002096:	2300      	movs	r3, #0
 8002098:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d101      	bne.n	80020a4 <vQueueAddToRegistry+0x18>
 80020a0:	b672      	cpsid	i
 80020a2:	e7fe      	b.n	80020a2 <vQueueAddToRegistry+0x16>

        if( pcQueueName != NULL )
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d025      	beq.n	80020f6 <vQueueAddToRegistry+0x6a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	e01f      	b.n	80020f0 <vQueueAddToRegistry+0x64>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80020b0:	4a17      	ldr	r2, [pc, #92]	; (8002110 <vQueueAddToRegistry+0x84>)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	18d3      	adds	r3, r2, r3
 80020b8:	3304      	adds	r3, #4
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d105      	bne.n	80020ce <vQueueAddToRegistry+0x42>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	00da      	lsls	r2, r3, #3
 80020c6:	4b12      	ldr	r3, [pc, #72]	; (8002110 <vQueueAddToRegistry+0x84>)
 80020c8:	18d3      	adds	r3, r2, r3
 80020ca:	60bb      	str	r3, [r7, #8]
                    break;
 80020cc:	e013      	b.n	80020f6 <vQueueAddToRegistry+0x6a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d10a      	bne.n	80020ea <vQueueAddToRegistry+0x5e>
 80020d4:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <vQueueAddToRegistry+0x84>)
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	00d2      	lsls	r2, r2, #3
 80020da:	58d3      	ldr	r3, [r2, r3]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d104      	bne.n	80020ea <vQueueAddToRegistry+0x5e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	00da      	lsls	r2, r3, #3
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <vQueueAddToRegistry+0x84>)
 80020e6:	18d3      	adds	r3, r2, r3
 80020e8:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	3301      	adds	r3, #1
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2b07      	cmp	r3, #7
 80020f4:	d9dc      	bls.n	80020b0 <vQueueAddToRegistry+0x24>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d005      	beq.n	8002108 <vQueueAddToRegistry+0x7c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8002108:	46c0      	nop			; (mov r8, r8)
 800210a:	46bd      	mov	sp, r7
 800210c:	b004      	add	sp, #16
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20001dd8 	.word	0x20001dd8

08002114 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002124:	f001 f9dc 	bl	80034e0 <vPortEnterCritical>
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	2244      	movs	r2, #68	; 0x44
 800212c:	5c9b      	ldrb	r3, [r3, r2]
 800212e:	b25b      	sxtb	r3, r3
 8002130:	3301      	adds	r3, #1
 8002132:	d103      	bne.n	800213c <vQueueWaitForMessageRestricted+0x28>
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	2244      	movs	r2, #68	; 0x44
 8002138:	2100      	movs	r1, #0
 800213a:	5499      	strb	r1, [r3, r2]
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	2245      	movs	r2, #69	; 0x45
 8002140:	5c9b      	ldrb	r3, [r3, r2]
 8002142:	b25b      	sxtb	r3, r3
 8002144:	3301      	adds	r3, #1
 8002146:	d103      	bne.n	8002150 <vQueueWaitForMessageRestricted+0x3c>
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2245      	movs	r2, #69	; 0x45
 800214c:	2100      	movs	r1, #0
 800214e:	5499      	strb	r1, [r3, r2]
 8002150:	f001 f9d8 	bl	8003504 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002158:	2b00      	cmp	r3, #0
 800215a:	d106      	bne.n	800216a <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	3324      	adds	r3, #36	; 0x24
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	68b9      	ldr	r1, [r7, #8]
 8002164:	0018      	movs	r0, r3
 8002166:	f000 fbf3 	bl	8002950 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	0018      	movs	r0, r3
 800216e:	f7ff ff18 	bl	8001fa2 <prvUnlockQueue>
    }
 8002172:	46c0      	nop			; (mov r8, r8)
 8002174:	46bd      	mov	sp, r7
 8002176:	b006      	add	sp, #24
 8002178:	bd80      	pop	{r7, pc}

0800217a <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800217a:	b590      	push	{r4, r7, lr}
 800217c:	b08d      	sub	sp, #52	; 0x34
 800217e:	af04      	add	r7, sp, #16
 8002180:	60f8      	str	r0, [r7, #12]
 8002182:	60b9      	str	r1, [r7, #8]
 8002184:	603b      	str	r3, [r7, #0]
 8002186:	1dbb      	adds	r3, r7, #6
 8002188:	801a      	strh	r2, [r3, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800218a:	1dbb      	adds	r3, r7, #6
 800218c:	881b      	ldrh	r3, [r3, #0]
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	0018      	movs	r0, r3
 8002192:	f001 fa37 	bl	8003604 <pvPortMalloc>
 8002196:	0003      	movs	r3, r0
 8002198:	617b      	str	r3, [r7, #20]

            if( pxStack != NULL )
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d016      	beq.n	80021ce <xTaskCreate+0x54>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80021a0:	2064      	movs	r0, #100	; 0x64
 80021a2:	f001 fa2f 	bl	8003604 <pvPortMalloc>
 80021a6:	0003      	movs	r3, r0
 80021a8:	61fb      	str	r3, [r7, #28]

                if( pxNewTCB != NULL )
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d009      	beq.n	80021c4 <xTaskCreate+0x4a>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	2264      	movs	r2, #100	; 0x64
 80021b4:	2100      	movs	r1, #0
 80021b6:	0018      	movs	r0, r3
 80021b8:	f001 fbf7 	bl	80039aa <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	631a      	str	r2, [r3, #48]	; 0x30
 80021c2:	e006      	b.n	80021d2 <xTaskCreate+0x58>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	0018      	movs	r0, r3
 80021c8:	f001 fac4 	bl	8003754 <vPortFree>
 80021cc:	e001      	b.n	80021d2 <xTaskCreate+0x58>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d016      	beq.n	8002206 <xTaskCreate+0x8c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80021d8:	1dbb      	adds	r3, r7, #6
 80021da:	881a      	ldrh	r2, [r3, #0]
 80021dc:	683c      	ldr	r4, [r7, #0]
 80021de:	68b9      	ldr	r1, [r7, #8]
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	2300      	movs	r3, #0
 80021e4:	9303      	str	r3, [sp, #12]
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	9302      	str	r3, [sp, #8]
 80021ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ec:	9301      	str	r3, [sp, #4]
 80021ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	0023      	movs	r3, r4
 80021f4:	f000 f810 	bl	8002218 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	0018      	movs	r0, r3
 80021fc:	f000 f88c 	bl	8002318 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002200:	2301      	movs	r3, #1
 8002202:	61bb      	str	r3, [r7, #24]
 8002204:	e002      	b.n	800220c <xTaskCreate+0x92>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002206:	2301      	movs	r3, #1
 8002208:	425b      	negs	r3, r3
 800220a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800220c:	69bb      	ldr	r3, [r7, #24]
    }
 800220e:	0018      	movs	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	b009      	add	sp, #36	; 0x24
 8002214:	bd90      	pop	{r4, r7, pc}
	...

08002218 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
 8002224:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002228:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	001a      	movs	r2, r3
 8002230:	21a5      	movs	r1, #165	; 0xa5
 8002232:	f001 fbba 	bl	80039aa <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4935      	ldr	r1, [pc, #212]	; (8002314 <prvInitialiseNewTask+0xfc>)
 800223e:	468c      	mov	ip, r1
 8002240:	4463      	add	r3, ip
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	18d3      	adds	r3, r2, r3
 8002246:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	2207      	movs	r2, #7
 800224c:	4393      	bics	r3, r2
 800224e:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	2207      	movs	r2, #7
 8002254:	4013      	ands	r3, r2
 8002256:	d001      	beq.n	800225c <prvInitialiseNewTask+0x44>
 8002258:	b672      	cpsid	i
 800225a:	e7fe      	b.n	800225a <prvInitialiseNewTask+0x42>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d01f      	beq.n	80022a2 <prvInitialiseNewTask+0x8a>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	e013      	b.n	8002290 <prvInitialiseNewTask+0x78>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002268:	68ba      	ldr	r2, [r7, #8]
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	18d3      	adds	r3, r2, r3
 800226e:	7818      	ldrb	r0, [r3, #0]
 8002270:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002272:	2134      	movs	r1, #52	; 0x34
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	18d3      	adds	r3, r2, r3
 8002278:	185b      	adds	r3, r3, r1
 800227a:	1c02      	adds	r2, r0, #0
 800227c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	18d3      	adds	r3, r2, r3
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d006      	beq.n	8002298 <prvInitialiseNewTask+0x80>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	3301      	adds	r3, #1
 800228e:	617b      	str	r3, [r7, #20]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	2b0f      	cmp	r3, #15
 8002294:	d9e8      	bls.n	8002268 <prvInitialiseNewTask+0x50>
 8002296:	e000      	b.n	800229a <prvInitialiseNewTask+0x82>
            {
                break;
 8002298:	46c0      	nop			; (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800229a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800229c:	2243      	movs	r2, #67	; 0x43
 800229e:	2100      	movs	r1, #0
 80022a0:	5499      	strb	r1, [r3, r2]
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80022a2:	6a3b      	ldr	r3, [r7, #32]
 80022a4:	2b37      	cmp	r3, #55	; 0x37
 80022a6:	d901      	bls.n	80022ac <prvInitialiseNewTask+0x94>
 80022a8:	b672      	cpsid	i
 80022aa:	e7fe      	b.n	80022aa <prvInitialiseNewTask+0x92>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80022ac:	6a3b      	ldr	r3, [r7, #32]
 80022ae:	2b37      	cmp	r3, #55	; 0x37
 80022b0:	d901      	bls.n	80022b6 <prvInitialiseNewTask+0x9e>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80022b2:	2337      	movs	r3, #55	; 0x37
 80022b4:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80022b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022b8:	6a3a      	ldr	r2, [r7, #32]
 80022ba:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80022bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022be:	6a3a      	ldr	r2, [r7, #32]
 80022c0:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80022c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022c4:	3304      	adds	r3, #4
 80022c6:	0018      	movs	r0, r3
 80022c8:	f7ff fc22 	bl	8001b10 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80022cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ce:	3318      	adds	r3, #24
 80022d0:	0018      	movs	r0, r3
 80022d2:	f7ff fc1d 	bl	8001b10 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80022d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022da:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	2238      	movs	r2, #56	; 0x38
 80022e0:	1ad2      	subs	r2, r2, r3
 80022e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e4:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80022e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022ea:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	68f9      	ldr	r1, [r7, #12]
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	0018      	movs	r0, r3
 80022f4:	f001 f85a 	bl	80033ac <pxPortInitialiseStack>
 80022f8:	0002      	movs	r2, r0
 80022fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022fc:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80022fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002300:	2b00      	cmp	r3, #0
 8002302:	d002      	beq.n	800230a <prvInitialiseNewTask+0xf2>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002306:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002308:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800230a:	46c0      	nop			; (mov r8, r8)
 800230c:	46bd      	mov	sp, r7
 800230e:	b006      	add	sp, #24
 8002310:	bd80      	pop	{r7, pc}
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	3fffffff 	.word	0x3fffffff

08002318 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002320:	f001 f8de 	bl	80034e0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002324:	4b39      	ldr	r3, [pc, #228]	; (800240c <prvAddNewTaskToReadyList+0xf4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	1c5a      	adds	r2, r3, #1
 800232a:	4b38      	ldr	r3, [pc, #224]	; (800240c <prvAddNewTaskToReadyList+0xf4>)
 800232c:	601a      	str	r2, [r3, #0]

        if( pxCurrentTCB == NULL )
 800232e:	4b38      	ldr	r3, [pc, #224]	; (8002410 <prvAddNewTaskToReadyList+0xf8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d109      	bne.n	800234a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002336:	4b36      	ldr	r3, [pc, #216]	; (8002410 <prvAddNewTaskToReadyList+0xf8>)
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	601a      	str	r2, [r3, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800233c:	4b33      	ldr	r3, [pc, #204]	; (800240c <prvAddNewTaskToReadyList+0xf4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d110      	bne.n	8002366 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002344:	f000 fc88 	bl	8002c58 <prvInitialiseTaskLists>
 8002348:	e00d      	b.n	8002366 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800234a:	4b32      	ldr	r3, [pc, #200]	; (8002414 <prvAddNewTaskToReadyList+0xfc>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d109      	bne.n	8002366 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002352:	4b2f      	ldr	r3, [pc, #188]	; (8002410 <prvAddNewTaskToReadyList+0xf8>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235c:	429a      	cmp	r2, r3
 800235e:	d802      	bhi.n	8002366 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002360:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <prvAddNewTaskToReadyList+0xf8>)
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	601a      	str	r2, [r3, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002366:	4b2c      	ldr	r3, [pc, #176]	; (8002418 <prvAddNewTaskToReadyList+0x100>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	1c5a      	adds	r2, r3, #1
 800236c:	4b2a      	ldr	r3, [pc, #168]	; (8002418 <prvAddNewTaskToReadyList+0x100>)
 800236e:	601a      	str	r2, [r3, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002370:	4b29      	ldr	r3, [pc, #164]	; (8002418 <prvAddNewTaskToReadyList+0x100>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	645a      	str	r2, [r3, #68]	; 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800237c:	4b27      	ldr	r3, [pc, #156]	; (800241c <prvAddNewTaskToReadyList+0x104>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d903      	bls.n	800238c <prvAddNewTaskToReadyList+0x74>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002388:	4b24      	ldr	r3, [pc, #144]	; (800241c <prvAddNewTaskToReadyList+0x104>)
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002390:	4923      	ldr	r1, [pc, #140]	; (8002420 <prvAddNewTaskToReadyList+0x108>)
 8002392:	0013      	movs	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	189b      	adds	r3, r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	18cb      	adds	r3, r1, r3
 800239c:	3304      	adds	r3, #4
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	60da      	str	r2, [r3, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	3204      	adds	r2, #4
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	1d1a      	adds	r2, r3, #4
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	609a      	str	r2, [r3, #8]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023c6:	0013      	movs	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	189b      	adds	r3, r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4a14      	ldr	r2, [pc, #80]	; (8002420 <prvAddNewTaskToReadyList+0x108>)
 80023d0:	189a      	adds	r2, r3, r2
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	615a      	str	r2, [r3, #20]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023da:	4911      	ldr	r1, [pc, #68]	; (8002420 <prvAddNewTaskToReadyList+0x108>)
 80023dc:	0013      	movs	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	189b      	adds	r3, r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	585b      	ldr	r3, [r3, r1]
 80023e6:	1c58      	adds	r0, r3, #1
 80023e8:	490d      	ldr	r1, [pc, #52]	; (8002420 <prvAddNewTaskToReadyList+0x108>)
 80023ea:	0013      	movs	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	189b      	adds	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	5058      	str	r0, [r3, r1]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80023f4:	f001 f886 	bl	8003504 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80023f8:	4b06      	ldr	r3, [pc, #24]	; (8002414 <prvAddNewTaskToReadyList+0xfc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <prvAddNewTaskToReadyList+0xec>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002400:	4b03      	ldr	r3, [pc, #12]	; (8002410 <prvAddNewTaskToReadyList+0xf8>)
 8002402:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002404:	46c0      	nop			; (mov r8, r8)
 8002406:	46bd      	mov	sp, r7
 8002408:	b004      	add	sp, #16
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20000504 	.word	0x20000504
 8002410:	20000030 	.word	0x20000030
 8002414:	20000510 	.word	0x20000510
 8002418:	20000520 	.word	0x20000520
 800241c:	2000050c 	.word	0x2000050c
 8002420:	20000034 	.word	0x20000034

08002424 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 800242a:	4917      	ldr	r1, [pc, #92]	; (8002488 <vTaskStartScheduler+0x64>)
 800242c:	4817      	ldr	r0, [pc, #92]	; (800248c <vTaskStartScheduler+0x68>)
 800242e:	4b18      	ldr	r3, [pc, #96]	; (8002490 <vTaskStartScheduler+0x6c>)
 8002430:	9301      	str	r3, [sp, #4]
 8002432:	2300      	movs	r3, #0
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	2300      	movs	r3, #0
 8002438:	2280      	movs	r2, #128	; 0x80
 800243a:	f7ff fe9e 	bl	800217a <xTaskCreate>
 800243e:	0003      	movs	r3, r0
 8002440:	607b      	str	r3, [r7, #4]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d103      	bne.n	8002450 <vTaskStartScheduler+0x2c>
        {
            xReturn = xTimerCreateTimerTask();
 8002448:	f000 fd2e 	bl	8002ea8 <xTimerCreateTimerTask>
 800244c:	0003      	movs	r3, r0
 800244e:	607b      	str	r3, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d10d      	bne.n	8002472 <vTaskStartScheduler+0x4e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8002456:	b672      	cpsid	i
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002458:	4b0e      	ldr	r3, [pc, #56]	; (8002494 <vTaskStartScheduler+0x70>)
 800245a:	2201      	movs	r2, #1
 800245c:	4252      	negs	r2, r2
 800245e:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002460:	4b0d      	ldr	r3, [pc, #52]	; (8002498 <vTaskStartScheduler+0x74>)
 8002462:	2201      	movs	r2, #1
 8002464:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002466:	4b0d      	ldr	r3, [pc, #52]	; (800249c <vTaskStartScheduler+0x78>)
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800246c:	f001 f804 	bl	8003478 <xPortStartScheduler>
 8002470:	e004      	b.n	800247c <vTaskStartScheduler+0x58>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3301      	adds	r3, #1
 8002476:	d101      	bne.n	800247c <vTaskStartScheduler+0x58>
 8002478:	b672      	cpsid	i
 800247a:	e7fe      	b.n	800247a <vTaskStartScheduler+0x56>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800247c:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <vTaskStartScheduler+0x7c>)
 800247e:	681b      	ldr	r3, [r3, #0]
}
 8002480:	46c0      	nop			; (mov r8, r8)
 8002482:	46bd      	mov	sp, r7
 8002484:	b002      	add	sp, #8
 8002486:	bd80      	pop	{r7, pc}
 8002488:	080039e4 	.word	0x080039e4
 800248c:	08002c45 	.word	0x08002c45
 8002490:	20000528 	.word	0x20000528
 8002494:	20000524 	.word	0x20000524
 8002498:	20000510 	.word	0x20000510
 800249c:	20000508 	.word	0x20000508
 80024a0:	2000000c 	.word	0x2000000c

080024a4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80024a8:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <vTaskSuspendAll+0x14>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	1c5a      	adds	r2, r3, #1
 80024ae:	4b02      	ldr	r3, [pc, #8]	; (80024b8 <vTaskSuspendAll+0x14>)
 80024b0:	601a      	str	r2, [r3, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	2000052c 	.word	0x2000052c

080024bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 80024c6:	2300      	movs	r3, #0
 80024c8:	60fb      	str	r3, [r7, #12]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80024ca:	4b65      	ldr	r3, [pc, #404]	; (8002660 <xTaskResumeAll+0x1a4>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <xTaskResumeAll+0x1a>
 80024d2:	b672      	cpsid	i
 80024d4:	e7fe      	b.n	80024d4 <xTaskResumeAll+0x18>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80024d6:	f001 f803 	bl	80034e0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80024da:	4b61      	ldr	r3, [pc, #388]	; (8002660 <xTaskResumeAll+0x1a4>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	1e5a      	subs	r2, r3, #1
 80024e0:	4b5f      	ldr	r3, [pc, #380]	; (8002660 <xTaskResumeAll+0x1a4>)
 80024e2:	601a      	str	r2, [r3, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024e4:	4b5e      	ldr	r3, [pc, #376]	; (8002660 <xTaskResumeAll+0x1a4>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d000      	beq.n	80024ee <xTaskResumeAll+0x32>
 80024ec:	e0b1      	b.n	8002652 <xTaskResumeAll+0x196>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80024ee:	4b5d      	ldr	r3, [pc, #372]	; (8002664 <xTaskResumeAll+0x1a8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d100      	bne.n	80024f8 <xTaskResumeAll+0x3c>
 80024f6:	e0ac      	b.n	8002652 <xTaskResumeAll+0x196>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80024f8:	e089      	b.n	800260e <xTaskResumeAll+0x152>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024fa:	4b5b      	ldr	r3, [pc, #364]	; (8002668 <xTaskResumeAll+0x1ac>)
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	6a12      	ldr	r2, [r2, #32]
 8002510:	609a      	str	r2, [r3, #8]
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	6a1b      	ldr	r3, [r3, #32]
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	69d2      	ldr	r2, [r2, #28]
 800251a:	605a      	str	r2, [r3, #4]
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	3318      	adds	r3, #24
 8002524:	429a      	cmp	r2, r3
 8002526:	d103      	bne.n	8002530 <xTaskResumeAll+0x74>
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	6a1a      	ldr	r2, [r3, #32]
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	2200      	movs	r2, #0
 8002534:	629a      	str	r2, [r3, #40]	; 0x28
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	1e5a      	subs	r2, r3, #1
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	607b      	str	r3, [r7, #4]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	68d2      	ldr	r2, [r2, #12]
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	6892      	ldr	r2, [r2, #8]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	3304      	adds	r3, #4
 8002562:	429a      	cmp	r2, r3
 8002564:	d103      	bne.n	800256e <xTaskResumeAll+0xb2>
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	68da      	ldr	r2, [r3, #12]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	605a      	str	r2, [r3, #4]
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	2200      	movs	r2, #0
 8002572:	615a      	str	r2, [r3, #20]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	1e5a      	subs	r2, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002582:	4b3a      	ldr	r3, [pc, #232]	; (800266c <xTaskResumeAll+0x1b0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	429a      	cmp	r2, r3
 8002588:	d903      	bls.n	8002592 <xTaskResumeAll+0xd6>
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800258e:	4b37      	ldr	r3, [pc, #220]	; (800266c <xTaskResumeAll+0x1b0>)
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002596:	4936      	ldr	r1, [pc, #216]	; (8002670 <xTaskResumeAll+0x1b4>)
 8002598:	0013      	movs	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	189b      	adds	r3, r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	18cb      	adds	r3, r1, r3
 80025a2:	3304      	adds	r3, #4
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	603b      	str	r3, [r7, #0]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	609a      	str	r2, [r3, #8]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	60da      	str	r2, [r3, #12]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	3204      	adds	r2, #4
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	1d1a      	adds	r2, r3, #4
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025cc:	0013      	movs	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	189b      	adds	r3, r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4a26      	ldr	r2, [pc, #152]	; (8002670 <xTaskResumeAll+0x1b4>)
 80025d6:	189a      	adds	r2, r3, r2
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	615a      	str	r2, [r3, #20]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025e0:	4923      	ldr	r1, [pc, #140]	; (8002670 <xTaskResumeAll+0x1b4>)
 80025e2:	0013      	movs	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	189b      	adds	r3, r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	585b      	ldr	r3, [r3, r1]
 80025ec:	1c58      	adds	r0, r3, #1
 80025ee:	4920      	ldr	r1, [pc, #128]	; (8002670 <xTaskResumeAll+0x1b4>)
 80025f0:	0013      	movs	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	189b      	adds	r3, r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	5058      	str	r0, [r3, r1]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025fe:	4b1d      	ldr	r3, [pc, #116]	; (8002674 <xTaskResumeAll+0x1b8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	429a      	cmp	r2, r3
 8002606:	d302      	bcc.n	800260e <xTaskResumeAll+0x152>
                    {
                        xYieldPending = pdTRUE;
 8002608:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <xTaskResumeAll+0x1bc>)
 800260a:	2201      	movs	r2, #1
 800260c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800260e:	4b16      	ldr	r3, [pc, #88]	; (8002668 <xTaskResumeAll+0x1ac>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d000      	beq.n	8002618 <xTaskResumeAll+0x15c>
 8002616:	e770      	b.n	80024fa <xTaskResumeAll+0x3e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <xTaskResumeAll+0x166>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800261e:	f000 fb9f 	bl	8002d60 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002622:	4b16      	ldr	r3, [pc, #88]	; (800267c <xTaskResumeAll+0x1c0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	613b      	str	r3, [r7, #16]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00f      	beq.n	800264e <xTaskResumeAll+0x192>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800262e:	f000 f835 	bl	800269c <xTaskIncrementTick>
 8002632:	1e03      	subs	r3, r0, #0
 8002634:	d002      	beq.n	800263c <xTaskResumeAll+0x180>
                            {
                                xYieldPending = pdTRUE;
 8002636:	4b10      	ldr	r3, [pc, #64]	; (8002678 <xTaskResumeAll+0x1bc>)
 8002638:	2201      	movs	r2, #1
 800263a:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	3b01      	subs	r3, #1
 8002640:	613b      	str	r3, [r7, #16]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f2      	bne.n	800262e <xTaskResumeAll+0x172>

                        xPendedTicks = 0;
 8002648:	4b0c      	ldr	r3, [pc, #48]	; (800267c <xTaskResumeAll+0x1c0>)
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800264e:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <xTaskResumeAll+0x1bc>)
 8002650:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002652:	f000 ff57 	bl	8003504 <vPortExitCritical>

    return xAlreadyYielded;
 8002656:	68fb      	ldr	r3, [r7, #12]
}
 8002658:	0018      	movs	r0, r3
 800265a:	46bd      	mov	sp, r7
 800265c:	b006      	add	sp, #24
 800265e:	bd80      	pop	{r7, pc}
 8002660:	2000052c 	.word	0x2000052c
 8002664:	20000504 	.word	0x20000504
 8002668:	200004c4 	.word	0x200004c4
 800266c:	2000050c 	.word	0x2000050c
 8002670:	20000034 	.word	0x20000034
 8002674:	20000030 	.word	0x20000030
 8002678:	20000518 	.word	0x20000518
 800267c:	20000514 	.word	0x20000514

08002680 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002686:	4b04      	ldr	r3, [pc, #16]	; (8002698 <xTaskGetTickCount+0x18>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800268c:	687b      	ldr	r3, [r7, #4]
}
 800268e:	0018      	movs	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	b002      	add	sp, #8
 8002694:	bd80      	pop	{r7, pc}
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	20000508 	.word	0x20000508

0800269c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b088      	sub	sp, #32
 80026a0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026a6:	4b69      	ldr	r3, [pc, #420]	; (800284c <xTaskIncrementTick+0x1b0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d000      	beq.n	80026b0 <xTaskIncrementTick+0x14>
 80026ae:	e0c2      	b.n	8002836 <xTaskIncrementTick+0x19a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026b0:	4b67      	ldr	r3, [pc, #412]	; (8002850 <xTaskIncrementTick+0x1b4>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	3301      	adds	r3, #1
 80026b6:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80026b8:	4b65      	ldr	r3, [pc, #404]	; (8002850 <xTaskIncrementTick+0x1b4>)
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d117      	bne.n	80026f4 <xTaskIncrementTick+0x58>
        {
            taskSWITCH_DELAYED_LISTS();
 80026c4:	4b63      	ldr	r3, [pc, #396]	; (8002854 <xTaskIncrementTick+0x1b8>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <xTaskIncrementTick+0x36>
 80026ce:	b672      	cpsid	i
 80026d0:	e7fe      	b.n	80026d0 <xTaskIncrementTick+0x34>
 80026d2:	4b60      	ldr	r3, [pc, #384]	; (8002854 <xTaskIncrementTick+0x1b8>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	4b5f      	ldr	r3, [pc, #380]	; (8002858 <xTaskIncrementTick+0x1bc>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	4b5d      	ldr	r3, [pc, #372]	; (8002854 <xTaskIncrementTick+0x1b8>)
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	4b5d      	ldr	r3, [pc, #372]	; (8002858 <xTaskIncrementTick+0x1bc>)
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	4b5d      	ldr	r3, [pc, #372]	; (800285c <xTaskIncrementTick+0x1c0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	4b5b      	ldr	r3, [pc, #364]	; (800285c <xTaskIncrementTick+0x1c0>)
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	f000 fb36 	bl	8002d60 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80026f4:	4b5a      	ldr	r3, [pc, #360]	; (8002860 <xTaskIncrementTick+0x1c4>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d200      	bcs.n	8002700 <xTaskIncrementTick+0x64>
 80026fe:	e09f      	b.n	8002840 <xTaskIncrementTick+0x1a4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002700:	4b54      	ldr	r3, [pc, #336]	; (8002854 <xTaskIncrementTick+0x1b8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d104      	bne.n	8002714 <xTaskIncrementTick+0x78>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800270a:	4b55      	ldr	r3, [pc, #340]	; (8002860 <xTaskIncrementTick+0x1c4>)
 800270c:	2201      	movs	r2, #1
 800270e:	4252      	negs	r2, r2
 8002710:	601a      	str	r2, [r3, #0]
                    break;
 8002712:	e095      	b.n	8002840 <xTaskIncrementTick+0x1a4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002714:	4b4f      	ldr	r3, [pc, #316]	; (8002854 <xTaskIncrementTick+0x1b8>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	429a      	cmp	r2, r3
 800272a:	d203      	bcs.n	8002734 <xTaskIncrementTick+0x98>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800272c:	4b4c      	ldr	r3, [pc, #304]	; (8002860 <xTaskIncrementTick+0x1c4>)
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	601a      	str	r2, [r3, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002732:	e085      	b.n	8002840 <xTaskIncrementTick+0x1a4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	68d2      	ldr	r2, [r2, #12]
 8002742:	609a      	str	r2, [r3, #8]
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	6892      	ldr	r2, [r2, #8]
 800274c:	605a      	str	r2, [r3, #4]
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	3304      	adds	r3, #4
 8002756:	429a      	cmp	r2, r3
 8002758:	d103      	bne.n	8002762 <xTaskIncrementTick+0xc6>
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	2200      	movs	r2, #0
 8002766:	615a      	str	r2, [r3, #20]
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	1e5a      	subs	r2, r3, #1
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	2b00      	cmp	r3, #0
 8002778:	d01e      	beq.n	80027b8 <xTaskIncrementTick+0x11c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277e:	607b      	str	r3, [r7, #4]
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	69db      	ldr	r3, [r3, #28]
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	6a12      	ldr	r2, [r2, #32]
 8002788:	609a      	str	r2, [r3, #8]
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	69d2      	ldr	r2, [r2, #28]
 8002792:	605a      	str	r2, [r3, #4]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	3318      	adds	r3, #24
 800279c:	429a      	cmp	r2, r3
 800279e:	d103      	bne.n	80027a8 <xTaskIncrementTick+0x10c>
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	6a1a      	ldr	r2, [r3, #32]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	605a      	str	r2, [r3, #4]
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	2200      	movs	r2, #0
 80027ac:	629a      	str	r2, [r3, #40]	; 0x28
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	1e5a      	subs	r2, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027bc:	4b29      	ldr	r3, [pc, #164]	; (8002864 <xTaskIncrementTick+0x1c8>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d903      	bls.n	80027cc <xTaskIncrementTick+0x130>
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c8:	4b26      	ldr	r3, [pc, #152]	; (8002864 <xTaskIncrementTick+0x1c8>)
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d0:	4925      	ldr	r1, [pc, #148]	; (8002868 <xTaskIncrementTick+0x1cc>)
 80027d2:	0013      	movs	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	189b      	adds	r3, r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	18cb      	adds	r3, r1, r3
 80027dc:	3304      	adds	r3, #4
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	603b      	str	r3, [r7, #0]
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	60da      	str	r2, [r3, #12]
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	3204      	adds	r2, #4
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1d1a      	adds	r2, r3, #4
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002806:	0013      	movs	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	189b      	adds	r3, r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	4a16      	ldr	r2, [pc, #88]	; (8002868 <xTaskIncrementTick+0x1cc>)
 8002810:	189a      	adds	r2, r3, r2
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	615a      	str	r2, [r3, #20]
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800281a:	4913      	ldr	r1, [pc, #76]	; (8002868 <xTaskIncrementTick+0x1cc>)
 800281c:	0013      	movs	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	189b      	adds	r3, r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	585b      	ldr	r3, [r3, r1]
 8002826:	1c58      	adds	r0, r3, #1
 8002828:	490f      	ldr	r1, [pc, #60]	; (8002868 <xTaskIncrementTick+0x1cc>)
 800282a:	0013      	movs	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	189b      	adds	r3, r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	5058      	str	r0, [r3, r1]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002834:	e764      	b.n	8002700 <xTaskIncrementTick+0x64>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002836:	4b0d      	ldr	r3, [pc, #52]	; (800286c <xTaskIncrementTick+0x1d0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	4b0b      	ldr	r3, [pc, #44]	; (800286c <xTaskIncrementTick+0x1d0>)
 800283e:	601a      	str	r2, [r3, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002840:	69fb      	ldr	r3, [r7, #28]
}
 8002842:	0018      	movs	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	b008      	add	sp, #32
 8002848:	bd80      	pop	{r7, pc}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	2000052c 	.word	0x2000052c
 8002850:	20000508 	.word	0x20000508
 8002854:	200004bc 	.word	0x200004bc
 8002858:	200004c0 	.word	0x200004c0
 800285c:	2000051c 	.word	0x2000051c
 8002860:	20000524 	.word	0x20000524
 8002864:	2000050c 	.word	0x2000050c
 8002868:	20000034 	.word	0x20000034
 800286c:	20000514 	.word	0x20000514

08002870 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002876:	4b22      	ldr	r3, [pc, #136]	; (8002900 <vTaskSwitchContext+0x90>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800287e:	4b21      	ldr	r3, [pc, #132]	; (8002904 <vTaskSwitchContext+0x94>)
 8002880:	2201      	movs	r2, #1
 8002882:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002884:	e037      	b.n	80028f6 <vTaskSwitchContext+0x86>
        xYieldPending = pdFALSE;
 8002886:	4b1f      	ldr	r3, [pc, #124]	; (8002904 <vTaskSwitchContext+0x94>)
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800288c:	4b1e      	ldr	r3, [pc, #120]	; (8002908 <vTaskSwitchContext+0x98>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	607b      	str	r3, [r7, #4]
 8002892:	e007      	b.n	80028a4 <vTaskSwitchContext+0x34>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <vTaskSwitchContext+0x2e>
 800289a:	b672      	cpsid	i
 800289c:	e7fe      	b.n	800289c <vTaskSwitchContext+0x2c>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	3b01      	subs	r3, #1
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	4919      	ldr	r1, [pc, #100]	; (800290c <vTaskSwitchContext+0x9c>)
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	0013      	movs	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	189b      	adds	r3, r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	585b      	ldr	r3, [r3, r1]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0ee      	beq.n	8002894 <vTaskSwitchContext+0x24>
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	0013      	movs	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	189b      	adds	r3, r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4a12      	ldr	r2, [pc, #72]	; (800290c <vTaskSwitchContext+0x9c>)
 80028c2:	189b      	adds	r3, r3, r2
 80028c4:	603b      	str	r3, [r7, #0]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	3308      	adds	r3, #8
 80028d8:	429a      	cmp	r2, r3
 80028da:	d104      	bne.n	80028e6 <vTaskSwitchContext+0x76>
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	605a      	str	r2, [r3, #4]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	68da      	ldr	r2, [r3, #12]
 80028ec:	4b08      	ldr	r3, [pc, #32]	; (8002910 <vTaskSwitchContext+0xa0>)
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <vTaskSwitchContext+0x98>)
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	601a      	str	r2, [r3, #0]
}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	46bd      	mov	sp, r7
 80028fa:	b002      	add	sp, #8
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	46c0      	nop			; (mov r8, r8)
 8002900:	2000052c 	.word	0x2000052c
 8002904:	20000518 	.word	0x20000518
 8002908:	2000050c 	.word	0x2000050c
 800290c:	20000034 	.word	0x20000034
 8002910:	20000030 	.word	0x20000030

08002914 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <vTaskPlaceOnEventList+0x14>
 8002924:	b672      	cpsid	i
 8002926:	e7fe      	b.n	8002926 <vTaskPlaceOnEventList+0x12>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002928:	4b08      	ldr	r3, [pc, #32]	; (800294c <vTaskPlaceOnEventList+0x38>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	3318      	adds	r3, #24
 800292e:	001a      	movs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	0011      	movs	r1, r2
 8002934:	0018      	movs	r0, r3
 8002936:	f7ff f8f6 	bl	8001b26 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	2101      	movs	r1, #1
 800293e:	0018      	movs	r0, r3
 8002940:	f000 fa44 	bl	8002dcc <prvAddCurrentTaskToDelayedList>
}
 8002944:	46c0      	nop			; (mov r8, r8)
 8002946:	46bd      	mov	sp, r7
 8002948:	b002      	add	sp, #8
 800294a:	bd80      	pop	{r7, pc}
 800294c:	20000030 	.word	0x20000030

08002950 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <vTaskPlaceOnEventListRestricted+0x16>
 8002962:	b672      	cpsid	i
 8002964:	e7fe      	b.n	8002964 <vTaskPlaceOnEventListRestricted+0x14>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	617b      	str	r3, [r7, #20]
 800296c:	4b16      	ldr	r3, [pc, #88]	; (80029c8 <vTaskPlaceOnEventListRestricted+0x78>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	61da      	str	r2, [r3, #28]
 8002974:	4b14      	ldr	r3, [pc, #80]	; (80029c8 <vTaskPlaceOnEventListRestricted+0x78>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	6892      	ldr	r2, [r2, #8]
 800297c:	621a      	str	r2, [r3, #32]
 800297e:	4b12      	ldr	r3, [pc, #72]	; (80029c8 <vTaskPlaceOnEventListRestricted+0x78>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	3218      	adds	r2, #24
 8002988:	605a      	str	r2, [r3, #4]
 800298a:	4b0f      	ldr	r3, [pc, #60]	; (80029c8 <vTaskPlaceOnEventListRestricted+0x78>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	3318      	adds	r3, #24
 8002990:	001a      	movs	r2, r3
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	609a      	str	r2, [r3, #8]
 8002996:	4b0c      	ldr	r3, [pc, #48]	; (80029c8 <vTaskPlaceOnEventListRestricted+0x78>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	629a      	str	r2, [r3, #40]	; 0x28
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <vTaskPlaceOnEventListRestricted+0x64>
        {
            xTicksToWait = portMAX_DELAY;
 80029ae:	2301      	movs	r3, #1
 80029b0:	425b      	negs	r3, r3
 80029b2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	0011      	movs	r1, r2
 80029ba:	0018      	movs	r0, r3
 80029bc:	f000 fa06 	bl	8002dcc <prvAddCurrentTaskToDelayedList>
    }
 80029c0:	46c0      	nop			; (mov r8, r8)
 80029c2:	46bd      	mov	sp, r7
 80029c4:	b006      	add	sp, #24
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000030 	.word	0x20000030

080029cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <xTaskRemoveFromEventList+0x1a>
 80029e2:	b672      	cpsid	i
 80029e4:	e7fe      	b.n	80029e4 <xTaskRemoveFromEventList+0x18>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ea:	617b      	str	r3, [r7, #20]
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	6a12      	ldr	r2, [r2, #32]
 80029f4:	609a      	str	r2, [r3, #8]
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	69d2      	ldr	r2, [r2, #28]
 80029fe:	605a      	str	r2, [r3, #4]
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	3318      	adds	r3, #24
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d103      	bne.n	8002a14 <xTaskRemoveFromEventList+0x48>
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	6a1a      	ldr	r2, [r3, #32]
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	605a      	str	r2, [r3, #4]
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2200      	movs	r2, #0
 8002a18:	629a      	str	r2, [r3, #40]	; 0x28
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	1e5a      	subs	r2, r3, #1
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a24:	4b48      	ldr	r3, [pc, #288]	; (8002b48 <xTaskRemoveFromEventList+0x17c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d15d      	bne.n	8002ae8 <xTaskRemoveFromEventList+0x11c>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	68d2      	ldr	r2, [r2, #12]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	6892      	ldr	r2, [r2, #8]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	3304      	adds	r3, #4
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d103      	bne.n	8002a5a <xTaskRemoveFromEventList+0x8e>
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	615a      	str	r2, [r3, #20]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	1e5a      	subs	r2, r3, #1
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a6e:	4b37      	ldr	r3, [pc, #220]	; (8002b4c <xTaskRemoveFromEventList+0x180>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d903      	bls.n	8002a7e <xTaskRemoveFromEventList+0xb2>
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a7a:	4b34      	ldr	r3, [pc, #208]	; (8002b4c <xTaskRemoveFromEventList+0x180>)
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a82:	4933      	ldr	r1, [pc, #204]	; (8002b50 <xTaskRemoveFromEventList+0x184>)
 8002a84:	0013      	movs	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	189b      	adds	r3, r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	18cb      	adds	r3, r1, r3
 8002a8e:	3304      	adds	r3, #4
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	609a      	str	r2, [r3, #8]
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	3204      	adds	r2, #4
 8002aaa:	605a      	str	r2, [r3, #4]
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	1d1a      	adds	r2, r3, #4
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ab8:	0013      	movs	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	189b      	adds	r3, r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4a23      	ldr	r2, [pc, #140]	; (8002b50 <xTaskRemoveFromEventList+0x184>)
 8002ac2:	189a      	adds	r2, r3, r2
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	615a      	str	r2, [r3, #20]
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002acc:	4920      	ldr	r1, [pc, #128]	; (8002b50 <xTaskRemoveFromEventList+0x184>)
 8002ace:	0013      	movs	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	189b      	adds	r3, r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	585b      	ldr	r3, [r3, r1]
 8002ad8:	1c58      	adds	r0, r3, #1
 8002ada:	491d      	ldr	r1, [pc, #116]	; (8002b50 <xTaskRemoveFromEventList+0x184>)
 8002adc:	0013      	movs	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	189b      	adds	r3, r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	5058      	str	r0, [r3, r1]
 8002ae6:	e01b      	b.n	8002b20 <xTaskRemoveFromEventList+0x154>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002ae8:	4b1a      	ldr	r3, [pc, #104]	; (8002b54 <xTaskRemoveFromEventList+0x188>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	613b      	str	r3, [r7, #16]
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	61da      	str	r2, [r3, #28]
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	689a      	ldr	r2, [r3, #8]
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	621a      	str	r2, [r3, #32]
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	3218      	adds	r2, #24
 8002b04:	605a      	str	r2, [r3, #4]
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	3318      	adds	r3, #24
 8002b0a:	001a      	movs	r2, r3
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	4a10      	ldr	r2, [pc, #64]	; (8002b54 <xTaskRemoveFromEventList+0x188>)
 8002b14:	629a      	str	r2, [r3, #40]	; 0x28
 8002b16:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <xTaskRemoveFromEventList+0x188>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	1c5a      	adds	r2, r3, #1
 8002b1c:	4b0d      	ldr	r3, [pc, #52]	; (8002b54 <xTaskRemoveFromEventList+0x188>)
 8002b1e:	601a      	str	r2, [r3, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b24:	4b0c      	ldr	r3, [pc, #48]	; (8002b58 <xTaskRemoveFromEventList+0x18c>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d905      	bls.n	8002b3a <xTaskRemoveFromEventList+0x16e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002b32:	4b0a      	ldr	r3, [pc, #40]	; (8002b5c <xTaskRemoveFromEventList+0x190>)
 8002b34:	2201      	movs	r2, #1
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	e001      	b.n	8002b3e <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        xReturn = pdFALSE;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8002b3e:	69fb      	ldr	r3, [r7, #28]
}
 8002b40:	0018      	movs	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	b008      	add	sp, #32
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	2000052c 	.word	0x2000052c
 8002b4c:	2000050c 	.word	0x2000050c
 8002b50:	20000034 	.word	0x20000034
 8002b54:	200004c4 	.word	0x200004c4
 8002b58:	20000030 	.word	0x20000030
 8002b5c:	20000518 	.word	0x20000518

08002b60 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002b68:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <vTaskInternalSetTimeOutState+0x20>)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002b70:	4b04      	ldr	r3, [pc, #16]	; (8002b84 <vTaskInternalSetTimeOutState+0x24>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	605a      	str	r2, [r3, #4]
}
 8002b78:	46c0      	nop			; (mov r8, r8)
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	b002      	add	sp, #8
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	2000051c 	.word	0x2000051c
 8002b84:	20000508 	.word	0x20000508

08002b88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <xTaskCheckForTimeOut+0x14>
 8002b98:	b672      	cpsid	i
 8002b9a:	e7fe      	b.n	8002b9a <xTaskCheckForTimeOut+0x12>
    configASSERT( pxTicksToWait );
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <xTaskCheckForTimeOut+0x1e>
 8002ba2:	b672      	cpsid	i
 8002ba4:	e7fe      	b.n	8002ba4 <xTaskCheckForTimeOut+0x1c>

    taskENTER_CRITICAL();
 8002ba6:	f000 fc9b 	bl	80034e0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002baa:	4b1f      	ldr	r3, [pc, #124]	; (8002c28 <xTaskCheckForTimeOut+0xa0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	d102      	bne.n	8002bc8 <xTaskCheckForTimeOut+0x40>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
 8002bc6:	e027      	b.n	8002c18 <xTaskCheckForTimeOut+0x90>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	4b17      	ldr	r3, [pc, #92]	; (8002c2c <xTaskCheckForTimeOut+0xa4>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d00a      	beq.n	8002bea <xTaskCheckForTimeOut+0x62>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d305      	bcc.n	8002bea <xTaskCheckForTimeOut+0x62>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002bde:	2301      	movs	r3, #1
 8002be0:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	e016      	b.n	8002c18 <xTaskCheckForTimeOut+0x90>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d20c      	bcs.n	8002c0e <xTaskCheckForTimeOut+0x86>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	1ad2      	subs	r2, r2, r3
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	0018      	movs	r0, r3
 8002c04:	f7ff ffac 	bl	8002b60 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	e004      	b.n	8002c18 <xTaskCheckForTimeOut+0x90>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002c14:	2301      	movs	r3, #1
 8002c16:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8002c18:	f000 fc74 	bl	8003504 <vPortExitCritical>

    return xReturn;
 8002c1c:	697b      	ldr	r3, [r7, #20]
}
 8002c1e:	0018      	movs	r0, r3
 8002c20:	46bd      	mov	sp, r7
 8002c22:	b006      	add	sp, #24
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	20000508 	.word	0x20000508
 8002c2c:	2000051c 	.word	0x2000051c

08002c30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002c34:	4b02      	ldr	r3, [pc, #8]	; (8002c40 <vTaskMissedYield+0x10>)
 8002c36:	2201      	movs	r2, #1
 8002c38:	601a      	str	r2, [r3, #0]
}
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	20000518 	.word	0x20000518

08002c44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002c4c:	f000 f848 	bl	8002ce0 <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 8002c50:	f000 fc36 	bl	80034c0 <vPortYield>
        prvCheckTasksWaitingTermination();
 8002c54:	e7fa      	b.n	8002c4c <prvIdleTask+0x8>
	...

08002c58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c5e:	2300      	movs	r3, #0
 8002c60:	607b      	str	r3, [r7, #4]
 8002c62:	e00c      	b.n	8002c7e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	0013      	movs	r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	189b      	adds	r3, r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	4a14      	ldr	r2, [pc, #80]	; (8002cc0 <prvInitialiseTaskLists+0x68>)
 8002c70:	189b      	adds	r3, r3, r2
 8002c72:	0018      	movs	r0, r3
 8002c74:	f7fe ff2e 	bl	8001ad4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b37      	cmp	r3, #55	; 0x37
 8002c82:	d9ef      	bls.n	8002c64 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002c84:	4b0f      	ldr	r3, [pc, #60]	; (8002cc4 <prvInitialiseTaskLists+0x6c>)
 8002c86:	0018      	movs	r0, r3
 8002c88:	f7fe ff24 	bl	8001ad4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002c8c:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <prvInitialiseTaskLists+0x70>)
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f7fe ff20 	bl	8001ad4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002c94:	4b0d      	ldr	r3, [pc, #52]	; (8002ccc <prvInitialiseTaskLists+0x74>)
 8002c96:	0018      	movs	r0, r3
 8002c98:	f7fe ff1c 	bl	8001ad4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	; (8002cd0 <prvInitialiseTaskLists+0x78>)
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f7fe ff18 	bl	8001ad4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002ca4:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <prvInitialiseTaskLists+0x7c>)
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f7fe ff14 	bl	8001ad4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002cac:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <prvInitialiseTaskLists+0x80>)
 8002cae:	4a05      	ldr	r2, [pc, #20]	; (8002cc4 <prvInitialiseTaskLists+0x6c>)
 8002cb0:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002cb2:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <prvInitialiseTaskLists+0x84>)
 8002cb4:	4a04      	ldr	r2, [pc, #16]	; (8002cc8 <prvInitialiseTaskLists+0x70>)
 8002cb6:	601a      	str	r2, [r3, #0]
}
 8002cb8:	46c0      	nop			; (mov r8, r8)
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b002      	add	sp, #8
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20000034 	.word	0x20000034
 8002cc4:	20000494 	.word	0x20000494
 8002cc8:	200004a8 	.word	0x200004a8
 8002ccc:	200004c4 	.word	0x200004c4
 8002cd0:	200004d8 	.word	0x200004d8
 8002cd4:	200004f0 	.word	0x200004f0
 8002cd8:	200004bc 	.word	0x200004bc
 8002cdc:	200004c0 	.word	0x200004c0

08002ce0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ce6:	e01a      	b.n	8002d1e <prvCheckTasksWaitingTermination+0x3e>
        {
            taskENTER_CRITICAL();
 8002ce8:	f000 fbfa 	bl	80034e0 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002cec:	4b10      	ldr	r3, [pc, #64]	; (8002d30 <prvCheckTasksWaitingTermination+0x50>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3304      	adds	r3, #4
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	f7fe ff4a 	bl	8001b92 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8002cfe:	4b0d      	ldr	r3, [pc, #52]	; (8002d34 <prvCheckTasksWaitingTermination+0x54>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	1e5a      	subs	r2, r3, #1
 8002d04:	4b0b      	ldr	r3, [pc, #44]	; (8002d34 <prvCheckTasksWaitingTermination+0x54>)
 8002d06:	601a      	str	r2, [r3, #0]
                --uxDeletedTasksWaitingCleanUp;
 8002d08:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <prvCheckTasksWaitingTermination+0x58>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	1e5a      	subs	r2, r3, #1
 8002d0e:	4b0a      	ldr	r3, [pc, #40]	; (8002d38 <prvCheckTasksWaitingTermination+0x58>)
 8002d10:	601a      	str	r2, [r3, #0]
            }
            taskEXIT_CRITICAL();
 8002d12:	f000 fbf7 	bl	8003504 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f000 f80f 	bl	8002d3c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d1e:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <prvCheckTasksWaitingTermination+0x58>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1e0      	bne.n	8002ce8 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	46c0      	nop			; (mov r8, r8)
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	b002      	add	sp, #8
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	200004d8 	.word	0x200004d8
 8002d34:	20000504 	.word	0x20000504
 8002d38:	200004ec 	.word	0x200004ec

08002d3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f000 fd03 	bl	8003754 <vPortFree>
            vPortFree( pxTCB );
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	0018      	movs	r0, r3
 8002d52:	f000 fcff 	bl	8003754 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002d56:	46c0      	nop			; (mov r8, r8)
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b002      	add	sp, #8
 8002d5c:	bd80      	pop	{r7, pc}
	...

08002d60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d64:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <prvResetNextTaskUnblockTime+0x2c>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d104      	bne.n	8002d78 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002d6e:	4b08      	ldr	r3, [pc, #32]	; (8002d90 <prvResetNextTaskUnblockTime+0x30>)
 8002d70:	2201      	movs	r2, #1
 8002d72:	4252      	negs	r2, r2
 8002d74:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002d76:	e005      	b.n	8002d84 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002d78:	4b04      	ldr	r3, [pc, #16]	; (8002d8c <prvResetNextTaskUnblockTime+0x2c>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	4b03      	ldr	r3, [pc, #12]	; (8002d90 <prvResetNextTaskUnblockTime+0x30>)
 8002d82:	601a      	str	r2, [r3, #0]
}
 8002d84:	46c0      	nop			; (mov r8, r8)
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	46c0      	nop			; (mov r8, r8)
 8002d8c:	200004bc 	.word	0x200004bc
 8002d90:	20000524 	.word	0x20000524

08002d94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8002d9a:	4b0a      	ldr	r3, [pc, #40]	; (8002dc4 <xTaskGetSchedulerState+0x30>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d102      	bne.n	8002da8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002da2:	2301      	movs	r3, #1
 8002da4:	607b      	str	r3, [r7, #4]
 8002da6:	e008      	b.n	8002dba <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002da8:	4b07      	ldr	r3, [pc, #28]	; (8002dc8 <xTaskGetSchedulerState+0x34>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d102      	bne.n	8002db6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002db0:	2302      	movs	r3, #2
 8002db2:	607b      	str	r3, [r7, #4]
 8002db4:	e001      	b.n	8002dba <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002db6:	2300      	movs	r3, #0
 8002db8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002dba:	687b      	ldr	r3, [r7, #4]
    }
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	b002      	add	sp, #8
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	20000510 	.word	0x20000510
 8002dc8:	2000052c 	.word	0x2000052c

08002dcc <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002dd6:	4b2e      	ldr	r3, [pc, #184]	; (8002e90 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002ddc:	4b2d      	ldr	r3, [pc, #180]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	3304      	adds	r3, #4
 8002de2:	0018      	movs	r0, r3
 8002de4:	f7fe fed5 	bl	8001b92 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3301      	adds	r3, #1
 8002dec:	d124      	bne.n	8002e38 <prvAddCurrentTaskToDelayedList+0x6c>
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d021      	beq.n	8002e38 <prvAddCurrentTaskToDelayedList+0x6c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002df4:	4b28      	ldr	r3, [pc, #160]	; (8002e98 <prvAddCurrentTaskToDelayedList+0xcc>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	4b26      	ldr	r3, [pc, #152]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	609a      	str	r2, [r3, #8]
 8002e02:	4b24      	ldr	r3, [pc, #144]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	6892      	ldr	r2, [r2, #8]
 8002e0a:	60da      	str	r2, [r3, #12]
 8002e0c:	4b21      	ldr	r3, [pc, #132]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	3204      	adds	r2, #4
 8002e16:	605a      	str	r2, [r3, #4]
 8002e18:	4b1e      	ldr	r3, [pc, #120]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	1d1a      	adds	r2, r3, #4
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	609a      	str	r2, [r3, #8]
 8002e22:	4b1c      	ldr	r3, [pc, #112]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a1c      	ldr	r2, [pc, #112]	; (8002e98 <prvAddCurrentTaskToDelayedList+0xcc>)
 8002e28:	615a      	str	r2, [r3, #20]
 8002e2a:	4b1b      	ldr	r3, [pc, #108]	; (8002e98 <prvAddCurrentTaskToDelayedList+0xcc>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	1c5a      	adds	r2, r3, #1
 8002e30:	4b19      	ldr	r3, [pc, #100]	; (8002e98 <prvAddCurrentTaskToDelayedList+0xcc>)
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	46c0      	nop			; (mov r8, r8)

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002e36:	e026      	b.n	8002e86 <prvAddCurrentTaskToDelayedList+0xba>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	18d3      	adds	r3, r2, r3
 8002e3e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002e40:	4b14      	ldr	r3, [pc, #80]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68fa      	ldr	r2, [r7, #12]
 8002e46:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d209      	bcs.n	8002e64 <prvAddCurrentTaskToDelayedList+0x98>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e50:	4b12      	ldr	r3, [pc, #72]	; (8002e9c <prvAddCurrentTaskToDelayedList+0xd0>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4b0f      	ldr	r3, [pc, #60]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	0019      	movs	r1, r3
 8002e5c:	0010      	movs	r0, r2
 8002e5e:	f7fe fe62 	bl	8001b26 <vListInsert>
}
 8002e62:	e010      	b.n	8002e86 <prvAddCurrentTaskToDelayedList+0xba>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e64:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <prvAddCurrentTaskToDelayedList+0xd4>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4b0a      	ldr	r3, [pc, #40]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	0019      	movs	r1, r3
 8002e70:	0010      	movs	r0, r2
 8002e72:	f7fe fe58 	bl	8001b26 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002e76:	4b0b      	ldr	r3, [pc, #44]	; (8002ea4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d202      	bcs.n	8002e86 <prvAddCurrentTaskToDelayedList+0xba>
                    xNextTaskUnblockTime = xTimeToWake;
 8002e80:	4b08      	ldr	r3, [pc, #32]	; (8002ea4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	601a      	str	r2, [r3, #0]
}
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b006      	add	sp, #24
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	20000508 	.word	0x20000508
 8002e94:	20000030 	.word	0x20000030
 8002e98:	200004f0 	.word	0x200004f0
 8002e9c:	200004c0 	.word	0x200004c0
 8002ea0:	200004bc 	.word	0x200004bc
 8002ea4:	20000524 	.word	0x20000524

08002ea8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002eb2:	f000 fa41 	bl	8003338 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002eb6:	4b0d      	ldr	r3, [pc, #52]	; (8002eec <xTimerCreateTimerTask+0x44>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00c      	beq.n	8002ed8 <xTimerCreateTimerTask+0x30>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8002ebe:	2380      	movs	r3, #128	; 0x80
 8002ec0:	005a      	lsls	r2, r3, #1
 8002ec2:	490b      	ldr	r1, [pc, #44]	; (8002ef0 <xTimerCreateTimerTask+0x48>)
 8002ec4:	480b      	ldr	r0, [pc, #44]	; (8002ef4 <xTimerCreateTimerTask+0x4c>)
 8002ec6:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <xTimerCreateTimerTask+0x50>)
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	2302      	movs	r3, #2
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	2300      	movs	r3, #0
 8002ed0:	f7ff f953 	bl	800217a <xTaskCreate>
 8002ed4:	0003      	movs	r3, r0
 8002ed6:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <xTimerCreateTimerTask+0x3a>
 8002ede:	b672      	cpsid	i
 8002ee0:	e7fe      	b.n	8002ee0 <xTimerCreateTimerTask+0x38>
        return xReturn;
 8002ee2:	687b      	ldr	r3, [r7, #4]
    }
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	b002      	add	sp, #8
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	20000560 	.word	0x20000560
 8002ef0:	080039ec 	.word	0x080039ec
 8002ef4:	08002fa5 	.word	0x08002fa5
 8002ef8:	20000564 	.word	0x20000564

08002efc <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002f08:	e009      	b.n	8002f1e <prvReloadTimer+0x22>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	68ba      	ldr	r2, [r7, #8]
 8002f10:	18d3      	adds	r3, r2, r3
 8002f12:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	0010      	movs	r0, r2
 8002f1c:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	699a      	ldr	r2, [r3, #24]
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	18d1      	adds	r1, r2, r3
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 f8d8 	bl	80030e0 <prvInsertTimerInActiveList>
 8002f30:	1e03      	subs	r3, r0, #0
 8002f32:	d1ea      	bne.n	8002f0a <prvReloadTimer+0xe>
        }
    }
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b004      	add	sp, #16
 8002f3c:	bd80      	pop	{r7, pc}
	...

08002f40 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f4a:	4b15      	ldr	r3, [pc, #84]	; (8002fa0 <prvProcessExpiredTimer+0x60>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	3304      	adds	r3, #4
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f7fe fe1a 	bl	8001b92 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2228      	movs	r2, #40	; 0x28
 8002f62:	5c9b      	ldrb	r3, [r3, r2]
 8002f64:	001a      	movs	r2, r3
 8002f66:	2304      	movs	r3, #4
 8002f68:	4013      	ands	r3, r2
 8002f6a:	d006      	beq.n	8002f7a <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8002f6c:	683a      	ldr	r2, [r7, #0]
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	0018      	movs	r0, r3
 8002f74:	f7ff ffc2 	bl	8002efc <prvReloadTimer>
 8002f78:	e008      	b.n	8002f8c <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2228      	movs	r2, #40	; 0x28
 8002f7e:	5c9b      	ldrb	r3, [r3, r2]
 8002f80:	2201      	movs	r2, #1
 8002f82:	4393      	bics	r3, r2
 8002f84:	b2d9      	uxtb	r1, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2228      	movs	r2, #40	; 0x28
 8002f8a:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	0010      	movs	r0, r2
 8002f94:	4798      	blx	r3
    }
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	b004      	add	sp, #16
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	20000558 	.word	0x20000558

08002fa4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002fac:	2308      	movs	r3, #8
 8002fae:	18fb      	adds	r3, r7, r3
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f000 f853 	bl	800305c <prvGetNextExpireTime>
 8002fb6:	0003      	movs	r3, r0
 8002fb8:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	0011      	movs	r1, r2
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f000 f803 	bl	8002fcc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8002fc6:	f000 f8cd 	bl	8003164 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002fca:	e7ef      	b.n	8002fac <prvTimerTask+0x8>

08002fcc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002fd6:	f7ff fa65 	bl	80024a4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002fda:	2308      	movs	r3, #8
 8002fdc:	18fb      	adds	r3, r7, r3
 8002fde:	0018      	movs	r0, r3
 8002fe0:	f000 f85e 	bl	80030a0 <prvSampleTimeNow>
 8002fe4:	0003      	movs	r3, r0
 8002fe6:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d12b      	bne.n	8003046 <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10c      	bne.n	800300e <prvProcessTimerOrBlockTask+0x42>
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d808      	bhi.n	800300e <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 8002ffc:	f7ff fa5e 	bl	80024bc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003000:	68fa      	ldr	r2, [r7, #12]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	0011      	movs	r1, r2
 8003006:	0018      	movs	r0, r3
 8003008:	f7ff ff9a 	bl	8002f40 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800300c:	e01d      	b.n	800304a <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d008      	beq.n	8003026 <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003014:	4b0f      	ldr	r3, [pc, #60]	; (8003054 <prvProcessTimerOrBlockTask+0x88>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <prvProcessTimerOrBlockTask+0x56>
 800301e:	2301      	movs	r3, #1
 8003020:	e000      	b.n	8003024 <prvProcessTimerOrBlockTask+0x58>
 8003022:	2300      	movs	r3, #0
 8003024:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003026:	4b0c      	ldr	r3, [pc, #48]	; (8003058 <prvProcessTimerOrBlockTask+0x8c>)
 8003028:	6818      	ldr	r0, [r3, #0]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	0019      	movs	r1, r3
 8003034:	f7ff f86e 	bl	8002114 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003038:	f7ff fa40 	bl	80024bc <xTaskResumeAll>
 800303c:	1e03      	subs	r3, r0, #0
 800303e:	d104      	bne.n	800304a <prvProcessTimerOrBlockTask+0x7e>
                        portYIELD_WITHIN_API();
 8003040:	f000 fa3e 	bl	80034c0 <vPortYield>
    }
 8003044:	e001      	b.n	800304a <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 8003046:	f7ff fa39 	bl	80024bc <xTaskResumeAll>
    }
 800304a:	46c0      	nop			; (mov r8, r8)
 800304c:	46bd      	mov	sp, r7
 800304e:	b004      	add	sp, #16
 8003050:	bd80      	pop	{r7, pc}
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	2000055c 	.word	0x2000055c
 8003058:	20000560 	.word	0x20000560

0800305c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003064:	4b0d      	ldr	r3, [pc, #52]	; (800309c <prvGetNextExpireTime+0x40>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <prvGetNextExpireTime+0x16>
 800306e:	2201      	movs	r2, #1
 8003070:	e000      	b.n	8003074 <prvGetNextExpireTime+0x18>
 8003072:	2200      	movs	r2, #0
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d105      	bne.n	800308c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003080:	4b06      	ldr	r3, [pc, #24]	; (800309c <prvGetNextExpireTime+0x40>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	e001      	b.n	8003090 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800308c:	2300      	movs	r3, #0
 800308e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003090:	68fb      	ldr	r3, [r7, #12]
    }
 8003092:	0018      	movs	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	b004      	add	sp, #16
 8003098:	bd80      	pop	{r7, pc}
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	20000558 	.word	0x20000558

080030a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80030a8:	f7ff faea 	bl	8002680 <xTaskGetTickCount>
 80030ac:	0003      	movs	r3, r0
 80030ae:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 80030b0:	4b0a      	ldr	r3, [pc, #40]	; (80030dc <prvSampleTimeNow+0x3c>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d205      	bcs.n	80030c6 <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 80030ba:	f000 f915 	bl	80032e8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	601a      	str	r2, [r3, #0]
 80030c4:	e002      	b.n	80030cc <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80030cc:	4b03      	ldr	r3, [pc, #12]	; (80030dc <prvSampleTimeNow+0x3c>)
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 80030d2:	68fb      	ldr	r3, [r7, #12]
    }
 80030d4:	0018      	movs	r0, r3
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b004      	add	sp, #16
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	20000568 	.word	0x20000568

080030e0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
 80030ec:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80030ee:	2300      	movs	r3, #0
 80030f0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	68ba      	ldr	r2, [r7, #8]
 80030f6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80030fe:	68ba      	ldr	r2, [r7, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	429a      	cmp	r2, r3
 8003104:	d812      	bhi.n	800312c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	1ad2      	subs	r2, r2, r3
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	429a      	cmp	r2, r3
 8003112:	d302      	bcc.n	800311a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003114:	2301      	movs	r3, #1
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	e01b      	b.n	8003152 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800311a:	4b10      	ldr	r3, [pc, #64]	; (800315c <prvInsertTimerInActiveList+0x7c>)
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	3304      	adds	r3, #4
 8003122:	0019      	movs	r1, r3
 8003124:	0010      	movs	r0, r2
 8003126:	f7fe fcfe 	bl	8001b26 <vListInsert>
 800312a:	e012      	b.n	8003152 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	429a      	cmp	r2, r3
 8003132:	d206      	bcs.n	8003142 <prvInsertTimerInActiveList+0x62>
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	429a      	cmp	r2, r3
 800313a:	d302      	bcc.n	8003142 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800313c:	2301      	movs	r3, #1
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	e007      	b.n	8003152 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003142:	4b07      	ldr	r3, [pc, #28]	; (8003160 <prvInsertTimerInActiveList+0x80>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	3304      	adds	r3, #4
 800314a:	0019      	movs	r1, r3
 800314c:	0010      	movs	r0, r2
 800314e:	f7fe fcea 	bl	8001b26 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003152:	697b      	ldr	r3, [r7, #20]
    }
 8003154:	0018      	movs	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	b006      	add	sp, #24
 800315a:	bd80      	pop	{r7, pc}
 800315c:	2000055c 	.word	0x2000055c
 8003160:	20000558 	.word	0x20000558

08003164 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003164:	b580      	push	{r7, lr}
 8003166:	b088      	sub	sp, #32
 8003168:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800316a:	e0a9      	b.n	80032c0 <prvProcessReceivedCommands+0x15c>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800316c:	1d3b      	adds	r3, r7, #4
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	da0f      	bge.n	8003194 <prvProcessReceivedCommands+0x30>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003174:	1d3b      	adds	r3, r7, #4
 8003176:	3304      	adds	r3, #4
 8003178:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <prvProcessReceivedCommands+0x20>
 8003180:	b672      	cpsid	i
 8003182:	e7fe      	b.n	8003182 <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	6858      	ldr	r0, [r3, #4]
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	0019      	movs	r1, r3
 8003192:	4790      	blx	r2
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003194:	1d3b      	adds	r3, r7, #4
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	da00      	bge.n	800319e <prvProcessReceivedCommands+0x3a>
 800319c:	e08f      	b.n	80032be <prvProcessReceivedCommands+0x15a>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800319e:	1d3b      	adds	r3, r7, #4
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d004      	beq.n	80031b6 <prvProcessReceivedCommands+0x52>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	3304      	adds	r3, #4
 80031b0:	0018      	movs	r0, r3
 80031b2:	f7fe fcee 	bl	8001b92 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80031b6:	003b      	movs	r3, r7
 80031b8:	0018      	movs	r0, r3
 80031ba:	f7ff ff71 	bl	80030a0 <prvSampleTimeNow>
 80031be:	0003      	movs	r3, r0
 80031c0:	617b      	str	r3, [r7, #20]

                switch( xMessage.xMessageID )
 80031c2:	1d3b      	adds	r3, r7, #4
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b09      	cmp	r3, #9
 80031c8:	d900      	bls.n	80031cc <prvProcessReceivedCommands+0x68>
 80031ca:	e079      	b.n	80032c0 <prvProcessReceivedCommands+0x15c>
 80031cc:	009a      	lsls	r2, r3, #2
 80031ce:	4b44      	ldr	r3, [pc, #272]	; (80032e0 <prvProcessReceivedCommands+0x17c>)
 80031d0:	18d3      	adds	r3, r2, r3
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	2228      	movs	r2, #40	; 0x28
 80031da:	5c9b      	ldrb	r3, [r3, r2]
 80031dc:	2201      	movs	r2, #1
 80031de:	4313      	orrs	r3, r2
 80031e0:	b2d9      	uxtb	r1, r3
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	2228      	movs	r2, #40	; 0x28
 80031e6:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80031e8:	1d3b      	adds	r3, r7, #4
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	18d1      	adds	r1, r2, r3
 80031f2:	1d3b      	adds	r3, r7, #4
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	69b8      	ldr	r0, [r7, #24]
 80031fa:	f7ff ff71 	bl	80030e0 <prvInsertTimerInActiveList>
 80031fe:	1e03      	subs	r3, r0, #0
 8003200:	d05e      	beq.n	80032c0 <prvProcessReceivedCommands+0x15c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	2228      	movs	r2, #40	; 0x28
 8003206:	5c9b      	ldrb	r3, [r3, r2]
 8003208:	001a      	movs	r2, r3
 800320a:	2304      	movs	r3, #4
 800320c:	4013      	ands	r3, r2
 800320e:	d00a      	beq.n	8003226 <prvProcessReceivedCommands+0xc2>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003210:	1d3b      	adds	r3, r7, #4
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	18d1      	adds	r1, r2, r3
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	0018      	movs	r0, r3
 8003220:	f7ff fe6c 	bl	8002efc <prvReloadTimer>
 8003224:	e008      	b.n	8003238 <prvProcessReceivedCommands+0xd4>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	2228      	movs	r2, #40	; 0x28
 800322a:	5c9b      	ldrb	r3, [r3, r2]
 800322c:	2201      	movs	r2, #1
 800322e:	4393      	bics	r3, r2
 8003230:	b2d9      	uxtb	r1, r3
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	2228      	movs	r2, #40	; 0x28
 8003236:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	0010      	movs	r0, r2
 8003240:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003242:	e03d      	b.n	80032c0 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	2228      	movs	r2, #40	; 0x28
 8003248:	5c9b      	ldrb	r3, [r3, r2]
 800324a:	2201      	movs	r2, #1
 800324c:	4393      	bics	r3, r2
 800324e:	b2d9      	uxtb	r1, r3
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	2228      	movs	r2, #40	; 0x28
 8003254:	5499      	strb	r1, [r3, r2]
                        break;
 8003256:	e033      	b.n	80032c0 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	2228      	movs	r2, #40	; 0x28
 800325c:	5c9b      	ldrb	r3, [r3, r2]
 800325e:	2201      	movs	r2, #1
 8003260:	4313      	orrs	r3, r2
 8003262:	b2d9      	uxtb	r1, r3
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	2228      	movs	r2, #40	; 0x28
 8003268:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800326a:	1d3b      	adds	r3, r7, #4
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <prvProcessReceivedCommands+0x11a>
 800327a:	b672      	cpsid	i
 800327c:	e7fe      	b.n	800327c <prvProcessReceivedCommands+0x118>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	699a      	ldr	r2, [r3, #24]
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	18d1      	adds	r1, r2, r3
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	69b8      	ldr	r0, [r7, #24]
 800328c:	f7ff ff28 	bl	80030e0 <prvInsertTimerInActiveList>
                        break;
 8003290:	e016      	b.n	80032c0 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	2228      	movs	r2, #40	; 0x28
 8003296:	5c9b      	ldrb	r3, [r3, r2]
 8003298:	001a      	movs	r2, r3
 800329a:	2302      	movs	r3, #2
 800329c:	4013      	ands	r3, r2
 800329e:	d104      	bne.n	80032aa <prvProcessReceivedCommands+0x146>
                            {
                                vPortFree( pxTimer );
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	0018      	movs	r0, r3
 80032a4:	f000 fa56 	bl	8003754 <vPortFree>
 80032a8:	e00a      	b.n	80032c0 <prvProcessReceivedCommands+0x15c>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	2228      	movs	r2, #40	; 0x28
 80032ae:	5c9b      	ldrb	r3, [r3, r2]
 80032b0:	2201      	movs	r2, #1
 80032b2:	4393      	bics	r3, r2
 80032b4:	b2d9      	uxtb	r1, r3
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	2228      	movs	r2, #40	; 0x28
 80032ba:	5499      	strb	r1, [r3, r2]
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80032bc:	e000      	b.n	80032c0 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 80032be:	46c0      	nop			; (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80032c0:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <prvProcessReceivedCommands+0x180>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	1d39      	adds	r1, r7, #4
 80032c6:	2200      	movs	r2, #0
 80032c8:	0018      	movs	r0, r3
 80032ca:	f7fe fd93 	bl	8001df4 <xQueueReceive>
 80032ce:	1e03      	subs	r3, r0, #0
 80032d0:	d000      	beq.n	80032d4 <prvProcessReceivedCommands+0x170>
 80032d2:	e74b      	b.n	800316c <prvProcessReceivedCommands+0x8>
        }
    }
 80032d4:	46c0      	nop			; (mov r8, r8)
 80032d6:	46c0      	nop			; (mov r8, r8)
 80032d8:	46bd      	mov	sp, r7
 80032da:	b008      	add	sp, #32
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	46c0      	nop			; (mov r8, r8)
 80032e0:	08003a5c 	.word	0x08003a5c
 80032e4:	20000560 	.word	0x20000560

080032e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80032ee:	e00b      	b.n	8003308 <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80032f0:	4b0f      	ldr	r3, [pc, #60]	; (8003330 <prvSwitchTimerLists+0x48>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80032fa:	2301      	movs	r3, #1
 80032fc:	425a      	negs	r2, r3
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	0011      	movs	r1, r2
 8003302:	0018      	movs	r0, r3
 8003304:	f7ff fe1c 	bl	8002f40 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003308:	4b09      	ldr	r3, [pc, #36]	; (8003330 <prvSwitchTimerLists+0x48>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1ee      	bne.n	80032f0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003312:	4b07      	ldr	r3, [pc, #28]	; (8003330 <prvSwitchTimerLists+0x48>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003318:	4b06      	ldr	r3, [pc, #24]	; (8003334 <prvSwitchTimerLists+0x4c>)
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	4b04      	ldr	r3, [pc, #16]	; (8003330 <prvSwitchTimerLists+0x48>)
 800331e:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 8003320:	4b04      	ldr	r3, [pc, #16]	; (8003334 <prvSwitchTimerLists+0x4c>)
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	601a      	str	r2, [r3, #0]
    }
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	46bd      	mov	sp, r7
 800332a:	b002      	add	sp, #8
 800332c:	bd80      	pop	{r7, pc}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	20000558 	.word	0x20000558
 8003334:	2000055c 	.word	0x2000055c

08003338 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800333c:	f000 f8d0 	bl	80034e0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003340:	4b14      	ldr	r3, [pc, #80]	; (8003394 <prvCheckForValidListAndQueue+0x5c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d120      	bne.n	800338a <prvCheckForValidListAndQueue+0x52>
            {
                vListInitialise( &xActiveTimerList1 );
 8003348:	4b13      	ldr	r3, [pc, #76]	; (8003398 <prvCheckForValidListAndQueue+0x60>)
 800334a:	0018      	movs	r0, r3
 800334c:	f7fe fbc2 	bl	8001ad4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003350:	4b12      	ldr	r3, [pc, #72]	; (800339c <prvCheckForValidListAndQueue+0x64>)
 8003352:	0018      	movs	r0, r3
 8003354:	f7fe fbbe 	bl	8001ad4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003358:	4b11      	ldr	r3, [pc, #68]	; (80033a0 <prvCheckForValidListAndQueue+0x68>)
 800335a:	4a0f      	ldr	r2, [pc, #60]	; (8003398 <prvCheckForValidListAndQueue+0x60>)
 800335c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800335e:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <prvCheckForValidListAndQueue+0x6c>)
 8003360:	4a0e      	ldr	r2, [pc, #56]	; (800339c <prvCheckForValidListAndQueue+0x64>)
 8003362:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003364:	2200      	movs	r2, #0
 8003366:	2110      	movs	r1, #16
 8003368:	200a      	movs	r0, #10
 800336a:	f7fe fcbe 	bl	8001cea <xQueueGenericCreate>
 800336e:	0002      	movs	r2, r0
 8003370:	4b08      	ldr	r3, [pc, #32]	; (8003394 <prvCheckForValidListAndQueue+0x5c>)
 8003372:	601a      	str	r2, [r3, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003374:	4b07      	ldr	r3, [pc, #28]	; (8003394 <prvCheckForValidListAndQueue+0x5c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d006      	beq.n	800338a <prvCheckForValidListAndQueue+0x52>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800337c:	4b05      	ldr	r3, [pc, #20]	; (8003394 <prvCheckForValidListAndQueue+0x5c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a09      	ldr	r2, [pc, #36]	; (80033a8 <prvCheckForValidListAndQueue+0x70>)
 8003382:	0011      	movs	r1, r2
 8003384:	0018      	movs	r0, r3
 8003386:	f7fe fe81 	bl	800208c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800338a:	f000 f8bb 	bl	8003504 <vPortExitCritical>
    }
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	20000560 	.word	0x20000560
 8003398:	20000530 	.word	0x20000530
 800339c:	20000544 	.word	0x20000544
 80033a0:	20000558 	.word	0x20000558
 80033a4:	2000055c 	.word	0x2000055c
 80033a8:	080039f4 	.word	0x080039f4

080033ac <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	3b04      	subs	r3, #4
 80033bc:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2280      	movs	r2, #128	; 0x80
 80033c2:	0452      	lsls	r2, r2, #17
 80033c4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	3b04      	subs	r3, #4
 80033ca:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	3b04      	subs	r3, #4
 80033d6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 80033d8:	4a08      	ldr	r2, [pc, #32]	; (80033fc <pxPortInitialiseStack+0x50>)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                       /* R12, R3, R2 and R1. */
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	3b14      	subs	r3, #20
 80033e2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                       /* R11..R4. */
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	3b20      	subs	r3, #32
 80033ee:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80033f0:	68fb      	ldr	r3, [r7, #12]
}
 80033f2:	0018      	movs	r0, r3
 80033f4:	46bd      	mov	sp, r7
 80033f6:	b004      	add	sp, #16
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	08003401 	.word	0x08003401

08003400 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8003406:	2300      	movs	r3, #0
 8003408:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800340a:	4b08      	ldr	r3, [pc, #32]	; (800342c <prvTaskExitError+0x2c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	3301      	adds	r3, #1
 8003410:	d001      	beq.n	8003416 <prvTaskExitError+0x16>
 8003412:	b672      	cpsid	i
 8003414:	e7fe      	b.n	8003414 <prvTaskExitError+0x14>
    portDISABLE_INTERRUPTS();
 8003416:	b672      	cpsid	i

    while( ulDummy == 0 )
 8003418:	46c0      	nop			; (mov r8, r8)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0fc      	beq.n	800341a <prvTaskExitError+0x1a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003420:	46c0      	nop			; (mov r8, r8)
 8003422:	46c0      	nop			; (mov r8, r8)
 8003424:	46bd      	mov	sp, r7
 8003426:	b002      	add	sp, #8
 8003428:	bd80      	pop	{r7, pc}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	20000010 	.word	0x20000010

08003430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
    /* This function is no longer used, but retained for backward
     * compatibility. */
}
 8003434:	46c0      	nop			; (mov r8, r8)
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	0000      	movs	r0, r0
 800343c:	0000      	movs	r0, r0
	...

08003440 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
    /* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
     * table offset register that can be used to locate the initial stack value.
     * Not all M0 parts have the application vector table at address 0. */
    __asm volatile (
 8003440:	4a0b      	ldr	r2, [pc, #44]	; (8003470 <pxCurrentTCBConst2>)
 8003442:	6813      	ldr	r3, [r2, #0]
 8003444:	6818      	ldr	r0, [r3, #0]
 8003446:	3020      	adds	r0, #32
 8003448:	f380 8809 	msr	PSP, r0
 800344c:	2002      	movs	r0, #2
 800344e:	f380 8814 	msr	CONTROL, r0
 8003452:	f3bf 8f6f 	isb	sy
 8003456:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8003458:	46ae      	mov	lr, r5
 800345a:	bc08      	pop	{r3}
 800345c:	bc04      	pop	{r2}
 800345e:	b662      	cpsie	i
 8003460:	4718      	bx	r3
 8003462:	46c0      	nop			; (mov r8, r8)
 8003464:	46c0      	nop			; (mov r8, r8)
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	46c0      	nop			; (mov r8, r8)
 800346a:	46c0      	nop			; (mov r8, r8)
 800346c:	46c0      	nop			; (mov r8, r8)
 800346e:	46c0      	nop			; (mov r8, r8)

08003470 <pxCurrentTCBConst2>:
 8003470:	20000030 	.word	0x20000030
        "	bx   r3						\n"/* Finally, jump to the user defined task code. */
        "								\n"
        "	.align 4					\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB	  "
        );
}
 8003474:	46c0      	nop			; (mov r8, r8)
 8003476:	46c0      	nop			; (mov r8, r8)

08003478 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800347c:	4b0e      	ldr	r3, [pc, #56]	; (80034b8 <xPortStartScheduler+0x40>)
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	4b0d      	ldr	r3, [pc, #52]	; (80034b8 <xPortStartScheduler+0x40>)
 8003482:	21ff      	movs	r1, #255	; 0xff
 8003484:	0409      	lsls	r1, r1, #16
 8003486:	430a      	orrs	r2, r1
 8003488:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800348a:	4b0b      	ldr	r3, [pc, #44]	; (80034b8 <xPortStartScheduler+0x40>)
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	4b0a      	ldr	r3, [pc, #40]	; (80034b8 <xPortStartScheduler+0x40>)
 8003490:	21ff      	movs	r1, #255	; 0xff
 8003492:	0609      	lsls	r1, r1, #24
 8003494:	430a      	orrs	r2, r1
 8003496:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003498:	f000 f898 	bl	80035cc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800349c:	4b07      	ldr	r3, [pc, #28]	; (80034bc <xPortStartScheduler+0x44>)
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vPortStartFirstTask();
 80034a2:	f7ff ffcd 	bl	8003440 <vPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80034a6:	f7ff f9e3 	bl	8002870 <vTaskSwitchContext>
    prvTaskExitError();
 80034aa:	f7ff ffa9 	bl	8003400 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	0018      	movs	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	46c0      	nop			; (mov r8, r8)
 80034b8:	e000ed20 	.word	0xe000ed20
 80034bc:	20000010 	.word	0x20000010

080034c0 <vPortYield>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80034c4:	4b05      	ldr	r3, [pc, #20]	; (80034dc <vPortYield+0x1c>)
 80034c6:	2280      	movs	r2, #128	; 0x80
 80034c8:	0552      	lsls	r2, r2, #21
 80034ca:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is completely
     * within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80034cc:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80034d0:	f3bf 8f6f 	isb	sy
}
 80034d4:	46c0      	nop			; (mov r8, r8)
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	e000ed04 	.word	0xe000ed04

080034e0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80034e4:	b672      	cpsid	i
    uxCriticalNesting++;
 80034e6:	4b06      	ldr	r3, [pc, #24]	; (8003500 <vPortEnterCritical+0x20>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	1c5a      	adds	r2, r3, #1
 80034ec:	4b04      	ldr	r3, [pc, #16]	; (8003500 <vPortEnterCritical+0x20>)
 80034ee:	601a      	str	r2, [r3, #0]
    __asm volatile ( "dsb" ::: "memory" );
 80034f0:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80034f4:	f3bf 8f6f 	isb	sy
}
 80034f8:	46c0      	nop			; (mov r8, r8)
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	46c0      	nop			; (mov r8, r8)
 8003500:	20000010 	.word	0x20000010

08003504 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003508:	4b09      	ldr	r3, [pc, #36]	; (8003530 <vPortExitCritical+0x2c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d101      	bne.n	8003514 <vPortExitCritical+0x10>
 8003510:	b672      	cpsid	i
 8003512:	e7fe      	b.n	8003512 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8003514:	4b06      	ldr	r3, [pc, #24]	; (8003530 <vPortExitCritical+0x2c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	1e5a      	subs	r2, r3, #1
 800351a:	4b05      	ldr	r3, [pc, #20]	; (8003530 <vPortExitCritical+0x2c>)
 800351c:	601a      	str	r2, [r3, #0]

    if( uxCriticalNesting == 0 )
 800351e:	4b04      	ldr	r3, [pc, #16]	; (8003530 <vPortExitCritical+0x2c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d100      	bne.n	8003528 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8003526:	b662      	cpsie	i
    }
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	20000010 	.word	0x20000010

08003534 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
    __asm volatile (
 8003534:	f3ef 8010 	mrs	r0, PRIMASK
 8003538:	b672      	cpsid	i
 800353a:	4770      	bx	lr
        " mrs r0, PRIMASK	\n"
        " cpsid i			\n"
        " bx lr				  "
        ::: "memory"
        );
}
 800353c:	46c0      	nop			; (mov r8, r8)
 800353e:	0018      	movs	r0, r3

08003540 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
    __asm volatile (
 8003540:	f380 8810 	msr	PRIMASK, r0
 8003544:	4770      	bx	lr
        " msr PRIMASK, r0	\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8003546:	46c0      	nop			; (mov r8, r8)
	...

08003550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003550:	f3ef 8009 	mrs	r0, PSP
 8003554:	4b0e      	ldr	r3, [pc, #56]	; (8003590 <pxCurrentTCBConst>)
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	3820      	subs	r0, #32
 800355a:	6010      	str	r0, [r2, #0]
 800355c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800355e:	4644      	mov	r4, r8
 8003560:	464d      	mov	r5, r9
 8003562:	4656      	mov	r6, sl
 8003564:	465f      	mov	r7, fp
 8003566:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8003568:	b508      	push	{r3, lr}
 800356a:	b672      	cpsid	i
 800356c:	f7ff f980 	bl	8002870 <vTaskSwitchContext>
 8003570:	b662      	cpsie	i
 8003572:	bc0c      	pop	{r2, r3}
 8003574:	6811      	ldr	r1, [r2, #0]
 8003576:	6808      	ldr	r0, [r1, #0]
 8003578:	3010      	adds	r0, #16
 800357a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800357c:	46a0      	mov	r8, r4
 800357e:	46a9      	mov	r9, r5
 8003580:	46b2      	mov	sl, r6
 8003582:	46bb      	mov	fp, r7
 8003584:	f380 8809 	msr	PSP, r0
 8003588:	3820      	subs	r0, #32
 800358a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800358c:	4718      	bx	r3
 800358e:	46c0      	nop			; (mov r8, r8)

08003590 <pxCurrentTCBConst>:
 8003590:	20000030 	.word	0x20000030
        "	bx r3								\n"
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	  "
    );
}
 8003594:	46c0      	nop			; (mov r8, r8)
 8003596:	46c0      	nop			; (mov r8, r8)

08003598 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800359e:	f7ff ffc9 	bl	8003534 <ulSetInterruptMaskFromISR>
 80035a2:	0003      	movs	r3, r0
 80035a4:	607b      	str	r3, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80035a6:	f7ff f879 	bl	800269c <xTaskIncrementTick>
 80035aa:	1e03      	subs	r3, r0, #0
 80035ac:	d003      	beq.n	80035b6 <SysTick_Handler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80035ae:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <SysTick_Handler+0x30>)
 80035b0:	2280      	movs	r2, #128	; 0x80
 80035b2:	0552      	lsls	r2, r2, #21
 80035b4:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	0018      	movs	r0, r3
 80035ba:	f7ff ffc1 	bl	8003540 <vClearInterruptMaskFromISR>
}
 80035be:	46c0      	nop			; (mov r8, r8)
 80035c0:	46bd      	mov	sp, r7
 80035c2:	b002      	add	sp, #8
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	e000ed04 	.word	0xe000ed04

080035cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80035d0:	4b08      	ldr	r3, [pc, #32]	; (80035f4 <vPortSetupTimerInterrupt+0x28>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80035d6:	4b08      	ldr	r3, [pc, #32]	; (80035f8 <vPortSetupTimerInterrupt+0x2c>)
 80035d8:	2200      	movs	r2, #0
 80035da:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80035dc:	4b07      	ldr	r3, [pc, #28]	; (80035fc <vPortSetupTimerInterrupt+0x30>)
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	4b07      	ldr	r3, [pc, #28]	; (8003600 <vPortSetupTimerInterrupt+0x34>)
 80035e2:	3a01      	subs	r2, #1
 80035e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80035e6:	4b03      	ldr	r3, [pc, #12]	; (80035f4 <vPortSetupTimerInterrupt+0x28>)
 80035e8:	2207      	movs	r2, #7
 80035ea:	601a      	str	r2, [r3, #0]
}
 80035ec:	46c0      	nop			; (mov r8, r8)
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	46c0      	nop			; (mov r8, r8)
 80035f4:	e000e010 	.word	0xe000e010
 80035f8:	e000e018 	.word	0xe000e018
 80035fc:	20000000 	.word	0x20000000
 8003600:	e000e014 	.word	0xe000e014

08003604 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8003610:	f7fe ff48 	bl	80024a4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003614:	4b4a      	ldr	r3, [pc, #296]	; (8003740 <pvPortMalloc+0x13c>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800361c:	f000 f8e6 	bl	80037ec <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d012      	beq.n	800364c <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8003626:	2208      	movs	r2, #8
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2107      	movs	r1, #7
 800362c:	400b      	ands	r3, r1
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	3308      	adds	r3, #8
 8003632:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	43db      	mvns	r3, r3
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	429a      	cmp	r2, r3
 800363c:	d804      	bhi.n	8003648 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	18d3      	adds	r3, r2, r3
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	e001      	b.n	800364c <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8003648:	2300      	movs	r3, #0
 800364a:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	db68      	blt.n	8003724 <pvPortMalloc+0x120>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d065      	beq.n	8003724 <pvPortMalloc+0x120>
 8003658:	4b3a      	ldr	r3, [pc, #232]	; (8003744 <pvPortMalloc+0x140>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	429a      	cmp	r2, r3
 8003660:	d860      	bhi.n	8003724 <pvPortMalloc+0x120>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003662:	4b39      	ldr	r3, [pc, #228]	; (8003748 <pvPortMalloc+0x144>)
 8003664:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8003666:	4b38      	ldr	r3, [pc, #224]	; (8003748 <pvPortMalloc+0x144>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800366c:	e004      	b.n	8003678 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	429a      	cmp	r2, r3
 8003680:	d903      	bls.n	800368a <pvPortMalloc+0x86>
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1f1      	bne.n	800366e <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800368a:	4b2d      	ldr	r3, [pc, #180]	; (8003740 <pvPortMalloc+0x13c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	69fa      	ldr	r2, [r7, #28]
 8003690:	429a      	cmp	r2, r3
 8003692:	d047      	beq.n	8003724 <pvPortMalloc+0x120>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2208      	movs	r2, #8
 800369a:	189b      	adds	r3, r3, r2
 800369c:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	685a      	ldr	r2, [r3, #4]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	1ad2      	subs	r2, r2, r3
 80036ae:	2308      	movs	r3, #8
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d916      	bls.n	80036e4 <pvPortMalloc+0xe0>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80036b6:	69fa      	ldr	r2, [r7, #28]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	18d3      	adds	r3, r2, r3
 80036bc:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2207      	movs	r2, #7
 80036c2:	4013      	ands	r3, r2
 80036c4:	d001      	beq.n	80036ca <pvPortMalloc+0xc6>
 80036c6:	b672      	cpsid	i
 80036c8:	e7fe      	b.n	80036c8 <pvPortMalloc+0xc4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	1ad2      	subs	r2, r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	0018      	movs	r0, r3
 80036e0:	f000 f8de 	bl	80038a0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80036e4:	4b17      	ldr	r3, [pc, #92]	; (8003744 <pvPortMalloc+0x140>)
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	1ad2      	subs	r2, r2, r3
 80036ee:	4b15      	ldr	r3, [pc, #84]	; (8003744 <pvPortMalloc+0x140>)
 80036f0:	601a      	str	r2, [r3, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80036f2:	4b14      	ldr	r3, [pc, #80]	; (8003744 <pvPortMalloc+0x140>)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	4b15      	ldr	r3, [pc, #84]	; (800374c <pvPortMalloc+0x148>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d203      	bcs.n	8003706 <pvPortMalloc+0x102>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80036fe:	4b11      	ldr	r3, [pc, #68]	; (8003744 <pvPortMalloc+0x140>)
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	4b12      	ldr	r3, [pc, #72]	; (800374c <pvPortMalloc+0x148>)
 8003704:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2280      	movs	r2, #128	; 0x80
 800370c:	0612      	lsls	r2, r2, #24
 800370e:	431a      	orrs	r2, r3
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800371a:	4b0d      	ldr	r3, [pc, #52]	; (8003750 <pvPortMalloc+0x14c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <pvPortMalloc+0x14c>)
 8003722:	601a      	str	r2, [r3, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003724:	f7fe feca 	bl	80024bc <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	2207      	movs	r2, #7
 800372c:	4013      	ands	r3, r2
 800372e:	d001      	beq.n	8003734 <pvPortMalloc+0x130>
 8003730:	b672      	cpsid	i
 8003732:	e7fe      	b.n	8003732 <pvPortMalloc+0x12e>
    return pvReturn;
 8003734:	697b      	ldr	r3, [r7, #20]
}
 8003736:	0018      	movs	r0, r3
 8003738:	46bd      	mov	sp, r7
 800373a:	b008      	add	sp, #32
 800373c:	bd80      	pop	{r7, pc}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	20001d74 	.word	0x20001d74
 8003744:	20001d78 	.word	0x20001d78
 8003748:	20001d6c 	.word	0x20001d6c
 800374c:	20001d7c 	.word	0x20001d7c
 8003750:	20001d80 	.word	0x20001d80

08003754 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d039      	beq.n	80037da <vPortFree+0x86>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003766:	2308      	movs	r3, #8
 8003768:	425b      	negs	r3, r3
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	18d3      	adds	r3, r2, r3
 800376e:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	db01      	blt.n	8003780 <vPortFree+0x2c>
 800377c:	b672      	cpsid	i
 800377e:	e7fe      	b.n	800377e <vPortFree+0x2a>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <vPortFree+0x38>
 8003788:	b672      	cpsid	i
 800378a:	e7fe      	b.n	800378a <vPortFree+0x36>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	0fdb      	lsrs	r3, r3, #31
 8003792:	1c1a      	adds	r2, r3, #0
 8003794:	2301      	movs	r3, #1
 8003796:	4013      	ands	r3, r2
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d01d      	beq.n	80037da <vPortFree+0x86>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d119      	bne.n	80037da <vPortFree+0x86>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	085a      	lsrs	r2, r3, #1
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80037b2:	f7fe fe77 	bl	80024a4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	4b0a      	ldr	r3, [pc, #40]	; (80037e4 <vPortFree+0x90>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	18d2      	adds	r2, r2, r3
 80037c0:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <vPortFree+0x90>)
 80037c2:	601a      	str	r2, [r3, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	0018      	movs	r0, r3
 80037c8:	f000 f86a 	bl	80038a0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80037cc:	4b06      	ldr	r3, [pc, #24]	; (80037e8 <vPortFree+0x94>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	1c5a      	adds	r2, r3, #1
 80037d2:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <vPortFree+0x94>)
 80037d4:	601a      	str	r2, [r3, #0]
                }
                ( void ) xTaskResumeAll();
 80037d6:	f7fe fe71 	bl	80024bc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	46bd      	mov	sp, r7
 80037de:	b004      	add	sp, #16
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	20001d78 	.word	0x20001d78
 80037e8:	20001d84 	.word	0x20001d84

080037ec <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80037f2:	23c0      	movs	r3, #192	; 0xc0
 80037f4:	015b      	lsls	r3, r3, #5
 80037f6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80037f8:	4b24      	ldr	r3, [pc, #144]	; (800388c <prvHeapInit+0xa0>)
 80037fa:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2207      	movs	r2, #7
 8003800:	4013      	ands	r3, r2
 8003802:	d00c      	beq.n	800381e <prvHeapInit+0x32>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	3307      	adds	r3, #7
 8003808:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2207      	movs	r2, #7
 800380e:	4393      	bics	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	1ad2      	subs	r2, r2, r3
 8003818:	4b1c      	ldr	r3, [pc, #112]	; (800388c <prvHeapInit+0xa0>)
 800381a:	18d3      	adds	r3, r2, r3
 800381c:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003822:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <prvHeapInit+0xa4>)
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	601a      	str	r2, [r3, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003828:	4b19      	ldr	r3, [pc, #100]	; (8003890 <prvHeapInit+0xa4>)
 800382a:	2200      	movs	r2, #0
 800382c:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	18d3      	adds	r3, r2, r3
 8003834:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8003836:	2208      	movs	r2, #8
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	1a9b      	subs	r3, r3, r2
 800383c:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2207      	movs	r2, #7
 8003842:	4393      	bics	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	4b12      	ldr	r3, [pc, #72]	; (8003894 <prvHeapInit+0xa8>)
 800384a:	601a      	str	r2, [r3, #0]
    pxEnd->xBlockSize = 0;
 800384c:	4b11      	ldr	r3, [pc, #68]	; (8003894 <prvHeapInit+0xa8>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2200      	movs	r2, #0
 8003852:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8003854:	4b0f      	ldr	r3, [pc, #60]	; (8003894 <prvHeapInit+0xa8>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	1ad2      	subs	r2, r2, r3
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800386a:	4b0a      	ldr	r3, [pc, #40]	; (8003894 <prvHeapInit+0xa8>)
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685a      	ldr	r2, [r3, #4]
 8003876:	4b08      	ldr	r3, [pc, #32]	; (8003898 <prvHeapInit+0xac>)
 8003878:	601a      	str	r2, [r3, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	4b07      	ldr	r3, [pc, #28]	; (800389c <prvHeapInit+0xb0>)
 8003880:	601a      	str	r2, [r3, #0]
}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	46bd      	mov	sp, r7
 8003886:	b004      	add	sp, #16
 8003888:	bd80      	pop	{r7, pc}
 800388a:	46c0      	nop			; (mov r8, r8)
 800388c:	2000056c 	.word	0x2000056c
 8003890:	20001d6c 	.word	0x20001d6c
 8003894:	20001d74 	.word	0x20001d74
 8003898:	20001d7c 	.word	0x20001d7c
 800389c:	20001d78 	.word	0x20001d78

080038a0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80038a8:	4b27      	ldr	r3, [pc, #156]	; (8003948 <prvInsertBlockIntoFreeList+0xa8>)
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	e002      	b.n	80038b4 <prvInsertBlockIntoFreeList+0x14>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	60fb      	str	r3, [r7, #12]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d8f7      	bhi.n	80038ae <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	18d3      	adds	r3, r2, r3
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d108      	bne.n	80038e2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	18d2      	adds	r2, r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	68ba      	ldr	r2, [r7, #8]
 80038ec:	18d2      	adds	r2, r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d118      	bne.n	8003928 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	4b14      	ldr	r3, [pc, #80]	; (800394c <prvInsertBlockIntoFreeList+0xac>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d00d      	beq.n	800391e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	18d2      	adds	r2, r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	e008      	b.n	8003930 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800391e:	4b0b      	ldr	r3, [pc, #44]	; (800394c <prvInsertBlockIntoFreeList+0xac>)
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	e003      	b.n	8003930 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	429a      	cmp	r2, r3
 8003936:	d002      	beq.n	800393e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800393e:	46c0      	nop			; (mov r8, r8)
 8003940:	46bd      	mov	sp, r7
 8003942:	b004      	add	sp, #16
 8003944:	bd80      	pop	{r7, pc}
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	20001d6c 	.word	0x20001d6c
 800394c:	20001d74 	.word	0x20001d74

08003950 <__libc_init_array>:
 8003950:	b570      	push	{r4, r5, r6, lr}
 8003952:	2600      	movs	r6, #0
 8003954:	4d0c      	ldr	r5, [pc, #48]	; (8003988 <__libc_init_array+0x38>)
 8003956:	4c0d      	ldr	r4, [pc, #52]	; (800398c <__libc_init_array+0x3c>)
 8003958:	1b64      	subs	r4, r4, r5
 800395a:	10a4      	asrs	r4, r4, #2
 800395c:	42a6      	cmp	r6, r4
 800395e:	d109      	bne.n	8003974 <__libc_init_array+0x24>
 8003960:	2600      	movs	r6, #0
 8003962:	f000 f82b 	bl	80039bc <_init>
 8003966:	4d0a      	ldr	r5, [pc, #40]	; (8003990 <__libc_init_array+0x40>)
 8003968:	4c0a      	ldr	r4, [pc, #40]	; (8003994 <__libc_init_array+0x44>)
 800396a:	1b64      	subs	r4, r4, r5
 800396c:	10a4      	asrs	r4, r4, #2
 800396e:	42a6      	cmp	r6, r4
 8003970:	d105      	bne.n	800397e <__libc_init_array+0x2e>
 8003972:	bd70      	pop	{r4, r5, r6, pc}
 8003974:	00b3      	lsls	r3, r6, #2
 8003976:	58eb      	ldr	r3, [r5, r3]
 8003978:	4798      	blx	r3
 800397a:	3601      	adds	r6, #1
 800397c:	e7ee      	b.n	800395c <__libc_init_array+0xc>
 800397e:	00b3      	lsls	r3, r6, #2
 8003980:	58eb      	ldr	r3, [r5, r3]
 8003982:	4798      	blx	r3
 8003984:	3601      	adds	r6, #1
 8003986:	e7f2      	b.n	800396e <__libc_init_array+0x1e>
 8003988:	08003a84 	.word	0x08003a84
 800398c:	08003a84 	.word	0x08003a84
 8003990:	08003a84 	.word	0x08003a84
 8003994:	08003a88 	.word	0x08003a88

08003998 <memcpy>:
 8003998:	2300      	movs	r3, #0
 800399a:	b510      	push	{r4, lr}
 800399c:	429a      	cmp	r2, r3
 800399e:	d100      	bne.n	80039a2 <memcpy+0xa>
 80039a0:	bd10      	pop	{r4, pc}
 80039a2:	5ccc      	ldrb	r4, [r1, r3]
 80039a4:	54c4      	strb	r4, [r0, r3]
 80039a6:	3301      	adds	r3, #1
 80039a8:	e7f8      	b.n	800399c <memcpy+0x4>

080039aa <memset>:
 80039aa:	0003      	movs	r3, r0
 80039ac:	1882      	adds	r2, r0, r2
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d100      	bne.n	80039b4 <memset+0xa>
 80039b2:	4770      	bx	lr
 80039b4:	7019      	strb	r1, [r3, #0]
 80039b6:	3301      	adds	r3, #1
 80039b8:	e7f9      	b.n	80039ae <memset+0x4>
	...

080039bc <_init>:
 80039bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039be:	46c0      	nop			; (mov r8, r8)
 80039c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039c2:	bc08      	pop	{r3}
 80039c4:	469e      	mov	lr, r3
 80039c6:	4770      	bx	lr

080039c8 <_fini>:
 80039c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ce:	bc08      	pop	{r3}
 80039d0:	469e      	mov	lr, r3
 80039d2:	4770      	bx	lr
