<stg><name>tiled_conv_Pipeline_BIAS</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %conv_bias_buf_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %conv_bias_buf_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %conv_bias_buf_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv_bias_buf_V_1_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:5 %sext_ln94_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln94

]]></Node>
<StgValue><ssdm name="sext_ln94_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %conv_bias_buf_V_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_0_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_2_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %conv_bias_buf_V_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_1_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_2_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %conv_bias_buf_V_2_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_2_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_2_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %conv_bias_buf_V_3_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_3_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:10 %sext_ln94_cast = sext i63 %sext_ln94_read

]]></Node>
<StgValue><ssdm name="sext_ln94_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_18, void @empty_17, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i16 %conv_bias_buf_V_3_2_read, i16 %conv_bias_buf_V_1_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i16 %conv_bias_buf_V_2_2_read, i16 %conv_bias_buf_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i16 %conv_bias_buf_V_1_2_read, i16 %conv_bias_buf_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i16 %conv_bias_buf_V_0_2_read, i16 %conv_bias_buf_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i3 0, i3 %f

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc46.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc46.i:0 %f_1 = load i3 %f

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc46.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc46.i:2 %wt_addr = getelementptr i16 %wt, i64 %sext_ln94_cast

]]></Node>
<StgValue><ssdm name="wt_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc46.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc46.i:4 %icmp_ln94 = icmp_eq  i3 %f_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46.i:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc46.i:6 %add_ln94 = add i3 %f_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46.i:7 %br_ln94 = br i1 %icmp_ln94, void %for.inc46.i.split, void %_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="3">
<![CDATA[
for.inc46.i.split:2 %trunc_ln96 = trunc i3 %f_1

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc46.i.split:3 %switch_ln96 = switch i2 %trunc_ln96, void %branch3, i2 0, void %for.inc46.i.split.for.inc46.i.split19_crit_edge, i2 1, void %for.inc46.i.split.for.inc46.i.split19_crit_edge7, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln96"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.i.split19:0 %store_ln94 = store i3 %add_ln94, i3 %f

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.i.split19:1 %br_ln94 = br void %for.inc46.i

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.i.split:0 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc46.i.split:1 %conv_bias_buf_V_1_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:0 %conv_bias_buf_V_1_load = load i16 %conv_bias_buf_V_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:1 %conv_bias_buf_V_1_1_load = load i16 %conv_bias_buf_V_1_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_1_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:2 %conv_bias_buf_V_1_3_load = load i16 %conv_bias_buf_V_1_3

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_3_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:3 %conv_bias_buf_V_1_4_load = load i16 %conv_bias_buf_V_1_4

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_4_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_3_3_out, i16 %conv_bias_buf_V_1_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_2_3_out, i16 %conv_bias_buf_V_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_1_3_out, i16 %conv_bias_buf_V_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_0_3_out, i16 %conv_bias_buf_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln96 = store i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln96 = br void %for.inc46.i.split19

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc46.i.split.for.inc46.i.split19_crit_edge7:0 %store_ln96 = store i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.i.split.for.inc46.i.split19_crit_edge7:1 %br_ln96 = br void %for.inc46.i.split19

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc46.i.split.for.inc46.i.split19_crit_edge:0 %store_ln96 = store i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.i.split.for.inc46.i.split19_crit_edge:1 %br_ln96 = br void %for.inc46.i.split19

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln96 = store i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_1_4

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln96 = br void %for.inc46.i.split19

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
