Version 4
SHEET 1 1100 680
WIRE 256 48 -80 48
WIRE 256 112 256 48
WIRE 288 112 256 112
WIRE -80 128 -80 48
WIRE -80 128 -112 128
WIRE -64 128 -80 128
WIRE 0 128 -16 128
WIRE 256 128 208 128
WIRE 592 128 528 128
WIRE 256 144 256 128
WIRE 288 144 256 144
WIRE -16 176 -16 128
WIRE -16 176 -96 176
WIRE 592 208 592 128
WIRE 624 208 592 208
WIRE 944 224 848 224
WIRE 624 240 592 240
WIRE 288 304 272 304
WIRE -96 320 -96 176
WIRE -96 320 -112 320
WIRE -64 320 -64 128
WIRE 0 320 -64 320
WIRE 272 320 272 304
WIRE 272 320 208 320
WIRE 592 320 592 240
WIRE 592 320 528 320
WIRE 288 336 256 336
WIRE -96 368 -96 320
WIRE 256 368 256 336
WIRE 256 368 -96 368
FLAG -112 128 INPUT1
IOPIN -112 128 In
FLAG -112 320 INPUT2
IOPIN -112 320 In
FLAG 944 224 OUTPUT
IOPIN 944 224 Out
SYMBOL Invertor1 96 128 R0
SYMATTR InstName INVERTOR
SYMBOL Invertor1 96 320 R0
SYMATTR InstName INVERTOR#
SYMBOL ORGATE 736 224 R0
SYMATTR InstName OR_GATE
SYMBOL ANDGATE 400 128 R0
SYMATTR InstName AND_GATE
SYMBOL ANDGATE 400 320 R0
SYMATTR InstName AND_GATE#
