# do SSD1306_VHDLImplementation.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SSD1306_VHDLImplementation
# 
# Top level modules:
# 	SSD1306_VHDLImplementation
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SSD1306_VHDLImplementation_vlg_sample_tst
# -- Compiling module SSD1306_VHDLImplementation_vlg_check_tst
# -- Compiling module SSD1306_VHDLImplementation_vlg_vec_tst
# 
# Top level modules:
# 	SSD1306_VHDLImplementation_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.SSD1306_VHDLImplementation_vlg_vec_tst 
# Loading work.SSD1306_VHDLImplementation_vlg_vec_tst
# Loading work.SSD1306_VHDLImplementation
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.SSD1306_VHDLImplementation_vlg_sample_tst
# Loading work.SSD1306_VHDLImplementation_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(258)
#    Time: 1 us  Iteration: 0  Instance: /SSD1306_VHDLImplementation_vlg_vec_tst/tb_out
