{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416345701365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416345701365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 13:21:40 2014 " "Processing started: Tue Nov 18 13:21:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416345701365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416345701365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off component_tutorial -c component_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off component_tutorial -c component_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416345701365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1416345702480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file component_tutorial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_tutorial-Structure " "Found design unit 1: component_tutorial-Structure" {  } { { "component_tutorial.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/component_tutorial.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703495 ""} { "Info" "ISGN_ENTITY_NAME" "1 component_tutorial " "Found entity 1: component_tutorial" {  } { { "component_tutorial.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/component_tutorial.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system-rtl " "Found design unit 1: embedded_system-rtl" {  } { { "embedded_system/synthesis/embedded_system.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703510 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system " "Found entity 1: embedded_system" {  } { { "embedded_system/synthesis/embedded_system.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: embedded_system_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703510 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_translator" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: embedded_system_onchip_memory2_0_s1_translator-rtl" {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_onchip_memory2_0_s1_translator " "Found entity 1: embedded_system_onchip_memory2_0_s1_translator" {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator-rtl " "Found design unit 1: embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator-rtl" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator " "Found entity 1: embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Found entity 1: embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_rst_controller-rtl " "Found design unit 1: embedded_system_rst_controller-rtl" {  } { { "embedded_system/synthesis/embedded_system_rst_controller.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_rst_controller " "Found entity 1: embedded_system_rst_controller" {  } { { "embedded_system/synthesis/embedded_system_rst_controller.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_rst_controller_001-rtl " "Found design unit 1: embedded_system_rst_controller_001-rtl" {  } { { "embedded_system/synthesis/embedded_system_rst_controller_001.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_rst_controller_001 " "Found entity 1: embedded_system_rst_controller_001" {  } { { "embedded_system/synthesis/embedded_system_rst_controller_001.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_width_adapter-rtl " "Found design unit 1: embedded_system_width_adapter-rtl" {  } { { "embedded_system/synthesis/embedded_system_width_adapter.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_width_adapter " "Found entity 1: embedded_system_width_adapter" {  } { { "embedded_system/synthesis/embedded_system_width_adapter.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_width_adapter_001-rtl " "Found design unit 1: embedded_system_width_adapter_001-rtl" {  } { { "embedded_system/synthesis/embedded_system_width_adapter_001.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_width_adapter_001 " "Found entity 1: embedded_system_width_adapter_001" {  } { { "embedded_system/synthesis/embedded_system_width_adapter_001.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: embedded_system_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_instruction_master_translator " "Found entity 1: embedded_system_nios2_qsys_0_instruction_master_translator" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_system_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: embedded_system_nios2_qsys_0_data_master_translator-rtl" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703573 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_data_master_translator " "Found entity 1: embedded_system_nios2_qsys_0_data_master_translator" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_irq_mapper " "Found entity 1: embedded_system_irq_mapper" {  } { { "embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_rsp_xbar_mux_001 " "Found entity 1: embedded_system_rsp_xbar_mux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_rsp_xbar_mux " "Found entity 1: embedded_system_rsp_xbar_mux" {  } { { "embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_rsp_xbar_demux_002 " "Found entity 1: embedded_system_rsp_xbar_demux_002" {  } { { "embedded_system/synthesis/submodules/embedded_system_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_cmd_xbar_mux " "Found entity 1: embedded_system_cmd_xbar_mux" {  } { { "embedded_system/synthesis/submodules/embedded_system_cmd_xbar_mux.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_cmd_xbar_demux_001 " "Found entity 1: embedded_system_cmd_xbar_demux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_cmd_xbar_demux " "Found entity 1: embedded_system_cmd_xbar_demux" {  } { { "embedded_system/synthesis/submodules/embedded_system_cmd_xbar_demux.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_id_router_002.sv(48) " "Verilog HDL Declaration information at embedded_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416345703635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_id_router_002.sv(49) " "Verilog HDL Declaration information at embedded_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416345703635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_id_router_002_default_decode " "Found entity 1: embedded_system_id_router_002_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_id_router_002 " "Found entity 2: embedded_system_id_router_002" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_id_router.sv(48) " "Verilog HDL Declaration information at embedded_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416345703635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_id_router.sv(49) " "Verilog HDL Declaration information at embedded_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416345703635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_id_router_default_decode " "Found entity 1: embedded_system_id_router_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_id_router " "Found entity 2: embedded_system_id_router" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at embedded_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416345703651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at embedded_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416345703651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_addr_router_001_default_decode " "Found entity 1: embedded_system_addr_router_001_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703651 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_addr_router_001 " "Found entity 2: embedded_system_addr_router_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_addr_router.sv(48) " "Verilog HDL Declaration information at embedded_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416345703651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_addr_router.sv(49) " "Verilog HDL Declaration information at embedded_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416345703651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_addr_router_default_decode " "Found entity 1: embedded_system_addr_router_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703651 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_addr_router " "Found entity 2: embedded_system_addr_router" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/reg16_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/submodules/reg16_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16_avalon_interface-Structure " "Found design unit 1: reg16_avalon_interface-Structure" {  } { { "embedded_system/synthesis/submodules/reg16_avalon_interface.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/reg16_avalon_interface.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16_avalon_interface " "Found entity 1: reg16_avalon_interface" {  } { { "embedded_system/synthesis/submodules/reg16_avalon_interface.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/reg16_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_system/synthesis/submodules/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-Behavior " "Found design unit 1: reg16-Behavior" {  } { { "embedded_system/synthesis/submodules/reg16.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/reg16.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "embedded_system/synthesis/submodules/reg16.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/reg16.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_onchip_memory2_0 " "Found entity 1: embedded_system_onchip_memory2_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: embedded_system_nios2_qsys_0_register_bank_a_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: embedded_system_nios2_qsys_0_register_bank_b_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: embedded_system_nios2_qsys_0_nios2_oci_debug" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: embedded_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "5 embedded_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: embedded_system_nios2_qsys_0_nios2_ocimem" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "6 embedded_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: embedded_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "7 embedded_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: embedded_system_nios2_qsys_0_nios2_oci_break" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "8 embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: embedded_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "9 embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: embedded_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "10 embedded_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: embedded_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "11 embedded_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: embedded_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "12 embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: embedded_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "13 embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "14 embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "15 embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "16 embedded_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: embedded_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "17 embedded_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: embedded_system_nios2_qsys_0_nios2_oci_pib" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "18 embedded_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: embedded_system_nios2_qsys_0_nios2_oci_im" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "19 embedded_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: embedded_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "20 embedded_system_nios2_qsys_0_nios2_oci " "Found entity 20: embedded_system_nios2_qsys_0_nios2_oci" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""} { "Info" "ISGN_ENTITY_NAME" "21 embedded_system_nios2_qsys_0 " "Found entity 21: embedded_system_nios2_qsys_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_oci_test_bench " "Found entity 1: embedded_system_nios2_qsys_0_oci_test_bench" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_test_bench " "Found entity 1: embedded_system_nios2_qsys_0_test_bench" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-Behavior " "Found design unit 1: hex7seg-Behavior" {  } { { "hex7seg.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/hex7seg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/hex7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345703744 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416345703822 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416345703822 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416345703822 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416345703838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "component_tutorial " "Elaborating entity \"component_tutorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416345703994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system embedded_system:U0 " "Elaborating entity \"embedded_system\" for hierarchy \"embedded_system:U0\"" {  } { { "component_tutorial.vhd" "U0" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/component_tutorial.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"embedded_system_nios2_qsys_0\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "nios2_qsys_0" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_test_bench embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench " "Elaborating entity \"embedded_system_nios2_qsys_0_test_bench\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_test_bench" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_register_bank_a_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"embedded_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_register_bank_a" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"embedded_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704166 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416345704166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulh1 " "Found entity 1: altsyncram_ulh1" {  } { { "db/altsyncram_ulh1.tdf" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/db/altsyncram_ulh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345704290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345704290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulh1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ulh1:auto_generated " "Elaborating entity \"altsyncram_ulh1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ulh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_register_bank_b_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"embedded_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_register_bank_b" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"embedded_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704385 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416345704385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlh1 " "Found entity 1: altsyncram_vlh1" {  } { { "db/altsyncram_vlh1.tdf" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/db/altsyncram_vlh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345704510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345704510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlh1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_vlh1:auto_generated " "Elaborating entity \"altsyncram_vlh1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_vlh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_debug embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416345704635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704635 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416345704635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_ocimem embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_ociram_sp_ram_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"embedded_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"embedded_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704666 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416345704666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2391 " "Found entity 1: altsyncram_2391" {  } { { "db/altsyncram_2391.tdf" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/db/altsyncram_2391.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345704775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345704775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2391 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2391:auto_generated " "Elaborating entity \"altsyncram_2391\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_avalon_reg embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_break embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_xbrk embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_dbrk embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_itrace embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_dtrace embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_td_mode embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count:embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count:embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc:embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc:embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc:embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc:embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_oci_test_bench embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"embedded_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_pib embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_im embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_wrapper embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_tck embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345704978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_sysclk embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "embedded_system_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416345705040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_onchip_memory2_0 embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embedded_system_onchip_memory2_0\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "onchip_memory2_0" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embedded_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705071 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416345705071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_snd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_snd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_snd1 " "Found entity 1: altsyncram_snd1" {  } { { "db/altsyncram_snd1.tdf" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/db/altsyncram_snd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416345705182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416345705182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_snd1 embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_snd1:auto_generated " "Elaborating entity \"altsyncram_snd1\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_snd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_avalon_interface embedded_system:U0\|reg16_avalon_interface:reg16_avalon_interface_0 " "Elaborating entity \"reg16_avalon_interface\" for hierarchy \"embedded_system:U0\|reg16_avalon_interface:reg16_avalon_interface_0\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "reg16_avalon_interface_0" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 embedded_system:U0\|reg16_avalon_interface:reg16_avalon_interface_0\|reg16:reg_instance " "Elaborating entity \"reg16\" for hierarchy \"embedded_system:U0\|reg16_avalon_interface:reg16_avalon_interface_0\|reg16:reg_instance\"" {  } { { "embedded_system/synthesis/submodules/reg16_avalon_interface.vhd" "reg_instance" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/reg16_avalon_interface.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_instruction_master_translator embedded_system:U0\|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"embedded_system_nios2_qsys_0_instruction_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705260 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid embedded_system_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705260 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response embedded_system_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705260 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid embedded_system_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705260 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken embedded_system_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705260 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest embedded_system_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705260 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:U0\|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_data_master_translator embedded_system:U0\|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"embedded_system_nios2_qsys_0_data_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705275 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid embedded_system_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705275 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response embedded_system_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705275 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid embedded_system_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705275 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken embedded_system_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705275 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest embedded_system_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705275 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:U0\|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_translator embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705291 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705306 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_onchip_memory2_0_s1_translator embedded_system:U0\|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"embedded_system_onchip_memory2_0_s1_translator\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705322 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embedded_system_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embedded_system_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embedded_system_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embedded_system_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embedded_system_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embedded_system_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read embedded_system_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embedded_system_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embedded_system_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embedded_system_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embedded_system_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at embedded_system_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705322 "|component_tutorial|embedded_system:U0|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator\" for hierarchy \"embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "reg16_avalon_interface_0_avalon_slave_0_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705338 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705338 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg16_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator:reg16_avalon_interface_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg16_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" "reg16_avalon_interface_0_avalon_slave_0_translator" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:U0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:U0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:U0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:U0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705369 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705369 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705400 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705400 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705400 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705400 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705400 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705400 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705400 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\" for hierarchy \"embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705447 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705447 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705478 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705478 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705478 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705478 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705478 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705478 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705478 "|component_tutorial|embedded_system:U0|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_reg16_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_addr_router embedded_system:U0\|embedded_system_addr_router:addr_router " "Elaborating entity \"embedded_system_addr_router\" for hierarchy \"embedded_system:U0\|embedded_system_addr_router:addr_router\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "addr_router" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_addr_router_default_decode embedded_system:U0\|embedded_system_addr_router:addr_router\|embedded_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"embedded_system_addr_router_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_addr_router:addr_router\|embedded_system_addr_router_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router.sv" "the_default_decode" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_addr_router_001 embedded_system:U0\|embedded_system_addr_router_001:addr_router_001 " "Elaborating entity \"embedded_system_addr_router_001\" for hierarchy \"embedded_system:U0\|embedded_system_addr_router_001:addr_router_001\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "addr_router_001" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_addr_router_001_default_decode embedded_system:U0\|embedded_system_addr_router_001:addr_router_001\|embedded_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"embedded_system_addr_router_001_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_addr_router_001:addr_router_001\|embedded_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_addr_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_id_router embedded_system:U0\|embedded_system_id_router:id_router " "Elaborating entity \"embedded_system_id_router\" for hierarchy \"embedded_system:U0\|embedded_system_id_router:id_router\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "id_router" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_id_router_default_decode embedded_system:U0\|embedded_system_id_router:id_router\|embedded_system_id_router_default_decode:the_default_decode " "Elaborating entity \"embedded_system_id_router_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_id_router:id_router\|embedded_system_id_router_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router.sv" "the_default_decode" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_id_router_002 embedded_system:U0\|embedded_system_id_router_002:id_router_002 " "Elaborating entity \"embedded_system_id_router_002\" for hierarchy \"embedded_system:U0\|embedded_system_id_router_002:id_router_002\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "id_router_002" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_id_router_002_default_decode embedded_system:U0\|embedded_system_id_router_002:id_router_002\|embedded_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"embedded_system_id_router_002_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_id_router_002:id_router_002\|embedded_system_id_router_002_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" "the_default_decode" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter embedded_system:U0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"embedded_system:U0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "burst_adapter" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only embedded_system:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"embedded_system:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_rst_controller embedded_system:U0\|embedded_system_rst_controller:rst_controller " "Elaborating entity \"embedded_system_rst_controller\" for hierarchy \"embedded_system:U0\|embedded_system_rst_controller:rst_controller\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "rst_controller" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:U0\|embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:U0\|embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "embedded_system/synthesis/embedded_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:U0\|embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:U0\|embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_rst_controller_001 embedded_system:U0\|embedded_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"embedded_system_rst_controller_001\" for hierarchy \"embedded_system:U0\|embedded_system_rst_controller_001:rst_controller_001\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "rst_controller_001" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705572 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req embedded_system_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at embedded_system_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_system/synthesis/embedded_system_rst_controller_001.vhd" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416345705572 "|component_tutorial|embedded_system:U0|embedded_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:U0\|embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:U0\|embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "embedded_system/synthesis/embedded_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_cmd_xbar_demux embedded_system:U0\|embedded_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"embedded_system_cmd_xbar_demux\" for hierarchy \"embedded_system:U0\|embedded_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "cmd_xbar_demux" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_cmd_xbar_demux_001 embedded_system:U0\|embedded_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"embedded_system_cmd_xbar_demux_001\" for hierarchy \"embedded_system:U0\|embedded_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "cmd_xbar_demux_001" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_cmd_xbar_mux embedded_system:U0\|embedded_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"embedded_system_cmd_xbar_mux\" for hierarchy \"embedded_system:U0\|embedded_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "cmd_xbar_mux" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:U0\|embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:U0\|embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_rsp_xbar_demux_002 embedded_system:U0\|embedded_system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"embedded_system_rsp_xbar_demux_002\" for hierarchy \"embedded_system:U0\|embedded_system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "rsp_xbar_demux_002" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_rsp_xbar_mux embedded_system:U0\|embedded_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"embedded_system_rsp_xbar_mux\" for hierarchy \"embedded_system:U0\|embedded_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "rsp_xbar_mux" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_rsp_xbar_mux_001 embedded_system:U0\|embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"embedded_system_rsp_xbar_mux_001\" for hierarchy \"embedded_system:U0\|embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "rsp_xbar_mux_001" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_rsp_xbar_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:U0\|embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:U0\|embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_width_adapter embedded_system:U0\|embedded_system_width_adapter:width_adapter " "Elaborating entity \"embedded_system_width_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_width_adapter:width_adapter\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "width_adapter" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter embedded_system:U0\|embedded_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "embedded_system/synthesis/embedded_system_width_adapter.vhd" "width_adapter" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_width_adapter_001 embedded_system:U0\|embedded_system_width_adapter_001:width_adapter_001 " "Elaborating entity \"embedded_system_width_adapter_001\" for hierarchy \"embedded_system:U0\|embedded_system_width_adapter_001:width_adapter_001\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "width_adapter_001" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter embedded_system:U0\|embedded_system_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "embedded_system/synthesis/embedded_system_width_adapter_001.vhd" "width_adapter_001" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705712 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1416345705712 "|component_tutorial|embedded_system:U0|embedded_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416345705712 "|component_tutorial|embedded_system:U0|embedded_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416345705712 "|component_tutorial|embedded_system:U0|embedded_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1416345705712 "|component_tutorial|embedded_system:U0|embedded_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_irq_mapper embedded_system:U0\|embedded_system_irq_mapper:irq_mapper " "Elaborating entity \"embedded_system_irq_mapper\" for hierarchy \"embedded_system:U0\|embedded_system_irq_mapper:irq_mapper\"" {  } { { "embedded_system/synthesis/embedded_system.vhd" "irq_mapper" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system.vhd" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h0\"" {  } { { "component_tutorial.vhd" "h0" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/component_tutorial.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416345705728 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1416345706726 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1416345706726 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1416345706726 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1416345706726 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1416345706726 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/embedded_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1416345706726 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1416345711578 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3167 -1 0 } } { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 4133 -1 0 } } { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3740 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1416345711827 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1416345711827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1416345714854 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1416345714978 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1416345714978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416345715088 "|component_tutorial|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1416345715088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/output_files/component_tutorial.map.smsg " "Generated suppressed messages file C:/Users/Tullus Hostilus/Desktop/Lab 6 - Create Component/output_files/component_tutorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416345715836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416345716804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416345716804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1765 " "Implemented 1765 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416345717272 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416345717272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1602 " "Implemented 1602 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416345717272 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1416345717272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416345717272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416345717396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 13:21:57 2014 " "Processing ended: Tue Nov 18 13:21:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416345717396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416345717396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416345717396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416345717396 ""}
