# 8-Bit-Non-Pipelined-Processor
Design and Simulate a simple 8-bit processor without pipelining in Verilog HDL

<img width="871" alt="image" src="https://github.com/deepakg96/8-Bit-Non-Pipelined-Processor/assets/79781541/7fd4d0db-dbcc-4f3f-a811-3d9b02739c81">
