// Seed: 3137736897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_7 = 1'b0, id_8;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1
    , id_4,
    input  wand  id_2
);
  assign id_4 = 1'd0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    input tri id_8,
    output wand id_9,
    output tri0 id_10,
    input tri id_11
);
  tri1 id_13 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
