Coverage Report by file with details

=================================================================================
=== File: FIFO.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           30        30         0     100.0

================================Statement Details================================

Statement Coverage for file FIFO.sv --

    1                                                //vcover report top_FIFO.ucdb -all -details -output coverage_fifo.txt
    2                                                module FIFO(FIFO_interface.DUT inter);
    3                                                
    4                                                  // Write Logic
    5               1                      10419       always @(posedge inter.clk or negedge inter.rst_n) begin
    6                                                    if (!inter.rst_n) begin
    7               1                        441           inter.wr_ptr <= 0;
    8                                                      // Bug reset of signals
    9               1                        441           inter.wr_ack <= 0;
    10              1                        441           inter.overflow <= 0;
    11                                                   end else if (inter.wr_en && inter.count < inter.FIFO_DEPTH) begin
    12                                                     // Write operation
    13              1                       4085           inter.mem[inter.wr_ptr] <= inter.data_in;
    14              1                       4085           inter.wr_ack <= 1;
    15              1                       4085           inter.wr_ptr <= inter.wr_ptr + 1;
    16                                                     // Bug successful write inter.overflow not handled
    17              1                       4085           inter.overflow <= 0;
    18                                                   end else begin
    19                                                     // Bug Reset inter.wr_ack when no write occurs
    20              1                       5893           inter.wr_ack <= 0;
    21                                                     if (inter.full && inter.wr_en) begin
    22              1                       2875             inter.overflow <= 1;  
    23                                                     end else begin
    24              1                       3018             inter.overflow <= 0;  
    25                                                     end
    26                                                   end
    27                                                 end
    28                                               
    29                                                 // Read Logic
    30              1                      10419       always @(posedge inter.clk or negedge inter.rst_n) begin
    31                                                   if (!inter.rst_n) begin
    32              1                        441           inter.rd_ptr <= 0;
    33                                                     // Bug inter.underflow handling not included
    34              1                        441           inter.underflow <= 0;
    35                                                   end else if (inter.rd_en && inter.count != 0) begin
    36                                                     // Read operation
    37              1                       2747           inter.data_out <= inter.mem[inter.rd_ptr];
    38              1                       2747           inter.rd_ptr <= inter.rd_ptr + 1;
    39              1                       2747           inter.underflow <= 0;
    40                                                   end else begin
    41                                                     if (inter.empty && inter.rd_en) begin
    42              1                        202             inter.underflow <= 1;
    43                                                     end else begin
    44              1                       7029             inter.underflow <= 0;
    45                                                     end
    46                                                   end
    47                                                 end
    48                                               
    49                                                 // inter.count Management
    50              1                      10419       always @(posedge inter.clk or negedge inter.rst_n) begin
    51                                                   if (!inter.rst_n) begin
    52              1                        441           inter.count <= 0;
    53                                                   end else begin
    54                                                     // Handling simultaneous read and write
    55                                                     if ({inter.wr_en, inter.rd_en} == 2'b11) begin
    56                                                       if (inter.empty) begin
    57              1                         77               inter.count <= inter.count + 1;
    58                                                       end else if (inter.full) begin
    59              1                        812               inter.count <= inter.count - 1;
    60                                                       end
    61                                                       else
    62              1                       1100               inter.count <= inter.count;
    63                                                     end
    64                                                     // Handle individual write
    65                                                     else if ({inter.wr_en, inter.rd_en} == 2'b10 && !inter.full ) begin
    66              1                       2908             inter.count = inter.count + 1;
    67                                                     end
    68                                                     // Handle individual read
    69                                                     else if ({inter.wr_en, inter.rd_en} == 2'b01 && !inter.empty) begin
    70              1                        835             inter.count = inter.count - 1;
    71                                                     end
    72                                                   end
    73                                                 end
    74                                               
    75                                                 // Status Flags
    76              1                       4844       assign inter.full = (inter.count == inter.FIFO_DEPTH) ? 1 : 0;
    77              1                       4844       assign inter.empty = (inter.count == 0) ? 1 : 0;
    78                                                 // Bug almost inter.full -1 not -2
    79              1                       4844       assign inter.almostfull = (inter.count == inter.FIFO_DEPTH - 1) ? 1 : 0;
    80              1                       4844       assign inter.almostempty = (inter.count == 1) ? 1 : 0;
    81                                               
    82                                               
    83                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        27        27         0     100.0

================================Branch Details================================

Branch Coverage for file FIFO.sv --

------------------------------------IF Branch------------------------------------
    6                                      10419     Count coming in to IF
    6               1                        441         if (!inter.rst_n) begin
    11              1                       4085         end else if (inter.wr_en && inter.count < inter.FIFO_DEPTH) begin
    18              1                       5893         end else begin
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    21                                      5893     Count coming in to IF
    21              1                       2875           if (inter.full && inter.wr_en) begin
    23              1                       3018           end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    31                                     10419     Count coming in to IF
    31              1                        441         if (!inter.rst_n) begin
    35              1                       2747         end else if (inter.rd_en && inter.count != 0) begin
    40              1                       7231         end else begin
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    41                                      7231     Count coming in to IF
    41              1                        202           if (inter.empty && inter.rd_en) begin
    43              1                       7029           end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    51                                     10419     Count coming in to IF
    51              1                        441         if (!inter.rst_n) begin
    53              1                       9978         end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    55                                      9978     Count coming in to IF
    55              1                       1989           if ({inter.wr_en, inter.rd_en} == 2'b11) begin
    65              1                       2908           else if ({inter.wr_en, inter.rd_en} == 2'b10 && !inter.full ) begin
    69              1                        835           else if ({inter.wr_en, inter.rd_en} == 2'b01 && !inter.empty) begin
                                            4246     All False Count
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    56                                      1989     Count coming in to IF
    56              1                         77             if (inter.empty) begin
    58              1                        812             end else if (inter.full) begin
    61              1                       1100             else
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    76                                      4843     Count coming in to IF
    76              1                       1221       assign inter.full = (inter.count == inter.FIFO_DEPTH) ? 1 : 0;
    76              2                       3622       assign inter.full = (inter.count == inter.FIFO_DEPTH) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    77                                      4843     Count coming in to IF
    77              1                        259       assign inter.empty = (inter.count == 0) ? 1 : 0;
    77              2                       4584       assign inter.empty = (inter.count == 0) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    79                                      4843     Count coming in to IF
    79              1                       1507       assign inter.almostfull = (inter.count == inter.FIFO_DEPTH - 1) ? 1 : 0;
    79              2                       3336       assign inter.almostfull = (inter.count == inter.FIFO_DEPTH - 1) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    80                                      4843     Count coming in to IF
    80              1                        303       assign inter.almostempty = (inter.count == 1) ? 1 : 0;
    80              2                       4540       assign inter.almostempty = (inter.count == 1) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms             16        15         1      93.7

================================Condition Details================================

Condition Coverage for file FIFO.sv --

----------------Focused Condition View-------------------
Line       11 Item    1  (inter.wr_en && (inter.count < inter.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.0%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
                       inter.wr_en         Y
  (inter.count < inter.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  inter.wr_en_0                       -                             
  Row   2:          1  inter.wr_en_1                       (inter.count < inter.FIFO_DEPTH)
  Row   3:          1  (inter.count < inter.FIFO_DEPTH)_0  inter.wr_en                   
  Row   4:          1  (inter.count < inter.FIFO_DEPTH)_1  inter.wr_en                   

----------------Focused Condition View-------------------
Line       21 Item    1  (inter.full && inter.wr_en)
Condition totals: 2 of 2 input terms covered = 100.0%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   inter.full         Y
  inter.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  inter.full_0          -                             
  Row   2:          1  inter.full_1          inter.wr_en                   
  Row   3:          1  inter.wr_en_0         inter.full                    
  Row   4:          1  inter.wr_en_1         inter.full                    

----------------Focused Condition View-------------------
Line       35 Item    1  (inter.rd_en && (inter.count != 0))
Condition totals: 2 of 2 input terms covered = 100.0%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
         inter.rd_en         Y
  (inter.count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  inter.rd_en_0         -                             
  Row   2:          1  inter.rd_en_1         (inter.count != 0)            
  Row   3:          1  (inter.count != 0)_0  inter.rd_en                   
  Row   4:          1  (inter.count != 0)_1  inter.rd_en                   

----------------Focused Condition View-------------------
Line       41 Item    1  (inter.empty && inter.rd_en)
Condition totals: 2 of 2 input terms covered = 100.0%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  inter.empty         Y
  inter.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  inter.empty_0         -                             
  Row   2:          1  inter.empty_1         inter.rd_en                   
  Row   3:          1  inter.rd_en_0         inter.empty                   
  Row   4:          1  inter.rd_en_1         inter.empty                   

----------------Focused Condition View-------------------
Line       55 Item    1  (inter.rd_en & inter.wr_en)
Condition totals: 2 of 2 input terms covered = 100.0%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  inter.rd_en         Y
  inter.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  inter.rd_en_0         inter.wr_en                   
  Row   2:          1  inter.rd_en_1         inter.wr_en                   
  Row   3:          1  inter.wr_en_0         inter.rd_en                   
  Row   4:          1  inter.wr_en_1         inter.rd_en                   

----------------Focused Condition View-------------------
Line       65 Item    1  ((~inter.rd_en && inter.wr_en) && ~inter.full)
Condition totals: 3 of 3 input terms covered = 100.0%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  inter.rd_en         Y
  inter.wr_en         Y
   inter.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  inter.rd_en_0         (~inter.full && inter.wr_en)  
  Row   2:          1  inter.rd_en_1         -                             
  Row   3:          1  inter.wr_en_0         ~inter.rd_en                  
  Row   4:          1  inter.wr_en_1         (~inter.full && ~inter.rd_en) 
  Row   5:          1  inter.full_0          (~inter.rd_en && inter.wr_en) 
  Row   6:          1  inter.full_1          (~inter.rd_en && inter.wr_en) 

----------------Focused Condition View-------------------
Line       69 Item    1  ((inter.rd_en && ~inter.wr_en) && ~inter.empty)
Condition totals: 2 of 3 input terms covered = 66.6%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  inter.rd_en         Y
  inter.wr_en         N  '_1' not hit             Hit '_1'
  inter.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  inter.rd_en_0         -                             
  Row   2:          1  inter.rd_en_1         (~inter.empty && ~inter.wr_en)
  Row   3:          1  inter.wr_en_0         (~inter.empty && inter.rd_en) 
  Row   4:    ***0***  inter.wr_en_1         inter.rd_en                   
  Row   5:          1  inter.empty_0         (inter.rd_en && ~inter.wr_en) 
  Row   6:          1  inter.empty_1         (inter.rd_en && ~inter.wr_en) 


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File FIFO.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_agent.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           14        10         4      71.4

================================Statement Details================================

Statement Coverage for file Fifo_agent.sv --

    1                                                package fifo_agent_pkg;
    2                                                import uvm_pkg::*;
    3                                                //import shared_pkg::*;
    4                                                import fifo_driver_pkg::*;
    5                                                import fifo_config_obj_pkg::*;
    6                                                import fifo_monitor_pkg::*;
    7                                                import MySequencer_pkg::*;
    8                                                import fifo_sequence_item_pkg::*;
    9                                                `include "uvm_macros.svh"
    10                                               class fifo_agent extends uvm_agent ;
    11              1                    ***0***     `uvm_component_utils(fifo_agent)
    11              2                    ***0***     
    11              3                    ***0***     
    12                                               
    13                                               MySequencer sqr;
    14                                               fifo_driver drv;
    15                                               fifo_monitor mon;
    16                                               fifo_config_obj fifo_cfg;
    17                                               uvm_analysis_port #(fifo_seq_item) agt_ap; 
    18                                               
    19                                               function  new (string name = "fifo_agent", uvm_component parent = null);
    20              1                          1         super.new(name,parent);
    21                                               endfunction
    22                                               
    23                                               function void build_phase(uvm_phase phase);
    24              1                          1     super.build_phase(phase);
    25                                               //uvm_config_db #(fifo_config_obj)::set(this,"*","CFG",fifo_cfg);
    26                                               if(!uvm_config_db #(fifo_config_obj)::get(this,"", "CFG", fifo_cfg))
    27              1                    ***0***         `uvm_fatal("build_phase", "Unable to get configuration object")
    28              1                          1     sqr = MySequencer::type_id::create("sqr",this) ;
    29              1                          1     drv = fifo_driver::type_id::create("drv",this) ;
    30              1                          1     mon = fifo_monitor::type_id::create("mon",this); 
    31              1                          1     agt_ap = new("agt_ap", this);
    32                                               endfunction
    33                                               
    34                                               function void connect_phase(uvm_phase phase);
    35              1                          1     drv.fifo_driver_vif = fifo_cfg.fifo_config_vif;
    36              1                          1     mon.fifo_monitor_vif = fifo_cfg.fifo_config_vif;
    37              1                          1     drv.seq_item_port.connect(sqr.seq_item_export);
    38              1                          1     mon.mon_ap.connect(agt_ap);  
    39                                               endfunction
    40                                                 
    41                                               endclass //fifo_agent
    42                                                   
    43                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         1         3      25.0

================================Branch Details================================

Branch Coverage for file Fifo_agent.sv --

------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***     if(!uvm_config_db #(fifo_config_obj)::get(this,"", "CFG", fifo_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***         `uvm_fatal("build_phase", "Unable to get configuration object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_agent.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_assertions.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            2         2         0     100.0

================================Statement Details================================

Statement Coverage for file Fifo_assertions.sv --

    1                                                module fifo_sva (FIFO_interface.DUT inter);
    2                                                
    3               1                      10127     always_comb begin 
    4                                                    if (!inter.rst_n) begin
    5                                                        reset:assert final((!inter.wr_ptr)&&(!inter.rd_ptr)&&(!inter.count));
    6                                                    end
    7                                                    
    8                                                  end
    9                                                  // Combinational Assertions 
    10              1                       4844       always_comb begin
    11                                                   fulla:assert final(inter.full == (inter.count == inter.FIFO_DEPTH)? 1:0);
    12                                                   almostfulla:assert final(inter.almostfull == (inter.count == inter.FIFO_DEPTH - 1)? 1:0);
    13                                                   emptya:assert final(inter.empty == (inter.count == 0)? 1:0);
    14                                                   almostemptya:assert final(inter.almostempty == (inter.count == 1)? 1:0);
    15                                                 end
    16                                               
    17                                                 // Assertions for sequential logic
    18                                                 property check_wr_ack;
    19                                                   @(posedge inter.clk) disable iff (!inter.rst_n)
    20                                                     ($past(inter.wr_en) && ($past(inter.count) < inter.FIFO_DEPTH) && $past(inter.rst_n)|-> inter.wr_ack == 1);
    21                                                 endproperty
    22                                                 assert property (check_wr_ack)
    23                                                   else $error("WR_ACK failed: WR_EN should acknowledge write.");
    24                                                 cover property (check_wr_ack);
    25                                               
    26                                                 property check_overflow;
    27                                                   @(posedge inter.clk) disable iff (!inter.rst_n)
    28                                                     ($past(inter.wr_en) && $past(inter.full)&& $past(inter.rst_n)) |-> inter.overflow;
    29                                                 endproperty
    30                                                 assert property (check_overflow)
    31                                                   else $error("Overflow failed: overflow should occur when writing to full FIFO.");
    32                                                 cover property (check_overflow);
    33                                               
    34                                                 property check_underflow;
    35                                                   @(posedge inter.clk) disable iff (!inter.rst_n)
    36                                                     ($past(inter.rd_en) && $past(inter.empty) && $past(inter.rst_n) |-> inter.underflow );
    37                                                 endproperty
    38                                                 assert property (check_underflow)
    39                                                   else $error("Underflow failed: underflow should occur when reading from empty FIFO.");
    40                                                 cover property (check_underflow);
    41                                               
    42                                                 property check_count_stable;
    43                                                   @(posedge inter.clk) disable iff (!inter.rst_n)
    44                                                     ($past(inter.wr_en) && $past(inter.rd_en) && !$past(inter.full) && !$past(inter.empty) && $past(inter.rst_n)) |-> (inter.count == $past(inter.count));
    45                                                 endproperty
    46                                                 assert property (check_count_stable)
    47                                                   else $error("inter.count stability failed: inter.count should remain the same when no read or write occurs.");
    48                                                 cover property (check_count_stable);
    49                                               
    50                                                 // Property to check that inter.count is incremented correctly when writing
    51                                                 property check_count_increment;
    52                                                   @(posedge inter.clk) disable iff (!inter.rst_n)
    53                                                   ($past(inter.wr_en) && !$past(inter.rd_en) && !$past(inter.full) && $past(inter.rst_n)) |-> (inter.count == $past(inter.count)+ 1'b1);
    54                                                 endproperty
    55                                                 assert property (check_count_increment)
    56                                                   else $error("inter.count increment failed: inter.count should increment by 1 when writing.");
    57                                                 cover property (check_count_increment);
    58                                               
    59                                                 // Property to check that inter.count is decremented correctly when reading
    60                                                 property check_count_decrement;
    61                                                   @(posedge inter.clk) disable iff (!inter.rst_n)
    62                                                   (!$past(inter.wr_en) && $past(inter.rd_en) && !$past(inter.empty) && $past(inter.rst_n)) |-> (inter.count == $past(inter.count) - 1'b1);
    63                                                 endproperty
    64                                                 assert property (check_count_decrement)
    65                                                   else $error("inter.count decrement failed: inter.count should decrement by 1 when reading.");
    66                                                 cover property (check_count_decrement); 
    67                                               
    68                                                 property check_wr_ptr_increment;
    69                                                   @(posedge inter.clk) disable iff (!inter.rst_n)
    70                                                   ($past(inter.wr_en) && ($past(inter.count) < inter.FIFO_DEPTH) && $past(inter.rst_n)|-> (inter.wr_ptr == $past(inter.wr_ptr) + 1'b1));
    71                                                 endproperty
    72                                                 assert property (check_wr_ptr_increment)
    73                                                   else $error("inter.wr_ptr increment failed: inter.wr_ptr should increment on write.");
    74                                                 cover property (check_wr_ptr_increment);
    75                                               
    76                                                 property check_rd_ptr_increment;
    77                                                   @(posedge inter.clk) disable iff (!inter.rst_n)
    78                                                   ($past(inter.rd_en) && ($past(inter.count) != 0) && $past(inter.rst_n)|-> (inter.rd_ptr == $past(inter.rd_ptr) + 1'b1));
    79                                                 endproperty
    80                                                 assert property (check_rd_ptr_increment)
    81                                                   else $error("inter.rd_ptr increment failed: inter.rd_ptr should increment on read.");
    82                                                 cover property (check_rd_ptr_increment);
    83                                                 
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         6         4      60.0

================================Branch Details================================

Branch Coverage for file Fifo_assertions.sv --

------------------------------------IF Branch------------------------------------
    4                                      10127     Count coming in to IF
    4               1                        433         if (!inter.rst_n) begin
                                            9694     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    11                                      4843     Count coming in to IF
    11              1                       4843         fulla:assert final(inter.full == (inter.count == inter.FIFO_DEPTH)? 1:0);
    11              2                    ***0***         fulla:assert final(inter.full == (inter.count == inter.FIFO_DEPTH)? 1:0);
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    12                                      4843     Count coming in to IF
    12              1                       4843         almostfulla:assert final(inter.almostfull == (inter.count == inter.FIFO_DEPTH - 1)? 1:0);
    12              2                    ***0***         almostfulla:assert final(inter.almostfull == (inter.count == inter.FIFO_DEPTH - 1)? 1:0);
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    13                                      4843     Count coming in to IF
    13              1                       4843         emptya:assert final(inter.empty == (inter.count == 0)? 1:0);
    13              2                    ***0***         emptya:assert final(inter.empty == (inter.count == 0)? 1:0);
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    14                                      4843     Count coming in to IF
    14              1                       4843         almostemptya:assert final(inter.almostempty == (inter.count == 1)? 1:0);
    14              2                    ***0***         almostemptya:assert final(inter.almostempty == (inter.count == 1)? 1:0);
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_assertions.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_config_obj.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           11         1        10       9.0

================================Statement Details================================

Statement Coverage for file Fifo_config_obj.sv --

    1                                                package fifo_config_obj_pkg;
    2                                                //import shared_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class fifo_config_obj extends uvm_object;
    7               1                    ***0***         `uvm_object_utils(fifo_config_obj)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                    virtual FIFO_interface fifo_config_vif;
    10                                                   function new(string name = "fifo_config_obj");
    11              1                          1             super.new(name);
    12                                                   endfunction 
    13                                                   
    14                                               endclass 
    15                                                   
    16                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10       0.0

================================Branch Details================================

Branch Coverage for file Fifo_config_obj.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(fifo_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(fifo_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(fifo_config_obj)
    7               4                    ***0***         `uvm_object_utils(fifo_config_obj)
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(fifo_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(fifo_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_config_obj.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_coverage_collector.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           14        11         3      78.5

================================Statement Details================================

Statement Coverage for file Fifo_coverage_collector.sv --

    1                                                package fifo_coverage_pkg;
    2                                                //import shared_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                import fifo_sequence_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_coverage extends uvm_component ;
    7               1                    ***0***     `uvm_component_utils(fifo_coverage)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                uvm_tlm_analysis_fifo #(fifo_seq_item) cov_fifo;
    9                                                uvm_analysis_export #(fifo_seq_item) cov_export;
    10                                               fifo_seq_item seq_item_cov;
    11                                               
    12                                               covergroup cvr_group;
    13                                               write_cover:
    14                                                       coverpoint seq_item_cov.wr_en
    15                                                       {
    16                                                         bins seq_item_cov_wr_en_0_1[] = {0, 1};
    17                                                       }
    18                                                 read_cover:
    19                                                       coverpoint seq_item_cov.rd_en{
    20                                                         bins seq_item_cov_rd_en_0_1[] = {0, 1};
    21                                                       }
    22                                                 overflow_cover:
    23                                                       coverpoint seq_item_cov.overflow{
    24                                                         bins overflow_0_1[] = {0, 1};
    25                                                       }
    26                                                 underflow_cover:
    27                                                       coverpoint seq_item_cov.underflow{
    28                                                         bins underflow_0_1[] = {0, 1};
    29                                                       }
    30                                                 full_cover:
    31                                                       coverpoint seq_item_cov.full{
    32                                                         bins full_0_1[] = {0, 1};
    33                                                       }
    34                                                 seq_item_cov_almostfull_cover:
    35                                                       coverpoint seq_item_cov.almostfull{
    36                                                         bins seq_item_cov_almostfull_0_1[] = {0, 1};
    37                                                       }
    38                                                 empty_cover:
    39                                                       coverpoint seq_item_cov.empty{
    40                                                         bins empty_0_1[] = {0, 1};
    41                                                       }
    42                                                 seq_item_cov_almostempty_cover:
    43                                                       coverpoint seq_item_cov.almostempty{
    44                                                         bins seq_item_cov_almostempty_0_1[] = {0, 1};
    45                                                       }
    46                                                 write_acknowledge_cover:
    47                                                       coverpoint seq_item_cov.wr_ack{
    48                                                         bins wr_ack_0_1[] = {0, 1};
    49                                                       }
    50                                                 write_cross_cov:
    51                                                       cross write_cover,write_acknowledge_cover,overflow_cover,underflow_cover,full_cover
    52                                                       ,empty_cover,seq_item_cov_almostempty_cover,seq_item_cov_almostfull_cover{
    53                                                         option.cross_auto_bin_max =0;
    54                                                         bins wr_full = binsof(write_cover)&& binsof(full_cover);
    55                                                         bins wr_empty = binsof(write_cover)&& binsof(empty_cover);
    56                                                         bins wr_seq_item_cov_almostempty = binsof(write_cover)&& binsof(seq_item_cov_almostempty_cover);
    57                                                         bins wr_seq_item_cov_almostfull = binsof(write_cover)&& binsof(seq_item_cov_almostfull_cover);
    58                                                         bins wr_wr_ack = binsof(write_cover)&& binsof(write_acknowledge_cover);
    59                                                         bins wr_seq_item_cov_overflow = binsof(write_cover)&&binsof(overflow_cover);
    60                                                         bins wr_under = binsof(write_cover)&& binsof(underflow_cover);
    61                                                       }
    62                                                 read_cross_cov:
    63                                                       cross read_cover,write_acknowledge_cover,overflow_cover,underflow_cover,full_cover
    64                                                       ,empty_cover,seq_item_cov_almostempty_cover,seq_item_cov_almostfull_cover{
    65                                                         option.cross_auto_bin_max =0;
    66                                                         bins rd_full = binsof(read_cover)&& binsof(full_cover);
    67                                                         bins rd_empty = binsof(read_cover)&& binsof(empty_cover);
    68                                                         bins rd_seq_item_cov_almostempty = binsof(read_cover)&& binsof(seq_item_cov_almostempty_cover);
    69                                                         bins rd_seq_item_cov_almostfull = binsof(read_cover)&& binsof(seq_item_cov_almostfull_cover);
    70                                                         bins rd_wr_ack = binsof(read_cover)&& binsof(write_acknowledge_cover);
    71                                                         bins rd_seq_item_cov_overflow = binsof(read_cover)&&binsof(overflow_cover);
    72                                                         bins rd_under = binsof(read_cover)&& binsof(underflow_cover);
    73                                                       } 
    74                                                       endgroup
    75                                               
    76                                               function new(string name = "fifo_coverage", uvm_component parent = null);
    77              1                          1     super.new(name,parent);
    78              1                          1     cvr_group=new();
    79                                               endfunction
    80                                               
    81                                               function void build_phase(uvm_phase phase);
    82              1                          1     super.build_phase(phase);
    83              1                          1     cov_export =new("cov_export",this);
    84              1                          1     cov_fifo =new("cov_fifo",this);
    85                                               endfunction : build_phase
    86                                               
    87                                               function void connect_phase(uvm_phase phase);
    88              1                          1     super.connect_phase(phase);
    89              1                          1     cov_export.connect(cov_fifo.analysis_export);
    90                                               endfunction : connect_phase
    91                                               
    92                                               task run_phase(uvm_phase phase);
    93              1                          1     super.run_phase(phase);
    94              1                          1     forever begin
    95              1                      10202         cov_fifo.get(seq_item_cov);
    96              1                      10201         cvr_group.sample();
    97                                               end
    98                                               endtask : run_phase
    99                                               
    100                                                
    101                                              endclass //fifo_coverage
    102                                                  
    103                                              endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_coverage_collector.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_driver.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           15        12         3      80.0

================================Statement Details================================

Statement Coverage for file Fifo_driver.sv --

    1                                                package fifo_driver_pkg;
    2                                                import fifo_config_obj_pkg::*;
    3                                                import fifo_sequence_item_pkg::*;
    4                                                //import shared_pkg::*;
    5                                                import uvm_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                class fifo_driver extends uvm_driver #(fifo_seq_item);
    8               1                    ***0***     `uvm_component_utils(fifo_driver)
    8               2                    ***0***     
    8               3                    ***0***     
    9                                                
    10                                               virtual FIFO_interface fifo_driver_vif;
    11                                               fifo_seq_item stim_seq_item;
    12                                               
    13                                               function new(string name = "fifo_driver",uvm_component parent = null);
    14              1                          1     super.new(name,parent);        
    15                                               endfunction 
    16                                               
    17                                               task run_phase(uvm_phase phase);
    18              1                          1     super.run_phase(phase);
    19              1                          1     forever begin
    20              1                      10202        stim_seq_item = fifo_seq_item#()::type_id::create("stim_seq_item");
    21              1                      10202        seq_item_port.get_next_item(stim_seq_item);
    22              1                      10201        fifo_driver_vif.data_in = stim_seq_item.data_in;
    23              1                      10201        fifo_driver_vif.rst_n = stim_seq_item.rst_n;
    24              1                      10201        fifo_driver_vif.wr_en = stim_seq_item.wr_en;
    25              1                      10201        fifo_driver_vif.rd_en = stim_seq_item.rd_en;
    26              1                      10201        @(negedge fifo_driver_vif.clk);
    27              1                      10201        seq_item_port.item_done();
    28              1                      10201        `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(),UVM_MEDIUM)
    29                                               end
    30                                               endtask  
    31                                               endclass
    32                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file Fifo_driver.sv --

------------------------------------IF Branch------------------------------------
    28                                     10201     Count coming in to IF
    28              1                      10201        `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(),UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_driver.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_env.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           10         7         3      70.0

================================Statement Details================================

Statement Coverage for file Fifo_env.sv --

    1                                                package fifo_env_pkg;
    2                                                import fifo_driver_pkg::*;
    3                                                import MySequencer_pkg::*;
    4                                                import fifo_scoreboard_pkg::*;
    5                                                import fifo_agent_pkg::*;
    6                                                //import shared_pkg::*;
    7                                                import fifo_coverage_pkg::*;
    8                                                import uvm_pkg::*;
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               class fifo_env extends uvm_env;
    12              1                    ***0***         `uvm_component_utils(fifo_env)
    12              2                    ***0***     
    12              3                    ***0***     
    13                                               
    14                                               fifo_agent agent;
    15                                               fifo_coverage cov;
    16                                               fifo_scoreboard sb;
    17                                               
    18                                               function new(string name = "fifo_env",uvm_component parent = null);
    19              1                          1     super.new(name,parent);        
    20                                               endfunction 
    21                                               
    22                                               function void build_phase(uvm_phase phase);
    23              1                          1     super.build_phase(phase);
    24              1                          1     agent = fifo_agent::type_id::create("agent",this);
    25              1                          1     cov = fifo_coverage::type_id::create("cov",this);
    26              1                          1     sb = fifo_scoreboard::type_id::create("sb",this);
    27                                               endfunction
    28                                               
    29                                               function void connect_phase(uvm_phase phase);
    30              1                          1         agent.agt_ap.connect(sb.sb_export);
    31              1                          1         agent.agt_ap.connect(cov.cov_export);  
    32                                               endfunction
    33                                               endclass 
    34                                               
    35                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_env.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_interface.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            0         0         0     100.0
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    106       106         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_interface.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          8                              wr_ptr[2]           1           1      100.00 
          8                              wr_ptr[1]           1           1      100.00 
          8                              wr_ptr[0]           1           1      100.00 
          8                              rd_ptr[2]           1           1      100.00 
          8                              rd_ptr[1]           1           1      100.00 
          8                              rd_ptr[0]           1           1      100.00 
          9                               count[3]           1           1      100.00 
          9                               count[2]           1           1      100.00 
          9                               count[1]           1           1      100.00 
          9                               count[0]           1           1      100.00 
         11                                    clk           1           1      100.00 
         12                             data_in[9]           1           1      100.00 
         12                             data_in[8]           1           1      100.00 
         12                             data_in[7]           1           1      100.00 
         12                             data_in[6]           1           1      100.00 
         12                             data_in[5]           1           1      100.00 
         12                             data_in[4]           1           1      100.00 
         12                             data_in[3]           1           1      100.00 
         12                             data_in[2]           1           1      100.00 
         12                             data_in[1]           1           1      100.00 
         12                            data_in[15]           1           1      100.00 
         12                            data_in[14]           1           1      100.00 
         12                            data_in[13]           1           1      100.00 
         12                            data_in[12]           1           1      100.00 
         12                            data_in[11]           1           1      100.00 
         12                            data_in[10]           1           1      100.00 
         12                             data_in[0]           1           1      100.00 
         13                                  wr_en           1           1      100.00 
         13                                  rst_n           1           1      100.00 
         13                                  rd_en           1           1      100.00 
         14                            data_out[9]           1           1      100.00 
         14                            data_out[8]           1           1      100.00 
         14                            data_out[7]           1           1      100.00 
         14                            data_out[6]           1           1      100.00 
         14                            data_out[5]           1           1      100.00 
         14                            data_out[4]           1           1      100.00 
         14                            data_out[3]           1           1      100.00 
         14                            data_out[2]           1           1      100.00 
         14                            data_out[1]           1           1      100.00 
         14                           data_out[15]           1           1      100.00 
         14                           data_out[14]           1           1      100.00 
         14                           data_out[13]           1           1      100.00 
         14                           data_out[12]           1           1      100.00 
         14                           data_out[11]           1           1      100.00 
         14                           data_out[10]           1           1      100.00 
         14                            data_out[0]           1           1      100.00 
         15                                 wr_ack           1           1      100.00 
         15                              underflow           1           1      100.00 
         15                               overflow           1           1      100.00 
         16                                   full           1           1      100.00 
         16                                  empty           1           1      100.00 
         16                             almostfull           1           1      100.00 
         16                            almostempty           1           1      100.00 

Total Node Count     =         53 
Toggled Node Count   =         53 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (106 of 106 bins)

=================================================================================
=== File: Fifo_monitor.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           24        20         4      83.3

================================Statement Details================================

Statement Coverage for file Fifo_monitor.sv --

    1                                                package fifo_monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                //import shared_pkg::*;
    4                                                import fifo_sequence_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_monitor extends uvm_monitor;
    7               1                    ***0***     `uvm_component_utils(fifo_monitor)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                virtual FIFO_interface fifo_monitor_vif; 
    10                                               fifo_seq_item rsp_seq_item;
    11                                               uvm_analysis_port #(fifo_seq_item) mon_ap;
    12                                               
    13                                               function new ( string name = "fifo_monitor", uvm_component parent = null);
    14              1                          1     super.new(name,parent);
    15                                               endfunction 
    16                                               
    17                                               function void build_phase(uvm_phase phase);
    18              1                          1         super.build_phase(phase);
    19              1                          1         mon_ap = new("mon_ap",this);
    20                                               endfunction
    21                                               
    22                                               task run_phase(uvm_phase phase);
    23              1                          1         super.run_phase(phase);
    24              1                          1         forever begin
    25              1                      10202             rsp_seq_item = fifo_seq_item#()::type_id::create("rsp_seq_item");
    26              1                      10202             @(negedge fifo_monitor_vif.clk);
    27                                                       //seq_item_port.get_next_item(rsp_seq_item);
    28              1                      10201             rsp_seq_item.data_in =  fifo_monitor_vif.data_in;
    29              1                      10201             rsp_seq_item.rst_n = fifo_monitor_vif.rst_n;
    30              1                      10201             rsp_seq_item.wr_en = fifo_monitor_vif.wr_en;
    31              1                      10201             rsp_seq_item.rd_en = fifo_monitor_vif.rd_en;
    32              1                      10201             rsp_seq_item.data_out = fifo_monitor_vif.data_out;
    33              1                      10201             rsp_seq_item.wr_ack = fifo_monitor_vif.wr_ack;
    34              1                      10201             rsp_seq_item.full = fifo_monitor_vif.full;
    35              1                      10201             rsp_seq_item.almostfull = fifo_monitor_vif.almostfull;
    36              1                      10201             rsp_seq_item.almostempty = fifo_monitor_vif.almostempty;
    37              1                      10201             rsp_seq_item.empty = fifo_monitor_vif.empty;
    38              1                      10201             rsp_seq_item.overflow = fifo_monitor_vif.overflow;
    39              1                      10201             rsp_seq_item.underflow = fifo_monitor_vif.underflow;
    40              1                      10201             mon_ap.write(rsp_seq_item);
    41              1                    ***0***             `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH)
    42                                                   end
    43                                               endtask 
    44                                               endclass
    45                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file Fifo_monitor.sv --

------------------------------------IF Branch------------------------------------
    41                                     10201     Count coming in to IF
    41              1                    ***0***             `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH)
                                           10201     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_monitor.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_read_only_seq.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           22        13         9      59.0

================================Statement Details================================

Statement Coverage for file Fifo_read_only_seq.sv --

    1                                                package fifo_read_only_seq_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_sequence_item_pkg::*;
    4                                                //import shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_read_only_seq extends uvm_sequence #(fifo_seq_item) ;
    7               1                    ***0***     `uvm_object_utils(fifo_read_only_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                fifo_seq_item seq_item;
    9                                                
    10                                               function new ( string name = "fifo_read_only_seq");
    11              1                          1         super.new(name);
    12                                               endfunction
    13                                               
    14                                               task  body;
    15              1                        100     repeat(100) begin
    16              1                        100         `uvm_info("run_phase","main sequence",UVM_MEDIUM)
    17              1                        100         seq_item = fifo_seq_item#()::type_id::create("seq_item");
    18              1                        100         start_item(seq_item);
    19              1                        100         seq_item.wr_en = 0; 
    20              1                        100         seq_item.rd_en = 1;
    21              1                        100         seq_item.wr_en.rand_mode(0);
    22              1                        100         seq_item.rd_en.rand_mode(0);
    23              1                        100         seq_item.data_in.rand_mode(1);
    24              1                        100         seq_item.rst_n.rand_mode(1);
    25                                                   assert(seq_item.randomize());
    26              1                        100         finish_item(seq_item);
    27                                               end
    28                                               endtask
    29                                               endclass //fifo_read_only_seq
    30                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        12         1        11       8.3

================================Branch Details================================

Branch Coverage for file Fifo_read_only_seq.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     `uvm_object_utils(fifo_read_only_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     `uvm_object_utils(fifo_read_only_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     `uvm_object_utils(fifo_read_only_seq);
    7               4                    ***0***     `uvm_object_utils(fifo_read_only_seq);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     `uvm_object_utils(fifo_read_only_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     `uvm_object_utils(fifo_read_only_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    16                                       100     Count coming in to IF
    16              1                        100         `uvm_info("run_phase","main sequence",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_read_only_seq.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_reset_seq.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           18         9         9      50.0

================================Statement Details================================

Statement Coverage for file Fifo_reset_seq.sv --

    1                                                package fifo_reset_sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                //import shared_pkg::*;
    4                                                import fifo_sequence_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_reset_sequence extends uvm_sequence #(fifo_seq_item) ;
    7               1                    ***0***     `uvm_object_utils(fifo_reset_sequence);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                fifo_seq_item seq_item;
    9                                                
    10                                               function new ( string name = "fifo_reset_sequence");
    11              1                          1         super.new(name);
    12                                               endfunction
    13                                               
    14                                               task  body;
    15              1                          1     seq_item = fifo_seq_item#()::type_id::create("seq_item");
    16              1                          1     start_item(seq_item);
    17              1                          1     seq_item.rst_n = 0; 
    18              1                          1     seq_item.data_in = 0; 
    19              1                          1     seq_item.wr_en = 0; 
    20              1                          1     seq_item.rd_en = 0; 
    21              1                          1     finish_item(seq_item);
    22                                               endtask
    23                                               endclass //fifo_reset_sequence
    24                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10       0.0

================================Branch Details================================

Branch Coverage for file Fifo_reset_seq.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     `uvm_object_utils(fifo_reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     `uvm_object_utils(fifo_reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     `uvm_object_utils(fifo_reset_sequence);
    7               4                    ***0***     `uvm_object_utils(fifo_reset_sequence);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     `uvm_object_utils(fifo_reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     `uvm_object_utils(fifo_reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_reset_seq.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_scoreboard.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           49        43         6      87.7

================================Statement Details================================

Statement Coverage for file Fifo_scoreboard.sv --

    1                                                package fifo_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                //import shared_pkg::*;
    4                                                import fifo_sequence_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_scoreboard extends uvm_scoreboard;
    7               1                    ***0***     `uvm_component_utils(fifo_scoreboard)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                uvm_analysis_export #(fifo_seq_item) sb_export;
    10                                               uvm_tlm_analysis_fifo #(fifo_seq_item) sb_fifo;
    11                                               
    12                                               fifo_seq_item seq_item_sb;
    13                                               
    14                                               parameter FIFO_WIDTH = 16;
    15                                               parameter  FIFO_DEPTH = 8;
    16                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    17                                               
    18                                               logic [FIFO_WIDTH-1:0] data_out_ref;
    19                                               logic wr_ack_ref;
    20                                               logic overflow_ref;
    21                                               logic underflow_ref;
    22                                               logic full_ref;
    23                                               logic empty_ref;
    24                                               logic almostempty_ref;
    25                                               logic almostfull_ref;
    26                                               
    27                                               // Internal memory and pointers for the reference model
    28                                               logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    29                                               logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    30                                               logic [max_fifo_addr:0] count;
    31                                               
    32              1                          1     integer correct_counter = 0;
    33              1                          1     integer error_counter = 0;
    34                                               
    35                                               function new (string name = "fifo_scoreboard", uvm_component parent = null);
    36              1                          1         super.new(name,parent);
    37                                               endfunction
    38                                               
    39                                               function void build_phase(uvm_phase phase);
    40              1                          1         super.build_phase(phase);
    41              1                          1         sb_export = new("sb_export", this);
    42              1                          1         sb_fifo = new("sb_fifo", this);
    43                                               endfunction
    44                                               
    45                                               function void connect_phase(uvm_phase phase);
    46              1                          1         super.connect_phase(phase);
    47              1                          1         sb_export.connect(sb_fifo.analysis_export);
    48                                               endfunction
    49                                                 
    50                                               
    51                                               task run_phase(uvm_phase phase);
    52              1                          1     super.run_phase(phase);
    53              1                          1     forever begin
    54              1                      10202         sb_fifo.get(seq_item_sb);
    55              1                      10201         ref_model(seq_item_sb);
    56                                                   if (seq_item_sb.data_out != data_out_ref) begin
    57                                                       `uvm_error("run_phase", $sformatf("There is an error!!, Transacton received by the DUT is: %s whilethe refernce output is: 0b%0b",
    58              1                    ***0***              seq_item_sb.convert2string(), data_out_ref));
    59              1                    ***0***             error_counter++;
    60                                                   end 
    61                                                   else begin
    62                                                       `uvm_info("run_phase", $sformatf("Correct Transacton received, Output is: %s",
    63              1                    ***0***                          seq_item_sb.convert2string()),UVM_HIGH)
    64              1                      10201             correct_counter++;
    65                                                   end
    66                                               end
    67                                               endtask : run_phase
    68                                               task ref_model(fifo_seq_item check);
    69                                               // Handle reset behavior
    70                                               if (!check.rst_n) begin
    71              1                        223         wr_ptr = 0;               
    72              1                        223         wr_ack_ref = 0;
    73              1                        223         overflow_ref = 0;
    74              1                        223         underflow_ref = 0;
    75              1                        223         rd_ptr = 0;               
    76              1                        223         count = 0;         
    77                                                 end 
    78                                                 
    79                                                   // Handle Write Operation
    80                                                   if (check.wr_en && !full_ref && check.rst_n) begin
    81              1                       4085           mem[wr_ptr] = check.data_in;
    82              1                       4085           wr_ack_ref = 1;
    83              1                       4085           wr_ptr = wr_ptr + 1;
    84              1                       4085           overflow_ref = 0;
    85                                                   end 
    86                                                   else begin
    87              1                       6116           wr_ack_ref = 0;
    88                                                     if (full_ref && check.wr_en && check.rst_n ) begin
    89              1                       2875             overflow_ref = 1;
    90                                                     end 
    91                                                     else begin
    92              1                       3241             overflow_ref = 0;
    93                                                     end
    94                                                   end
    95                                               
    96                                                   // Handle Read Operation
    97                                                    if (check.rd_en && !empty_ref && check.rst_n) begin
    98              1                       2747           data_out_ref = mem[rd_ptr];
    99              1                       2747           rd_ptr = rd_ptr + 1;      
    100             1                       2747           underflow_ref = 0;
    101                                                  end 
    102                                                  else begin
    103                                                    if (empty_ref && check.rd_en && check.rst_n) begin
    104             1                        202             underflow_ref = 1;
    105                                                    end 
    106                                                    else begin
    107             1                       7252             underflow_ref = 0;
    108                                                    end
    109                                                  end
    110                                              
    111                                                  // Manage FIFO Count
    112                                                  if (({check.wr_en, check.rd_en} == 2'b10) && !full_ref && check.rst_n) begin
    113             1                       2908           count = count + 1;
    114                                                  end 
    115                                                  else if (({check.wr_en, check.rd_en} == 2'b01) && !empty_ref && check.rst_n) begin
    116             1                        835           count = count - 1;
    117                                                  end
    118                                                  else if ({check.wr_en, check.rd_en} == 2'b11 && check.rst_n) begin
    119                                                    // Simultaneous read and write
    120                                                    if (empty_ref && check.rst_n) begin
    121             1                         77             count = count + 1;
    122                                                    end 
    123                                                    else if (full_ref && check.rst_n) begin
    124             1                        812             count = count - 1;
    125                                                    end
    126                                                  end 
    127                                                  else
    128             1                       4469           count <= count;
    129                                              
    130                                                  // Update Status Flags (Combinational logic)
    131             1                      10201         full_ref = (count == check.FIFO_DEPTH) ? 1 : 0;
    132             1                      10201         empty_ref = (count == 0) ? 1 : 0;
    133             1                      10201         almostfull_ref = (count == check.FIFO_DEPTH - 1) ? 1 : 0; 
    134             1                      10201         almostempty_ref = (count == 1) ? 1 : 0; 
    135                                              
    136                                              endtask : ref_model
    137                                              
    138                                              function void report_phase(uvm_phase phase);
    139             1                          1     super.report_phase(phase);
    140             1                          1     `uvm_info("report_phase", $sformatf("Total coorect counts is: %0d",correct_counter),UVM_LOW)
    141             1                          1     `uvm_info("report_phase", $sformatf("Total error counts is: %0d",error_counter),UVM_LOW)
    142                                              endfunction : report_phase
    143                                              endclass //fifo_scoreboard
    144                                                  
    145                                              endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        35        29         6      82.8

================================Branch Details================================

Branch Coverage for file Fifo_scoreboard.sv --

------------------------------------IF Branch------------------------------------
    56                                     10201     Count coming in to IF
    56              1                    ***0***         if (seq_item_sb.data_out != data_out_ref) begin
    61              1                      10201         else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              1                    ***0***              seq_item_sb.convert2string(), data_out_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    63                                     10201     Count coming in to IF
    63              1                    ***0***                          seq_item_sb.convert2string()),UVM_HIGH)
                                           10201     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    70                                     10201     Count coming in to IF
    70              1                        223     if (!check.rst_n) begin
                                            9978     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    80                                     10201     Count coming in to IF
    80              1                       4085         if (check.wr_en && !full_ref && check.rst_n) begin
    86              1                       6116         else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    88                                      6116     Count coming in to IF
    88              1                       2875           if (full_ref && check.wr_en && check.rst_n ) begin
    91              1                       3241           else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    97                                     10201     Count coming in to IF
    97              1                       2747          if (check.rd_en && !empty_ref && check.rst_n) begin
    102             1                       7454         else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    103                                     7454     Count coming in to IF
    103             1                        202           if (empty_ref && check.rd_en && check.rst_n) begin
    106             1                       7252           else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    112                                    10201     Count coming in to IF
    112             1                       2908         if (({check.wr_en, check.rd_en} == 2'b10) && !full_ref && check.rst_n) begin
    115             1                        835         else if (({check.wr_en, check.rd_en} == 2'b01) && !empty_ref && check.rst_n) begin
    118             1                       1989         else if ({check.wr_en, check.rd_en} == 2'b11 && check.rst_n) begin
    127             1                       4469         else
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    120                                     1989     Count coming in to IF
    120             1                         77           if (empty_ref && check.rst_n) begin
    123             1                        812           else if (full_ref && check.rst_n) begin
                                            1100     All False Count
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    131                                    10201     Count coming in to IF
    131             1                       4092         full_ref = (count == check.FIFO_DEPTH) ? 1 : 0;
    131             2                       6109         full_ref = (count == check.FIFO_DEPTH) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    132                                    10201     Count coming in to IF
    132             1                        475         empty_ref = (count == 0) ? 1 : 0;
    132             2                       9726         empty_ref = (count == 0) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    133                                    10201     Count coming in to IF
    133             1                       2525         almostfull_ref = (count == check.FIFO_DEPTH - 1) ? 1 : 0; 
    133             2                       7676         almostfull_ref = (count == check.FIFO_DEPTH - 1) ? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    134                                    10201     Count coming in to IF
    134             1                        518         almostempty_ref = (count == 1) ? 1 : 0; 
    134             2                       9683         almostempty_ref = (count == 1) ? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    140                                        1     Count coming in to IF
    140             1                          1     `uvm_info("report_phase", $sformatf("Total coorect counts is: %0d",correct_counter),UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    141                                        1     Count coming in to IF
    141             1                          1     `uvm_info("report_phase", $sformatf("Total error counts is: %0d",error_counter),UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms             27        25         2      92.5

================================Condition Details================================

Condition Coverage for file Fifo_scoreboard.sv --

----------------Focused Condition View-------------------
Line       80 Item    1  (check.wr_en && ~this.full_ref && check.rst_n)
Condition totals: 3 of 3 input terms covered = 100.0%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    check.wr_en         Y
  this.full_ref         Y
    check.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  check.wr_en_0         -                             
  Row   2:          1  check.wr_en_1         (~this.full_ref && check.rst_n)
  Row   3:          1  this.full_ref_0       (check.wr_en && check.rst_n)  
  Row   4:          1  this.full_ref_1       check.wr_en                   
  Row   5:          1  check.rst_n_0         (check.wr_en && ~this.full_ref)
  Row   6:          1  check.rst_n_1         (check.wr_en && ~this.full_ref)

----------------Focused Condition View-------------------
Line       88 Item    1  (this.full_ref && check.wr_en && check.rst_n)
Condition totals: 3 of 3 input terms covered = 100.0%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  this.full_ref         Y
    check.wr_en         Y
    check.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.full_ref_0       -                             
  Row   2:          1  this.full_ref_1       (check.wr_en && check.rst_n)  
  Row   3:          1  check.wr_en_0         this.full_ref                 
  Row   4:          1  check.wr_en_1         (this.full_ref && check.rst_n)
  Row   5:          1  check.rst_n_0         (this.full_ref && check.wr_en)
  Row   6:          1  check.rst_n_1         (this.full_ref && check.wr_en)

----------------Focused Condition View-------------------
Line       97 Item    1  (check.rd_en && ~this.empty_ref && check.rst_n)
Condition totals: 3 of 3 input terms covered = 100.0%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
     check.rd_en         Y
  this.empty_ref         Y
     check.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  check.rd_en_0         -                             
  Row   2:          1  check.rd_en_1         (~this.empty_ref && check.rst_n)
  Row   3:          1  this.empty_ref_0      (check.rd_en && check.rst_n)  
  Row   4:          1  this.empty_ref_1      check.rd_en                   
  Row   5:          1  check.rst_n_0         (check.rd_en && ~this.empty_ref)
  Row   6:          1  check.rst_n_1         (check.rd_en && ~this.empty_ref)

----------------Focused Condition View-------------------
Line       103 Item    1  (this.empty_ref && check.rd_en && check.rst_n)
Condition totals: 3 of 3 input terms covered = 100.0%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  this.empty_ref         Y
     check.rd_en         Y
     check.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.empty_ref_0      -                             
  Row   2:          1  this.empty_ref_1      (check.rd_en && check.rst_n)  
  Row   3:          1  check.rd_en_0         this.empty_ref                
  Row   4:          1  check.rd_en_1         (this.empty_ref && check.rst_n)
  Row   5:          1  check.rst_n_0         (this.empty_ref && check.rd_en)
  Row   6:          1  check.rst_n_1         (this.empty_ref && check.rd_en)

----------------Focused Condition View-------------------
Line       112 Item    1  (~check.rd_en && check.wr_en && ~this.full_ref && check.rst_n)
Condition totals: 4 of 4 input terms covered = 100.0%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    check.rd_en         Y
    check.wr_en         Y
  this.full_ref         Y
    check.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  check.rd_en_0         (check.wr_en && (~this.full_ref && check.rst_n))
  Row   2:          1  check.rd_en_1         -                             
  Row   3:          1  check.wr_en_0         ~check.rd_en                  
  Row   4:          1  check.wr_en_1         (~check.rd_en && (~this.full_ref && check.rst_n))
  Row   5:          1  this.full_ref_0       (~check.rd_en && check.wr_en && check.rst_n)
  Row   6:          1  this.full_ref_1       (~check.rd_en && check.wr_en) 
  Row   7:          1  check.rst_n_0         (~check.rd_en && check.wr_en && ~this.full_ref)
  Row   8:          1  check.rst_n_1         (~check.rd_en && check.wr_en && ~this.full_ref)

----------------Focused Condition View-------------------
Line       115 Item    1  (check.rd_en && ~check.wr_en && ~this.empty_ref && check.rst_n)
Condition totals: 4 of 4 input terms covered = 100.0%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
     check.rd_en         Y
     check.wr_en         Y
  this.empty_ref         Y
     check.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  check.rd_en_0         -                             
  Row   2:          1  check.rd_en_1         (~check.wr_en && (~this.empty_ref && check.rst_n))
  Row   3:          1  check.wr_en_0         (check.rd_en && (~this.empty_ref && check.rst_n))
  Row   4:          1  check.wr_en_1         check.rd_en                   
  Row   5:          1  this.empty_ref_0      (check.rd_en && ~check.wr_en && check.rst_n)
  Row   6:          1  this.empty_ref_1      (check.rd_en && ~check.wr_en) 
  Row   7:          1  check.rst_n_0         (check.rd_en && ~check.wr_en && ~this.empty_ref)
  Row   8:          1  check.rst_n_1         (check.rd_en && ~check.wr_en && ~this.empty_ref)

----------------Focused Condition View-------------------
Line       118 Item    1  (check.rd_en && check.wr_en && check.rst_n)
Condition totals: 3 of 3 input terms covered = 100.0%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  check.rd_en         Y
  check.wr_en         Y
  check.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  check.rd_en_0         -                             
  Row   2:          1  check.rd_en_1         (check.wr_en && check.rst_n)  
  Row   3:          1  check.wr_en_0         check.rd_en                   
  Row   4:          1  check.wr_en_1         (check.rd_en && check.rst_n)  
  Row   5:          1  check.rst_n_0         (check.rd_en && check.wr_en)  
  Row   6:          1  check.rst_n_1         (check.rd_en && check.wr_en)  

----------------Focused Condition View-------------------
Line       120 Item    1  (this.empty_ref && check.rst_n)
Condition totals: 1 of 2 input terms covered = 50.0%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  this.empty_ref         Y
     check.rst_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.empty_ref_0      -                             
  Row   2:          1  this.empty_ref_1      check.rst_n                   
  Row   3:    ***0***  check.rst_n_0         this.empty_ref                
  Row   4:          1  check.rst_n_1         this.empty_ref                

----------------Focused Condition View-------------------
Line       123 Item    1  (this.full_ref && check.rst_n)
Condition totals: 1 of 2 input terms covered = 50.0%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  this.full_ref         Y
    check.rst_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.full_ref_0       -                             
  Row   2:          1  this.full_ref_1       check.rst_n                   
  Row   3:    ***0***  check.rst_n_0         this.full_ref                 
  Row   4:          1  check.rst_n_1         this.full_ref                 


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_scoreboard.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_sequence_item.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           13         3        10      23.0

================================Statement Details================================

Statement Coverage for file Fifo_sequence_item.sv --

    1                                                package fifo_sequence_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                //import shared_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class fifo_seq_item #(int RD_EN_ON_DIST = 30, int  WR_EN_ON_DIST = 70 ) extends uvm_sequence_item;
    6               1                    ***0***     `uvm_object_utils(fifo_seq_item)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      10201     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                parameter FIFO_WIDTH = 16;
    9                                                parameter  FIFO_DEPTH = 8;
    10                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    11                                               
    12                                               rand logic rst_n,wr_en,rd_en;
    13                                               rand logic [FIFO_WIDTH-1:0]data_in;
    14                                               
    15                                               logic  [FIFO_WIDTH-1:0] data_out;
    16                                               logic  wr_ack,full,empty,almostempty,almostfull;
    17                                               logic underflow;
    18                                               logic overflow;
    19                                               
    20                                               //Constraints internals
    21                                               constraint reset {
    22                                                            rst_n dist {1 := 98, 0 := 2};
    23                                                          }
    24                                                          constraint write {
    25                                                            wr_en dist {1 := WR_EN_ON_DIST, 0 := 100 - WR_EN_ON_DIST};
    26                                                          }
    27                                                          constraint read {
    28                                                            rd_en dist {1 := RD_EN_ON_DIST, 0 := 100 - RD_EN_ON_DIST};
    29                                                          }
    30                                               
    31                                               
    32                                               function new (string name = "fifo_seq_item");
    33              1                      30605      super.new(name);
    34                                               endfunction
    35                                               
    36                                               function string convert2string();
    37              1                    ***0***     return $sformatf ("%s data_in = 0h%0h, rst_n = 0h%0h, wr_en = 0h%0h, rd_en = 0h%0h, data_out = 0h%0h, wr_ack = 0h%0h,
    38                                                underflow = 0h%0h, overflow = 0h%0h, full = 0h%0h, almostfull = 0h%0h, almostempty = 0h%0h, empty = 0h%0h",
    39                                                   super.convert2string(), data_in, rst_n, wr_en, rd_en, data_out, wr_ack, underflow, overflow, full, almostfull, almostempty, empty); 
    40                                               endfunction
    41                                               
    42                                               function string convert2string_stimulus();
    43              1                      10201     return $sformatf ("%s data_in = 0h%0h ,rst_n = 0h%0h, wr_en = 0h%0h, rd_en = 0h%0h",  
    44                                                super.convert2string(),data_in,rst_n,wr_en,rd_en); 
    45                                               endfunction
    46                                               
    47                                               
    48                                                 
    49                                               endclass //fifo_seq_item
    50                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10       0.0

================================Branch Details================================

Branch Coverage for file Fifo_sequence_item.sv --

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***     `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     `uvm_object_utils(fifo_seq_item)
    6               4                    ***0***     `uvm_object_utils(fifo_seq_item)
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***     `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_sequence_item.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_sequencer.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         1         3      25.0

================================Statement Details================================

Statement Coverage for file Fifo_sequencer.sv --

    1                                                package MySequencer_pkg;
    2                                                import uvm_pkg::*;
    3                                                //import shared_pkg::*;
    4                                                import fifo_sequence_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class MySequencer extends uvm_sequencer #(fifo_seq_item);
    7               1                    ***0***     `uvm_component_utils(MySequencer)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                function new ( string name = "MySequencer", uvm_component parent = null);
    10              1                          1         super.new(name, parent);
    11                                               endfunction
    12                                               endclass //MySequencer
    13                                                   
    14                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_sequencer.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_test.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           28        25         3      89.2

================================Statement Details================================

Statement Coverage for file Fifo_test.sv --

    1                                                package Fifo_test_pkg;
    2                                                import fifo_env_pkg::*;
    3                                                import fifo_config_obj_pkg::*;
    4                                                import fifo_write_only_seq_pkg::*;
    5                                                import fifo_read_only_seq_pkg::*;
    6                                                import fifo_write_read_seq_pkg::*;
    7                                                import fifo_reset_sequence_pkg::*;
    8                                                import MySequencer_pkg::*;
    9                                                //import shared_pkg::*;
    10                                               import uvm_pkg::*;
    11                                               `include "uvm_macros.svh" 
    12                                               class fifo_test extends uvm_test;
    13              1                    ***0***     `uvm_component_utils(fifo_test)
    13              2                    ***0***     
    13              3                          1     
    14                                                   fifo_env env;
    15                                                   fifo_config_obj fifo_cfg;
    16                                                   fifo_reset_sequence reset_seq;
    17                                                   fifo_write_read_seq write_read_seq;
    18                                                   fifo_write_only_seq write_only_seq;
    19                                                   fifo_read_only_seq read_only_seq;
    20                                                   
    21                                               
    22                                               
    23                                                   function new(string name = "fifo_test" , uvm_component parent = null);
    24              1                          1         super.new(name, parent);        
    25                                                   endfunction 
    26                                               
    27                                                   function void build_phase(uvm_phase phase);
    28              1                          1             super.build_phase(phase);
    29              1                          1             env = fifo_env::type_id::create("env",this);
    30              1                          1             fifo_cfg = fifo_config_obj::type_id::create("fifo_cfg");
    31              1                          1             write_read_seq = fifo_write_read_seq::type_id::create("write_read_seq",this);
    32              1                          1             write_only_seq = fifo_write_only_seq::type_id::create("write_only_seq",this);
    33              1                          1             read_only_seq = fifo_read_only_seq::type_id::create("read_only_seq",this);
    34              1                          1             reset_seq = fifo_reset_sequence::type_id::create("reset_seq",this);
    35                                                       if(!uvm_config_db #(virtual FIFO_interface)::get(this,"","fifo_if",fifo_cfg.fifo_config_vif)) 
    36                                                       begin
    37              1                    ***0***             `uvm_fatal("build_phase","Test - Unable to get the virtual interface of the fifo from the uvm_config_db"); 
    38                                                       end   
    39              1                          1             uvm_config_db #(fifo_config_obj)::set(this,"*","CFG",fifo_cfg);
    40                                                   endfunction
    41                                               
    42                                                   task run_phase(uvm_phase phase);
    43              1                          1         super.run_phase(phase);
    44              1                          1         phase.raise_objection(this);
    45                                                   //reset sequence
    46              1                          1         `uvm_info("run_phase","Reset Asserted",UVM_MEDIUM)
    47              1                          1         reset_seq.start(env.agent.sqr);
    48              1                          1         `uvm_info("run_phase","Reset Deasserted",UVM_MEDIUM)
    49                                                   //write_only sequence
    50              1                          1         `uvm_info("run_phase","Stimulus Generation started",UVM_MEDIUM)
    51              1                          1         write_only_seq.start(env.agent.sqr);
    52              1                          1         `uvm_info("run_phase","Stimulus Generation ended",UVM_MEDIUM)
    53                                                   //read_only sequence
    54              1                          1         `uvm_info("run_phase","Stimulus Generation started",UVM_MEDIUM)
    55              1                          1         read_only_seq.start(env.agent.sqr);
    56              1                          1         `uvm_info("run_phase","Stimulus Generation ended",UVM_MEDIUM)
    57                                                   //write_read sequence
    58              1                          1         `uvm_info("run_phase","Stimulus Generation started",UVM_MEDIUM)
    59              1                          1         write_read_seq.start(env.agent.sqr);
    60              1                          1         `uvm_info("run_phase","Stimulus Generation ended",UVM_MEDIUM)
    61              1                          1         phase.drop_objection(this);
    62                                                   endtask
    63                                               endclass 
    64                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        20         9        11      45.0

================================Branch Details================================

Branch Coverage for file Fifo_test.sv --

------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***             if(!uvm_config_db #(virtual FIFO_interface)::get(this,"","fifo_if",fifo_cfg.fifo_config_vif)) 
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***             `uvm_fatal("build_phase","Test - Unable to get the virtual interface of the fifo from the uvm_config_db"); 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    46                                         1     Count coming in to IF
    46              1                          1         `uvm_info("run_phase","Reset Asserted",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    48                                         1     Count coming in to IF
    48              1                          1         `uvm_info("run_phase","Reset Deasserted",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    50                                         1     Count coming in to IF
    50              1                          1         `uvm_info("run_phase","Stimulus Generation started",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1         `uvm_info("run_phase","Stimulus Generation ended",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1         `uvm_info("run_phase","Stimulus Generation started",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1         `uvm_info("run_phase","Stimulus Generation ended",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1         `uvm_info("run_phase","Stimulus Generation started",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    60                                         1     Count coming in to IF
    60              1                          1         `uvm_info("run_phase","Stimulus Generation ended",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_test.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_top.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            5         5         0     100.0

================================Statement Details================================

Statement Coverage for file Fifo_top.sv --

    1                                                //import shared_pkg::*;
    2                                                import uvm_pkg::*;
    3                                                import Fifo_test_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                module top ();
    7                                                bit clk;
    8                                                initial begin
    9               1                          1     forever begin
    10              1                      20403         #1 clk = ~clk;
    10              2                      20402     
    11                                               end 
    12                                               end
    13                                               
    14                                               FIFO_interface fifo_if(clk);
    15                                               FIFO DUT (fifo_if);
    16                                               initial begin
    17              1                          1         uvm_config_db#(virtual FIFO_interface)::set(null, "uvm_test_top", "fifo_if", fifo_if);
    18              1                          1         run_test("fifo_test");
    19                                               end
    20                                               bind FIFO fifo_sva fifo_sva_instance(fifo_if.DUT);
    21                                                   
    22                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      2         2         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_top.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          7                                    clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (2 of 2 bins)

=================================================================================
=== File: Fifo_write_only_seq.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           22        13         9      59.0

================================Statement Details================================

Statement Coverage for file Fifo_write_only_seq.sv --

    1                                                package fifo_write_only_seq_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_sequence_item_pkg::*;
    4                                                //import shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_write_only_seq extends uvm_sequence #(fifo_seq_item) ;
    7               1                    ***0***     `uvm_object_utils(fifo_write_only_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                fifo_seq_item seq_item;
    9                                                
    10                                               function new (string name = "fifo_write_only_seq");
    11              1                          1         super.new(name);
    12                                               endfunction
    13                                               
    14                                               task  body;
    15              1                        100     repeat(100) begin
    16              1                        100         `uvm_info("run_phase","main sequence",UVM_MEDIUM)
    17              1                        100         seq_item = fifo_seq_item#()::type_id::create("seq_item");
    18              1                        100         start_item(seq_item);
    19              1                        100         seq_item.wr_en = 1; 
    20              1                        100         seq_item.rd_en = 0;
    21              1                        100         seq_item.wr_en.rand_mode(0);
    22              1                        100         seq_item.rd_en.rand_mode(0);
    23              1                        100         seq_item.data_in.rand_mode(1);
    24              1                        100         seq_item.rst_n.rand_mode(1);
    25                                                   assert(seq_item.randomize());
    26              1                        100         finish_item(seq_item);
    27                                               end
    28                                               endtask
    29                                               endclass //fifo_write_only_seq
    30                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        12         1        11       8.3

================================Branch Details================================

Branch Coverage for file Fifo_write_only_seq.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     `uvm_object_utils(fifo_write_only_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     `uvm_object_utils(fifo_write_only_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     `uvm_object_utils(fifo_write_only_seq);
    7               4                    ***0***     `uvm_object_utils(fifo_write_only_seq);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     `uvm_object_utils(fifo_write_only_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     `uvm_object_utils(fifo_write_only_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    16                                       100     Count coming in to IF
    16              1                        100         `uvm_info("run_phase","main sequence",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_write_only_seq.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Fifo_write_read_seq.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           20        11         9      55.0

================================Statement Details================================

Statement Coverage for file Fifo_write_read_seq.sv --

    1                                                package fifo_write_read_seq_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_sequence_item_pkg::*;
    4                                                //import shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_write_read_seq extends uvm_sequence #(fifo_seq_item) ;
    7               1                    ***0***     `uvm_object_utils(fifo_write_read_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                fifo_seq_item seq_item;
    9                                                
    10                                               function new ( string name = "fifo_write_read_seq");
    11              1                          1         super.new(name);
    12                                               endfunction
    13                                               
    14                                               task  body;
    15              1                      10000     repeat(10000) begin
    16              1                      10000         `uvm_info("run_phase","main sequence",UVM_MEDIUM)
    17              1                      10000         seq_item = fifo_seq_item#()::type_id::create("seq_item");
    18              1                      10000         start_item(seq_item);
    19              1                      10000         seq_item.wr_en.rand_mode(1);
    20              1                      10000         seq_item.rd_en.rand_mode(1);
    21              1                      10000         seq_item.data_in.rand_mode(1);
    22              1                      10000         seq_item.rst_n.rand_mode(1);
    23                                                   assert(seq_item.randomize());
    24              1                      10000         finish_item(seq_item);
    25                                               end
    26                                               endtask
    27                                               endclass //fifo_write_read_seq
    28                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        12         1        11       8.3

================================Branch Details================================

Branch Coverage for file Fifo_write_read_seq.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     `uvm_object_utils(fifo_write_read_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     `uvm_object_utils(fifo_write_read_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     `uvm_object_utils(fifo_write_read_seq);
    7               4                    ***0***     `uvm_object_utils(fifo_write_read_seq);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     `uvm_object_utils(fifo_write_read_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     `uvm_object_utils(fifo_write_read_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    16                                     10000     Count coming in to IF
    16              1                      10000         `uvm_info("run_phase","main sequence",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Fifo_write_read_seq.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/cvr_group       100.0%        100    Covered              
    covered/total bins:                                    32         32                      
    missing/total bins:                                     0         32                      
    % Hit:                                             100.0%        100                      
    Coverpoint cvr_group::write_cover                  100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin seq_item_cov_wr_en_0_1[0]                    3092          1    Covered              
        bin seq_item_cov_wr_en_0_1[1]                    7109          1    Covered              
    Coverpoint cvr_group::read_cover                   100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin seq_item_cov_rd_en_0_1[0]                    7183          1    Covered              
        bin seq_item_cov_rd_en_0_1[1]                    3018          1    Covered              
    Coverpoint cvr_group::overflow_cover               100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin overflow_0_1[0]                              7326          1    Covered              
        bin overflow_0_1[1]                              2875          1    Covered              
    Coverpoint cvr_group::underflow_cover              100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin underflow_0_1[0]                             9999          1    Covered              
        bin underflow_0_1[1]                              202          1    Covered              
    Coverpoint cvr_group::full_cover                   100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin full_0_1[0]                                  6109          1    Covered              
        bin full_0_1[1]                                  4092          1    Covered              
    Coverpoint cvr_group::seq_item_cov_almostfull_cover 
                                                       100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin seq_item_cov_almostfull_0_1[0]               7676          1    Covered              
        bin seq_item_cov_almostfull_0_1[1]               2525          1    Covered              
    Coverpoint cvr_group::empty_cover                  100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin empty_0_1[0]                                 9726          1    Covered              
        bin empty_0_1[1]                                  475          1    Covered              
    Coverpoint cvr_group::seq_item_cov_almostempty_cover 
                                                       100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin seq_item_cov_almostempty_0_1[0]              9683          1    Covered              
        bin seq_item_cov_almostempty_0_1[1]               518          1    Covered              
    Coverpoint cvr_group::write_acknowledge_cover      100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin wr_ack_0_1[0]                                6116          1    Covered              
        bin wr_ack_0_1[1]                                4085          1    Covered              
    Cross cvr_group::write_cross_cov                   100.0%        100    Covered              
        covered/total bins:                                 7          7                      
        missing/total bins:                                 0          7                      
        % Hit:                                         100.0%        100                      
        bin wr_full                                     10201          1    Covered              
        bin wr_empty                                    10201          1    Covered              
        bin wr_seq_item_cov_almostempty                 10201          1    Covered              
        bin wr_seq_item_cov_almostfull                  10201          1    Covered              
        bin wr_wr_ack                                   10201          1    Covered              
        bin wr_seq_item_cov_overflow                    10201          1    Covered              
        bin wr_under                                    10201          1    Covered              
    Cross cvr_group::read_cross_cov                    100.0%        100    Covered              
        covered/total bins:                                 7          7                      
        missing/total bins:                                 0          7                      
        % Hit:                                         100.0%        100                      
        bin rd_full                                     10201          1    Covered              
        bin rd_empty                                    10201          1    Covered              
        bin rd_seq_item_cov_almostempty                 10201          1    Covered              
        bin rd_seq_item_cov_almostfull                  10201          1    Covered              
        bin rd_wr_ack                                   10201          1    Covered              
        bin rd_seq_item_cov_overflow                    10201          1    Covered              
        bin rd_under                                    10201          1    Covered              
 CLASS fifo_coverage

TOTAL COVERGROUP COVERAGE: 100.0%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
---------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Count Status    
                                         Unit   UnitType                                      
---------------------------------------------------------------------------------------------
/top/DUT/fifo_sva_instance/cover__check_rd_ptr_increment 
                                         fifo_sva Verilog  SVA  Fifo_assertions.sv(82)
                                                                               2690 Covered   
/top/DUT/fifo_sva_instance/cover__check_wr_ptr_increment 
                                         fifo_sva Verilog  SVA  Fifo_assertions.sv(74)
                                                                               3999 Covered   
/top/DUT/fifo_sva_instance/cover__check_count_decrement 
                                         fifo_sva Verilog  SVA  Fifo_assertions.sv(66)
                                                                                821 Covered   
/top/DUT/fifo_sva_instance/cover__check_count_increment 
                                         fifo_sva Verilog  SVA  Fifo_assertions.sv(57)
                                                                               2850 Covered   
/top/DUT/fifo_sva_instance/cover__check_count_stable 
                                         fifo_sva Verilog  SVA  Fifo_assertions.sv(48)
                                                                               1074 Covered   
/top/DUT/fifo_sva_instance/cover__check_underflow 
                                         fifo_sva Verilog  SVA  Fifo_assertions.sv(40)
                                                                                195 Covered   
/top/DUT/fifo_sva_instance/cover__check_overflow 
                                         fifo_sva Verilog  SVA  Fifo_assertions.sv(32)
                                                                               2809 Covered   
/top/DUT/fifo_sva_instance/cover__check_wr_ack 
                                         fifo_sva Verilog  SVA  Fifo_assertions.sv(24)
                                                                               3999 Covered   

TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 8

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/top/DUT/fifo_sva_instance/assert__check_rd_ptr_increment
                     Fifo_assertions.sv(80)       0     1
/top/DUT/fifo_sva_instance/assert__check_wr_ptr_increment
                     Fifo_assertions.sv(72)       0     1
/top/DUT/fifo_sva_instance/assert__check_count_decrement
                     Fifo_assertions.sv(64)       0     1
/top/DUT/fifo_sva_instance/assert__check_count_increment
                     Fifo_assertions.sv(55)       0     1
/top/DUT/fifo_sva_instance/assert__check_count_stable
                     Fifo_assertions.sv(46)       0     1
/top/DUT/fifo_sva_instance/assert__check_underflow
                     Fifo_assertions.sv(38)       0     1
/top/DUT/fifo_sva_instance/assert__check_overflow
                     Fifo_assertions.sv(30)       0     1
/top/DUT/fifo_sva_instance/assert__check_wr_ack
                     Fifo_assertions.sv(22)       0     1
/top/DUT/fifo_sva_instance/reset
                     Fifo_assertions.sv(5)       0     1
/top/DUT/fifo_sva_instance/fulla
                     Fifo_assertions.sv(11)       0     1
/top/DUT/fifo_sva_instance/almostfulla
                     Fifo_assertions.sv(12)       0     1
/top/DUT/fifo_sva_instance/emptya
                     Fifo_assertions.sv(13)       0     1
/top/DUT/fifo_sva_instance/almostemptya
                     Fifo_assertions.sv(14)       0     1
/fifo_write_read_seq_pkg/fifo_write_read_seq/body/#ublk#164226423#15/immed__23
                     Fifo_write_read_seq.sv(23)       0     1
/fifo_read_only_seq_pkg/fifo_read_only_seq/body/#ublk#143532583#15/immed__25
                     Fifo_read_only_seq.sv(25)       0     1
/fifo_write_only_seq_pkg/fifo_write_only_seq/body/#ublk#220570231#15/immed__25
                     Fifo_write_only_seq.sv(25)       0     1

Total Coverage By File (code coverage only, filtered view): 77.7%

