*-- pdngen: spice deck generated for chip 'chiplet1' PDN
*-- die chiplet1:  W/H: 0.003/0.003


.subckt chiplet1
+nd_pad_port_0_1
+nd_pad_port_0_3
+nd_pad_port_0_5
+nd_pad_port_0_7
+nd_pad_port_0_9
+nd_pad_port_1_0
+nd_pad_port_1_2
+nd_pad_port_1_4
+nd_pad_port_1_6
+nd_pad_port_1_8
+nd_pad_port_2_1
+nd_pad_port_2_3
+nd_pad_port_2_5
+nd_pad_port_2_7
+nd_pad_port_2_9
+nd_pad_port_3_0
+nd_pad_port_3_2
+nd_pad_port_3_4
+nd_pad_port_3_6
+nd_pad_port_3_8
+nd_pad_port_4_1
+nd_pad_port_4_3
+nd_pad_port_4_5
+nd_pad_port_4_7
+nd_pad_port_4_9
+nd_pad_port_5_0
+nd_pad_port_5_2
+nd_pad_port_5_4
+nd_pad_port_5_6
+nd_pad_port_5_8
+nd_pad_port_6_1
+nd_pad_port_6_3
+nd_pad_port_6_5
+nd_pad_port_6_7
+nd_pad_port_6_9
+nd_pad_port_7_0
+nd_pad_port_7_2
+nd_pad_port_7_4
+nd_pad_port_7_6
+nd_pad_port_7_8
+nd_pad_port_8_1
+nd_pad_port_8_3
+nd_pad_port_8_5
+nd_pad_port_8_7
+nd_pad_port_8_9
+nd_pad_port_9_0
+nd_pad_port_9_2
+nd_pad_port_9_4
+nd_pad_port_9_6
+nd_pad_port_9_8
+nd_1_0_4666_4666
*-- p/g port #: 50/50

*-- layer 1: net: 0 [X] VDD net from layer 1-2
rd_1_2_0_0_0 nd_1_0_666_666 nd_1_0_2000_666 0.016324
rd_1_2_0_0_1 nd_1_0_2000_666 nd_1_0_3333_666 0.016324
rd_1_2_0_0_2 nd_1_0_3333_666 nd_1_0_4666_666 0.016324
rd_1_2_0_0_3 nd_1_0_4666_666 nd_1_0_6000_666 0.016324
rd_1_2_0_0_4 nd_1_0_6000_666 nd_1_0_7333_666 0.016324
rd_1_2_0_0_5 nd_1_0_7333_666 nd_1_0_8666_666 0.016324
rd_1_2_0_1_0 nd_1_0_666_2000 nd_1_0_2000_2000 0.016324
rd_1_2_0_1_1 nd_1_0_2000_2000 nd_1_0_3333_2000 0.016324
rd_1_2_0_1_2 nd_1_0_3333_2000 nd_1_0_4666_2000 0.016324
rd_1_2_0_1_3 nd_1_0_4666_2000 nd_1_0_6000_2000 0.016324
rd_1_2_0_1_4 nd_1_0_6000_2000 nd_1_0_7333_2000 0.016324
rd_1_2_0_1_5 nd_1_0_7333_2000 nd_1_0_8666_2000 0.016324
rd_1_2_0_2_0 nd_1_0_666_3333 nd_1_0_2000_3333 0.016324
rd_1_2_0_2_1 nd_1_0_2000_3333 nd_1_0_3333_3333 0.016324
rd_1_2_0_2_2 nd_1_0_3333_3333 nd_1_0_4666_3333 0.016324
rd_1_2_0_2_3 nd_1_0_4666_3333 nd_1_0_6000_3333 0.016324
rd_1_2_0_2_4 nd_1_0_6000_3333 nd_1_0_7333_3333 0.016324
rd_1_2_0_2_5 nd_1_0_7333_3333 nd_1_0_8666_3333 0.016324
rd_1_2_0_3_0 nd_1_0_666_4666 nd_1_0_2000_4666 0.016324
rd_1_2_0_3_1 nd_1_0_2000_4666 nd_1_0_3333_4666 0.016324
rd_1_2_0_3_2 nd_1_0_3333_4666 nd_1_0_4666_4666 0.016324
rd_1_2_0_3_3 nd_1_0_4666_4666 nd_1_0_6000_4666 0.016324
rd_1_2_0_3_4 nd_1_0_6000_4666 nd_1_0_7333_4666 0.016324
rd_1_2_0_3_5 nd_1_0_7333_4666 nd_1_0_8666_4666 0.016324
rd_1_2_0_4_0 nd_1_0_666_6000 nd_1_0_2000_6000 0.016324
rd_1_2_0_4_1 nd_1_0_2000_6000 nd_1_0_3333_6000 0.016324
rd_1_2_0_4_2 nd_1_0_3333_6000 nd_1_0_4666_6000 0.016324
rd_1_2_0_4_3 nd_1_0_4666_6000 nd_1_0_6000_6000 0.016324
rd_1_2_0_4_4 nd_1_0_6000_6000 nd_1_0_7333_6000 0.016324
rd_1_2_0_4_5 nd_1_0_7333_6000 nd_1_0_8666_6000 0.016324
rd_1_2_0_5_0 nd_1_0_666_7333 nd_1_0_2000_7333 0.016324
rd_1_2_0_5_1 nd_1_0_2000_7333 nd_1_0_3333_7333 0.016324
rd_1_2_0_5_2 nd_1_0_3333_7333 nd_1_0_4666_7333 0.016324
rd_1_2_0_5_3 nd_1_0_4666_7333 nd_1_0_6000_7333 0.016324
rd_1_2_0_5_4 nd_1_0_6000_7333 nd_1_0_7333_7333 0.016324
rd_1_2_0_5_5 nd_1_0_7333_7333 nd_1_0_8666_7333 0.016324
rd_1_2_0_6_0 nd_1_0_666_8666 nd_1_0_2000_8666 0.016324
rd_1_2_0_6_1 nd_1_0_2000_8666 nd_1_0_3333_8666 0.016324
rd_1_2_0_6_2 nd_1_0_3333_8666 nd_1_0_4666_8666 0.016324
rd_1_2_0_6_3 nd_1_0_4666_8666 nd_1_0_6000_8666 0.016324
rd_1_2_0_6_4 nd_1_0_6000_8666 nd_1_0_7333_8666 0.016324
rd_1_2_0_6_5 nd_1_0_7333_8666 nd_1_0_8666_8666 0.016324
*-- layer 1: net: 0 [X] VSS net from layer 1-2
*-- layer 2: net: 0 [Y] VDD net from layer 2-1
rd_2_1_0_0_0 nd_2_0_666_666 nd_2_0_666_2000 0.016324
rd_2_1_0_0_1 nd_2_0_666_2000 nd_2_0_666_3333 0.016324
rd_2_1_0_0_2 nd_2_0_666_3333 nd_2_0_666_4666 0.016324
rd_2_1_0_0_3 nd_2_0_666_4666 nd_2_0_666_6000 0.016324
rd_2_1_0_0_4 nd_2_0_666_6000 nd_2_0_666_7333 0.016324
rd_2_1_0_0_5 nd_2_0_666_7333 nd_2_0_666_8666 0.016324
rd_2_1_0_1_0 nd_2_0_2000_666 nd_2_0_2000_2000 0.016324
rd_2_1_0_1_1 nd_2_0_2000_2000 nd_2_0_2000_3333 0.016324
rd_2_1_0_1_2 nd_2_0_2000_3333 nd_2_0_2000_4666 0.016324
rd_2_1_0_1_3 nd_2_0_2000_4666 nd_2_0_2000_6000 0.016324
rd_2_1_0_1_4 nd_2_0_2000_6000 nd_2_0_2000_7333 0.016324
rd_2_1_0_1_5 nd_2_0_2000_7333 nd_2_0_2000_8666 0.016324
rd_2_1_0_2_0 nd_2_0_3333_666 nd_2_0_3333_2000 0.016324
rd_2_1_0_2_1 nd_2_0_3333_2000 nd_2_0_3333_3333 0.016324
rd_2_1_0_2_2 nd_2_0_3333_3333 nd_2_0_3333_4666 0.016324
rd_2_1_0_2_3 nd_2_0_3333_4666 nd_2_0_3333_6000 0.016324
rd_2_1_0_2_4 nd_2_0_3333_6000 nd_2_0_3333_7333 0.016324
rd_2_1_0_2_5 nd_2_0_3333_7333 nd_2_0_3333_8666 0.016324
rd_2_1_0_3_0 nd_2_0_4666_666 nd_2_0_4666_2000 0.016324
rd_2_1_0_3_1 nd_2_0_4666_2000 nd_2_0_4666_3333 0.016324
rd_2_1_0_3_2 nd_2_0_4666_3333 nd_2_0_4666_4666 0.016324
rd_2_1_0_3_3 nd_2_0_4666_4666 nd_2_0_4666_6000 0.016324
rd_2_1_0_3_4 nd_2_0_4666_6000 nd_2_0_4666_7333 0.016324
rd_2_1_0_3_5 nd_2_0_4666_7333 nd_2_0_4666_8666 0.016324
rd_2_1_0_4_0 nd_2_0_6000_666 nd_2_0_6000_2000 0.016324
rd_2_1_0_4_1 nd_2_0_6000_2000 nd_2_0_6000_3333 0.016324
rd_2_1_0_4_2 nd_2_0_6000_3333 nd_2_0_6000_4666 0.016324
rd_2_1_0_4_3 nd_2_0_6000_4666 nd_2_0_6000_6000 0.016324
rd_2_1_0_4_4 nd_2_0_6000_6000 nd_2_0_6000_7333 0.016324
rd_2_1_0_4_5 nd_2_0_6000_7333 nd_2_0_6000_8666 0.016324
rd_2_1_0_5_0 nd_2_0_7333_666 nd_2_0_7333_2000 0.016324
rd_2_1_0_5_1 nd_2_0_7333_2000 nd_2_0_7333_3333 0.016324
rd_2_1_0_5_2 nd_2_0_7333_3333 nd_2_0_7333_4666 0.016324
rd_2_1_0_5_3 nd_2_0_7333_4666 nd_2_0_7333_6000 0.016324
rd_2_1_0_5_4 nd_2_0_7333_6000 nd_2_0_7333_7333 0.016324
rd_2_1_0_5_5 nd_2_0_7333_7333 nd_2_0_7333_8666 0.016324
rd_2_1_0_6_0 nd_2_0_8666_666 nd_2_0_8666_2000 0.016324
rd_2_1_0_6_1 nd_2_0_8666_2000 nd_2_0_8666_3333 0.016324
rd_2_1_0_6_2 nd_2_0_8666_3333 nd_2_0_8666_4666 0.016324
rd_2_1_0_6_3 nd_2_0_8666_4666 nd_2_0_8666_6000 0.016324
rd_2_1_0_6_4 nd_2_0_8666_6000 nd_2_0_8666_7333 0.016324
rd_2_1_0_6_5 nd_2_0_8666_7333 nd_2_0_8666_8666 0.016324
*-- layer 2: net: 0 [Y] VSS net from layer 2-1
*-- via layer 1-2: net: 0 VDD net
rvd_1_0_0_0 nd_1_0_666_666 nd_2_0_666_666 0.005
rvd_1_0_0_1 nd_1_0_2000_666 nd_2_0_2000_666 0.005
rvd_1_0_0_2 nd_1_0_3333_666 nd_2_0_3333_666 0.005
rvd_1_0_0_3 nd_1_0_4666_666 nd_2_0_4666_666 0.005
rvd_1_0_0_4 nd_1_0_6000_666 nd_2_0_6000_666 0.005
rvd_1_0_0_5 nd_1_0_7333_666 nd_2_0_7333_666 0.005
rvd_1_0_0_6 nd_1_0_8666_666 nd_2_0_8666_666 0.005
rvd_1_0_1_0 nd_1_0_666_2000 nd_2_0_666_2000 0.005
rvd_1_0_1_1 nd_1_0_2000_2000 nd_2_0_2000_2000 0.005
rvd_1_0_1_2 nd_1_0_3333_2000 nd_2_0_3333_2000 0.005
rvd_1_0_1_3 nd_1_0_4666_2000 nd_2_0_4666_2000 0.005
rvd_1_0_1_4 nd_1_0_6000_2000 nd_2_0_6000_2000 0.005
rvd_1_0_1_5 nd_1_0_7333_2000 nd_2_0_7333_2000 0.005
rvd_1_0_1_6 nd_1_0_8666_2000 nd_2_0_8666_2000 0.005
rvd_1_0_2_0 nd_1_0_666_3333 nd_2_0_666_3333 0.005
rvd_1_0_2_1 nd_1_0_2000_3333 nd_2_0_2000_3333 0.005
rvd_1_0_2_2 nd_1_0_3333_3333 nd_2_0_3333_3333 0.005
rvd_1_0_2_3 nd_1_0_4666_3333 nd_2_0_4666_3333 0.005
rvd_1_0_2_4 nd_1_0_6000_3333 nd_2_0_6000_3333 0.005
rvd_1_0_2_5 nd_1_0_7333_3333 nd_2_0_7333_3333 0.005
rvd_1_0_2_6 nd_1_0_8666_3333 nd_2_0_8666_3333 0.005
rvd_1_0_3_0 nd_1_0_666_4666 nd_2_0_666_4666 0.005
rvd_1_0_3_1 nd_1_0_2000_4666 nd_2_0_2000_4666 0.005
rvd_1_0_3_2 nd_1_0_3333_4666 nd_2_0_3333_4666 0.005
rvd_1_0_3_3 nd_1_0_4666_4666 nd_2_0_4666_4666 0.005
rvd_1_0_3_4 nd_1_0_6000_4666 nd_2_0_6000_4666 0.005
rvd_1_0_3_5 nd_1_0_7333_4666 nd_2_0_7333_4666 0.005
rvd_1_0_3_6 nd_1_0_8666_4666 nd_2_0_8666_4666 0.005
rvd_1_0_4_0 nd_1_0_666_6000 nd_2_0_666_6000 0.005
rvd_1_0_4_1 nd_1_0_2000_6000 nd_2_0_2000_6000 0.005
rvd_1_0_4_2 nd_1_0_3333_6000 nd_2_0_3333_6000 0.005
rvd_1_0_4_3 nd_1_0_4666_6000 nd_2_0_4666_6000 0.005
rvd_1_0_4_4 nd_1_0_6000_6000 nd_2_0_6000_6000 0.005
rvd_1_0_4_5 nd_1_0_7333_6000 nd_2_0_7333_6000 0.005
rvd_1_0_4_6 nd_1_0_8666_6000 nd_2_0_8666_6000 0.005
rvd_1_0_5_0 nd_1_0_666_7333 nd_2_0_666_7333 0.005
rvd_1_0_5_1 nd_1_0_2000_7333 nd_2_0_2000_7333 0.005
rvd_1_0_5_2 nd_1_0_3333_7333 nd_2_0_3333_7333 0.005
rvd_1_0_5_3 nd_1_0_4666_7333 nd_2_0_4666_7333 0.005
rvd_1_0_5_4 nd_1_0_6000_7333 nd_2_0_6000_7333 0.005
rvd_1_0_5_5 nd_1_0_7333_7333 nd_2_0_7333_7333 0.005
rvd_1_0_5_6 nd_1_0_8666_7333 nd_2_0_8666_7333 0.005
rvd_1_0_6_0 nd_1_0_666_8666 nd_2_0_666_8666 0.005
rvd_1_0_6_1 nd_1_0_2000_8666 nd_2_0_2000_8666 0.005
rvd_1_0_6_2 nd_1_0_3333_8666 nd_2_0_3333_8666 0.005
rvd_1_0_6_3 nd_1_0_4666_8666 nd_2_0_4666_8666 0.005
rvd_1_0_6_4 nd_1_0_6000_8666 nd_2_0_6000_8666 0.005
rvd_1_0_6_5 nd_1_0_7333_8666 nd_2_0_7333_8666 0.005
rvd_1_0_6_6 nd_1_0_8666_8666 nd_2_0_8666_8666 0.005
*-- via layer 1-2: net: 0 VSS net
id_0_0_0_0 nd_1_0_666_666 0 pwl(0 0.0 2.473e-01ns 0.0  2.973e-01ns 5.7e-02  8.527e-01ns 5.7e-02  9.027e-01ns 0.0)
rdesr_0_0_0_0 nd_1_0_666_666 nd_1_0_666_666_ci 2.62113
cd_0_0_0_0 nd_1_0_666_666_ci 0 6.11157e-12
id_0_0_0_1 nd_1_0_2000_666 0 pwl(0 0.0 5.264e-01ns 0.0  5.764e-01ns 1.4e-01  6.360e-01ns 1.4e-01  6.860e-01ns 0.0)
rdesr_0_0_0_1 nd_1_0_2000_666 nd_1_0_2000_666_ci 6.073
cd_0_0_0_1 nd_1_0_2000_666_ci 0 5.56628e-12
id_0_0_0_2 nd_1_0_3333_666 0 pwl(0 0.0 4.137e-01ns 0.0  4.637e-01ns 2.7e-01  4.808e-01ns 2.7e-01  5.308e-01ns 0.0)
rdesr_0_0_0_2 nd_1_0_3333_666 nd_1_0_3333_666_ci 4.97759
cd_0_0_0_2 nd_1_0_3333_666_ci 0 7.3527e-12
id_0_0_0_3 nd_1_0_4666_666 0 pwl(0 0.0 4.283e-01ns 0.0  4.783e-01ns 1.4e-01  7.380e-01ns 1.4e-01  7.880e-01ns 0.0)
rdesr_0_0_0_3 nd_1_0_4666_666 nd_1_0_4666_666_ci 2.00572
cd_0_0_0_3 nd_1_0_4666_666_ci 0 7.02887e-11
id_0_0_0_4 nd_1_0_6000_666 0 pwl(0 0.0 8.896e-01ns 0.0  9.396e-01ns 4.1e-02  9.896e-01ns 0.0)
rdesr_0_0_0_4 nd_1_0_6000_666 nd_1_0_6000_666_ci 43.7168
cd_0_0_0_4 nd_1_0_6000_666_ci 0 3.27814e-12
id_0_0_0_5 nd_1_0_7333_666 0 pwl(0 0.0 3.344e-01ns 0.0  3.844e-01ns 1.8e-02  6.366e-01ns 1.8e-02  6.866e-01ns 0.0)
rdesr_0_0_0_5 nd_1_0_7333_666 nd_1_0_7333_666_ci 16.5588
cd_0_0_0_5 nd_1_0_7333_666_ci 0 1.1971e-12
id_0_0_0_6 nd_1_0_8666_666 0 pwl(0 0.0 3.477e-01ns 0.0  3.977e-01ns 1.3e-01  6.516e-01ns 1.3e-01  7.016e-01ns 0.0)
rdesr_0_0_0_6 nd_1_0_8666_666 nd_1_0_8666_666_ci 2.3406
cd_0_0_0_6 nd_1_0_8666_666_ci 0 5.2495e-11
id_0_0_0_7 nd_1_0_666_2000 0 pwl(0 0.0 8.168e-01ns 0.0  8.668e-01ns 1.4e-01  9.484e-01ns 1.4e-01  9.984e-01ns 0.0)
rdesr_0_0_0_7 nd_1_0_666_2000 nd_1_0_666_2000_ci 4.81509
cd_0_0_0_7 nd_1_0_666_2000_ci 0 5.39436e-12
id_0_0_0_8 nd_1_0_2000_2000 0 pwl(0 0.0 8.289e-01ns 0.0  8.789e-01ns 3.7e-01  9.499e-01ns 3.7e-01  9.999e-01ns 0.0)
rdesr_0_0_0_8 nd_1_0_2000_2000 nd_1_0_2000_2000_ci 1.9897
cd_0_0_0_8 nd_1_0_2000_2000_ci 0 6.49736e-11
id_0_0_0_9 nd_1_0_3333_2000 0 pwl(0 0.0 3.968e-01ns 0.0  4.468e-01ns 8.5e-02  7.049e-01ns 8.5e-02  7.549e-01ns 0.0)
rdesr_0_0_0_9 nd_1_0_3333_2000 nd_1_0_3333_2000_ci 3.44253
cd_0_0_0_9 nd_1_0_3333_2000_ci 0 9.67874e-12
id_0_0_0_10 nd_1_0_4666_2000 0 pwl(0 0.0 4.095e-01ns 0.0  4.595e-01ns 9.4e-02  7.210e-01ns 9.4e-02  7.710e-01ns 0.0)
rdesr_0_0_0_10 nd_1_0_4666_2000 nd_1_0_4666_2000_ci 3.07128
cd_0_0_0_10 nd_1_0_4666_2000_ci 0 3.50208e-11
id_0_0_0_11 nd_1_0_6000_2000 0 pwl(0 0.0 2.989e-01ns 0.0  3.489e-01ns 4.0e-01  3.812e-01ns 4.0e-01  4.312e-01ns 0.0)
rdesr_0_0_0_11 nd_1_0_6000_2000 nd_1_0_6000_2000_ci 2.73619
cd_0_0_0_11 nd_1_0_6000_2000_ci 0 1.45447e-11
id_0_0_0_12 nd_1_0_7333_2000 0 pwl(0 0.0 7.635e-01ns 0.0  8.135e-01ns 3.4e-01  8.912e-01ns 3.4e-01  9.412e-01ns 0.0)
rdesr_0_0_0_12 nd_1_0_7333_2000 nd_1_0_7333_2000_ci 2.102
cd_0_0_0_12 nd_1_0_7333_2000_ci 0 2.06875e-11
id_0_0_0_13 nd_1_0_8666_2000 0 pwl(0 0.0 9.482e-03ns 0.0  5.948e-02ns 4.2e-04  1.332e-01ns 4.2e-04  1.832e-01ns 0.0)
rdesr_0_0_0_13 nd_1_0_8666_2000 nd_1_0_8666_2000_ci 1714.02
cd_0_0_0_13 nd_1_0_8666_2000_ci 0 1.03645e-14
id_0_0_0_14 nd_1_0_666_3333 0 pwl(0 0.0 7.984e-01ns 0.0  8.484e-01ns 2.8e-01  8.950e-01ns 2.8e-01  9.450e-01ns 0.0)
rdesr_0_0_0_14 nd_1_0_666_3333 nd_1_0_666_3333_ci 3.36107
cd_0_0_0_14 nd_1_0_666_3333_ci 0 6.66294e-12
id_0_0_0_15 nd_1_0_2000_3333 0 pwl(0 0.0 6.817e-01ns 0.0  7.317e-01ns 2.7e-02  9.445e-01ns 2.7e-02  9.945e-01ns 0.0)
rdesr_0_0_0_15 nd_1_0_2000_3333 nd_1_0_2000_3333_ci 12.7134
cd_0_0_0_15 nd_1_0_2000_3333_ci 0 7.64828e-12
id_0_0_0_16 nd_1_0_3333_3333 0 pwl(0 0.0 2.511e-01ns 0.0  3.011e-01ns 3.8e-02  5.301e-01ns 3.8e-02  5.801e-01ns 0.0)
rdesr_0_0_0_16 nd_1_0_3333_3333 nd_1_0_3333_3333_ci 8.44834
cd_0_0_0_16 nd_1_0_3333_3333_ci 0 1.19316e-11
id_0_0_0_17 nd_1_0_4666_3333 0 pwl(0 0.0 2.641e-01ns 0.0  3.141e-01ns 1.5e-01  5.500e-01ns 1.5e-01  6.000e-01ns 0.0)
rdesr_0_0_0_17 nd_1_0_4666_3333 nd_1_0_4666_3333_ci 2.06627
cd_0_0_0_17 nd_1_0_4666_3333_ci 0 1.56394e-11
id_0_0_0_18 nd_1_0_6000_3333 0 pwl(0 0.0 4.062e-01ns 0.0  4.562e-01ns 3.2e-03  7.156e-01ns 3.2e-03  7.656e-01ns 0.0)
rdesr_0_0_0_18 nd_1_0_6000_3333 nd_1_0_6000_3333_ci 91.2662
cd_0_0_0_18 nd_1_0_6000_3333_ci 0 2.57929e-13
id_0_0_0_19 nd_1_0_7333_3333 0 pwl(0 0.0 8.206e-01ns 0.0  8.706e-01ns 3.1e-01  9.094e-01ns 3.1e-01  9.594e-01ns 0.0)
rdesr_0_0_0_19 nd_1_0_7333_3333 nd_1_0_7333_3333_ci 3.27876
cd_0_0_0_19 nd_1_0_7333_3333_ci 0 8.33995e-12
id_0_0_0_20 nd_1_0_8666_3333 0 pwl(0 0.0 8.373e-01ns 0.0  8.873e-01ns 9.7e-02  9.188e-01ns 9.7e-02  9.688e-01ns 0.0)
rdesr_0_0_0_20 nd_1_0_8666_3333 nd_1_0_8666_3333_ci 11.3641
cd_0_0_0_20 nd_1_0_8666_3333_ci 0 1.15119e-11
id_0_0_0_21 nd_1_0_666_4666 0 pwl(0 0.0 8.499e-01ns 0.0  8.999e-01ns 1.5e-01  9.261e-01ns 1.5e-01  9.761e-01ns 0.0)
rdesr_0_0_0_21 nd_1_0_666_4666 nd_1_0_666_4666_ci 7.92129
cd_0_0_0_21 nd_1_0_666_4666_ci 0 4.38922e-12
id_0_0_0_22 nd_1_0_2000_4666 0 pwl(0 0.0 8.675e-01ns 0.0  9.175e-01ns 2.2e-01  9.351e-01ns 2.2e-01  9.851e-01ns 0.0)
rdesr_0_0_0_22 nd_1_0_2000_4666 nd_1_0_2000_4666_ci 6.07036
cd_0_0_0_22 nd_1_0_2000_4666_ci 0 6.23444e-12
id_0_0_0_23 nd_1_0_3333_4666 0 pwl(0 0.0 4.326e-01ns 0.0  4.826e-01ns 3.3e-01  5.085e-01ns 3.3e-01  5.585e-01ns 0.0)
rdesr_0_0_0_23 nd_1_0_3333_4666 nd_1_0_3333_4666_ci 3.64015
cd_0_0_0_23 nd_1_0_3333_4666_ci 0 1.12882e-11
id_0_0_0_24 nd_1_0_4666_4666 0 pwl(0 0.0 4.507e-01ns 0.0  5.007e-01ns 6.3e-02  5.332e-01ns 6.3e-02  5.832e-01ns 0.0)
rdesr_0_0_0_24 nd_1_0_4666_4666 nd_1_0_4666_4666_ci 17.3143
cd_0_0_0_24 nd_1_0_4666_4666_ci 0 8.39381e-12
id_0_0_0_25 nd_1_0_6000_4666 0 pwl(0 0.0 4.636e-01ns 0.0  5.136e-01ns 3.5e-01  5.548e-01ns 3.5e-01  6.048e-01ns 0.0)
rdesr_0_0_0_25 nd_1_0_6000_4666 nd_1_0_6000_4666_ci 2.82374
cd_0_0_0_25 nd_1_0_6000_4666_ci 0 1.72315e-11
id_0_0_0_26 nd_1_0_7333_4666 0 pwl(0 0.0 4.810e-01ns 0.0  5.310e-01ns 1.2e-01  7.855e-01ns 1.2e-01  8.355e-01ns 0.0)
rdesr_0_0_0_26 nd_1_0_7333_4666 nd_1_0_7333_4666_ci 2.55581
cd_0_0_0_26 nd_1_0_7333_4666_ci 0 2.04301e-11
id_0_0_0_27 nd_1_0_8666_4666 0 pwl(0 0.0 4.578e-02ns 0.0  9.578e-02ns 6.7e-02  6.282e-01ns 6.7e-02  6.782e-01ns 0.0)
rdesr_0_0_0_27 nd_1_0_8666_4666 nd_1_0_8666_4666_ci 2.31822
cd_0_0_0_27 nd_1_0_8666_4666_ci 0 6.68325e-11
id_0_0_0_28 nd_1_0_666_6000 0 pwl(0 0.0 5.840e-02ns 0.0  1.084e-01ns 3.2e-02  6.497e-01ns 3.2e-02  6.997e-01ns 0.0)
rdesr_0_0_0_28 nd_1_0_666_6000 nd_1_0_666_6000_ci 4.69652
cd_0_0_0_28 nd_1_0_666_6000_ci 0 3.38486e-11
id_0_0_0_29 nd_1_0_2000_6000 0 pwl(0 0.0 7.899e-02ns 0.0  1.290e-01ns 1.0e-02  6.691e-01ns 1.0e-02  7.191e-01ns 0.0)
rdesr_0_0_0_29 nd_1_0_2000_6000 nd_1_0_2000_6000_ci 14.8498
cd_0_0_0_29 nd_1_0_2000_6000_ci 0 1.08776e-11
id_0_0_0_30 nd_1_0_3333_6000 0 pwl(0 0.0 9.290e-02ns 0.0  1.429e-01ns 4.8e-02  2.909e-01ns 4.8e-02  3.409e-01ns 0.0)
rdesr_0_0_0_30 nd_1_0_3333_6000 nd_1_0_3333_6000_ci 9.54518
cd_0_0_0_30 nd_1_0_3333_6000_ci 0 1.73227e-11
id_0_0_0_31 nd_1_0_4666_6000 0 pwl(0 0.0 5.590e-01ns 0.0  6.090e-01ns 1.3e-01  8.452e-01ns 1.3e-01  8.952e-01ns 0.0)
rdesr_0_0_0_31 nd_1_0_4666_6000 nd_1_0_4666_6000_ci 2.48928
cd_0_0_0_31 nd_1_0_4666_6000_ci 0 6.79813e-11
id_0_0_0_32 nd_1_0_6000_6000 0 pwl(0 0.0 1.269e-01ns 0.0  1.769e-01ns 1.9e-01  3.415e-01ns 1.9e-01  3.915e-01ns 0.0)
rdesr_0_0_0_32 nd_1_0_6000_6000 nd_1_0_6000_6000_ci 2.26095
cd_0_0_0_32 nd_1_0_6000_6000_ci 0 3.19756e-11
id_0_0_0_33 nd_1_0_7333_6000 0 pwl(0 0.0 1.386e-01ns 0.0  1.886e-01ns 2.8e-02  8.528e-01ns 2.8e-02  9.028e-01ns 0.0)
rdesr_0_0_0_33 nd_1_0_7333_6000 nd_1_0_7333_6000_ci 4.51985
cd_0_0_0_33 nd_1_0_7333_6000_ci 0 1.00303e-12
id_0_0_0_34 nd_1_0_8666_6000 0 pwl(0 0.0 2.793e-01ns 0.0  3.293e-01ns 1.0e-01  5.725e-01ns 1.0e-01  6.225e-01ns 0.0)
rdesr_0_0_0_34 nd_1_0_8666_6000 nd_1_0_8666_6000_ci 3.0077
cd_0_0_0_34 nd_1_0_8666_6000_ci 0 2.97296e-12
id_0_0_0_35 nd_1_0_666_7333 0 pwl(0 0.0 2.961e-01ns 0.0  3.461e-01ns 5.6e-02  8.916e-01ns 5.6e-02  9.416e-01ns 0.0)
rdesr_0_0_0_35 nd_1_0_666_7333 nd_1_0_666_7333_ci 2.6765
cd_0_0_0_35 nd_1_0_666_7333_ci 0 4.15311e-11
id_0_0_0_36 nd_1_0_2000_7333 0 pwl(0 0.0 3.129e-01ns 0.0  3.629e-01ns 3.6e-02  6.960e-01ns 3.6e-02  7.460e-01ns 0.0)
rdesr_0_0_0_36 nd_1_0_2000_7333 nd_1_0_2000_7333_ci 6.5915
cd_0_0_0_36 nd_1_0_2000_7333_ci 0 6.55811e-12
id_0_0_0_37 nd_1_0_3333_7333 0 pwl(0 0.0 4.549e-01ns 0.0  5.049e-01ns 2.0e-01  5.414e-01ns 2.0e-01  5.914e-01ns 0.0)
rdesr_0_0_0_37 nd_1_0_3333_7333 nd_1_0_3333_7333_ci 5.24841
cd_0_0_0_37 nd_1_0_3333_7333_ci 0 3.64911e-11
id_0_0_0_38 nd_1_0_4666_7333 0 pwl(0 0.0 2.244e-01ns 0.0  2.744e-01ns 6.2e-02  9.291e-01ns 6.2e-02  9.791e-01ns 0.0)
rdesr_0_0_0_38 nd_1_0_4666_7333 nd_1_0_4666_7333_ci 2.04998
cd_0_0_0_38 nd_1_0_4666_7333_ci 0 1.15067e-11
id_0_0_0_39 nd_1_0_6000_7333 0 pwl(0 0.0 3.704e-01ns 0.0  4.204e-01ns 2.5e-02  6.789e-01ns 2.5e-02  7.289e-01ns 0.0)
rdesr_0_0_0_39 nd_1_0_6000_7333 nd_1_0_6000_7333_ci 11.8979
cd_0_0_0_39 nd_1_0_6000_7333_ci 0 1.07022e-11
id_0_0_0_40 nd_1_0_7333_7333 0 pwl(0 0.0 3.835e-01ns 0.0  4.335e-01ns 6.6e-01  4.355e-01ns 6.6e-01  4.855e-01ns 0.0)
rdesr_0_0_0_40 nd_1_0_7333_7333 nd_1_0_7333_7333_ci 2.63482
cd_0_0_0_40 nd_1_0_7333_7333_ci 0 4.93459e-11
id_0_0_0_41 nd_1_0_8666_7333 0 pwl(0 0.0 8.491e-01ns 0.0  8.991e-01ns 1.9e-01  9.256e-01ns 1.9e-01  9.756e-01ns 0.0)
rdesr_0_0_0_41 nd_1_0_8666_7333 nd_1_0_8666_7333_ci 6.17899
cd_0_0_0_41 nd_1_0_8666_7333_ci 0 2.1768e-11
id_0_0_0_42 nd_1_0_666_8666 0 pwl(0 0.0 4.152e-01ns 0.0  4.652e-01ns 1.3e-01  7.241e-01ns 1.3e-01  7.741e-01ns 0.0)
rdesr_0_0_0_42 nd_1_0_666_8666 nd_1_0_666_8666_ci 2.19436
cd_0_0_0_42 nd_1_0_666_8666_ci 0 1.70853e-11
id_0_0_0_43 nd_1_0_2000_8666 0 pwl(0 0.0 4.302e-01ns 0.0  4.802e-01ns 5.7e-02  8.061e-01ns 5.7e-02  8.561e-01ns 0.0)
rdesr_0_0_0_43 nd_1_0_2000_8666 nd_1_0_2000_8666_ci 4.1886
cd_0_0_0_43 nd_1_0_2000_8666_ci 0 4.02724e-11
id_0_0_0_44 nd_1_0_3333_8666 0 pwl(0 0.0 5.707e-01ns 0.0  6.207e-01ns 8.8e-02  8.548e-01ns 8.8e-02  9.048e-01ns 0.0)
rdesr_0_0_0_44 nd_1_0_3333_8666 nd_1_0_3333_8666_ci 3.60554
cd_0_0_0_44 nd_1_0_3333_8666_ci 0 2.04852e-11
id_0_0_0_45 nd_1_0_4666_8666 0 pwl(0 0.0 5.904e-01ns 0.0  6.404e-01ns 9.7e-02  7.115e-01ns 9.7e-02  7.615e-01ns 0.0)
rdesr_0_0_0_45 nd_1_0_4666_8666 nd_1_0_4666_8666_ci 7.68048
cd_0_0_0_45 nd_1_0_4666_8666_ci 0 9.81683e-12
id_0_0_0_46 nd_1_0_6000_8666 0 pwl(0 0.0 1.520e-01ns 0.0  2.020e-01ns 1.6e-01  3.882e-01ns 1.6e-01  4.382e-01ns 0.0)
rdesr_0_0_0_46 nd_1_0_6000_8666 nd_1_0_6000_8666_ci 2.34309
cd_0_0_0_46 nd_1_0_6000_8666_ci 0 3.3798e-11
id_0_0_0_47 nd_1_0_7333_8666 0 pwl(0 0.0 6.207e-01ns 0.0  6.707e-01ns 1.2e-01  7.846e-01ns 1.2e-01  8.346e-01ns 0.0)
rdesr_0_0_0_47 nd_1_0_7333_8666 nd_1_0_7333_8666_ci 4.77054
cd_0_0_0_47 nd_1_0_7333_8666_ci 0 1.73962e-11
id_0_0_0_48 nd_1_0_8666_8666 0 pwl(0 0.0 6.353e-01ns 0.0  6.853e-01ns 1.5e-01  9.299e-01ns 1.5e-01  9.799e-01ns 0.0)
rdesr_0_0_0_48 nd_1_0_8666_8666 nd_1_0_8666_8666_ci 1.97743
cd_0_0_0_48 nd_1_0_8666_8666_ci 0 5.82589e-11

*-- intentional decap

*-- p/g pad array
xd_pad_0_1 nd_pad_port_0_1 nd_pad_0_1 ubump_subckt
xd_pad_0_3 nd_pad_port_0_3 nd_pad_0_3 ubump_subckt
xd_pad_0_5 nd_pad_port_0_5 nd_pad_0_5 ubump_subckt
xd_pad_0_7 nd_pad_port_0_7 nd_pad_0_7 ubump_subckt
xd_pad_0_9 nd_pad_port_0_9 nd_pad_0_9 ubump_subckt
xd_pad_1_0 nd_pad_port_1_0 nd_pad_1_0 ubump_subckt
xd_pad_1_2 nd_pad_port_1_2 nd_pad_1_2 ubump_subckt
xd_pad_1_4 nd_pad_port_1_4 nd_pad_1_4 ubump_subckt
xd_pad_1_6 nd_pad_port_1_6 nd_pad_1_6 ubump_subckt
xd_pad_1_8 nd_pad_port_1_8 nd_pad_1_8 ubump_subckt
xd_pad_2_1 nd_pad_port_2_1 nd_pad_2_1 ubump_subckt
xd_pad_2_3 nd_pad_port_2_3 nd_pad_2_3 ubump_subckt
xd_pad_2_5 nd_pad_port_2_5 nd_pad_2_5 ubump_subckt
xd_pad_2_7 nd_pad_port_2_7 nd_pad_2_7 ubump_subckt
xd_pad_2_9 nd_pad_port_2_9 nd_pad_2_9 ubump_subckt
xd_pad_3_0 nd_pad_port_3_0 nd_pad_3_0 ubump_subckt
xd_pad_3_2 nd_pad_port_3_2 nd_pad_3_2 ubump_subckt
xd_pad_3_4 nd_pad_port_3_4 nd_pad_3_4 ubump_subckt
xd_pad_3_6 nd_pad_port_3_6 nd_pad_3_6 ubump_subckt
xd_pad_3_8 nd_pad_port_3_8 nd_pad_3_8 ubump_subckt
xd_pad_4_1 nd_pad_port_4_1 nd_pad_4_1 ubump_subckt
xd_pad_4_3 nd_pad_port_4_3 nd_pad_4_3 ubump_subckt
xd_pad_4_5 nd_pad_port_4_5 nd_pad_4_5 ubump_subckt
xd_pad_4_7 nd_pad_port_4_7 nd_pad_4_7 ubump_subckt
xd_pad_4_9 nd_pad_port_4_9 nd_pad_4_9 ubump_subckt
xd_pad_5_0 nd_pad_port_5_0 nd_pad_5_0 ubump_subckt
xd_pad_5_2 nd_pad_port_5_2 nd_pad_5_2 ubump_subckt
xd_pad_5_4 nd_pad_port_5_4 nd_pad_5_4 ubump_subckt
xd_pad_5_6 nd_pad_port_5_6 nd_pad_5_6 ubump_subckt
xd_pad_5_8 nd_pad_port_5_8 nd_pad_5_8 ubump_subckt
xd_pad_6_1 nd_pad_port_6_1 nd_pad_6_1 ubump_subckt
xd_pad_6_3 nd_pad_port_6_3 nd_pad_6_3 ubump_subckt
xd_pad_6_5 nd_pad_port_6_5 nd_pad_6_5 ubump_subckt
xd_pad_6_7 nd_pad_port_6_7 nd_pad_6_7 ubump_subckt
xd_pad_6_9 nd_pad_port_6_9 nd_pad_6_9 ubump_subckt
xd_pad_7_0 nd_pad_port_7_0 nd_pad_7_0 ubump_subckt
xd_pad_7_2 nd_pad_port_7_2 nd_pad_7_2 ubump_subckt
xd_pad_7_4 nd_pad_port_7_4 nd_pad_7_4 ubump_subckt
xd_pad_7_6 nd_pad_port_7_6 nd_pad_7_6 ubump_subckt
xd_pad_7_8 nd_pad_port_7_8 nd_pad_7_8 ubump_subckt
xd_pad_8_1 nd_pad_port_8_1 nd_pad_8_1 ubump_subckt
xd_pad_8_3 nd_pad_port_8_3 nd_pad_8_3 ubump_subckt
xd_pad_8_5 nd_pad_port_8_5 nd_pad_8_5 ubump_subckt
xd_pad_8_7 nd_pad_port_8_7 nd_pad_8_7 ubump_subckt
xd_pad_8_9 nd_pad_port_8_9 nd_pad_8_9 ubump_subckt
xd_pad_9_0 nd_pad_port_9_0 nd_pad_9_0 ubump_subckt
xd_pad_9_2 nd_pad_port_9_2 nd_pad_9_2 ubump_subckt
xd_pad_9_4 nd_pad_port_9_4 nd_pad_9_4 ubump_subckt
xd_pad_9_6 nd_pad_port_9_6 nd_pad_9_6 ubump_subckt
xd_pad_9_8 nd_pad_port_9_8 nd_pad_9_8 ubump_subckt
.include 'ubump.subckt'

*-- pad to via
rd_pad2via_0_1 nd_pad_0_1 nd_2_0_666_2000  0.001
rd_pad2via_0_3 nd_pad_0_3 nd_2_0_666_3333  0.001
rd_pad2via_0_5 nd_pad_0_5 nd_2_0_666_6000  0.001
rd_pad2via_0_7 nd_pad_0_7 nd_2_0_666_7333  0.001
rd_pad2via_0_9 nd_pad_0_9 nd_2_0_666_8666  0.001
rd_pad2via_1_0 nd_pad_1_0 nd_2_0_2000_666  0.001
rd_pad2via_1_2 nd_pad_1_2 nd_2_0_2000_3333  0.001
rd_pad2via_1_4 nd_pad_1_4 nd_2_0_2000_4666  0.001
rd_pad2via_1_6 nd_pad_1_6 nd_2_0_2000_6000  0.001
rd_pad2via_1_8 nd_pad_1_8 nd_2_0_2000_8666  0.001
rd_pad2via_2_1 nd_pad_2_1 nd_2_0_3333_2000  0.001
rd_pad2via_2_3 nd_pad_2_3 nd_2_0_3333_3333  0.001
rd_pad2via_2_5 nd_pad_2_5 nd_2_0_3333_6000  0.001
rd_pad2via_2_7 nd_pad_2_7 nd_2_0_3333_7333  0.001
rd_pad2via_2_9 nd_pad_2_9 nd_2_0_3333_8666  0.001
rd_pad2via_3_0 nd_pad_3_0 nd_2_0_3333_666  0.001
rd_pad2via_3_2 nd_pad_3_2 nd_2_0_3333_3333  0.001
rd_pad2via_3_4 nd_pad_3_4 nd_2_0_3333_4666  0.001
rd_pad2via_3_6 nd_pad_3_6 nd_2_0_3333_6000  0.001
rd_pad2via_3_8 nd_pad_3_8 nd_2_0_3333_8666  0.001
rd_pad2via_4_1 nd_pad_4_1 nd_2_0_4666_2000  0.001
rd_pad2via_4_3 nd_pad_4_3 nd_2_0_4666_3333  0.001
rd_pad2via_4_5 nd_pad_4_5 nd_2_0_4666_6000  0.001
rd_pad2via_4_7 nd_pad_4_7 nd_2_0_4666_7333  0.001
rd_pad2via_4_9 nd_pad_4_9 nd_2_0_4666_8666  0.001
rd_pad2via_5_0 nd_pad_5_0 nd_2_0_6000_666  0.001
rd_pad2via_5_2 nd_pad_5_2 nd_2_0_6000_3333  0.001
rd_pad2via_5_4 nd_pad_5_4 nd_2_0_6000_4666  0.001
rd_pad2via_5_6 nd_pad_5_6 nd_2_0_6000_6000  0.001
rd_pad2via_5_8 nd_pad_5_8 nd_2_0_6000_8666  0.001
rd_pad2via_6_1 nd_pad_6_1 nd_2_0_6000_2000  0.001
rd_pad2via_6_3 nd_pad_6_3 nd_2_0_6000_3333  0.001
rd_pad2via_6_5 nd_pad_6_5 nd_2_0_6000_6000  0.001
rd_pad2via_6_7 nd_pad_6_7 nd_2_0_6000_7333  0.001
rd_pad2via_6_9 nd_pad_6_9 nd_2_0_6000_8666  0.001
rd_pad2via_7_0 nd_pad_7_0 nd_2_0_7333_666  0.001
rd_pad2via_7_2 nd_pad_7_2 nd_2_0_7333_3333  0.001
rd_pad2via_7_4 nd_pad_7_4 nd_2_0_7333_4666  0.001
rd_pad2via_7_6 nd_pad_7_6 nd_2_0_7333_6000  0.001
rd_pad2via_7_8 nd_pad_7_8 nd_2_0_7333_8666  0.001
rd_pad2via_8_1 nd_pad_8_1 nd_2_0_8666_2000  0.001
rd_pad2via_8_3 nd_pad_8_3 nd_2_0_8666_3333  0.001
rd_pad2via_8_5 nd_pad_8_5 nd_2_0_8666_6000  0.001
rd_pad2via_8_7 nd_pad_8_7 nd_2_0_8666_7333  0.001
rd_pad2via_8_9 nd_pad_8_9 nd_2_0_8666_8666  0.001
rd_pad2via_9_0 nd_pad_9_0 nd_2_0_8666_666  0.001
rd_pad2via_9_2 nd_pad_9_2 nd_2_0_8666_3333  0.001
rd_pad2via_9_4 nd_pad_9_4 nd_2_0_8666_4666  0.001
rd_pad2via_9_6 nd_pad_9_6 nd_2_0_8666_6000  0.001
rd_pad2via_9_8 nd_pad_9_8 nd_2_0_8666_8666  0.001

.ends chiplet1
