{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575389337566 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575389337566 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575389337613 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575389337613 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575389337651 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575389337651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575389338087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575389338089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 11:08:57 2019 " "Processing started: Tue Dec 03 11:08:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575389338089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389338089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389338089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575389338690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575389338690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_scancoderaw_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_scancoderaw_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scancoderaw_driver " "Found entity 1: keyboard_scancoderaw_driver" {  } { { "KeyboardFiles/keyboard_scancoderaw_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "KeyboardFiles/keyboard_press_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349028 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575389349033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.sv(110) " "Verilog HDL Declaration information at part2.sv(110): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.sv(111) " "Verilog HDL Declaration information at part2.sv(111): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.sv(365) " "Verilog HDL information at part2.sv(365): always construct contains both blocking and non-blocking assignments" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 365 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.sv(395) " "Verilog HDL information at part2.sv(395): always construct contains both blocking and non-blocking assignments" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 395 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 21 21 " "Found 21 design units, including 21 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "2 testRightScore " "Found entity 2: testRightScore" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "3 testControl " "Found entity 3: testControl" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "4 StrikeDetector " "Found entity 4: StrikeDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "5 LeftScoreCounter " "Found entity 5: LeftScoreCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "6 RightScoreCounter " "Found entity 6: RightScoreCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "7 LeftScoreDetector " "Found entity 7: LeftScoreDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "8 RightScoreDetector " "Found entity 8: RightScoreDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "9 PixelCounter " "Found entity 9: PixelCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "10 lKeyBoardDetector " "Found entity 10: lKeyBoardDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "11 rKeyBoardDetector " "Found entity 11: rKeyBoardDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "12 datapathFSM " "Found entity 12: datapathFSM" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "13 drawBorder " "Found entity 13: drawBorder" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 829 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "14 squareFSM " "Found entity 14: squareFSM" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "15 paddleFSM " "Found entity 15: paddleFSM" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "16 eraseAll " "Found entity 16: eraseAll" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "17 XCounter " "Found entity 17: XCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "18 YCounter " "Found entity 18: YCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 980 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "19 YPaddle " "Found entity 19: YPaddle" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 1012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "20 TimeCounter " "Found entity 20: TimeCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "21 hex_decoder " "Found entity 21: hex_decoder" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 1092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.sv(284) " "Verilog HDL Implicit Net warning at part2.sv(284): created implicit net for \"lsignal\"" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575389349128 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] part2.sv(39) " "Output port \"LEDR\[9..2\]\" at part2.sv(39) has no driver" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575389349128 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "part2.sv" "VGA" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575389349198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575389349448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_press_driver keyboard_press_driver:keytest " "Elaborating entity \"keyboard_press_driver\" for hierarchy \"keyboard_press_driver:keytest\"" {  } { { "part2.sv" "keytest" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_inner_driver keyboard_press_driver:keytest\|keyboard_inner_driver:kbd " "Elaborating entity \"keyboard_inner_driver\" for hierarchy \"keyboard_press_driver:keytest\|keyboard_inner_driver:kbd\"" {  } { { "KeyboardFiles/keyboard_press_driver.v" "kbd" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter TimeCounter:tc " "Elaborating entity \"TimeCounter\" for hierarchy \"TimeCounter:tc\"" {  } { { "part2.sv" "tc" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCounter XCounter:xc " "Elaborating entity \"XCounter\" for hierarchy \"XCounter:xc\"" {  } { { "part2.sv" "xc" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCounter YCounter:yc " "Elaborating entity \"YCounter\" for hierarchy \"YCounter:yc\"" {  } { { "part2.sv" "yc" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lKeyBoardDetector lKeyBoardDetector:lDetect " "Elaborating entity \"lKeyBoardDetector\" for hierarchy \"lKeyBoardDetector:lDetect\"" {  } { { "part2.sv" "lDetect" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rKeyBoardDetector rKeyBoardDetector:rDetect " "Elaborating entity \"rKeyBoardDetector\" for hierarchy \"rKeyBoardDetector:rDetect\"" {  } { { "part2.sv" "rDetect" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YPaddle YPaddle:yleftPaddle " "Elaborating entity \"YPaddle\" for hierarchy \"YPaddle:yleftPaddle\"" {  } { { "part2.sv" "yleftPaddle" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftScoreDetector LeftScoreDetector:lDetecter " "Elaborating entity \"LeftScoreDetector\" for hierarchy \"LeftScoreDetector:lDetecter\"" {  } { { "part2.sv" "lDetecter" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightScoreDetector RightScoreDetector:rDetecter " "Elaborating entity \"RightScoreDetector\" for hierarchy \"RightScoreDetector:rDetecter\"" {  } { { "part2.sv" "rDetecter" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftScoreCounter LeftScoreCounter:lScore " "Elaborating entity \"LeftScoreCounter\" for hierarchy \"LeftScoreCounter:lScore\"" {  } { { "part2.sv" "lScore" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightScoreCounter RightScoreCounter:rScore " "Elaborating entity \"RightScoreCounter\" for hierarchy \"RightScoreCounter:rScore\"" {  } { { "part2.sv" "rScore" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StrikeDetector StrikeDetector:strikeDetect " "Elaborating entity \"StrikeDetector\" for hierarchy \"StrikeDetector:strikeDetect\"" {  } { { "part2.sv" "strikeDetect" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349618 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "strike part2.sv(353) " "Verilog HDL Always Construct warning at part2.sv(353): inferring latch(es) for variable \"strike\", which holds its previous value in one or more paths through the always construct" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575389349618 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[0\] part2.sv(353) " "Inferred latch for \"strike\[0\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[1\] part2.sv(353) " "Inferred latch for \"strike\[1\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[2\] part2.sv(353) " "Inferred latch for \"strike\[2\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[3\] part2.sv(353) " "Inferred latch for \"strike\[3\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[4\] part2.sv(353) " "Inferred latch for \"strike\[4\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[5\] part2.sv(353) " "Inferred latch for \"strike\[5\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[6\] part2.sv(353) " "Inferred latch for \"strike\[6\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[7\] part2.sv(353) " "Inferred latch for \"strike\[7\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathFSM datapathFSM:fsm0 " "Elaborating entity \"datapathFSM\" for hierarchy \"datapathFSM:fsm0\"" {  } { { "part2.sv" "fsm0" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawBorder datapathFSM:fsm0\|drawBorder:m0 " "Elaborating entity \"drawBorder\" for hierarchy \"datapathFSM:fsm0\|drawBorder:m0\"" {  } { { "part2.sv" "m0" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareFSM datapathFSM:fsm0\|squareFSM:m1 " "Elaborating entity \"squareFSM\" for hierarchy \"datapathFSM:fsm0\|squareFSM:m1\"" {  } { { "part2.sv" "m1" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddleFSM datapathFSM:fsm0\|paddleFSM:m2 " "Elaborating entity \"paddleFSM\" for hierarchy \"datapathFSM:fsm0\|paddleFSM:m2\"" {  } { { "part2.sv" "m2" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eraseAll datapathFSM:fsm0\|eraseAll:m4 " "Elaborating entity \"eraseAll\" for hierarchy \"datapathFSM:fsm0\|eraseAll:m4\"" {  } { { "part2.sv" "m4" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hexzero " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hexzero\"" {  } { { "part2.sv" "hexzero" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349718 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "lsrike lScore " "Port \"lsrike\" does not exist in macrofunction \"lScore\"" {  } { { "part2.sv" "lScore" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575389349787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349818 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575389349888 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 03 11:09:09 2019 " "Processing ended: Tue Dec 03 11:09:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575389349888 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575389349888 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575389349888 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349888 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389350548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575389338087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575389338089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 11:08:57 2019 " "Processing started: Tue Dec 03 11:08:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575389338089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389338089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389338089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575389338690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575389338690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_scancoderaw_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_scancoderaw_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scancoderaw_driver " "Found entity 1: keyboard_scancoderaw_driver" {  } { { "KeyboardFiles/keyboard_scancoderaw_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "KeyboardFiles/keyboard_press_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349028 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575389349033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.sv(110) " "Verilog HDL Declaration information at part2.sv(110): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.sv(111) " "Verilog HDL Declaration information at part2.sv(111): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.sv(365) " "Verilog HDL information at part2.sv(365): always construct contains both blocking and non-blocking assignments" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 365 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.sv(395) " "Verilog HDL information at part2.sv(395): always construct contains both blocking and non-blocking assignments" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 395 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575389349038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 21 21 " "Found 21 design units, including 21 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "2 testRightScore " "Found entity 2: testRightScore" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "3 testControl " "Found entity 3: testControl" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "4 StrikeDetector " "Found entity 4: StrikeDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "5 LeftScoreCounter " "Found entity 5: LeftScoreCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "6 RightScoreCounter " "Found entity 6: RightScoreCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "7 LeftScoreDetector " "Found entity 7: LeftScoreDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "8 RightScoreDetector " "Found entity 8: RightScoreDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "9 PixelCounter " "Found entity 9: PixelCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "10 lKeyBoardDetector " "Found entity 10: lKeyBoardDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "11 rKeyBoardDetector " "Found entity 11: rKeyBoardDetector" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "12 datapathFSM " "Found entity 12: datapathFSM" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "13 drawBorder " "Found entity 13: drawBorder" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 829 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "14 squareFSM " "Found entity 14: squareFSM" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "15 paddleFSM " "Found entity 15: paddleFSM" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "16 eraseAll " "Found entity 16: eraseAll" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "17 XCounter " "Found entity 17: XCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "18 YCounter " "Found entity 18: YCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 980 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "19 YPaddle " "Found entity 19: YPaddle" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 1012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "20 TimeCounter " "Found entity 20: TimeCounter" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""} { "Info" "ISGN_ENTITY_NAME" "21 hex_decoder " "Found entity 21: hex_decoder" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 1092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.sv(284) " "Verilog HDL Implicit Net warning at part2.sv(284): created implicit net for \"lsignal\"" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575389349128 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] part2.sv(39) " "Output port \"LEDR\[9..2\]\" at part2.sv(39) has no driver" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575389349128 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "part2.sv" "VGA" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349198 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575389349198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575389349448 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575389349448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575389349510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_press_driver keyboard_press_driver:keytest " "Elaborating entity \"keyboard_press_driver\" for hierarchy \"keyboard_press_driver:keytest\"" {  } { { "part2.sv" "keytest" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_inner_driver keyboard_press_driver:keytest\|keyboard_inner_driver:kbd " "Elaborating entity \"keyboard_inner_driver\" for hierarchy \"keyboard_press_driver:keytest\|keyboard_inner_driver:kbd\"" {  } { { "KeyboardFiles/keyboard_press_driver.v" "kbd" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter TimeCounter:tc " "Elaborating entity \"TimeCounter\" for hierarchy \"TimeCounter:tc\"" {  } { { "part2.sv" "tc" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCounter XCounter:xc " "Elaborating entity \"XCounter\" for hierarchy \"XCounter:xc\"" {  } { { "part2.sv" "xc" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCounter YCounter:yc " "Elaborating entity \"YCounter\" for hierarchy \"YCounter:yc\"" {  } { { "part2.sv" "yc" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lKeyBoardDetector lKeyBoardDetector:lDetect " "Elaborating entity \"lKeyBoardDetector\" for hierarchy \"lKeyBoardDetector:lDetect\"" {  } { { "part2.sv" "lDetect" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rKeyBoardDetector rKeyBoardDetector:rDetect " "Elaborating entity \"rKeyBoardDetector\" for hierarchy \"rKeyBoardDetector:rDetect\"" {  } { { "part2.sv" "rDetect" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YPaddle YPaddle:yleftPaddle " "Elaborating entity \"YPaddle\" for hierarchy \"YPaddle:yleftPaddle\"" {  } { { "part2.sv" "yleftPaddle" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftScoreDetector LeftScoreDetector:lDetecter " "Elaborating entity \"LeftScoreDetector\" for hierarchy \"LeftScoreDetector:lDetecter\"" {  } { { "part2.sv" "lDetecter" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightScoreDetector RightScoreDetector:rDetecter " "Elaborating entity \"RightScoreDetector\" for hierarchy \"RightScoreDetector:rDetecter\"" {  } { { "part2.sv" "rDetecter" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftScoreCounter LeftScoreCounter:lScore " "Elaborating entity \"LeftScoreCounter\" for hierarchy \"LeftScoreCounter:lScore\"" {  } { { "part2.sv" "lScore" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightScoreCounter RightScoreCounter:rScore " "Elaborating entity \"RightScoreCounter\" for hierarchy \"RightScoreCounter:rScore\"" {  } { { "part2.sv" "rScore" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StrikeDetector StrikeDetector:strikeDetect " "Elaborating entity \"StrikeDetector\" for hierarchy \"StrikeDetector:strikeDetect\"" {  } { { "part2.sv" "strikeDetect" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349618 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "strike part2.sv(353) " "Verilog HDL Always Construct warning at part2.sv(353): inferring latch(es) for variable \"strike\", which holds its previous value in one or more paths through the always construct" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575389349618 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[0\] part2.sv(353) " "Inferred latch for \"strike\[0\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[1\] part2.sv(353) " "Inferred latch for \"strike\[1\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[2\] part2.sv(353) " "Inferred latch for \"strike\[2\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[3\] part2.sv(353) " "Inferred latch for \"strike\[3\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[4\] part2.sv(353) " "Inferred latch for \"strike\[4\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[5\] part2.sv(353) " "Inferred latch for \"strike\[5\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[6\] part2.sv(353) " "Inferred latch for \"strike\[6\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strike\[7\] part2.sv(353) " "Inferred latch for \"strike\[7\]\" at part2.sv(353)" {  } { { "part2.sv" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 353 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 "|part2|StrikeDetector:strikeDetect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathFSM datapathFSM:fsm0 " "Elaborating entity \"datapathFSM\" for hierarchy \"datapathFSM:fsm0\"" {  } { { "part2.sv" "fsm0" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawBorder datapathFSM:fsm0\|drawBorder:m0 " "Elaborating entity \"drawBorder\" for hierarchy \"datapathFSM:fsm0\|drawBorder:m0\"" {  } { { "part2.sv" "m0" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareFSM datapathFSM:fsm0\|squareFSM:m1 " "Elaborating entity \"squareFSM\" for hierarchy \"datapathFSM:fsm0\|squareFSM:m1\"" {  } { { "part2.sv" "m1" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddleFSM datapathFSM:fsm0\|paddleFSM:m2 " "Elaborating entity \"paddleFSM\" for hierarchy \"datapathFSM:fsm0\|paddleFSM:m2\"" {  } { { "part2.sv" "m2" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eraseAll datapathFSM:fsm0\|eraseAll:m4 " "Elaborating entity \"eraseAll\" for hierarchy \"datapathFSM:fsm0\|eraseAll:m4\"" {  } { { "part2.sv" "m4" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hexzero " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hexzero\"" {  } { { "part2.sv" "hexzero" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349718 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "lsrike lScore " "Port \"lsrike\" does not exist in macrofunction \"lScore\"" {  } { { "part2.sv" "lScore" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.sv" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575389349767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575389349787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349818 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575389349888 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 03 11:09:09 2019 " "Processing ended: Tue Dec 03 11:09:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575389349888 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575389349888 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575389349888 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575389349888 ""}
