
module altpll2(areset,clkswitch,inclk0,inclk1,activeclock,c0,c1,c2,c3,
               clkbad0,clkbad1,locked);

  input  areset;
  input  clkswitch;
  input  inclk0;
  input  inclk1;
  output activeclock;
  output c0;
  output c1;
  output c2;
  output c3;
  output clkbad0;
  output clkbad1;
  output locked;
  tri0 areset;
  tri0 clkswitch;


endmodule

