#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 13 15:55:28 2025
# Process ID: 23140
# Current directory: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22504 C:\Users\lgehu\Documents\Polytech Dijon\SOC\ctrl_sram\ctrl_sram.xpr
# Log file: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/vivado.log
# Journal file: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.xpr}
update_compile_order -fileset sources_1
launch_simulation
source ctrl_sram_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tristate_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tristate_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ctrl_sram_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ctrl_sram_tb.tcl
run 10 us
run 10 us
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source ctrl_sram_tb.tcl
relaunch_sim
relaunch_sim
remove_forces { {/ctrl_sram_tb/nOE} }
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
source ctrl_sram_tb.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source ctrl_sram_tb.tcl
save_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} [get_filesets sim_1]
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_test_sram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source tb_test_sram.tcl
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ctrl_sram_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
relaunch_sim
restart
run all
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
save_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
launch_simulation
close_project
open_project {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
relaunch_sim
close_sim
