$date
	Sun Oct 23 02:19:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#981165
b10110 !
1"
#981166
b10110 &
b10110 %
1$
#981167
0"
#981170
b1011 &
b1011 %
#981174
b100010 &
b100010 %
#981178
b10001 &
b10001 %
#981182
b110100 &
b110100 %
#981186
b11010 &
b11010 %
#981190
b1101 &
b1101 %
#981194
b101000 &
b101000 %
#981198
b10100 &
b10100 %
#981202
b1010 &
b1010 %
#981206
b101 &
b101 %
#981210
b10000 &
b10000 %
#981214
b1000 &
b1000 %
#981218
b100 &
b100 %
#981222
b10 &
b10 %
#981226
b1 &
b1 %
1#
#981230
b0 &
0#
b0 %
0$
#1976627
b1100 !
1"
#1976630
b1100 &
b1100 %
1$
#1976631
0"
#1976634
b110 &
b110 %
#1976638
b11 &
b11 %
#1976642
b1010 &
b1010 %
#1976646
b101 &
b101 %
#1976650
b10000 &
b10000 %
#1976654
b1000 &
b1000 %
#1976658
b100 &
b100 %
#1976662
b10 &
b10 %
#1976666
b1 &
b1 %
1#
#1976670
b0 &
0#
b0 %
0$
#2921841
b10101 !
1"
#2921842
b10101 &
b10101 %
1$
#2921843
0"
#2921846
b1000000 &
b1000000 %
#2921850
b100000 &
b100000 %
#2921854
b10000 &
b10000 %
#2921858
b1000 &
b1000 %
#2921862
b100 &
b100 %
#2921866
b10 &
b10 %
#2921870
b1 &
1#
b1 %
#2921874
b0 &
b0 %
0#
0$
#4500012
