{
    "code": "module TopModule (\n    input  logic [2:0] vec,\n    output logic [2:0] outv,\n    output logic       o0,\n    output logic       o1,\n    output logic       o2\n);\n\n    // Combinational logic to directly map inputs to outputs\n    always_comb begin\n        outv = vec;\n        o0 = vec[0];\n        o1 = vec[1];\n        o2 = vec[2];\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}