
*** Running vivado
    with args -log backlitLCD_v1_0.vds -m64 -mode batch -messageDb vivado.pb -source backlitLCD_v1_0.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source backlitLCD_v1_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths {
#   /usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0
#   /usr9/research/chsegal/Documents/ECE153A/Artix7/seven/ip_repo/sevenSeg_1.0
# } [current_fileset]
# read_verilog -library xil_defaultlib {
#   /usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v
#   /usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/backlitLCD_v1_0_project/backlitLCD_v1_0_project.cache/wt [current_project]
# set_property parent.project_dir /usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/backlitLCD_v1_0_project [current_project]
# synth_design -top backlitLCD_v1_0 -part xc7a100tcsg324-1
Command: synth_design -top backlitLCD_v1_0 -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2611] redeclaration of ansi port db is not allowed [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:452]
WARNING: [Synth 8-2611] redeclaration of ansi port en is not allowed [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:457]
WARNING: [Synth 8-2611] redeclaration of ansi port rs is not allowed [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:457]
WARNING: [Synth 8-2611] redeclaration of ansi port rw is not allowed [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:457]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 869.922 ; gain = 165.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'backlitLCD_v1_0' [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'backlitLCD_v1_0_S_AXI' [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'backlitLCDnibble' [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:431]
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter INIT_1 bound to: 4'b0010 
	Parameter LOWER_NIBBLE bound to: 4'b0100 
	Parameter UPPER_NIBBLE bound to: 4'b0110 
	Parameter LOWER_INIT bound to: 4'b0101 
	Parameter LOWER_INIT_1 bound to: 4'b1000 
	Parameter DONE bound to: 4'b1111 
INFO: [Synth 8-638] synthesizing module 'potVoltage' [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:579]
INFO: [Synth 8-256] done synthesizing module 'potVoltage' (1#1) [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:579]
INFO: [Synth 8-256] done synthesizing module 'backlitLCDnibble' (2#1) [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:431]
WARNING: [Synth 8-689] width (2) of port connection 'axi_awaddr' does not match port width (3) of module 'backlitLCDnibble' [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:419]
INFO: [Synth 8-226] default block is never used [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:232]
INFO: [Synth 8-226] default block is never used [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:379]
INFO: [Synth 8-256] done synthesizing module 'backlitLCD_v1_0_S_AXI' (3#1) [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'backlitLCD_v1_0' (4#1) [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 891.938 ; gain = 187.785
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 901.934 ; gain = 197.781
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 901.934 ; gain = 197.781
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'rw_reg' into 'rs_reg' [/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v:510]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 1     
	  10 Input     18 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module backlitLCD_v1_0 
Detailed RTL Component Info : 
Module potVoltage 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module backlitLCDnibble 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module backlitLCD_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /ece/Xilinx/2014.1/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[17] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[16] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[15] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[14] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[13] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[12] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[11] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[10] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[9] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[8] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[7] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[6] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[5] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[17] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[16] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[15] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[14] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[13] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[12] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[11] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[10] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[9] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[8] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[7] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[6] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[5] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design backlitLCD_v1_0 has unconnected port s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1148.426 ; gain = 444.273
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (db_reg__0i_5) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (db_reg__0i_6) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (db_reg__0i_7) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/randNumber_reg[11] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/randNumber_reg[3] ) is unused and will be removed from module backlitLCD_v1_0.
WARNING: [Synth 8-3332] Sequential element (\backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/randNumber_reg[2] ) is unused and will be removed from module backlitLCD_v1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1179.480 ; gain = 475.328
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|backlitLCD_v1_0 | backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/eightBits_reg[0]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|backlitLCD_v1_0 | backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/randNumber_reg[18] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|backlitLCD_v1_0 | backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/eightBits_reg[6]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |INV    |     1|
|4     |LUT1   |     7|
|5     |LUT2   |     5|
|6     |LUT3   |     7|
|7     |LUT4   |    28|
|8     |LUT5   |     6|
|9     |LUT6   |    36|
|10    |SRL16E |     4|
|11    |FDRE   |   214|
|12    |IBUF   |    47|
|13    |OBUF   |    45|
|14    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      |   407|
|2     |  backlitLCD_v1_0_S_AXI_inst |backlitLCD_v1_0_S_AXI |   308|
|3     |    myLCD                    |backlitLCDnibble      |    80|
|4     |      potentiometer          |potVoltage            |    26|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1179.480 ; gain = 475.328
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1179.480 ; gain = 475.328
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  INV => LUT1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1179.508 ; gain = 369.438
# write_checkpoint backlitLCD_v1_0.dcp
# report_utilization -file backlitLCD_v1_0_utilization_synth.rpt -pb backlitLCD_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1179.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 14:29:40 2014...
