

================================================================
== Vitis HLS Report for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI'
================================================================
* Date:           Thu May 29 09:35:08 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read_13 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %p_read" [../convlayer.h:118->../top.cpp:130]   --->   Operation 4 'read' 'p_read_13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 5 [2/2] (6.91ns)   --->   "%mul_ln118 = mul i30 %p_read_13, i30 784" [../convlayer.h:118->../top.cpp:130]   --->   Operation 5 'mul' 'mul_ln118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 6 [1/2] (6.91ns)   --->   "%mul_ln118 = mul i30 %p_read_13, i30 784" [../convlayer.h:118->../top.cpp:130]   --->   Operation 6 'mul' 'mul_ln118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln118 = ret i30 %mul_ln118" [../convlayer.h:118->../top.cpp:130]   --->   Operation 7 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_13 (read) [ 0011]
mul_ln118 (mul ) [ 0000]
ret_ln118 (ret ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="p_read_13_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="30" slack="0"/>
<pin id="8" dir="0" index="1" bw="30" slack="0"/>
<pin id="9" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="grp_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="30" slack="1"/>
<pin id="14" dir="0" index="1" bw="11" slack="0"/>
<pin id="15" dir="1" index="2" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln118/2 "/>
</bind>
</comp>

<comp id="17" class="1005" name="p_read_13_reg_17">
<pin_list>
<pin id="18" dir="0" index="0" bw="30" slack="1"/>
<pin id="19" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="2" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="0" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="16"><net_src comp="4" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="20"><net_src comp="6" pin="2"/><net_sink comp="17" pin=0"/></net>

<net id="21"><net_src comp="17" pin="1"/><net_sink comp="12" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI : p_read | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		ret_ln118 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_12      |    2    |   118   |    47   |
|----------|---------------------|---------|---------|---------|
|   read   | p_read_13_read_fu_6 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |   118   |    47   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|p_read_13_reg_17|   30   |
+----------------+--------+
|      Total     |   30   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   118  |   47   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   148  |   47   |
+-----------+--------+--------+--------+
