

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_second_layer_1'
================================================================
* Date:           Wed Jul  2 18:04:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.217 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41159|    41159|  0.329 ms|  0.329 ms|  41159|  41159|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_second_layer_loop1     |    41088|    41088|       642|          -|          -|    64|        no|
        | + matrix_vector_product_with_bias_second_layer_loop1_1  |      640|      640|        10|          -|          -|    64|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:76]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/BACKPROP/temp/directives.tcl:37]   --->   Operation 17 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 0, i7 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:76]   --->   Operation 18 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:78]   --->   Operation 19 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_24 = load i7 %i"   --->   Operation 20 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln78 = icmp_eq  i7 %i_24, i7 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:78]   --->   Operation 21 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln78 = add i7 %i_24, i7 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:78]   --->   Operation 22 'add' 'add_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %matrix_vector_product_with_bias_second_layer_loop1_1.split, void %for.inc.i.preheader" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:78]   --->   Operation 23 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %i_24" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:78]   --->   Operation 24 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:79]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:86]   --->   Operation 26 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln78" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:80]   --->   Operation 27 'getelementptr' 'activations_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_24"   --->   Operation 28 'trunc' 'empty' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 29 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln82 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82]   --->   Operation 30 'br' 'br_ln82' <Predicate = (!icmp_ln78)> <Delay = 0.38>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_, i64 %activations, i64 %biases2"   --->   Operation 31 'call' 'call_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln82, void %for.inc.split, i7 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.split" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82]   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.split" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 33 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_eq  i7 %j, i7 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82]   --->   Operation 34 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %j, i7 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82]   --->   Operation 35 'add' 'add_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc.split, void %for.inc12" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82]   --->   Operation 36 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i7 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82]   --->   Operation 37 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.74ns)   --->   "%add_ln84 = add i12 %zext_ln82_1, i12 %tmp_9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 38 'add' 'add_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i12 %add_ln84" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 39 'zext' 'zext_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln84" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 40 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 41 'load' 'weights2_load' <Predicate = (!icmp_ln82)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 42 [1/1] (0.71ns)   --->   "%store_ln84 = store i64 %add113, i6 %activations_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 42 'store' 'store_ln84' <Predicate = (icmp_ln82)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 %add_ln78, i7 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:76]   --->   Operation 43 'store' 'store_ln76' <Predicate = (icmp_ln82)> <Delay = 0.38>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:78]   --->   Operation 44 'br' 'br_ln78' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82]   --->   Operation 45 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 46 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%input_activations_addr = getelementptr i64 %input_activations, i64 0, i64 %zext_ln82" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 47 'getelementptr' 'input_activations_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 48 'load' 'input_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %weights2_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 49 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 50 'load' 'input_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 51 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 51 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 52 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 52 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 53 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 53 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 54 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 54 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 55 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 55 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 56 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 56 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 57 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 57 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:83]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:85]   --->   Operation 59 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84]   --->   Operation 60 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82]   --->   Operation 61 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_, i64 %activations, i64 %biases2"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:88]   --->   Operation 63 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:76) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln76', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:76) of constant 0 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:76 [9]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'load' operation 7 bit ('i') on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:76 [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln78', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:78) [13]  (0.706 ns)

 <State 3>: 2.390ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82) with incoming values : ('add_ln82', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:82) [25]  (0.000 ns)
	'add' operation 12 bit ('add_ln84', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [35]  (0.745 ns)
	'getelementptr' operation 12 bit ('weights2_addr', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [37]  (0.000 ns)
	'load' operation 64 bit ('weights2_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) on array 'weights2' [38]  (1.645 ns)

 <State 4>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('weights2_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) on array 'weights2' [38]  (1.645 ns)

 <State 5>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('input_activations_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) on array 'input_activations' [41]  (0.714 ns)
	'dmul' operation 64 bit ('mul8', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [42]  (4.503 ns)

 <State 6>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [42]  (4.503 ns)

 <State 7>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [42]  (4.503 ns)

 <State 8>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [42]  (4.503 ns)

 <State 9>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [43]  (4.334 ns)

 <State 10>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [43]  (4.334 ns)

 <State 11>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [43]  (4.334 ns)

 <State 12>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:84) [43]  (4.334 ns)

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
