# design-and-implementation-of-a-8-bit-arithmetic-logic-unit
Designed an 8-bit ALU in Verilog supporting 16 arithmetic, logical, shift, rotation, comparison, and code-conversion operations with opcode-based decoding and flag generation.Verified functionality through modular RTL design and Vivado simulations, ensuring accurate results and scalability.
