{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79476,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79787,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00523522,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00527861,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00229685,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00527861,
	"finish__design__instance__count__class:fill_cell": 58743,
	"finish__design__instance__area__class:fill_cell": 301932,
	"finish__design__instance__count__class:tap_cell": 10790,
	"finish__design__instance__area__class:tap_cell": 13500.4,
	"finish__design__instance__count__class:antenna_cell": 189,
	"finish__design__instance__area__class:antenna_cell": 472.954,
	"finish__design__instance__count__class:clock_buffer": 1803,
	"finish__design__instance__area__class:clock_buffer": 38888.5,
	"finish__design__instance__count__class:timing_repair_buffer": 1713,
	"finish__design__instance__area__class:timing_repair_buffer": 14664.1,
	"finish__design__instance__count__class:inverter": 6416,
	"finish__design__instance__area__class:inverter": 25483.2,
	"finish__design__instance__count__class:clock_inverter": 828,
	"finish__design__instance__area__class:clock_inverter": 7642.33,
	"finish__design__instance__count__class:timing_repair_inverter": 1,
	"finish__design__instance__area__class:timing_repair_inverter": 11.2608,
	"finish__design__instance__count__class:sequential_cell": 4383,
	"finish__design__instance__area__class:sequential_cell": 131400,
	"finish__design__instance__count__class:multi_input_combinational_cell": 26520,
	"finish__design__instance__area__class:multi_input_combinational_cell": 274043,
	"finish__design__instance__count": 111386,
	"finish__design__instance__area": 808037,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.0209246,
	"finish__timing__hold__ws": 0.0228797,
	"finish__clock__skew__setup": 0.282126,
	"finish__clock__skew__hold": 0.282126,
	"finish__timing__drv__max_slew_limit": 0.327248,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.551465,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.287715,
	"finish__power__switching__total": 0.236409,
	"finish__power__leakage__total": 2.11892e-07,
	"finish__power__total": 0.524124,
	"finish__design__io": 47,
	"finish__design__die__area": 814777,
	"finish__design__core__area": 808037,
	"finish__design__instance__count": 52643,
	"finish__design__instance__area": 506105,
	"finish__design__instance__count__stdcell": 52643,
	"finish__design__instance__area__stdcell": 506105,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.626339,
	"finish__design__instance__utilization__stdcell": 0.626339,
	"finish__design__rows": 330,
	"finish__design__rows:unithd": 330,
	"finish__design__sites": 645810,
	"finish__design__sites:unithd": 645810,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}