PPA Report for ShiftSubDiv.v (Module: ShiftSubDiv)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 36
FF Count: 29
IO Count: 36
Cell Count: 157

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 388.05 MHz
Reg-to-Reg Critical Path Delay: 2.281 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
