<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1691616204">
  <File Type="PA-TCL" Name="single_port_ram.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="single_port_ram_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="single_port_ram_reports.tcl"/>
  <File Type="RDS-RDS" Name="single_port_ram.vds"/>
  <File Type="RDS-UTIL" Name="single_port_ram_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="single_port_ram_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="single_port_ram.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="single_port_ram_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="single_port_ram_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/Task_In_Verilog.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="single_port_ram"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
