
*** Running vivado
    with args -log design_1_axi_smc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_1.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Dec 15 23:17:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axi_smc_1.tcl -notrace
create_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 678.238 ; gain = 236.188
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/AXI_image/AXI-Image_ip-repo/myip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_axi_smc_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.809 ; gain = 491.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/synth/bd_6f02_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/synth/bd_6f02_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/synth/bd_6f02_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/synth/bd_6f02_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/synth/bd_6f02_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/synth/bd_6f02_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/synth/bd_6f02_boutsw_0.sv:84]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/synth/design_1_axi_smc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_19UC7HI' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1174]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_one_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/synth/bd_6f02_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_one_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/synth/bd_6f02_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_6f02_psr_aclk_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_6f02_psr_aclk_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_6f02_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1212]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_6f02_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1212]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_6f02_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1212]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_6f02_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1212]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_6f02_psr_aclk_0' has 10 connections declared, but only 6 given [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1212]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_19UC7HI' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1174]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_PYUQT9' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1463]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00e_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_32/synth/bd_6f02_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00e_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_32/synth/bd_6f02_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_PYUQT9' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1463]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_3S6IOH' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1705]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00arn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_27/synth/bd_6f02_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00arn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_27/synth/bd_6f02_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00awn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_29/synth/bd_6f02_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00awn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_29/synth/bd_6f02_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00bn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_31/synth/bd_6f02_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00bn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_31/synth/bd_6f02_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00rn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_28/synth/bd_6f02_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00rn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_28/synth/bd_6f02_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00wn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_30/synth/bd_6f02_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00wn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_30/synth/bd_6f02_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_3S6IOH' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1705]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00s2a_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/synth/bd_6f02_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00s2a_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/synth/bd_6f02_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_KQMHVH' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1947]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m01e_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_39/synth/bd_6f02_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m01e_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_39/synth/bd_6f02_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_KQMHVH' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1947]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1455NXJ' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2189]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m01arn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_34/synth/bd_6f02_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m01arn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_34/synth/bd_6f02_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m01awn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_36/synth/bd_6f02_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m01awn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_36/synth/bd_6f02_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m01bn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_38/synth/bd_6f02_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m01bn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_38/synth/bd_6f02_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m01rn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_35/synth/bd_6f02_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m01rn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_35/synth/bd_6f02_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m01wn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_37/synth/bd_6f02_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m01wn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_37/synth/bd_6f02_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1455NXJ' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2189]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m01s2a_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_33/synth/bd_6f02_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m01s2a_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_33/synth/bd_6f02_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00a2s_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/synth/bd_6f02_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00a2s_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/synth/bd_6f02_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1PSXOAM' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2431]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00mmu_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/synth/bd_6f02_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00mmu_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/synth/bd_6f02_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00sic_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/synth/bd_6f02_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00sic_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/synth/bd_6f02_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00tr_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/synth/bd_6f02_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00tr_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/synth/bd_6f02_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1PSXOAM' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2431]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1KC0NQC' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:3007]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_sarn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/synth/bd_6f02_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_sarn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/synth/bd_6f02_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_sawn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/synth/bd_6f02_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_sawn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/synth/bd_6f02_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_sbn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/synth/bd_6f02_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_sbn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/synth/bd_6f02_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_srn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/synth/bd_6f02_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_srn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/synth/bd_6f02_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_swn_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/synth/bd_6f02_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_swn_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/synth/bd_6f02_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1KC0NQC' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:3007]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_18NKQB4' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:3249]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_arinsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/synth/bd_6f02_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_arinsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/synth/bd_6f02_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_aroutsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/synth/bd_6f02_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_aroutsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/synth/bd_6f02_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_awinsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/synth/bd_6f02_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_awinsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/synth/bd_6f02_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_awoutsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/synth/bd_6f02_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_awoutsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/synth/bd_6f02_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_binsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/synth/bd_6f02_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_binsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/synth/bd_6f02_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_boutsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/synth/bd_6f02_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_boutsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/synth/bd_6f02_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_RZ93WO' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1221]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_arni_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/synth/bd_6f02_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_arni_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/synth/bd_6f02_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_awni_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/synth/bd_6f02_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_awni_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/synth/bd_6f02_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_bni_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/synth/bd_6f02_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_bni_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/synth/bd_6f02_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_rni_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/synth/bd_6f02_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_rni_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/synth/bd_6f02_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_wni_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/synth/bd_6f02_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_wni_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/synth/bd_6f02_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_RZ93WO' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1221]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_rinsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/synth/bd_6f02_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_rinsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/synth/bd_6f02_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_routsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/synth/bd_6f02_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_routsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/synth/bd_6f02_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_winsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/synth/bd_6f02_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_winsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/synth/bd_6f02_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_woutsw_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/synth/bd_6f02_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_woutsw_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/synth/bd_6f02_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_18NKQB4' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:3249]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/synth/design_1_axi_smc_1.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_19UC7HI does not have driver. [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1194]
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_18_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_18_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_18_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_18_top__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[54] in module sc_node_v1_0_18_ingress__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[53] in module sc_node_v1_0_18_ingress__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_18_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_18_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_18_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_18_fi_regulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_18_top__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[8] in module sc_node_v1_0_18_ingress__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[7] in module sc_node_v1_0_18_ingress__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1672.316 ; gain = 725.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1672.316 ; gain = 725.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1672.316 ; gain = 725.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1674.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/ooc.xdc] for cell 'inst'
Parsing XDC File [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc] for cell 'inst'
Parsing XDC File [C:/work/github/AXI_image/AXI_image/AXI_image.runs/design_1_axi_smc_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/work/github/AXI_image/AXI_image/AXI_image.runs/design_1_axi_smc_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 47 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1966.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 1983.848 ; gain = 17.238
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1983.848 ; gain = 1036.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1983.848 ; gain = 1036.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1983.848 ; gain = 1036.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_15_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_15_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                             0001 | 00000000000000000000000000000000
               R_PENDING |                             0010 | 00000000000000000000000000000001
                    R_RX |                             0100 | 00000000000000000000000000000010
                    R_TX |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 1983.848 ; gain = 1036.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     12 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 82    
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 4     
	              160 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 278   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 6     
	   2 Input   55 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 13    
	   5 Input   12 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 7     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 43    
	   4 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 133   
	   3 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 29    
	   7 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_6f02.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_6f02.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_6f02.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_6f02.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1983.848 ; gain = 1036.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1983.848 ; gain = 1036.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1983.848 ; gain = 1036.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:06 . Memory (MB): peak = 1983.848 ; gain = 1036.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:15 . Memory (MB): peak = 2168.566 ; gain = 1221.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:15 . Memory (MB): peak = 2168.566 ; gain = 1221.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:15 . Memory (MB): peak = 2168.566 ; gain = 1221.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:15 . Memory (MB): peak = 2168.566 ; gain = 1221.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:15 . Memory (MB): peak = 2168.566 ; gain = 1221.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:15 . Memory (MB): peak = 2168.566 ; gain = 1221.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |   127|
|3     |LUT2   |   125|
|4     |LUT3   |   212|
|5     |LUT4   |   109|
|6     |LUT5   |   149|
|7     |LUT6   |   151|
|8     |SRL16  |     1|
|9     |FDCE   |   135|
|10    |FDRE   |   653|
|11    |FDSE   |    31|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:15 . Memory (MB): peak = 2168.566 ; gain = 1221.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18962 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:41 . Memory (MB): peak = 2168.566 ; gain = 910.051
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:16 . Memory (MB): peak = 2168.566 ; gain = 1221.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2168.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2181.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: eb8c336b
INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:33 . Memory (MB): peak = 2181.328 ; gain = 1485.699
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2181.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/AXI_image/AXI_image/AXI_image.runs/design_1_axi_smc_1_synth_1/design_1_axi_smc_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_smc_1, cache-ID = 9b857cfe14db178d
INFO: [Coretcl 2-1174] Renamed 194 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2181.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/AXI_image/AXI_image/AXI_image.runs/design_1_axi_smc_1_synth_1/design_1_axi_smc_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axi_smc_1_utilization_synth.rpt -pb design_1_axi_smc_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 23:21:09 2025...
