10

dir
121
https://github.com/openrisc/orpsoc-cores/trunk/systems/or1200-generic/bench/verilog
https://github.com/openrisc/orpsoc-cores



2014-05-22T19:40:19.000000Z
107
franck.jullien














1ea6d8a5-a690-ea7d-096b-ce57b7db7bff

wb_uart_wrapper.v
file




2014-05-26T12:37:07.795697Z
b60ae88d1ad3a078df3113cd855bea99
2014-05-22T19:40:19.000000Z
69
franck.jullien





















1662

orpsoc_top.v
file




2014-05-26T12:37:07.795697Z
ab5e043b6ccb345a6815eb89def0a0b8
2014-05-22T19:40:19.000000Z
107
franck.jullien





















8808

wb_intercon.v
file




2014-05-26T12:37:07.795697Z
19f7ab777d1f6635523d90d804d9ad3b
2014-05-22T19:40:19.000000Z
107
franck.jullien





















9871

orpsoc_tb.v
file




2014-05-26T12:37:07.795697Z
bc8e9a99d16926fe9ae46a073ffd7cd4
2014-05-22T19:40:19.000000Z
107
franck.jullien





















2152

uart16550_model.v
file




2014-05-26T12:37:07.795697Z
8712b6625a4ef660615c51020386fef3
2014-05-22T19:40:19.000000Z
21
franck.jullien





















3019

include
dir

wb_intercon.vh
file




2014-05-26T12:37:07.795697Z
1fa69d0cd8e8d0169aff58cc8bacdb29
2014-05-22T19:40:19.000000Z
107
franck.jullien





















4488

