<?xml version="1.0" encoding="UTF-8"?>
<EnsembleReport name="hps" kind="hps" version="1.0" fabric="QSYS">
 <!-- Format version 24.1 115 (Future versions may contain additional information.) -->
 <!-- 2025.01.06.16:56:02 -->
 <!-- A collection of modules and connections -->
 <parameter name="AUTO_GENERATION_ID">
  <type>java.lang.Integer</type>
  <value>0</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>GENERATION_ID</sysinfo_type>
 </parameter>
 <parameter name="AUTO_UNIQUE_ID">
  <type>java.lang.String</type>
  <value></value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>UNIQUE_ID</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE_FAMILY">
  <type>java.lang.String</type>
  <value>Agilex 7</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE">
  <type>java.lang.String</type>
  <value>AGFB014R24B2E2V</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE_SPEEDGRADE">
  <type>java.lang.String</type>
  <value>2</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
 </parameter>
 <parameter name="AUTO_BOARD">
  <type>java.lang.String</type>
  <value>Intel Agilex 7 FPGA F-Series Development Kit P-Tile and E-Tile DK-DEV-AGF014EA</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>BOARD</sysinfo_type>
 </parameter>
 <parameter name="AUTO_INTEL_AGILEX_HPS_0_H2F_AXI_CLOCK_CLOCK_RATE">
  <type>java.lang.Long</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_RATE</sysinfo_type>
  <sysinfo_arg>intel_agilex_hps_0_h2f_axi_clock</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_INTEL_AGILEX_HPS_0_H2F_AXI_CLOCK_CLOCK_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  <sysinfo_arg>intel_agilex_hps_0_h2f_axi_clock</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_INTEL_AGILEX_HPS_0_H2F_AXI_CLOCK_RESET_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  <sysinfo_arg>intel_agilex_hps_0_h2f_axi_clock</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_INTEL_AGILEX_HPS_0_H2F_AXI_MASTER_ADDRESS_MAP">
  <type>com.altera.entityinterfaces.moduleext.AddressMap</type>
  <value></value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>ADDRESS_MAP</sysinfo_type>
  <sysinfo_arg>intel_agilex_hps_0_h2f_axi_master</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_INTEL_AGILEX_HPS_0_H2F_AXI_MASTER_ADDRESS_WIDTH">
  <type>com.altera.entityinterfaces.moduleext.AddressWidthType</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>ADDRESS_WIDTH</sysinfo_type>
  <sysinfo_arg>intel_agilex_hps_0_h2f_axi_master</sysinfo_arg>
 </parameter>
 <parameter name="deviceFamily">
  <type>java.lang.String</type>
  <value>Agilex 7</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
 </parameter>
 <parameter name="generateLegacySim">
  <type>boolean</type>
  <value>false</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>true</visible>
  <valid>true</valid>
 </parameter>
 <module
   name="intel_agilex_hps_0"
   kind="intel_agilex_hps"
   version="24.0.0"
   entity="hps_intel_agilex_hps_0"
   library="hps_intel_agilex_hps_0"
   path="intel_agilex_hps_0"
   hpath="intel_agilex_hps_0"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>hps_io</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>SDMMC_CMD</name>
                        <role>SDMMC_CMD</role>
                        <direction>Bidir</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>SDMMC_D0</name>
                        <role>SDMMC_D0</role>
                        <direction>Bidir</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>SDMMC_D1</name>
                        <role>SDMMC_D1</role>
                        <direction>Bidir</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>SDMMC_D2</name>
                        <role>SDMMC_D2</role>
                        <direction>Bidir</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>SDMMC_D3</name>
                        <role>SDMMC_D3</role>
                        <direction>Bidir</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>SDMMC_CCLK</name>
                        <role>SDMMC_CCLK</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>h2f_reset</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>h2f_rst</name>
                        <role>reset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>none</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>h2f_axi_clock</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>h2f_axi_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>h2f_axi_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>h2f_axi_rst_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>h2f_axi_clock</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>h2f_axi_master</name>
                <type>axi4</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>h2f_AWID</name>
                        <role>awid</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWADDR</name>
                        <role>awaddr</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWLEN</name>
                        <role>awlen</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWSIZE</name>
                        <role>awsize</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWBURST</name>
                        <role>awburst</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWLOCK</name>
                        <role>awlock</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWCACHE</name>
                        <role>awcache</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWPROT</name>
                        <role>awprot</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWVALID</name>
                        <role>awvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_AWREADY</name>
                        <role>awready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_WDATA</name>
                        <role>wdata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_WSTRB</name>
                        <role>wstrb</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_WLAST</name>
                        <role>wlast</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_WVALID</name>
                        <role>wvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_WREADY</name>
                        <role>wready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_BID</name>
                        <role>bid</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_BRESP</name>
                        <role>bresp</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_BVALID</name>
                        <role>bvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_BREADY</name>
                        <role>bready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARID</name>
                        <role>arid</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARADDR</name>
                        <role>araddr</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARLEN</name>
                        <role>arlen</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARSIZE</name>
                        <role>arsize</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARBURST</name>
                        <role>arburst</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARLOCK</name>
                        <role>arlock</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARCACHE</name>
                        <role>arcache</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARPROT</name>
                        <role>arprot</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARVALID</name>
                        <role>arvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_ARREADY</name>
                        <role>arready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_RID</name>
                        <role>rid</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_RDATA</name>
                        <role>rdata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_RRESP</name>
                        <role>rresp</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_RLAST</name>
                        <role>rlast</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_RVALID</name>
                        <role>rvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>h2f_RREADY</name>
                        <role>rready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>h2f_axi_clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>h2f_axi_reset</value>
                        </entry>
                        <entry>
                            <key>trustzoneAware</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>wakeupSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>uniqueIdSupport</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>poison</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>traceSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingReads</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingWrites</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>writeIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>combinedIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>issuesINCRBursts</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>issuesWRAPBursts</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>issuesFIXEDBursts</key>
                            <value>true</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
                <cmsisInfo>
                    <addressGroup>hps</addressGroup>
                    <addressOffset>3221225472</addressOffset>
                    <cmsisVars/>
                </cmsisInfo>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>intel_agilex_hps</className>
        <version>24.0.0</version>
        <displayName>Hard Processor System Intel Agilex 7 / Agilex 9 FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_BOARD</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>BOARD</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>F2H_AXI_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>f2h_axi_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>F2H_SDRAM0_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>f2h_sdram0_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>F2H_SDRAM1_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>f2h_sdram1_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>F2H_SDRAM2_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>f2h_sdram2_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>F2H_SDRAM3_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>f2h_sdram3_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>F2H_SDRAM4_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>f2h_sdram4_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>F2H_SDRAM5_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>f2h_sdram5_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>emac0_rx_clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>emac0_tx_clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>emac1_rx_clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>emac1_tx_clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>emac2_rx_clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>emac2_tx_clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>emac_ptp_ref_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>i2c0_scl_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>i2c1_scl_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>i2cemac0_scl_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>i2cemac1_scl_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>i2cemac2_scl_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>spis0_sclk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>spis1_sclk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>usb0_clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>usb1_clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>H2F_AXI_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>h2f_axi_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>H2F_CTI_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>h2f_cti_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>H2F_DEBUG_APB_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>h2f_debug_apb_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>H2F_LW_AXI_CLOCK_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>h2f_lw_axi_clock</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>100</parameterDefaultValue>
                <parameterName>H2F_TPIU_CLOCK_IN_FREQ</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>h2f_tpiu_clock_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>device_name</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>hps_device_family</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>false</parameterDefaultValue>
                <parameterName>quartus_ini_hps_ip_enable_ace_interface</parameterName>
                <parameterType>java.lang.Boolean</parameterType>
                <systemInfoArgs>hps_ip_enable_ace_interface</systemInfoArgs>
                <systemInfotype>QUARTUS_INI</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>false</parameterDefaultValue>
                <parameterName>quartus_ini_hps_ip_enable_fm_advanced_options</parameterName>
                <parameterType>java.lang.Boolean</parameterType>
                <systemInfoArgs>hps_ip_enable_fm_advanced_options</systemInfoArgs>
                <systemInfotype>QUARTUS_INI</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>false</parameterDefaultValue>
                <parameterName>quartus_ini_hps_ip_enable_jtag</parameterName>
                <parameterType>java.lang.Boolean</parameterType>
                <systemInfoArgs>hps_ip_enable_jtag</systemInfoArgs>
                <systemInfotype>QUARTUS_INI</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>false</parameterDefaultValue>
                <parameterName>quartus_ini_hps_ip_enable_test_interface</parameterName>
                <parameterType>java.lang.Boolean</parameterType>
                <systemInfoArgs>hps_ip_enable_test_interface</systemInfoArgs>
                <systemInfotype>QUARTUS_INI</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>false</parameterDefaultValue>
                <parameterName>quartus_ini_hps_ip_l2_at_12000</parameterName>
                <parameterType>java.lang.Boolean</parameterType>
                <systemInfoArgs>hps_s20_ip_l2_at_12000</systemInfoArgs>
                <systemInfotype>QUARTUS_INI</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>h2f_axi_clock</key>
                <value>
                    <connectionPointName>h2f_axi_clock</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>100</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>hps_intel_agilex_hps_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>hps_intel_agilex_hps_0</fileSetName>
            <fileSetFixedName>hps_intel_agilex_hps_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>hps_intel_agilex_hps_0</fileSetName>
            <fileSetFixedName>hps_intel_agilex_hps_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>hps_intel_agilex_hps_0</fileSetName>
            <fileSetFixedName>hps_intel_agilex_hps_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>hps_intel_agilex_hps_0</fileSetName>
            <fileSetFixedName>hps_intel_agilex_hps_0</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>hps_intel_agilex_hps_0</fileSetName>
            <fileSetFixedName>hps_intel_agilex_hps_0</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/hps/hps_intel_agilex_hps_0.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>hps_io</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>SDMMC_CMD</name>
                    <role>SDMMC_CMD</role>
                    <direction>Bidir</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>SDMMC_D0</name>
                    <role>SDMMC_D0</role>
                    <direction>Bidir</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>SDMMC_D1</name>
                    <role>SDMMC_D1</role>
                    <direction>Bidir</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>SDMMC_D2</name>
                    <role>SDMMC_D2</role>
                    <direction>Bidir</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>SDMMC_D3</name>
                    <role>SDMMC_D3</role>
                    <direction>Bidir</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>SDMMC_CCLK</name>
                    <role>SDMMC_CCLK</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>h2f_reset</name>
            <type>reset</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>h2f_rst</name>
                    <role>reset</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedDirectReset</key>
                    </entry>
                    <entry>
                        <key>associatedResetSinks</key>
                        <value>none</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>h2f_axi_clock</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>h2f_axi_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>h2f_axi_reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>h2f_axi_rst_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>h2f_axi_clock</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>h2f_axi_master</name>
            <type>axi4</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>h2f_AWID</name>
                    <role>awid</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWADDR</name>
                    <role>awaddr</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWLEN</name>
                    <role>awlen</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWSIZE</name>
                    <role>awsize</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWBURST</name>
                    <role>awburst</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWLOCK</name>
                    <role>awlock</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWCACHE</name>
                    <role>awcache</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWPROT</name>
                    <role>awprot</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWVALID</name>
                    <role>awvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_AWREADY</name>
                    <role>awready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_WDATA</name>
                    <role>wdata</role>
                    <direction>Output</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_WSTRB</name>
                    <role>wstrb</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_WLAST</name>
                    <role>wlast</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_WVALID</name>
                    <role>wvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_WREADY</name>
                    <role>wready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_BID</name>
                    <role>bid</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_BRESP</name>
                    <role>bresp</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_BVALID</name>
                    <role>bvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_BREADY</name>
                    <role>bready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARID</name>
                    <role>arid</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARADDR</name>
                    <role>araddr</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARLEN</name>
                    <role>arlen</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARSIZE</name>
                    <role>arsize</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARBURST</name>
                    <role>arburst</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARLOCK</name>
                    <role>arlock</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARCACHE</name>
                    <role>arcache</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARPROT</name>
                    <role>arprot</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARVALID</name>
                    <role>arvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_ARREADY</name>
                    <role>arready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_RID</name>
                    <role>rid</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_RDATA</name>
                    <role>rdata</role>
                    <direction>Input</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_RRESP</name>
                    <role>rresp</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_RLAST</name>
                    <role>rlast</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_RVALID</name>
                    <role>rvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>h2f_RREADY</name>
                    <role>rready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>h2f_axi_clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>h2f_axi_reset</value>
                    </entry>
                    <entry>
                        <key>trustzoneAware</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>wakeupSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>uniqueIdSupport</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>poison</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>traceSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingReads</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingWrites</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingTransactions</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>writeIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>combinedIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>issuesINCRBursts</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>issuesWRAPBursts</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>issuesFIXEDBursts</key>
                        <value>true</value>
                    </entry>
                </parameterValueMap>
            </parameters>
            <cmsisInfo>
                <addressGroup>hps</addressGroup>
                <addressOffset>3221225472</addressOffset>
                <cmsisVars/>
            </cmsisInfo>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="cpuInfo">
   <type>com.altera.sopcmodel.ensemble.cpuinfo.serializable.CpuInfoDefinition</type>
   <value><![CDATA[<cpuInfoDefinition>
    <version>1</version>
    <cpuGroups/>
    <exportedModules/>
    <systemInformation>
        <name>intel_agilex_hps_0</name>
        <deviceFamily>Agilex 7</deviceFamily>
        <generateLegacySim>false</generateLegacySim>
    </systemInformation>
</cpuInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="liveModuleName">
   <type>java.lang.String</type>
   <value>intel_agilex_hps_0</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="AUTO_BOARD">
   <type>java.lang.String</type>
   <value>Intel Agilex 7 FPGA F-Series Development Kit P-Tile and E-Tile DK-DEV-AGF014EA</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>BOARD</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE_SPEEDGRADE">
   <type>java.lang.String</type>
   <value>2</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
  </parameter>
  <parameter name="F2H_AXI_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>f2h_axi_clock</sysinfo_arg>
  </parameter>
  <parameter name="F2H_SDRAM0_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>f2h_sdram0_clock</sysinfo_arg>
  </parameter>
  <parameter name="F2H_SDRAM1_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>f2h_sdram1_clock</sysinfo_arg>
  </parameter>
  <parameter name="F2H_SDRAM2_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>f2h_sdram2_clock</sysinfo_arg>
  </parameter>
  <parameter name="F2H_SDRAM3_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>f2h_sdram3_clock</sysinfo_arg>
  </parameter>
  <parameter name="F2H_SDRAM4_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>f2h_sdram4_clock</sysinfo_arg>
  </parameter>
  <parameter name="F2H_SDRAM5_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>f2h_sdram5_clock</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>emac0_rx_clk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>emac0_tx_clk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>emac1_rx_clk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>emac1_tx_clk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>emac2_rx_clk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>emac2_tx_clk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>emac_ptp_ref_clock</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>i2c0_scl_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>i2c1_scl_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>i2cemac0_scl_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>i2cemac1_scl_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>i2cemac2_scl_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>spis0_sclk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>spis1_sclk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>usb0_clk_in</sysinfo_arg>
  </parameter>
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>usb1_clk_in</sysinfo_arg>
  </parameter>
  <parameter name="H2F_AXI_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>h2f_axi_clock</sysinfo_arg>
  </parameter>
  <parameter name="H2F_CTI_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>h2f_cti_clock</sysinfo_arg>
  </parameter>
  <parameter name="H2F_DEBUG_APB_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>h2f_debug_apb_clock</sysinfo_arg>
  </parameter>
  <parameter name="H2F_LW_AXI_CLOCK_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>h2f_lw_axi_clock</sysinfo_arg>
  </parameter>
  <parameter name="H2F_TPIU_CLOCK_IN_FREQ">
   <type>java.lang.Integer</type>
   <value>100</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>h2f_tpiu_clock_in</sysinfo_arg>
  </parameter>
  <parameter name="device_name">
   <type>java.lang.String</type>
   <value>AGFB014R24B2E2V</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="hps_device_family">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="quartus_ini_hps_ip_enable_ace_interface">
   <type>java.lang.Boolean</type>
   <value>false</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>QUARTUS_INI</sysinfo_type>
   <sysinfo_arg>hps_ip_enable_ace_interface</sysinfo_arg>
  </parameter>
  <parameter name="quartus_ini_hps_ip_enable_fm_advanced_options">
   <type>java.lang.Boolean</type>
   <value>false</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>QUARTUS_INI</sysinfo_type>
   <sysinfo_arg>hps_ip_enable_fm_advanced_options</sysinfo_arg>
  </parameter>
  <parameter name="quartus_ini_hps_ip_enable_jtag">
   <type>java.lang.Boolean</type>
   <value>false</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>QUARTUS_INI</sysinfo_type>
   <sysinfo_arg>hps_ip_enable_jtag</sysinfo_arg>
  </parameter>
  <parameter name="quartus_ini_hps_ip_enable_test_interface">
   <type>java.lang.Boolean</type>
   <value>false</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>QUARTUS_INI</sysinfo_type>
   <sysinfo_arg>hps_ip_enable_test_interface</sysinfo_arg>
  </parameter>
  <parameter name="quartus_ini_hps_ip_l2_at_12000">
   <type>java.lang.Boolean</type>
   <value>false</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>QUARTUS_INI</sysinfo_type>
   <sysinfo_arg>hps_s20_ip_l2_at_12000</sysinfo_arg>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGFB014R24B2E2V</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="hps_io" kind="conduit_end" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>SDMMC_CMD</name>
    <direction>Bidir</direction>
    <width>1</width>
    <role>SDMMC_CMD</role>
   </port>
   <port>
    <name>SDMMC_D0</name>
    <direction>Bidir</direction>
    <width>1</width>
    <role>SDMMC_D0</role>
   </port>
   <port>
    <name>SDMMC_D1</name>
    <direction>Bidir</direction>
    <width>1</width>
    <role>SDMMC_D1</role>
   </port>
   <port>
    <name>SDMMC_D2</name>
    <direction>Bidir</direction>
    <width>1</width>
    <role>SDMMC_D2</role>
   </port>
   <port>
    <name>SDMMC_D3</name>
    <direction>Bidir</direction>
    <width>1</width>
    <role>SDMMC_D3</role>
   </port>
   <port>
    <name>SDMMC_CCLK</name>
    <direction>Output</direction>
    <width>1</width>
    <role>SDMMC_CCLK</role>
   </port>
  </interface>
  <interface name="h2f_reset" kind="reset_source" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedDirectReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedResetSinks">
    <type>[Ljava.lang.String;</type>
    <value>none</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>NONE</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <span>0</span>
   <isStart>true</isStart>
   <port>
    <name>h2f_rst</name>
    <direction>Output</direction>
    <width>1</width>
    <role>reset</role>
   </port>
  </interface>
  <interface name="h2f_axi_clock" kind="clock_sink" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRateKnown">
    <type>java.lang.Boolean</type>
    <value>true</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRate">
    <type>java.lang.Long</type>
    <value>100</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>h2f_axi_clk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="h2f_axi_reset" kind="reset_sink" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>h2f_axi_clock</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>DEASSERT</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>h2f_axi_rst_n</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
  <interface name="h2f_axi_master" kind="altera_axi4_master" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>h2f_axi_clock</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value>h2f_axi_reset</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="trustzoneAware">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="wakeupSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="uniqueIdSupport">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="poison">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="traceSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingReads">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingWrites">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingTransactions">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="writeIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="combinedIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesINCRBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesWRAPBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesFIXEDBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4</type>
   <span>4294967296</span>
   <isStart>true</isStart>
   <port>
    <name>h2f_AWID</name>
    <direction>Output</direction>
    <width>4</width>
    <role>awid</role>
   </port>
   <port>
    <name>h2f_AWADDR</name>
    <direction>Output</direction>
    <width>32</width>
    <role>awaddr</role>
   </port>
   <port>
    <name>h2f_AWLEN</name>
    <direction>Output</direction>
    <width>8</width>
    <role>awlen</role>
   </port>
   <port>
    <name>h2f_AWSIZE</name>
    <direction>Output</direction>
    <width>3</width>
    <role>awsize</role>
   </port>
   <port>
    <name>h2f_AWBURST</name>
    <direction>Output</direction>
    <width>2</width>
    <role>awburst</role>
   </port>
   <port>
    <name>h2f_AWLOCK</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awlock</role>
   </port>
   <port>
    <name>h2f_AWCACHE</name>
    <direction>Output</direction>
    <width>4</width>
    <role>awcache</role>
   </port>
   <port>
    <name>h2f_AWPROT</name>
    <direction>Output</direction>
    <width>3</width>
    <role>awprot</role>
   </port>
   <port>
    <name>h2f_AWVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awvalid</role>
   </port>
   <port>
    <name>h2f_AWREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awready</role>
   </port>
   <port>
    <name>h2f_WDATA</name>
    <direction>Output</direction>
    <width>64</width>
    <role>wdata</role>
   </port>
   <port>
    <name>h2f_WSTRB</name>
    <direction>Output</direction>
    <width>8</width>
    <role>wstrb</role>
   </port>
   <port>
    <name>h2f_WLAST</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wlast</role>
   </port>
   <port>
    <name>h2f_WVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wvalid</role>
   </port>
   <port>
    <name>h2f_WREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wready</role>
   </port>
   <port>
    <name>h2f_BID</name>
    <direction>Input</direction>
    <width>4</width>
    <role>bid</role>
   </port>
   <port>
    <name>h2f_BRESP</name>
    <direction>Input</direction>
    <width>2</width>
    <role>bresp</role>
   </port>
   <port>
    <name>h2f_BVALID</name>
    <direction>Input</direction>
    <width>1</width>
    <role>bvalid</role>
   </port>
   <port>
    <name>h2f_BREADY</name>
    <direction>Output</direction>
    <width>1</width>
    <role>bready</role>
   </port>
   <port>
    <name>h2f_ARID</name>
    <direction>Output</direction>
    <width>4</width>
    <role>arid</role>
   </port>
   <port>
    <name>h2f_ARADDR</name>
    <direction>Output</direction>
    <width>32</width>
    <role>araddr</role>
   </port>
   <port>
    <name>h2f_ARLEN</name>
    <direction>Output</direction>
    <width>8</width>
    <role>arlen</role>
   </port>
   <port>
    <name>h2f_ARSIZE</name>
    <direction>Output</direction>
    <width>3</width>
    <role>arsize</role>
   </port>
   <port>
    <name>h2f_ARBURST</name>
    <direction>Output</direction>
    <width>2</width>
    <role>arburst</role>
   </port>
   <port>
    <name>h2f_ARLOCK</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arlock</role>
   </port>
   <port>
    <name>h2f_ARCACHE</name>
    <direction>Output</direction>
    <width>4</width>
    <role>arcache</role>
   </port>
   <port>
    <name>h2f_ARPROT</name>
    <direction>Output</direction>
    <width>3</width>
    <role>arprot</role>
   </port>
   <port>
    <name>h2f_ARVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arvalid</role>
   </port>
   <port>
    <name>h2f_ARREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arready</role>
   </port>
   <port>
    <name>h2f_RID</name>
    <direction>Input</direction>
    <width>4</width>
    <role>rid</role>
   </port>
   <port>
    <name>h2f_RDATA</name>
    <direction>Input</direction>
    <width>64</width>
    <role>rdata</role>
   </port>
   <port>
    <name>h2f_RRESP</name>
    <direction>Input</direction>
    <width>2</width>
    <role>rresp</role>
   </port>
   <port>
    <name>h2f_RLAST</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rlast</role>
   </port>
   <port>
    <name>h2f_RVALID</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rvalid</role>
   </port>
   <port>
    <name>h2f_RREADY</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rready</role>
   </port>
  </interface>
 </module>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>altera_generic_component</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype></subtype>
  <displayName>Generic Component</displayName>
  <version>1.0</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>conduit_end</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Conduit</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>reset_source</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Reset Output</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>clock_sink</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Clock Input</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>reset_sink</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Reset Input</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>altera_axi4_master</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>AXI4 Manager</displayName>
  <version>24.1</version>
 </plugin>
 <reportVersion>24.1 115</reportVersion>
 <uniqueIdentifier></uniqueIdentifier>
</EnsembleReport>
