/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A1 */
.set A1__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set A1__0__MASK, 0x80
.set A1__0__PC, CYREG_PRT0_PC7
.set A1__0__PORT, 0
.set A1__0__SHIFT, 7
.set A1__AG, CYREG_PRT0_AG
.set A1__AMUX, CYREG_PRT0_AMUX
.set A1__BIE, CYREG_PRT0_BIE
.set A1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set A1__BYP, CYREG_PRT0_BYP
.set A1__CTL, CYREG_PRT0_CTL
.set A1__DM0, CYREG_PRT0_DM0
.set A1__DM1, CYREG_PRT0_DM1
.set A1__DM2, CYREG_PRT0_DM2
.set A1__DR, CYREG_PRT0_DR
.set A1__INP_DIS, CYREG_PRT0_INP_DIS
.set A1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set A1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set A1__LCD_EN, CYREG_PRT0_LCD_EN
.set A1__MASK, 0x80
.set A1__PORT, 0
.set A1__PRT, CYREG_PRT0_PRT
.set A1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set A1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set A1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set A1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set A1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set A1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set A1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set A1__PS, CYREG_PRT0_PS
.set A1__SHIFT, 7
.set A1__SLW, CYREG_PRT0_SLW

/* A2 */
.set A2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set A2__0__MASK, 0x40
.set A2__0__PC, CYREG_PRT0_PC6
.set A2__0__PORT, 0
.set A2__0__SHIFT, 6
.set A2__AG, CYREG_PRT0_AG
.set A2__AMUX, CYREG_PRT0_AMUX
.set A2__BIE, CYREG_PRT0_BIE
.set A2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set A2__BYP, CYREG_PRT0_BYP
.set A2__CTL, CYREG_PRT0_CTL
.set A2__DM0, CYREG_PRT0_DM0
.set A2__DM1, CYREG_PRT0_DM1
.set A2__DM2, CYREG_PRT0_DM2
.set A2__DR, CYREG_PRT0_DR
.set A2__INP_DIS, CYREG_PRT0_INP_DIS
.set A2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set A2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set A2__LCD_EN, CYREG_PRT0_LCD_EN
.set A2__MASK, 0x40
.set A2__PORT, 0
.set A2__PRT, CYREG_PRT0_PRT
.set A2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set A2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set A2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set A2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set A2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set A2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set A2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set A2__PS, CYREG_PRT0_PS
.set A2__SHIFT, 6
.set A2__SLW, CYREG_PRT0_SLW

/* Com */
.set Com__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Com__0__MASK, 0x10
.set Com__0__PC, CYREG_PRT2_PC4
.set Com__0__PORT, 2
.set Com__0__SHIFT, 4
.set Com__1__INTTYPE, CYREG_PICU2_INTTYPE3
.set Com__1__MASK, 0x08
.set Com__1__PC, CYREG_PRT2_PC3
.set Com__1__PORT, 2
.set Com__1__SHIFT, 3
.set Com__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set Com__2__MASK, 0x04
.set Com__2__PC, CYREG_PRT2_PC2
.set Com__2__PORT, 2
.set Com__2__SHIFT, 2
.set Com__3__INTTYPE, CYREG_PICU2_INTTYPE1
.set Com__3__MASK, 0x02
.set Com__3__PC, CYREG_PRT2_PC1
.set Com__3__PORT, 2
.set Com__3__SHIFT, 1
.set Com__AG, CYREG_PRT2_AG
.set Com__AMUX, CYREG_PRT2_AMUX
.set Com__BIE, CYREG_PRT2_BIE
.set Com__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Com__BYP, CYREG_PRT2_BYP
.set Com__CTL, CYREG_PRT2_CTL
.set Com__DM0, CYREG_PRT2_DM0
.set Com__DM1, CYREG_PRT2_DM1
.set Com__DM2, CYREG_PRT2_DM2
.set Com__DR, CYREG_PRT2_DR
.set Com__INP_DIS, CYREG_PRT2_INP_DIS
.set Com__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Com__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Com__LCD_EN, CYREG_PRT2_LCD_EN
.set Com__PORT, 2
.set Com__PRT, CYREG_PRT2_PRT
.set Com__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Com__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Com__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Com__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Com__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Com__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Com__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Com__PS, CYREG_PRT2_PS
.set Com__SLW, CYREG_PRT2_SLW

/* Seg */
.set Seg__0__AG, CYREG_PRT2_AG
.set Seg__0__AMUX, CYREG_PRT2_AMUX
.set Seg__0__BIE, CYREG_PRT2_BIE
.set Seg__0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Seg__0__BYP, CYREG_PRT2_BYP
.set Seg__0__CTL, CYREG_PRT2_CTL
.set Seg__0__DM0, CYREG_PRT2_DM0
.set Seg__0__DM1, CYREG_PRT2_DM1
.set Seg__0__DM2, CYREG_PRT2_DM2
.set Seg__0__DR, CYREG_PRT2_DR
.set Seg__0__INP_DIS, CYREG_PRT2_INP_DIS
.set Seg__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Seg__0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Seg__0__LCD_EN, CYREG_PRT2_LCD_EN
.set Seg__0__MASK, 0x20
.set Seg__0__PC, CYREG_PRT2_PC5
.set Seg__0__PORT, 2
.set Seg__0__PRT, CYREG_PRT2_PRT
.set Seg__0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Seg__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Seg__0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Seg__0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Seg__0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Seg__0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Seg__0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Seg__0__PS, CYREG_PRT2_PS
.set Seg__0__SHIFT, 5
.set Seg__0__SLW, CYREG_PRT2_SLW
.set Seg__1__AG, CYREG_PRT2_AG
.set Seg__1__AMUX, CYREG_PRT2_AMUX
.set Seg__1__BIE, CYREG_PRT2_BIE
.set Seg__1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Seg__1__BYP, CYREG_PRT2_BYP
.set Seg__1__CTL, CYREG_PRT2_CTL
.set Seg__1__DM0, CYREG_PRT2_DM0
.set Seg__1__DM1, CYREG_PRT2_DM1
.set Seg__1__DM2, CYREG_PRT2_DM2
.set Seg__1__DR, CYREG_PRT2_DR
.set Seg__1__INP_DIS, CYREG_PRT2_INP_DIS
.set Seg__1__INTTYPE, CYREG_PICU2_INTTYPE6
.set Seg__1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Seg__1__LCD_EN, CYREG_PRT2_LCD_EN
.set Seg__1__MASK, 0x40
.set Seg__1__PC, CYREG_PRT2_PC6
.set Seg__1__PORT, 2
.set Seg__1__PRT, CYREG_PRT2_PRT
.set Seg__1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Seg__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Seg__1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Seg__1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Seg__1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Seg__1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Seg__1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Seg__1__PS, CYREG_PRT2_PS
.set Seg__1__SHIFT, 6
.set Seg__1__SLW, CYREG_PRT2_SLW
.set Seg__2__AG, CYREG_PRT2_AG
.set Seg__2__AMUX, CYREG_PRT2_AMUX
.set Seg__2__BIE, CYREG_PRT2_BIE
.set Seg__2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Seg__2__BYP, CYREG_PRT2_BYP
.set Seg__2__CTL, CYREG_PRT2_CTL
.set Seg__2__DM0, CYREG_PRT2_DM0
.set Seg__2__DM1, CYREG_PRT2_DM1
.set Seg__2__DM2, CYREG_PRT2_DM2
.set Seg__2__DR, CYREG_PRT2_DR
.set Seg__2__INP_DIS, CYREG_PRT2_INP_DIS
.set Seg__2__INTTYPE, CYREG_PICU2_INTTYPE7
.set Seg__2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Seg__2__LCD_EN, CYREG_PRT2_LCD_EN
.set Seg__2__MASK, 0x80
.set Seg__2__PC, CYREG_PRT2_PC7
.set Seg__2__PORT, 2
.set Seg__2__PRT, CYREG_PRT2_PRT
.set Seg__2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Seg__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Seg__2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Seg__2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Seg__2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Seg__2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Seg__2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Seg__2__PS, CYREG_PRT2_PS
.set Seg__2__SHIFT, 7
.set Seg__2__SLW, CYREG_PRT2_SLW
.set Seg__3__AG, CYREG_PRT1_AG
.set Seg__3__AMUX, CYREG_PRT1_AMUX
.set Seg__3__BIE, CYREG_PRT1_BIE
.set Seg__3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__3__BYP, CYREG_PRT1_BYP
.set Seg__3__CTL, CYREG_PRT1_CTL
.set Seg__3__DM0, CYREG_PRT1_DM0
.set Seg__3__DM1, CYREG_PRT1_DM1
.set Seg__3__DM2, CYREG_PRT1_DM2
.set Seg__3__DR, CYREG_PRT1_DR
.set Seg__3__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__3__INTTYPE, CYREG_PICU1_INTTYPE2
.set Seg__3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__3__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__3__MASK, 0x04
.set Seg__3__PC, CYREG_PRT1_PC2
.set Seg__3__PORT, 1
.set Seg__3__PRT, CYREG_PRT1_PRT
.set Seg__3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__3__PS, CYREG_PRT1_PS
.set Seg__3__SHIFT, 2
.set Seg__3__SLW, CYREG_PRT1_SLW
.set Seg__4__AG, CYREG_PRT1_AG
.set Seg__4__AMUX, CYREG_PRT1_AMUX
.set Seg__4__BIE, CYREG_PRT1_BIE
.set Seg__4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__4__BYP, CYREG_PRT1_BYP
.set Seg__4__CTL, CYREG_PRT1_CTL
.set Seg__4__DM0, CYREG_PRT1_DM0
.set Seg__4__DM1, CYREG_PRT1_DM1
.set Seg__4__DM2, CYREG_PRT1_DM2
.set Seg__4__DR, CYREG_PRT1_DR
.set Seg__4__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__4__INTTYPE, CYREG_PICU1_INTTYPE4
.set Seg__4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__4__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__4__MASK, 0x10
.set Seg__4__PC, CYREG_PRT1_PC4
.set Seg__4__PORT, 1
.set Seg__4__PRT, CYREG_PRT1_PRT
.set Seg__4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__4__PS, CYREG_PRT1_PS
.set Seg__4__SHIFT, 4
.set Seg__4__SLW, CYREG_PRT1_SLW
.set Seg__5__AG, CYREG_PRT1_AG
.set Seg__5__AMUX, CYREG_PRT1_AMUX
.set Seg__5__BIE, CYREG_PRT1_BIE
.set Seg__5__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__5__BYP, CYREG_PRT1_BYP
.set Seg__5__CTL, CYREG_PRT1_CTL
.set Seg__5__DM0, CYREG_PRT1_DM0
.set Seg__5__DM1, CYREG_PRT1_DM1
.set Seg__5__DM2, CYREG_PRT1_DM2
.set Seg__5__DR, CYREG_PRT1_DR
.set Seg__5__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__5__INTTYPE, CYREG_PICU1_INTTYPE5
.set Seg__5__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__5__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__5__MASK, 0x20
.set Seg__5__PC, CYREG_PRT1_PC5
.set Seg__5__PORT, 1
.set Seg__5__PRT, CYREG_PRT1_PRT
.set Seg__5__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__5__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__5__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__5__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__5__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__5__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__5__PS, CYREG_PRT1_PS
.set Seg__5__SHIFT, 5
.set Seg__5__SLW, CYREG_PRT1_SLW
.set Seg__6__AG, CYREG_PRT1_AG
.set Seg__6__AMUX, CYREG_PRT1_AMUX
.set Seg__6__BIE, CYREG_PRT1_BIE
.set Seg__6__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__6__BYP, CYREG_PRT1_BYP
.set Seg__6__CTL, CYREG_PRT1_CTL
.set Seg__6__DM0, CYREG_PRT1_DM0
.set Seg__6__DM1, CYREG_PRT1_DM1
.set Seg__6__DM2, CYREG_PRT1_DM2
.set Seg__6__DR, CYREG_PRT1_DR
.set Seg__6__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__6__INTTYPE, CYREG_PICU1_INTTYPE6
.set Seg__6__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__6__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__6__MASK, 0x40
.set Seg__6__PC, CYREG_PRT1_PC6
.set Seg__6__PORT, 1
.set Seg__6__PRT, CYREG_PRT1_PRT
.set Seg__6__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__6__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__6__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__6__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__6__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__6__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__6__PS, CYREG_PRT1_PS
.set Seg__6__SHIFT, 6
.set Seg__6__SLW, CYREG_PRT1_SLW
.set Seg__7__AG, CYREG_PRT1_AG
.set Seg__7__AMUX, CYREG_PRT1_AMUX
.set Seg__7__BIE, CYREG_PRT1_BIE
.set Seg__7__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__7__BYP, CYREG_PRT1_BYP
.set Seg__7__CTL, CYREG_PRT1_CTL
.set Seg__7__DM0, CYREG_PRT1_DM0
.set Seg__7__DM1, CYREG_PRT1_DM1
.set Seg__7__DM2, CYREG_PRT1_DM2
.set Seg__7__DR, CYREG_PRT1_DR
.set Seg__7__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__7__INTTYPE, CYREG_PICU1_INTTYPE7
.set Seg__7__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__7__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__7__MASK, 0x80
.set Seg__7__PC, CYREG_PRT1_PC7
.set Seg__7__PORT, 1
.set Seg__7__PRT, CYREG_PRT1_PRT
.set Seg__7__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__7__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__7__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__7__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__7__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__7__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__7__PS, CYREG_PRT1_PS
.set Seg__7__SHIFT, 7
.set Seg__7__SLW, CYREG_PRT1_SLW

/* EN_A */
.set EN_A__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set EN_A__0__MASK, 0x20
.set EN_A__0__PC, CYREG_PRT0_PC5
.set EN_A__0__PORT, 0
.set EN_A__0__SHIFT, 5
.set EN_A__AG, CYREG_PRT0_AG
.set EN_A__AMUX, CYREG_PRT0_AMUX
.set EN_A__BIE, CYREG_PRT0_BIE
.set EN_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set EN_A__BYP, CYREG_PRT0_BYP
.set EN_A__CTL, CYREG_PRT0_CTL
.set EN_A__DM0, CYREG_PRT0_DM0
.set EN_A__DM1, CYREG_PRT0_DM1
.set EN_A__DM2, CYREG_PRT0_DM2
.set EN_A__DR, CYREG_PRT0_DR
.set EN_A__INP_DIS, CYREG_PRT0_INP_DIS
.set EN_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set EN_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set EN_A__LCD_EN, CYREG_PRT0_LCD_EN
.set EN_A__MASK, 0x20
.set EN_A__PORT, 0
.set EN_A__PRT, CYREG_PRT0_PRT
.set EN_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set EN_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set EN_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set EN_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set EN_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set EN_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set EN_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set EN_A__PS, CYREG_PRT0_PS
.set EN_A__SHIFT, 5
.set EN_A__SLW, CYREG_PRT0_SLW

/* PARO */
.set PARO__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set PARO__0__MASK, 0x08
.set PARO__0__PC, CYREG_PRT0_PC3
.set PARO__0__PORT, 0
.set PARO__0__SHIFT, 3
.set PARO__AG, CYREG_PRT0_AG
.set PARO__AMUX, CYREG_PRT0_AMUX
.set PARO__BIE, CYREG_PRT0_BIE
.set PARO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PARO__BYP, CYREG_PRT0_BYP
.set PARO__CTL, CYREG_PRT0_CTL
.set PARO__DM0, CYREG_PRT0_DM0
.set PARO__DM1, CYREG_PRT0_DM1
.set PARO__DM2, CYREG_PRT0_DM2
.set PARO__DR, CYREG_PRT0_DR
.set PARO__INP_DIS, CYREG_PRT0_INP_DIS
.set PARO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PARO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PARO__LCD_EN, CYREG_PRT0_LCD_EN
.set PARO__MASK, 0x08
.set PARO__PORT, 0
.set PARO__PRT, CYREG_PRT0_PRT
.set PARO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PARO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PARO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PARO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PARO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PARO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PARO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PARO__PS, CYREG_PRT0_PS
.set PARO__SHIFT, 3
.set PARO__SLW, CYREG_PRT0_SLW

/* MOSFET */
.set MOSFET__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set MOSFET__0__MASK, 0x10
.set MOSFET__0__PC, CYREG_PRT0_PC4
.set MOSFET__0__PORT, 0
.set MOSFET__0__SHIFT, 4
.set MOSFET__AG, CYREG_PRT0_AG
.set MOSFET__AMUX, CYREG_PRT0_AMUX
.set MOSFET__BIE, CYREG_PRT0_BIE
.set MOSFET__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MOSFET__BYP, CYREG_PRT0_BYP
.set MOSFET__CTL, CYREG_PRT0_CTL
.set MOSFET__DM0, CYREG_PRT0_DM0
.set MOSFET__DM1, CYREG_PRT0_DM1
.set MOSFET__DM2, CYREG_PRT0_DM2
.set MOSFET__DR, CYREG_PRT0_DR
.set MOSFET__INP_DIS, CYREG_PRT0_INP_DIS
.set MOSFET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MOSFET__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MOSFET__LCD_EN, CYREG_PRT0_LCD_EN
.set MOSFET__MASK, 0x10
.set MOSFET__PORT, 0
.set MOSFET__PRT, CYREG_PRT0_PRT
.set MOSFET__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MOSFET__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MOSFET__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MOSFET__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MOSFET__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MOSFET__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MOSFET__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MOSFET__PS, CYREG_PRT0_PS
.set MOSFET__SHIFT, 4
.set MOSFET__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Derecha */
.set Derecha__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Derecha__0__MASK, 0x02
.set Derecha__0__PC, CYREG_PRT3_PC1
.set Derecha__0__PORT, 3
.set Derecha__0__SHIFT, 1
.set Derecha__AG, CYREG_PRT3_AG
.set Derecha__AMUX, CYREG_PRT3_AMUX
.set Derecha__BIE, CYREG_PRT3_BIE
.set Derecha__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Derecha__BYP, CYREG_PRT3_BYP
.set Derecha__CTL, CYREG_PRT3_CTL
.set Derecha__DM0, CYREG_PRT3_DM0
.set Derecha__DM1, CYREG_PRT3_DM1
.set Derecha__DM2, CYREG_PRT3_DM2
.set Derecha__DR, CYREG_PRT3_DR
.set Derecha__INP_DIS, CYREG_PRT3_INP_DIS
.set Derecha__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Derecha__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Derecha__LCD_EN, CYREG_PRT3_LCD_EN
.set Derecha__MASK, 0x02
.set Derecha__PORT, 3
.set Derecha__PRT, CYREG_PRT3_PRT
.set Derecha__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Derecha__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Derecha__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Derecha__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Derecha__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Derecha__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Derecha__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Derecha__PS, CYREG_PRT3_PS
.set Derecha__SHIFT, 1
.set Derecha__SLW, CYREG_PRT3_SLW

/* VEL_mas */
.set VEL_mas__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set VEL_mas__0__MASK, 0x02
.set VEL_mas__0__PC, CYREG_IO_PC_PRT15_PC1
.set VEL_mas__0__PORT, 15
.set VEL_mas__0__SHIFT, 1
.set VEL_mas__AG, CYREG_PRT15_AG
.set VEL_mas__AMUX, CYREG_PRT15_AMUX
.set VEL_mas__BIE, CYREG_PRT15_BIE
.set VEL_mas__BIT_MASK, CYREG_PRT15_BIT_MASK
.set VEL_mas__BYP, CYREG_PRT15_BYP
.set VEL_mas__CTL, CYREG_PRT15_CTL
.set VEL_mas__DM0, CYREG_PRT15_DM0
.set VEL_mas__DM1, CYREG_PRT15_DM1
.set VEL_mas__DM2, CYREG_PRT15_DM2
.set VEL_mas__DR, CYREG_PRT15_DR
.set VEL_mas__INP_DIS, CYREG_PRT15_INP_DIS
.set VEL_mas__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set VEL_mas__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set VEL_mas__LCD_EN, CYREG_PRT15_LCD_EN
.set VEL_mas__MASK, 0x02
.set VEL_mas__PORT, 15
.set VEL_mas__PRT, CYREG_PRT15_PRT
.set VEL_mas__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set VEL_mas__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set VEL_mas__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set VEL_mas__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set VEL_mas__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set VEL_mas__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set VEL_mas__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set VEL_mas__PS, CYREG_PRT15_PS
.set VEL_mas__SHIFT, 1
.set VEL_mas__SLW, CYREG_PRT15_SLW

/* Izquierda */
.set Izquierda__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Izquierda__0__MASK, 0x01
.set Izquierda__0__PC, CYREG_PRT3_PC0
.set Izquierda__0__PORT, 3
.set Izquierda__0__SHIFT, 0
.set Izquierda__AG, CYREG_PRT3_AG
.set Izquierda__AMUX, CYREG_PRT3_AMUX
.set Izquierda__BIE, CYREG_PRT3_BIE
.set Izquierda__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Izquierda__BYP, CYREG_PRT3_BYP
.set Izquierda__CTL, CYREG_PRT3_CTL
.set Izquierda__DM0, CYREG_PRT3_DM0
.set Izquierda__DM1, CYREG_PRT3_DM1
.set Izquierda__DM2, CYREG_PRT3_DM2
.set Izquierda__DR, CYREG_PRT3_DR
.set Izquierda__INP_DIS, CYREG_PRT3_INP_DIS
.set Izquierda__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Izquierda__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Izquierda__LCD_EN, CYREG_PRT3_LCD_EN
.set Izquierda__MASK, 0x01
.set Izquierda__PORT, 3
.set Izquierda__PRT, CYREG_PRT3_PRT
.set Izquierda__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Izquierda__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Izquierda__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Izquierda__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Izquierda__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Izquierda__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Izquierda__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Izquierda__PS, CYREG_PRT3_PS
.set Izquierda__SHIFT, 0
.set Izquierda__SLW, CYREG_PRT3_SLW

/* VEL_menos */
.set VEL_menos__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set VEL_menos__0__MASK, 0x01
.set VEL_menos__0__PC, CYREG_IO_PC_PRT15_PC0
.set VEL_menos__0__PORT, 15
.set VEL_menos__0__SHIFT, 0
.set VEL_menos__AG, CYREG_PRT15_AG
.set VEL_menos__AMUX, CYREG_PRT15_AMUX
.set VEL_menos__BIE, CYREG_PRT15_BIE
.set VEL_menos__BIT_MASK, CYREG_PRT15_BIT_MASK
.set VEL_menos__BYP, CYREG_PRT15_BYP
.set VEL_menos__CTL, CYREG_PRT15_CTL
.set VEL_menos__DM0, CYREG_PRT15_DM0
.set VEL_menos__DM1, CYREG_PRT15_DM1
.set VEL_menos__DM2, CYREG_PRT15_DM2
.set VEL_menos__DR, CYREG_PRT15_DR
.set VEL_menos__INP_DIS, CYREG_PRT15_INP_DIS
.set VEL_menos__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set VEL_menos__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set VEL_menos__LCD_EN, CYREG_PRT15_LCD_EN
.set VEL_menos__MASK, 0x01
.set VEL_menos__PORT, 15
.set VEL_menos__PRT, CYREG_PRT15_PRT
.set VEL_menos__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set VEL_menos__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set VEL_menos__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set VEL_menos__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set VEL_menos__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set VEL_menos__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set VEL_menos__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set VEL_menos__PS, CYREG_PRT15_PS
.set VEL_menos__SHIFT, 0
.set VEL_menos__SLW, CYREG_PRT15_SLW

/* PWM_Mosfet */
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Mosfet_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set PWM_Mosfet_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_Mosfet_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* Driver_RELAY */
.set Driver_RELAY_Sync_ctrl_reg__0__MASK, 0x01
.set Driver_RELAY_Sync_ctrl_reg__0__POS, 0
.set Driver_RELAY_Sync_ctrl_reg__1__MASK, 0x02
.set Driver_RELAY_Sync_ctrl_reg__1__POS, 1
.set Driver_RELAY_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Driver_RELAY_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Driver_RELAY_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Driver_RELAY_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Driver_RELAY_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Driver_RELAY_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Driver_RELAY_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Driver_RELAY_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Driver_RELAY_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Driver_RELAY_Sync_ctrl_reg__2__MASK, 0x04
.set Driver_RELAY_Sync_ctrl_reg__2__POS, 2
.set Driver_RELAY_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Driver_RELAY_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Driver_RELAY_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Driver_RELAY_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Driver_RELAY_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Driver_RELAY_Sync_ctrl_reg__MASK, 0x07
.set Driver_RELAY_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Driver_RELAY_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Driver_RELAY_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* LED_VELOCIDAD */
.set LED_VELOCIDAD_ClkInternal__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set LED_VELOCIDAD_ClkInternal__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set LED_VELOCIDAD_ClkInternal__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set LED_VELOCIDAD_ClkInternal__CFG2_SRC_SEL_MASK, 0x07
.set LED_VELOCIDAD_ClkInternal__INDEX, 0x00
.set LED_VELOCIDAD_ClkInternal__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LED_VELOCIDAD_ClkInternal__PM_ACT_MSK, 0x01
.set LED_VELOCIDAD_ClkInternal__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LED_VELOCIDAD_ClkInternal__PM_STBY_MSK, 0x01
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__0__MASK, 0x01
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__0__POS, 0
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__1__MASK, 0x02
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__1__POS, 1
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__2__MASK, 0x04
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__2__POS, 2
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__3__MASK, 0x08
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__3__POS, 3
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__MASK, 0x0F
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set LED_VELOCIDAD_Com_Driver_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set LED_VELOCIDAD_DMA_Com__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LED_VELOCIDAD_DMA_Com__DRQ_NUMBER, 0
.set LED_VELOCIDAD_DMA_Com__NUMBEROF_TDS, 0
.set LED_VELOCIDAD_DMA_Com__PRIORITY, 2
.set LED_VELOCIDAD_DMA_Com__TERMIN_EN, 0
.set LED_VELOCIDAD_DMA_Com__TERMIN_SEL, 0
.set LED_VELOCIDAD_DMA_Com__TERMOUT0_EN, 1
.set LED_VELOCIDAD_DMA_Com__TERMOUT0_SEL, 0
.set LED_VELOCIDAD_DMA_Com__TERMOUT1_EN, 0
.set LED_VELOCIDAD_DMA_Com__TERMOUT1_SEL, 0
.set LED_VELOCIDAD_DMA_Seg__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LED_VELOCIDAD_DMA_Seg__DRQ_NUMBER, 1
.set LED_VELOCIDAD_DMA_Seg__NUMBEROF_TDS, 0
.set LED_VELOCIDAD_DMA_Seg__PRIORITY, 2
.set LED_VELOCIDAD_DMA_Seg__TERMIN_EN, 0
.set LED_VELOCIDAD_DMA_Seg__TERMIN_SEL, 0
.set LED_VELOCIDAD_DMA_Seg__TERMOUT0_EN, 1
.set LED_VELOCIDAD_DMA_Seg__TERMOUT0_SEL, 1
.set LED_VELOCIDAD_DMA_Seg__TERMOUT1_EN, 0
.set LED_VELOCIDAD_DMA_Seg__TERMOUT1_SEL, 0
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__0__MASK, 0x01
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__0__POS, 0
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__1__MASK, 0x02
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__1__POS, 1
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__2__MASK, 0x04
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__2__POS, 2
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__3__MASK, 0x08
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__3__POS, 3
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__4__MASK, 0x10
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__4__POS, 4
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__5__MASK, 0x20
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__5__POS, 5
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__6__MASK, 0x40
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__6__POS, 6
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__7__MASK, 0x80
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__7__POS, 7
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__MASK, 0xFF
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set LED_VELOCIDAD_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* Control_manual */
.set Control_manual_sts_sts_reg__0__MASK, 0x01
.set Control_manual_sts_sts_reg__0__POS, 0
.set Control_manual_sts_sts_reg__1__MASK, 0x02
.set Control_manual_sts_sts_reg__1__POS, 1
.set Control_manual_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Control_manual_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Control_manual_sts_sts_reg__2__MASK, 0x04
.set Control_manual_sts_sts_reg__2__POS, 2
.set Control_manual_sts_sts_reg__3__MASK, 0x08
.set Control_manual_sts_sts_reg__3__POS, 3
.set Control_manual_sts_sts_reg__4__MASK, 0x10
.set Control_manual_sts_sts_reg__4__POS, 4
.set Control_manual_sts_sts_reg__MASK, 0x1F
.set Control_manual_sts_sts_reg__MASK_REG, CYREG_B0_UDB08_MSK
.set Control_manual_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_manual_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_manual_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Control_manual_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set Control_manual_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set Control_manual_sts_sts_reg__STATUS_REG, CYREG_B0_UDB08_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
