# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv failed with 4 errors.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 4 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv failed with 4 errors.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 4 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv failed with 3 errors.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 3 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv failed with 2 errors.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 2 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim work.dispatch_unit_tb -voptargs=+acc
# vsim work.dispatch_unit_tb -voptargs="+acc" 
# Start time: 13:13:00 on Oct 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/superescalar/DISPATCHER/src/dispatch_unit.sv(127): (vopt-13259) Missing instance name in instantiation of module/program/interface 'tag_fifo'.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/superescalar/DISPATCHER/src/dispatch_unit.sv(161): (vopt-13259) Missing instance name in instantiation of module/program/interface 'reg_stat_table'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 13:13:02 on Oct 01,2024, Elapsed time: 0:00:02
# Errors: 2, Warnings: 8
vsim work.dispatch_unit_tb -voptargs=+acc
# vsim work.dispatch_unit_tb -voptargs="+acc" 
# Start time: 13:13:47 on Oct 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/superescalar/DISPATCHER/src/dispatch_unit.sv(127): (vopt-13259) Missing instance name in instantiation of module/program/interface 'tag_fifo'.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/superescalar/DISPATCHER/src/dispatch_unit.sv(161): (vopt-13259) Missing instance name in instantiation of module/program/interface 'reg_stat_table'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 13:13:48 on Oct 01,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 2
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim work.dispatch_unit_tb -voptargs=+acc
# vsim work.dispatch_unit_tb -voptargs="+acc" 
# Start time: 13:13:56 on Oct 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (7) for port 'funct7'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/superescalar/DISPATCHER/src/inst_decoder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /dispatch_unit_tb/UUT/DECODER File: C:/Users/frfdm/Documents/MDI/Repositories/superescalar/DISPATCHER/src/dispatch_unit.sv Line: 94
# ** Warning: (vsim-3356) Index into 'rom' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /dispatch_unit_tb File: C:/Users/frfdm/Documents/MDI/Repositories/superescalar/DISPATCHER/src/testbench/dispatch_unit_tb.sv Line: 22
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
# ** Warning: (vsim-3356) Index into 'rom' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /dispatch_unit_tb File: C:/Users/frfdm/Documents/MDI/Repositories/superescalar/DISPATCHER/src/testbench/dispatch_unit_tb.sv Line: 22
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rd
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rs1
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rs2
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rs1_tag
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rs1_tag_valid
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rs2_tag
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rs2_tag_valid
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rd_token
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/mem_queue_en
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/div_queue_en
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/mult_queue_en
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/int_queue_en
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/opcode
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/ifq_pc
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/ifq_empty
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/dispatch_rd
add wave -position insertpoint sim:/dispatch_unit_tb/UUT/queue_bus/*
add wave -position insertpoint sim:/dispatch_unit_tb/UUT/cdb/*
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/REG_FILE/REG_OUT_ARRAY
run
add wave -position 0  sim:/dispatch_unit_tb/clk
add wave -position 1  sim:/dispatch_unit_tb/rst
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/FIFO/tag_pull
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/FIFO/read_ptr
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/FIFO/fifo_data
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/FIFO/tag_out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv failed with 2 errors.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 2 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/REG_ST_TBL/REGISTER_STATUS
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/IMM
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/STALLER/nstall
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/STALLER/state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv failed with 1 errors.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv failed with 1 errors.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/fw_cdb_rs1
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/fw_cdb_rs1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rs1_tag_eq_cdb
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/rs2_tag_eq_cdb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/REG_ST_TBL/tag_write_en
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/REG_ST_TBL/cdb_valid
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/REG_ST_TBL/rd
add wave -position insertpoint  \
sim:/dispatch_unit_tb/UUT/REG_ST_TBL/looked_up_rd
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv failed with 2 errors.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 2 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv failed with 1 errors.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv failed with 1 errors.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
run
restart
# Compile of adder_param.sv was successful.
# Compile of cdb_if.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of queue_cmn_if.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of inst_decoder.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of dispatch_unit_tb.sv was successful.
# Compile of duspatch_unit_bmf.sv was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dispatch_unit_tb(fast)
# Loading work.cdb_bus(fast__1)
# Loading work.queue_cmn_bus(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.inst_decoder(fast)
# Loading work.dispatch_staller(fast)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit_bmf(fast)
run
run
