<img width="224" alt="image" src="https://github.com/Joshua3013/FSM_SystemVerilog/assets/161919875/659fed9e-5913-4cce-8e99-f69d79599e1a">
