INFO: [VRFC 10-163] Analyzing VHDL file "D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sim_1/new/sim_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
