# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do First_Project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ajayb/QuartusProjects/First_Project/And_Gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:15 on May 21,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ajayb/QuartusProjects/First_Project/And_Gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AND_GATE
# -- Compiling architecture BEHAVIOURAL of AND_GATE
# End time: 00:52:15 on May 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Test_Bench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:15 on May 21,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Test_Bench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And_Gate_Test_Bench
# -- Compiling architecture BEHAVIOURAL of And_Gate_Test_Bench
# End time: 00:52:15 on May 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 00:52:15 on May 21,2020
# ** Error: (vsim-3170) Could not find 'TestBench'.
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/cycloneive
#             C:/Users/ajayb/QuartusProjects/First_Project/simulation/modelsim/rtl_work
#             C:/Users/ajayb/QuartusProjects/First_Project/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./First_Project_run_msim_rtl_vhdl.do PAUSED at line 12
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" work.and_gate_test_bench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" work.and_gate_test_bench 
# Start time: 00:52:15 on May 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.and_gate_test_bench(behavioural)
# Loading work.and_gate(behavioural)
add wave  \
sim:/and_gate_test_bench/A \
sim:/and_gate_test_bench/B \
sim:/and_gate_test_bench/C
run -all
# End time: 00:59:39 on May 21,2020, Elapsed time: 0:07:24
# Errors: 1, Warnings: 0
