==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcvu095-ffvc1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../conv_test/conv_layer.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 353.047 ; gain = 18.730 ; free physical = 61780 ; free virtual = 64220
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 353.047 ; gain = 18.730 ; free physical = 61780 ; free virtual = 64220
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::max<float>' into 'conv_layer' (../conv_test/conv_layer.cpp:90).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 353.047 ; gain = 18.730 ; free physical = 61778 ; free virtual = 64219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 353.047 ; gain = 18.730 ; free physical = 61778 ; free virtual = 64219
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer' (../conv_test/conv_layer.cpp:6)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 481.043 ; gain = 146.727 ; free physical = 61758 ; free virtual = 64199
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 481.043 ; gain = 146.727 ; free physical = 61765 ; free virtual = 64206
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_layer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 61.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 62.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/input_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/output_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/od' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/ox' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/oy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/ix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/iy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_offset', 'output_offset', 'b', 'od', 'ox', 'oy', 'id', 'ix', 'iy', 's' and 'k' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'conv_layer_fadd_32ns_32ns_32_9_full_dsp' to 'conv_layer_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_fmul_32ns_32ns_32_5_max_dsp' to 'conv_layer_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_fcmp_32ns_32ns_1_2' to 'conv_layer_fcmp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_mul_32s_32s_32_3' to 'conv_layer_mul_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fcmp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_mul_32eOg': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 64.359 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_layer_mul_32eOg_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 481.043 ; gain = 146.727 ; free physical = 61750 ; free virtual = 64195
INFO: [SYSC 207-301] Generating SystemC RTL for conv_layer.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_layer.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-112] Total elapsed time: 56.28 seconds; peak allocated memory: 64.359 MB.
