<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - TWDLROM_block.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../TWDLROM_block.vhd" target="rtwreport_document_frame" id="linkToText_plain">TWDLROM_block.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hydroZ\hdlsrc\Test_DOA\TWDLROM_block.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2022-04-09 18:48:15</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: TWDLROM_block</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: Test_DOA/FFTs/FFT Hydro 2/FFT HDL Optimized/TWDLROM</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> work.Test_DOA_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a>
</span><span><a class="LN" name="23">   23   </a><span class="KW">ENTITY</span> TWDLROM_block <span class="KW">IS</span>
</span><span><a class="LN" name="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        dMemOutDly_vld                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="28">   28   </a>        stage                             :   <span class="KW">IN</span>    std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="29">   29   </a>        initIC                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        twdl_re                           :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="31">   31   </a>        twdl_im                           :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="32">   32   </a>        );
</span><span><a class="LN" name="33">   33   </a><span class="KW">END</span> TWDLROM_block;
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> TWDLROM_block <span class="KW">IS</span>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a>  <span class="CT">-- Constants</span>
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">CONSTANT</span> Twiddle_re_table_data          : vector_of_signed17(0 <span class="KW">TO</span> 31) := 
</span><span><a class="LN" name="40">   40   </a>    (to_signed(16#08000#, 17), to_signed(16#07FF6#, 17), to_signed(16#07FD9#, 17), to_signed(16#07FA7#, 17),
</span><span><a class="LN" name="41">   41   </a>     to_signed(16#07F62#, 17), to_signed(16#07F0A#, 17), to_signed(16#07E9D#, 17), to_signed(16#07E1E#, 17),
</span><span><a class="LN" name="42">   42   </a>     to_signed(16#07D8A#, 17), to_signed(16#07CE4#, 17), to_signed(16#07C2A#, 17), to_signed(16#07B5D#, 17),
</span><span><a class="LN" name="43">   43   </a>     to_signed(16#07A7D#, 17), to_signed(16#0798A#, 17), to_signed(16#07885#, 17), to_signed(16#0776C#, 17),
</span><span><a class="LN" name="44">   44   </a>     to_signed(16#07642#, 17), to_signed(16#07505#, 17), to_signed(16#073B6#, 17), to_signed(16#07255#, 17),
</span><span><a class="LN" name="45">   45   </a>     to_signed(16#070E3#, 17), to_signed(16#06F5F#, 17), to_signed(16#06DCA#, 17), to_signed(16#06C24#, 17),
</span><span><a class="LN" name="46">   46   </a>     to_signed(16#06A6E#, 17), to_signed(16#068A7#, 17), to_signed(16#066D0#, 17), to_signed(16#064E9#, 17),
</span><span><a class="LN" name="47">   47   </a>     to_signed(16#062F2#, 17), to_signed(16#060EC#, 17), to_signed(16#05ED7#, 17), to_signed(16#05CB4#, 17));  <span class="CT">-- sfix17 [32]</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">CONSTANT</span> Twiddle_im_table_data          : vector_of_signed17(0 <span class="KW">TO</span> 31) := 
</span><span><a class="LN" name="49">   49   </a>    (to_signed(16#00000#, 17), to_signed(-16#00324#, 17), to_signed(-16#00648#, 17), to_signed(-16#0096B#, 17),
</span><span><a class="LN" name="50">   50   </a>     to_signed(-16#00C8C#, 17), to_signed(-16#00FAB#, 17), to_signed(-16#012C8#, 17), to_signed(-16#015E2#, 17),
</span><span><a class="LN" name="51">   51   </a>     to_signed(-16#018F9#, 17), to_signed(-16#01C0C#, 17), to_signed(-16#01F1A#, 17), to_signed(-16#02224#, 17),
</span><span><a class="LN" name="52">   52   </a>     to_signed(-16#02528#, 17), to_signed(-16#02827#, 17), to_signed(-16#02B1F#, 17), to_signed(-16#02E11#, 17),
</span><span><a class="LN" name="53">   53   </a>     to_signed(-16#030FC#, 17), to_signed(-16#033DF#, 17), to_signed(-16#036BA#, 17), to_signed(-16#0398D#, 17),
</span><span><a class="LN" name="54">   54   </a>     to_signed(-16#03C57#, 17), to_signed(-16#03F17#, 17), to_signed(-16#041CE#, 17), to_signed(-16#0447B#, 17),
</span><span><a class="LN" name="55">   55   </a>     to_signed(-16#0471D#, 17), to_signed(-16#049B4#, 17), to_signed(-16#04C40#, 17), to_signed(-16#04EC0#, 17),
</span><span><a class="LN" name="56">   56   </a>     to_signed(-16#05134#, 17), to_signed(-16#0539B#, 17), to_signed(-16#055F6#, 17), to_signed(-16#05843#, 17));  <span class="CT">-- sfix17 [32]</span>
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>  <span class="CT">-- Functions</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="CT">-- HDLCODER_TO_STDLOGIC </span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">FUNCTION</span> hdlcoder_to_stdlogic(arg: boolean) <span class="KW">RETURN</span> std_logic <span class="KW">IS</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="62">   62   </a>    <span class="KW">IF</span> arg <span class="KW">THEN</span>
</span><span><a class="LN" name="63">   63   </a>      <span class="KW">RETURN</span> '1';
</span><span><a class="LN" name="64">   64   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="65">   65   </a>      <span class="KW">RETURN</span> '0';
</span><span><a class="LN" name="66">   66   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">END</span> <span class="KW">FUNCTION</span>;
</span><span><a class="LN" name="68">   68   </a>
</span><span><a class="LN" name="69">   69   </a>
</span><span><a class="LN" name="70">   70   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> stage_unsigned                   : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_baseAddr : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_cnt      : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_octantReg1 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_twdlAddr_raw : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_twdlAddrMap : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_twdl45Reg : std_logic;
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_dvldReg1 : std_logic;
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_dvldReg2 : std_logic;
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_maxCnt   : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_baseAddr_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_cnt_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_octantReg1_next : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_twdlAddr_raw_next : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_twdlAddrMap_next : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_twdl45Reg_next : std_logic;
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_dvldReg1_next : std_logic;
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_dvldReg2_next : std_logic;
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> minResRX2FFTTwdlMapping_maxCnt_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> twdlAddr                         : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> twdlAddrVld                      : std_logic;
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> twdlOctant                       : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> twdl45                           : std_logic;
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> twiddleS_re                      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> twiddleReg_re                    : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> twiddleS_im                      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> twiddleReg_im                    : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> twdlOctantReg                    : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> twdl45Reg                        : std_logic;
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> twdl_re_tmp                      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> twdl_im_tmp                      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="102">  102   </a>
</span><span><a class="LN" name="103">  103   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="104">  104   </a>  stage_unsigned &lt;= unsigned(stage);
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a>  <span class="CT">-- minResRX2FFTTwdlMapping</span>
</span><span><a class="LN" name="107">  107   </a>  minResRX2FFTTwdlMapping_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="109">  109   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="110">  110   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="111">  111   </a>        minResRX2FFTTwdlMapping_octantReg1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="112">  112   </a>        minResRX2FFTTwdlMapping_twdlAddr_raw &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="113">  113   </a>        minResRX2FFTTwdlMapping_twdlAddrMap &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" name="114">  114   </a>        minResRX2FFTTwdlMapping_twdl45Reg &lt;= '0';
</span><span><a class="LN" name="115">  115   </a>        minResRX2FFTTwdlMapping_dvldReg1 &lt;= '0';
</span><span><a class="LN" name="116">  116   </a>        minResRX2FFTTwdlMapping_dvldReg2 &lt;= '0';
</span><span><a class="LN" name="117">  117   </a>        minResRX2FFTTwdlMapping_baseAddr &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="118">  118   </a>        minResRX2FFTTwdlMapping_cnt &lt;= to_unsigned(16#7F#, 7);
</span><span><a class="LN" name="119">  119   </a>        minResRX2FFTTwdlMapping_maxCnt &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="120">  120   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="121">  121   </a>        minResRX2FFTTwdlMapping_baseAddr &lt;= minResRX2FFTTwdlMapping_baseAddr_next;
</span><span><a class="LN" name="122">  122   </a>        minResRX2FFTTwdlMapping_cnt &lt;= minResRX2FFTTwdlMapping_cnt_next;
</span><span><a class="LN" name="123">  123   </a>        minResRX2FFTTwdlMapping_octantReg1 &lt;= minResRX2FFTTwdlMapping_octantReg1_next;
</span><span><a class="LN" name="124">  124   </a>        minResRX2FFTTwdlMapping_twdlAddr_raw &lt;= minResRX2FFTTwdlMapping_twdlAddr_raw_next;
</span><span><a class="LN" name="125">  125   </a>        minResRX2FFTTwdlMapping_twdlAddrMap &lt;= minResRX2FFTTwdlMapping_twdlAddrMap_next;
</span><span><a class="LN" name="126">  126   </a>        minResRX2FFTTwdlMapping_twdl45Reg &lt;= minResRX2FFTTwdlMapping_twdl45Reg_next;
</span><span><a class="LN" name="127">  127   </a>        minResRX2FFTTwdlMapping_dvldReg1 &lt;= minResRX2FFTTwdlMapping_dvldReg1_next;
</span><span><a class="LN" name="128">  128   </a>        minResRX2FFTTwdlMapping_dvldReg2 &lt;= minResRX2FFTTwdlMapping_dvldReg2_next;
</span><span><a class="LN" name="129">  129   </a>        minResRX2FFTTwdlMapping_maxCnt &lt;= minResRX2FFTTwdlMapping_maxCnt_next;
</span><span><a class="LN" name="130">  130   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="131">  131   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> minResRX2FFTTwdlMapping_process;
</span><span><a class="LN" name="133">  133   </a>
</span><span><a class="LN" name="134">  134   </a>  minResRX2FFTTwdlMapping_output : <span class="KW">PROCESS</span> (dMemOutDly_vld, initIC, minResRX2FFTTwdlMapping_baseAddr,
</span><span><a class="LN" name="135">  135   </a>       minResRX2FFTTwdlMapping_cnt, minResRX2FFTTwdlMapping_dvldReg1,
</span><span><a class="LN" name="136">  136   </a>       minResRX2FFTTwdlMapping_dvldReg2, minResRX2FFTTwdlMapping_maxCnt,
</span><span><a class="LN" name="137">  137   </a>       minResRX2FFTTwdlMapping_octantReg1, minResRX2FFTTwdlMapping_twdl45Reg,
</span><span><a class="LN" name="138">  138   </a>       minResRX2FFTTwdlMapping_twdlAddrMap,
</span><span><a class="LN" name="139">  139   </a>       minResRX2FFTTwdlMapping_twdlAddr_raw, stage_unsigned)
</span><span><a class="LN" name="140">  140   </a>    <span class="KW">VARIABLE</span> octant : unsigned(2 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="141">  141   </a>    <span class="KW">VARIABLE</span> sub_cast : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="142">  142   </a>    <span class="KW">VARIABLE</span> sub_temp : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="143">  143   </a>    <span class="KW">VARIABLE</span> sub_cast_0 : signed(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="144">  144   </a>    <span class="KW">VARIABLE</span> sub_temp_0 : signed(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="145">  145   </a>    <span class="KW">VARIABLE</span> sub_cast_1 : signed(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="146">  146   </a>    <span class="KW">VARIABLE</span> sub_temp_1 : signed(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="147">  147   </a>    <span class="KW">VARIABLE</span> sub_cast_2 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="148">  148   </a>    <span class="KW">VARIABLE</span> sub_temp_2 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="149">  149   </a>    <span class="KW">VARIABLE</span> sub_cast_3 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="150">  150   </a>    <span class="KW">VARIABLE</span> sub_temp_3 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="152">  152   </a>    sub_temp := to_signed(16#00000#, 18);
</span><span><a class="LN" name="153">  153   </a>    sub_temp_0 := to_signed(16#000#, 10);
</span><span><a class="LN" name="154">  154   </a>    sub_temp_1 := to_signed(16#000#, 10);
</span><span><a class="LN" name="155">  155   </a>    sub_temp_2 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="156">  156   </a>    sub_temp_3 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="157">  157   </a>    sub_cast := to_signed(16#00000#, 18);
</span><span><a class="LN" name="158">  158   </a>    sub_cast_0 := to_signed(16#000#, 10);
</span><span><a class="LN" name="159">  159   </a>    sub_cast_1 := to_signed(16#000#, 10);
</span><span><a class="LN" name="160">  160   </a>    sub_cast_2 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="161">  161   </a>    sub_cast_3 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="162">  162   </a>    minResRX2FFTTwdlMapping_baseAddr_next &lt;= minResRX2FFTTwdlMapping_baseAddr;
</span><span><a class="LN" name="163">  163   </a>    minResRX2FFTTwdlMapping_cnt_next &lt;= minResRX2FFTTwdlMapping_cnt;
</span><span><a class="LN" name="164">  164   </a>    minResRX2FFTTwdlMapping_twdlAddrMap_next &lt;= minResRX2FFTTwdlMapping_twdlAddrMap;
</span><span><a class="LN" name="165">  165   </a>    minResRX2FFTTwdlMapping_twdl45Reg_next &lt;= minResRX2FFTTwdlMapping_twdl45Reg;
</span><span><a class="LN" name="166">  166   </a>    minResRX2FFTTwdlMapping_maxCnt_next &lt;= minResRX2FFTTwdlMapping_maxCnt;
</span><span><a class="LN" name="167">  167   </a>    minResRX2FFTTwdlMapping_dvldReg2_next &lt;= minResRX2FFTTwdlMapping_dvldReg1;
</span><span><a class="LN" name="168">  168   </a>    minResRX2FFTTwdlMapping_dvldReg1_next &lt;= dMemOutDly_vld;
</span><span><a class="LN" name="169">  169   </a>    <span class="KW">CASE</span> minResRX2FFTTwdlMapping_twdlAddr_raw <span class="KW">IS</span>
</span><span><a class="LN" name="170">  170   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;00100000&quot;</font> =&gt;
</span><span><a class="LN" name="171">  171   </a>        octant := to_unsigned(16#0#, 3);
</span><span><a class="LN" name="172">  172   </a>        minResRX2FFTTwdlMapping_twdl45Reg_next &lt;= '1';
</span><span><a class="LN" name="173">  173   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;01000000&quot;</font> =&gt;
</span><span><a class="LN" name="174">  174   </a>        octant := to_unsigned(16#1#, 3);
</span><span><a class="LN" name="175">  175   </a>        minResRX2FFTTwdlMapping_twdl45Reg_next &lt;= '0';
</span><span><a class="LN" name="176">  176   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;01100000&quot;</font> =&gt;
</span><span><a class="LN" name="177">  177   </a>        octant := to_unsigned(16#2#, 3);
</span><span><a class="LN" name="178">  178   </a>        minResRX2FFTTwdlMapping_twdl45Reg_next &lt;= '1';
</span><span><a class="LN" name="179">  179   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;10000000&quot;</font> =&gt;
</span><span><a class="LN" name="180">  180   </a>        octant := to_unsigned(16#3#, 3);
</span><span><a class="LN" name="181">  181   </a>        minResRX2FFTTwdlMapping_twdl45Reg_next &lt;= '0';
</span><span><a class="LN" name="182">  182   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;10100000&quot;</font> =&gt;
</span><span><a class="LN" name="183">  183   </a>        octant := to_unsigned(16#4#, 3);
</span><span><a class="LN" name="184">  184   </a>        minResRX2FFTTwdlMapping_twdl45Reg_next &lt;= '1';
</span><span><a class="LN" name="185">  185   </a>      <span class="KW">WHEN</span> <span class="KW">OTHERS</span> =&gt; 
</span><span><a class="LN" name="186">  186   </a>        octant := minResRX2FFTTwdlMapping_twdlAddr_raw(7 <span class="KW">DOWNTO</span> 5);
</span><span><a class="LN" name="187">  187   </a>        minResRX2FFTTwdlMapping_twdl45Reg_next &lt;= '0';
</span><span><a class="LN" name="188">  188   </a>    <span class="KW">END</span> <span class="KW">CASE</span>;
</span><span><a class="LN" name="189">  189   </a>    minResRX2FFTTwdlMapping_octantReg1_next &lt;= octant;
</span><span><a class="LN" name="190">  190   </a>    <span class="KW">CASE</span> octant <span class="KW">IS</span>
</span><span><a class="LN" name="191">  191   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;000&quot;</font> =&gt;
</span><span><a class="LN" name="192">  192   </a>        minResRX2FFTTwdlMapping_twdlAddrMap_next &lt;= minResRX2FFTTwdlMapping_twdlAddr_raw(4 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="193">  193   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;001&quot;</font> =&gt;
</span><span><a class="LN" name="194">  194   </a>        sub_cast_0 := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw, 10));
</span><span><a class="LN" name="195">  195   </a>        sub_temp_0 := to_signed(16#040#, 10) - sub_cast_0;
</span><span><a class="LN" name="196">  196   </a>        minResRX2FFTTwdlMapping_twdlAddrMap_next &lt;= unsigned(sub_temp_0(4 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="197">  197   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;010&quot;</font> =&gt;
</span><span><a class="LN" name="198">  198   </a>        sub_cast_1 := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw, 10));
</span><span><a class="LN" name="199">  199   </a>        sub_temp_1 := sub_cast_1 - to_signed(16#040#, 10);
</span><span><a class="LN" name="200">  200   </a>        minResRX2FFTTwdlMapping_twdlAddrMap_next &lt;= unsigned(sub_temp_1(4 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="201">  201   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;011&quot;</font> =&gt;
</span><span><a class="LN" name="202">  202   </a>        sub_cast_2 := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 18));
</span><span><a class="LN" name="203">  203   </a>        sub_temp_2 := to_signed(16#01000#, 18) - sub_cast_2;
</span><span><a class="LN" name="204">  204   </a>        minResRX2FFTTwdlMapping_twdlAddrMap_next &lt;= unsigned(sub_temp_2(9 <span class="KW">DOWNTO</span> 5));
</span><span><a class="LN" name="205">  205   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;100&quot;</font> =&gt;
</span><span><a class="LN" name="206">  206   </a>        sub_cast_3 := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 18));
</span><span><a class="LN" name="207">  207   </a>        sub_temp_3 := sub_cast_3 - to_signed(16#01000#, 18);
</span><span><a class="LN" name="208">  208   </a>        minResRX2FFTTwdlMapping_twdlAddrMap_next &lt;= unsigned(sub_temp_3(9 <span class="KW">DOWNTO</span> 5));
</span><span><a class="LN" name="209">  209   </a>      <span class="KW">WHEN</span> <span class="KW">OTHERS</span> =&gt; 
</span><span><a class="LN" name="210">  210   </a>        sub_cast := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 18));
</span><span><a class="LN" name="211">  211   </a>        sub_temp := to_signed(16#01800#, 18) - sub_cast;
</span><span><a class="LN" name="212">  212   </a>        minResRX2FFTTwdlMapping_twdlAddrMap_next &lt;= unsigned(sub_temp(9 <span class="KW">DOWNTO</span> 5));
</span><span><a class="LN" name="213">  213   </a>    <span class="KW">END</span> <span class="KW">CASE</span>;
</span><span><a class="LN" name="214">  214   </a>    minResRX2FFTTwdlMapping_twdlAddr_raw_next &lt;= resize(unsigned'(minResRX2FFTTwdlMapping_baseAddr(0) &amp; minResRX2FFTTwdlMapping_baseAddr(1) &amp; minResRX2FFTTwdlMapping_baseAddr(2) &amp; minResRX2FFTTwdlMapping_baseAddr(3) &amp; minResRX2FFTTwdlMapping_baseAddr(4) &amp; minResRX2FFTTwdlMapping_baseAddr(5) &amp; minResRX2FFTTwdlMapping_baseAddr(6)), 8);
</span><span><a class="LN" name="215">  215   </a>    <span class="KW">IF</span> ( <span class="KW">NOT</span> initIC) = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="216">  216   </a>      <span class="KW">IF</span> (dMemOutDly_vld <span class="KW">AND</span> hdlcoder_to_stdlogic(minResRX2FFTTwdlMapping_cnt = to_unsigned(16#00#, 7))) = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="217">  217   </a>        minResRX2FFTTwdlMapping_baseAddr_next &lt;= minResRX2FFTTwdlMapping_baseAddr + to_unsigned(16#01#, 7);
</span><span><a class="LN" name="218">  218   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="219">  219   </a>    <span class="KW">ELSE</span> 
</span><span><a class="LN" name="220">  220   </a>      minResRX2FFTTwdlMapping_baseAddr_next &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="221">  221   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="222">  222   </a>    <span class="KW">IF</span> ( <span class="KW">NOT</span> initIC) = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="223">  223   </a>      <span class="KW">IF</span> dMemOutDly_vld = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="224">  224   </a>        <span class="KW">IF</span> minResRX2FFTTwdlMapping_cnt = to_unsigned(16#00#, 7) <span class="KW">THEN</span> 
</span><span><a class="LN" name="225">  225   </a>          minResRX2FFTTwdlMapping_cnt_next &lt;= minResRX2FFTTwdlMapping_maxCnt;
</span><span><a class="LN" name="226">  226   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="227">  227   </a>          minResRX2FFTTwdlMapping_cnt_next &lt;= minResRX2FFTTwdlMapping_cnt - to_unsigned(16#01#, 7);
</span><span><a class="LN" name="228">  228   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="229">  229   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="230">  230   </a>    <span class="KW">ELSIF</span> stage_unsigned = to_unsigned(16#0#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="231">  231   </a>      minResRX2FFTTwdlMapping_maxCnt_next &lt;= to_unsigned(16#7F#, 7);
</span><span><a class="LN" name="232">  232   </a>      minResRX2FFTTwdlMapping_cnt_next &lt;= to_unsigned(16#7F#, 7);
</span><span><a class="LN" name="233">  233   </a>    <span class="KW">ELSE</span> 
</span><span><a class="LN" name="234">  234   </a>      minResRX2FFTTwdlMapping_cnt_next &lt;= minResRX2FFTTwdlMapping_maxCnt <span class="KW">srl</span> 1;
</span><span><a class="LN" name="235">  235   </a>      minResRX2FFTTwdlMapping_maxCnt_next &lt;= minResRX2FFTTwdlMapping_maxCnt <span class="KW">srl</span> 1;
</span><span><a class="LN" name="236">  236   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="237">  237   </a>    twdlAddr &lt;= minResRX2FFTTwdlMapping_twdlAddrMap;
</span><span><a class="LN" name="238">  238   </a>    twdlAddrVld &lt;= minResRX2FFTTwdlMapping_dvldReg2;
</span><span><a class="LN" name="239">  239   </a>    twdlOctant &lt;= minResRX2FFTTwdlMapping_octantReg1;
</span><span><a class="LN" name="240">  240   </a>    twdl45 &lt;= minResRX2FFTTwdlMapping_twdl45Reg;
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> minResRX2FFTTwdlMapping_output;
</span><span><a class="LN" name="242">  242   </a>
</span><span><a class="LN" name="243">  243   </a>
</span><span><a class="LN" name="244">  244   </a>  <span class="CT">-- Twiddle ROM1</span>
</span><span><a class="LN" name="245">  245   </a>  twiddleS_re &lt;= Twiddle_re_table_data(to_integer(twdlAddr));
</span><span><a class="LN" name="246">  246   </a>
</span><span><a class="LN" name="247">  247   </a>  TWIDDLEROM_RE_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="249">  249   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="250">  250   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="251">  251   </a>        twiddleReg_re &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" name="252">  252   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="253">  253   </a>        twiddleReg_re &lt;= twiddleS_re;
</span><span><a class="LN" name="254">  254   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="255">  255   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> TWIDDLEROM_RE_process;
</span><span><a class="LN" name="257">  257   </a>
</span><span><a class="LN" name="258">  258   </a>
</span><span><a class="LN" name="259">  259   </a>  <span class="CT">-- Twiddle ROM2</span>
</span><span><a class="LN" name="260">  260   </a>  twiddleS_im &lt;= Twiddle_im_table_data(to_integer(twdlAddr));
</span><span><a class="LN" name="261">  261   </a>
</span><span><a class="LN" name="262">  262   </a>  TWIDDLEROM_IM_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="263">  263   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="264">  264   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="265">  265   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="266">  266   </a>        twiddleReg_im &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" name="267">  267   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="268">  268   </a>        twiddleReg_im &lt;= twiddleS_im;
</span><span><a class="LN" name="269">  269   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="270">  270   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="271">  271   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> TWIDDLEROM_IM_process;
</span><span><a class="LN" name="272">  272   </a>
</span><span><a class="LN" name="273">  273   </a>
</span><span><a class="LN" name="274">  274   </a>  intdelay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="275">  275   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="276">  276   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="277">  277   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="278">  278   </a>        twdlOctantReg &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="279">  279   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="280">  280   </a>        twdlOctantReg &lt;= twdlOctant;
</span><span><a class="LN" name="281">  281   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="282">  282   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="283">  283   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_process;
</span><span><a class="LN" name="284">  284   </a>
</span><span><a class="LN" name="285">  285   </a>
</span><span><a class="LN" name="286">  286   </a>  intdelay_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="287">  287   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="288">  288   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="289">  289   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="290">  290   </a>        twdl45Reg &lt;= '0';
</span><span><a class="LN" name="291">  291   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="292">  292   </a>        twdl45Reg &lt;= twdl45;
</span><span><a class="LN" name="293">  293   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="294">  294   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="295">  295   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_1_process;
</span><span><a class="LN" name="296">  296   </a>
</span><span><a class="LN" name="297">  297   </a>
</span><span><a class="LN" name="298">  298   </a>  <span class="CT">-- Radix22TwdlOctCorr</span>
</span><span><a class="LN" name="299">  299   </a>  Radix22TwdlOctCorr_output : <span class="KW">PROCESS</span> (twdl45Reg, twdlOctantReg, twiddleReg_im, twiddleReg_re)
</span><span><a class="LN" name="300">  300   </a>    <span class="KW">VARIABLE</span> twdlIn_re : signed(16 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="301">  301   </a>    <span class="KW">VARIABLE</span> twdlIn_im : signed(16 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="302">  302   </a>    <span class="KW">VARIABLE</span> cast : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="303">  303   </a>    <span class="KW">VARIABLE</span> cast_0 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="304">  304   </a>    <span class="KW">VARIABLE</span> cast_1 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="305">  305   </a>    <span class="KW">VARIABLE</span> cast_2 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="306">  306   </a>    <span class="KW">VARIABLE</span> cast_3 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="307">  307   </a>    <span class="KW">VARIABLE</span> cast_4 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="308">  308   </a>    <span class="KW">VARIABLE</span> cast_5 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="309">  309   </a>    <span class="KW">VARIABLE</span> cast_6 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="310">  310   </a>    <span class="KW">VARIABLE</span> cast_7 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="311">  311   </a>    <span class="KW">VARIABLE</span> cast_8 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="312">  312   </a>    <span class="KW">VARIABLE</span> cast_9 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="313">  313   </a>    <span class="KW">VARIABLE</span> cast_10 : signed(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="314">  314   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="315">  315   </a>    cast_0 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="316">  316   </a>    cast_2 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="317">  317   </a>    cast_4 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="318">  318   </a>    cast_6 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="319">  319   </a>    cast_8 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="320">  320   </a>    cast_10 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="321">  321   </a>    cast := to_signed(16#00000#, 18);
</span><span><a class="LN" name="322">  322   </a>    cast_1 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="323">  323   </a>    cast_3 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="324">  324   </a>    cast_5 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="325">  325   </a>    cast_7 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="326">  326   </a>    cast_9 := to_signed(16#00000#, 18);
</span><span><a class="LN" name="327">  327   </a>    twdlIn_re := twiddleReg_re;
</span><span><a class="LN" name="328">  328   </a>    twdlIn_im := twiddleReg_im;
</span><span><a class="LN" name="329">  329   </a>    <span class="KW">IF</span> twdl45Reg = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="330">  330   </a>      <span class="KW">CASE</span> twdlOctantReg <span class="KW">IS</span>
</span><span><a class="LN" name="331">  331   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;000&quot;</font> =&gt;
</span><span><a class="LN" name="332">  332   </a>          twdlIn_re := to_signed(16#05A82#, 17);
</span><span><a class="LN" name="333">  333   </a>          twdlIn_im := to_signed(-16#05A82#, 17);
</span><span><a class="LN" name="334">  334   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;010&quot;</font> =&gt;
</span><span><a class="LN" name="335">  335   </a>          twdlIn_re := to_signed(-16#05A82#, 17);
</span><span><a class="LN" name="336">  336   </a>          twdlIn_im := to_signed(-16#05A82#, 17);
</span><span><a class="LN" name="337">  337   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;100&quot;</font> =&gt;
</span><span><a class="LN" name="338">  338   </a>          twdlIn_re := to_signed(-16#05A82#, 17);
</span><span><a class="LN" name="339">  339   </a>          twdlIn_im := to_signed(16#05A82#, 17);
</span><span><a class="LN" name="340">  340   </a>        <span class="KW">WHEN</span> <span class="KW">OTHERS</span> =&gt; 
</span><span><a class="LN" name="341">  341   </a>          twdlIn_re := to_signed(16#05A82#, 17);
</span><span><a class="LN" name="342">  342   </a>          twdlIn_im := to_signed(-16#05A82#, 17);
</span><span><a class="LN" name="343">  343   </a>      <span class="KW">END</span> <span class="KW">CASE</span>;
</span><span><a class="LN" name="344">  344   </a>    <span class="KW">ELSE</span> 
</span><span><a class="LN" name="345">  345   </a>      <span class="KW">CASE</span> twdlOctantReg <span class="KW">IS</span>
</span><span><a class="LN" name="346">  346   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;000&quot;</font> =&gt;
</span><span><a class="LN" name="347">  347   </a>          <span class="KW">NULL</span>;
</span><span><a class="LN" name="348">  348   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;001&quot;</font> =&gt;
</span><span><a class="LN" name="349">  349   </a>          cast := resize(twiddleReg_im, 18);
</span><span><a class="LN" name="350">  350   </a>          cast_0 :=  - (cast);
</span><span><a class="LN" name="351">  351   </a>          twdlIn_re := cast_0(16 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="352">  352   </a>          cast_5 := resize(twiddleReg_re, 18);
</span><span><a class="LN" name="353">  353   </a>          cast_6 :=  - (cast_5);
</span><span><a class="LN" name="354">  354   </a>          twdlIn_im := cast_6(16 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="355">  355   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;010&quot;</font> =&gt;
</span><span><a class="LN" name="356">  356   </a>          twdlIn_re := twiddleReg_im;
</span><span><a class="LN" name="357">  357   </a>          cast_7 := resize(twiddleReg_re, 18);
</span><span><a class="LN" name="358">  358   </a>          cast_8 :=  - (cast_7);
</span><span><a class="LN" name="359">  359   </a>          twdlIn_im := cast_8(16 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="360">  360   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;011&quot;</font> =&gt;
</span><span><a class="LN" name="361">  361   </a>          cast_1 := resize(twiddleReg_re, 18);
</span><span><a class="LN" name="362">  362   </a>          cast_2 :=  - (cast_1);
</span><span><a class="LN" name="363">  363   </a>          twdlIn_re := cast_2(16 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="364">  364   </a>          twdlIn_im := twiddleReg_im;
</span><span><a class="LN" name="365">  365   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;100&quot;</font> =&gt;
</span><span><a class="LN" name="366">  366   </a>          cast_3 := resize(twiddleReg_re, 18);
</span><span><a class="LN" name="367">  367   </a>          cast_4 :=  - (cast_3);
</span><span><a class="LN" name="368">  368   </a>          twdlIn_re := cast_4(16 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="369">  369   </a>          cast_9 := resize(twiddleReg_im, 18);
</span><span><a class="LN" name="370">  370   </a>          cast_10 :=  - (cast_9);
</span><span><a class="LN" name="371">  371   </a>          twdlIn_im := cast_10(16 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="372">  372   </a>        <span class="KW">WHEN</span> <span class="KW">OTHERS</span> =&gt; 
</span><span><a class="LN" name="373">  373   </a>          twdlIn_re := twiddleReg_im;
</span><span><a class="LN" name="374">  374   </a>          twdlIn_im := twiddleReg_re;
</span><span><a class="LN" name="375">  375   </a>      <span class="KW">END</span> <span class="KW">CASE</span>;
</span><span><a class="LN" name="376">  376   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="377">  377   </a>    twdl_re_tmp &lt;= twdlIn_re;
</span><span><a class="LN" name="378">  378   </a>    twdl_im_tmp &lt;= twdlIn_im;
</span><span><a class="LN" name="379">  379   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Radix22TwdlOctCorr_output;
</span><span><a class="LN" name="380">  380   </a>
</span><span><a class="LN" name="381">  381   </a>
</span><span><a class="LN" name="382">  382   </a>  twdl_re &lt;= std_logic_vector(twdl_re_tmp);
</span><span><a class="LN" name="383">  383   </a>
</span><span><a class="LN" name="384">  384   </a>  twdl_im &lt;= std_logic_vector(twdl_im_tmp);
</span><span><a class="LN" name="385">  385   </a>
</span><span><a class="LN" name="386">  386   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="387">  387   </a>
</span><span><a class="LN" name="388">  388   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>